// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "09/17/2024 15:34:38"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module uart_vga (
	sys_clk,
	sys_rst_n,
	key_in,
	rxd,
	vga_hsync,
	vga_vsync,
	vga_rgb,
	sel,
	seg);
input 	sys_clk;
input 	sys_rst_n;
input 	key_in;
input 	rxd;
output 	vga_hsync;
output 	vga_vsync;
output 	[7:0] vga_rgb;
output 	[2:0] sel;
output 	[7:0] seg;

// Design Ports Information
// vga_hsync	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_vsync	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[0]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[1]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[2]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[3]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[4]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[5]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[6]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_rgb[7]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel[0]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel[1]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel[2]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[0]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[1]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[2]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[3]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[4]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[5]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[6]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[7]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_rst_n	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key_in	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rxd	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \sys_rst_n~input_o ;
wire \sys_clk~input_o ;
wire \clk_gen_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \vga_ctrl_inst|cnt1[0]~11_combout ;
wire \clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ;
wire \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ;
wire \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ;
wire \clk_gen_inst|altpll_component|auto_generated|locked~combout ;
wire \clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ;
wire \vga_ctrl_inst|Equal1~6_combout ;
wire \vga_ctrl_inst|cnt1[7]~26 ;
wire \vga_ctrl_inst|cnt1[8]~27_combout ;
wire \vga_ctrl_inst|cnt1[8]~28 ;
wire \vga_ctrl_inst|cnt1[9]~29_combout ;
wire \vga_ctrl_inst|Equal1~5_combout ;
wire \vga_ctrl_inst|Equal1~8_combout ;
wire \vga_ctrl_inst|cnt1[9]~30 ;
wire \vga_ctrl_inst|cnt1[10]~31_combout ;
wire \vga_ctrl_inst|LessThan0~0_combout ;
wire \vga_ctrl_inst|cnt1[0]~12 ;
wire \vga_ctrl_inst|cnt1[1]~13_combout ;
wire \vga_ctrl_inst|cnt1[1]~14 ;
wire \vga_ctrl_inst|cnt1[2]~15_combout ;
wire \vga_ctrl_inst|cnt1[2]~16 ;
wire \vga_ctrl_inst|cnt1[3]~17_combout ;
wire \vga_ctrl_inst|cnt1[3]~18 ;
wire \vga_ctrl_inst|cnt1[4]~19_combout ;
wire \vga_ctrl_inst|cnt1[4]~20 ;
wire \vga_ctrl_inst|cnt1[5]~21_combout ;
wire \vga_ctrl_inst|cnt1[5]~22 ;
wire \vga_ctrl_inst|cnt1[6]~23_combout ;
wire \vga_ctrl_inst|cnt1[6]~24 ;
wire \vga_ctrl_inst|cnt1[7]~25_combout ;
wire \vga_ctrl_inst|LessThan1~0_combout ;
wire \vga_ctrl_inst|Equal1~7_combout ;
wire \vga_ctrl_inst|Add1~0_combout ;
wire \vga_ctrl_inst|cnt2[0]~10_combout ;
wire \vga_ctrl_inst|Add1~1 ;
wire \vga_ctrl_inst|Add1~2_combout ;
wire \vga_ctrl_inst|cnt2[1]~9_combout ;
wire \vga_ctrl_inst|Add1~3 ;
wire \vga_ctrl_inst|Add1~4_combout ;
wire \vga_ctrl_inst|cnt2[2]~3_combout ;
wire \vga_ctrl_inst|Add1~5 ;
wire \vga_ctrl_inst|Add1~6_combout ;
wire \vga_ctrl_inst|cnt2[3]~6_combout ;
wire \vga_ctrl_inst|Add1~7 ;
wire \vga_ctrl_inst|Add1~8_combout ;
wire \vga_ctrl_inst|cnt2[4]~5_combout ;
wire \vga_ctrl_inst|Add1~9 ;
wire \vga_ctrl_inst|Add1~10_combout ;
wire \vga_ctrl_inst|cnt2[5]~8_combout ;
wire \vga_ctrl_inst|always1~1_combout ;
wire \vga_ctrl_inst|Add1~15 ;
wire \vga_ctrl_inst|Add1~16_combout ;
wire \vga_ctrl_inst|cnt2[8]~7_combout ;
wire \vga_ctrl_inst|Add1~17 ;
wire \vga_ctrl_inst|Add1~18_combout ;
wire \vga_ctrl_inst|cnt2[9]~1_combout ;
wire \vga_ctrl_inst|always1~0_combout ;
wire \vga_ctrl_inst|always1~2_combout ;
wire \vga_ctrl_inst|cnt2[9]~0_combout ;
wire \vga_ctrl_inst|Add1~11 ;
wire \vga_ctrl_inst|Add1~12_combout ;
wire \vga_ctrl_inst|cnt2[6]~4_combout ;
wire \vga_ctrl_inst|Add1~13 ;
wire \vga_ctrl_inst|Add1~14_combout ;
wire \vga_ctrl_inst|cnt2[7]~2_combout ;
wire \vga_ctrl_inst|LessThan2~0_combout ;
wire \vga_ctrl_inst|LessThan5~0_combout ;
wire \vga_ctrl_inst|LessThan2~1_combout ;
wire \dpram_wr_ctrl_inst|wr_addr[0]~16_combout ;
wire \dpram_wr_ctrl_inst|LessThan0~0_combout ;
wire \dpram_wr_ctrl_inst|LessThan0~1_combout ;
wire \dpram_wr_ctrl_inst|LessThan0~2_combout ;
wire \sys_clk~inputclkctrl_outclk ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~0_combout ;
wire \baud_select_inst|uart_clk_div_9600|Add0~0_combout ;
wire \baud_select_inst|uart_clk_div_9600|clk_cnt~2_combout ;
wire \baud_select_inst|uart_clk_div_9600|Add0~1 ;
wire \baud_select_inst|uart_clk_div_9600|Add0~2_combout ;
wire \baud_select_inst|uart_clk_div_9600|Add0~3 ;
wire \baud_select_inst|uart_clk_div_9600|Add0~4_combout ;
wire \baud_select_inst|uart_clk_div_9600|Add0~5 ;
wire \baud_select_inst|uart_clk_div_9600|Add0~6_combout ;
wire \baud_select_inst|uart_clk_div_9600|Add0~7 ;
wire \baud_select_inst|uart_clk_div_9600|Add0~8_combout ;
wire \baud_select_inst|uart_clk_div_9600|clk_cnt~1_combout ;
wire \baud_select_inst|uart_clk_div_9600|Add0~9 ;
wire \baud_select_inst|uart_clk_div_9600|Add0~10_combout ;
wire \baud_select_inst|uart_clk_div_9600|Add0~11 ;
wire \baud_select_inst|uart_clk_div_9600|Add0~12_combout ;
wire \baud_select_inst|uart_clk_div_9600|clk_cnt~0_combout ;
wire \baud_select_inst|uart_clk_div_9600|Add0~13 ;
wire \baud_select_inst|uart_clk_div_9600|Add0~14_combout ;
wire \baud_select_inst|uart_clk_div_9600|Add0~15 ;
wire \baud_select_inst|uart_clk_div_9600|Add0~16_combout ;
wire \baud_select_inst|uart_clk_div_9600|Add0~17 ;
wire \baud_select_inst|uart_clk_div_9600|Add0~18_combout ;
wire \baud_select_inst|uart_clk_div_9600|Add0~19 ;
wire \baud_select_inst|uart_clk_div_9600|Add0~20_combout ;
wire \baud_select_inst|uart_clk_div_9600|Equal0~1_combout ;
wire \baud_select_inst|uart_clk_div_9600|Add0~21 ;
wire \baud_select_inst|uart_clk_div_9600|Add0~22_combout ;
wire \baud_select_inst|uart_clk_div_9600|Add0~23 ;
wire \baud_select_inst|uart_clk_div_9600|Add0~24_combout ;
wire \baud_select_inst|uart_clk_div_9600|Add0~25 ;
wire \baud_select_inst|uart_clk_div_9600|Add0~26_combout ;
wire \baud_select_inst|uart_clk_div_9600|Add0~27 ;
wire \baud_select_inst|uart_clk_div_9600|Add0~28_combout ;
wire \baud_select_inst|uart_clk_div_9600|Equal0~0_combout ;
wire \baud_select_inst|uart_clk_div_9600|Equal0~3_combout ;
wire \baud_select_inst|uart_clk_div_9600|Equal0~2_combout ;
wire \baud_select_inst|uart_clk_div_9600|Equal0~4_combout ;
wire \baud_select_inst|uart_clk_div_9600|uart_clk~0_combout ;
wire \baud_select_inst|uart_clk_div_9600|uart_clk~feeder_combout ;
wire \baud_select_inst|uart_clk_div_9600|uart_clk~q ;
wire \baud_select_inst|pulse_cnt_inst|counter[0]~1_combout ;
wire \key_in~input_o ;
wire \baud_select_inst|key_filter_inst|cnt[0]~33_combout ;
wire \baud_select_inst|key_filter_inst|LessThan0~0_combout ;
wire \baud_select_inst|key_filter_inst|key_out~0_combout ;
wire \baud_select_inst|key_filter_inst|LessThan0~1_combout ;
wire \baud_select_inst|key_filter_inst|LessThan0~2_combout ;
wire \baud_select_inst|key_filter_inst|cnt[26]~65_combout ;
wire \baud_select_inst|key_filter_inst|cnt[26]~32_combout ;
wire \baud_select_inst|key_filter_inst|cnt[26]~66_combout ;
wire \baud_select_inst|key_filter_inst|cnt[26]~67_combout ;
wire \baud_select_inst|key_filter_inst|cnt[26]~68_combout ;
wire \baud_select_inst|key_filter_inst|cnt[0]~34 ;
wire \baud_select_inst|key_filter_inst|cnt[1]~35_combout ;
wire \baud_select_inst|key_filter_inst|cnt[1]~36 ;
wire \baud_select_inst|key_filter_inst|cnt[2]~37_combout ;
wire \baud_select_inst|key_filter_inst|cnt[2]~38 ;
wire \baud_select_inst|key_filter_inst|cnt[3]~39_combout ;
wire \baud_select_inst|key_filter_inst|cnt[3]~40 ;
wire \baud_select_inst|key_filter_inst|cnt[4]~41_combout ;
wire \baud_select_inst|key_filter_inst|cnt[4]~42 ;
wire \baud_select_inst|key_filter_inst|cnt[5]~43_combout ;
wire \baud_select_inst|key_filter_inst|cnt[5]~44 ;
wire \baud_select_inst|key_filter_inst|cnt[6]~45_combout ;
wire \baud_select_inst|key_filter_inst|cnt[6]~46 ;
wire \baud_select_inst|key_filter_inst|cnt[7]~47_combout ;
wire \baud_select_inst|key_filter_inst|cnt[7]~48 ;
wire \baud_select_inst|key_filter_inst|cnt[8]~49_combout ;
wire \baud_select_inst|key_filter_inst|cnt[8]~50 ;
wire \baud_select_inst|key_filter_inst|cnt[9]~51_combout ;
wire \baud_select_inst|key_filter_inst|cnt[9]~52 ;
wire \baud_select_inst|key_filter_inst|cnt[10]~53_combout ;
wire \baud_select_inst|key_filter_inst|cnt[10]~54 ;
wire \baud_select_inst|key_filter_inst|cnt[11]~55_combout ;
wire \baud_select_inst|key_filter_inst|cnt[11]~56 ;
wire \baud_select_inst|key_filter_inst|cnt[12]~57_combout ;
wire \baud_select_inst|key_filter_inst|cnt[12]~58 ;
wire \baud_select_inst|key_filter_inst|cnt[13]~59_combout ;
wire \baud_select_inst|key_filter_inst|cnt[13]~60 ;
wire \baud_select_inst|key_filter_inst|cnt[14]~61_combout ;
wire \baud_select_inst|key_filter_inst|cnt[14]~62 ;
wire \baud_select_inst|key_filter_inst|cnt[15]~63_combout ;
wire \baud_select_inst|key_filter_inst|cnt[15]~64 ;
wire \baud_select_inst|key_filter_inst|cnt[16]~69_combout ;
wire \baud_select_inst|key_filter_inst|cnt[16]~70 ;
wire \baud_select_inst|key_filter_inst|cnt[17]~71_combout ;
wire \baud_select_inst|key_filter_inst|cnt[17]~72 ;
wire \baud_select_inst|key_filter_inst|cnt[18]~73_combout ;
wire \baud_select_inst|key_filter_inst|cnt[18]~74 ;
wire \baud_select_inst|key_filter_inst|cnt[19]~75_combout ;
wire \baud_select_inst|key_filter_inst|cnt[19]~76 ;
wire \baud_select_inst|key_filter_inst|cnt[20]~77_combout ;
wire \baud_select_inst|key_filter_inst|cnt[20]~78 ;
wire \baud_select_inst|key_filter_inst|cnt[21]~79_combout ;
wire \baud_select_inst|key_filter_inst|cnt[21]~80 ;
wire \baud_select_inst|key_filter_inst|cnt[22]~81_combout ;
wire \baud_select_inst|key_filter_inst|cnt[22]~82 ;
wire \baud_select_inst|key_filter_inst|cnt[23]~83_combout ;
wire \baud_select_inst|key_filter_inst|cnt[23]~84 ;
wire \baud_select_inst|key_filter_inst|cnt[24]~85_combout ;
wire \baud_select_inst|key_filter_inst|cnt[24]~86 ;
wire \baud_select_inst|key_filter_inst|cnt[25]~87_combout ;
wire \baud_select_inst|key_filter_inst|cnt[25]~88 ;
wire \baud_select_inst|key_filter_inst|cnt[26]~89_combout ;
wire \baud_select_inst|key_filter_inst|cnt[26]~90 ;
wire \baud_select_inst|key_filter_inst|cnt[27]~91_combout ;
wire \baud_select_inst|key_filter_inst|cnt[27]~92 ;
wire \baud_select_inst|key_filter_inst|cnt[28]~93_combout ;
wire \baud_select_inst|key_filter_inst|cnt[28]~94 ;
wire \baud_select_inst|key_filter_inst|cnt[29]~95_combout ;
wire \baud_select_inst|key_filter_inst|cnt[29]~96 ;
wire \baud_select_inst|key_filter_inst|cnt[30]~97_combout ;
wire \baud_select_inst|key_filter_inst|state~2_combout ;
wire \baud_select_inst|key_filter_inst|state~0_combout ;
wire \baud_select_inst|key_filter_inst|cnt[30]~98 ;
wire \baud_select_inst|key_filter_inst|cnt[31]~99_combout ;
wire \baud_select_inst|key_filter_inst|state~1_combout ;
wire \baud_select_inst|key_filter_inst|state~3_combout ;
wire \baud_select_inst|key_filter_inst|state~6_combout ;
wire \baud_select_inst|key_filter_inst|state~7_combout ;
wire \baud_select_inst|key_filter_inst|state~4_combout ;
wire \baud_select_inst|key_filter_inst|state~5_combout ;
wire \baud_select_inst|key_filter_inst|state~q ;
wire \baud_select_inst|key_filter_inst|key_out~1_combout ;
wire \baud_select_inst|key_filter_inst|key_out~2_combout ;
wire \baud_select_inst|key_filter_inst|key_out~3_combout ;
wire \baud_select_inst|key_filter_inst|key_out~4_combout ;
wire \baud_select_inst|key_filter_inst|key_out~q ;
wire \baud_select_inst|pulse_cnt_inst|counter~0_combout ;
wire \baud_select_inst|pulse_cnt_inst|pulse_cnt[2]~0_combout ;
wire \baud_select_inst|pulse_cnt_inst|pulse_cnt[1]~1_combout ;
wire \baud_select_inst|pulse_cnt_inst|pulse_cnt~3_combout ;
wire \baud_select_inst|pulse_cnt_inst|pulse_cnt~2_combout ;
wire \baud_select_inst|uart_clk_div_19200|Add0~0_combout ;
wire \baud_select_inst|uart_clk_div_19200|clk_cnt~2_combout ;
wire \baud_select_inst|uart_clk_div_19200|Add0~1 ;
wire \baud_select_inst|uart_clk_div_19200|Add0~2_combout ;
wire \baud_select_inst|uart_clk_div_19200|Add0~3 ;
wire \baud_select_inst|uart_clk_div_19200|Add0~4_combout ;
wire \baud_select_inst|uart_clk_div_19200|Add0~5 ;
wire \baud_select_inst|uart_clk_div_19200|Add0~6_combout ;
wire \baud_select_inst|uart_clk_div_19200|Add0~7 ;
wire \baud_select_inst|uart_clk_div_19200|Add0~8_combout ;
wire \baud_select_inst|uart_clk_div_19200|clk_cnt~1_combout ;
wire \baud_select_inst|uart_clk_div_19200|Add0~9 ;
wire \baud_select_inst|uart_clk_div_19200|Add0~10_combout ;
wire \baud_select_inst|uart_clk_div_19200|Add0~11 ;
wire \baud_select_inst|uart_clk_div_19200|Add0~12_combout ;
wire \baud_select_inst|uart_clk_div_19200|clk_cnt~0_combout ;
wire \baud_select_inst|uart_clk_div_19200|Add0~13 ;
wire \baud_select_inst|uart_clk_div_19200|Add0~14_combout ;
wire \baud_select_inst|uart_clk_div_19200|Add0~15 ;
wire \baud_select_inst|uart_clk_div_19200|Add0~16_combout ;
wire \baud_select_inst|uart_clk_div_19200|Add0~17 ;
wire \baud_select_inst|uart_clk_div_19200|Add0~18_combout ;
wire \baud_select_inst|uart_clk_div_19200|Add0~19 ;
wire \baud_select_inst|uart_clk_div_19200|Add0~20_combout ;
wire \baud_select_inst|uart_clk_div_19200|Add0~21 ;
wire \baud_select_inst|uart_clk_div_19200|Add0~22_combout ;
wire \baud_select_inst|uart_clk_div_19200|Add0~23 ;
wire \baud_select_inst|uart_clk_div_19200|Add0~24_combout ;
wire \baud_select_inst|uart_clk_div_19200|Add0~25 ;
wire \baud_select_inst|uart_clk_div_19200|Add0~26_combout ;
wire \baud_select_inst|uart_clk_div_19200|Add0~27 ;
wire \baud_select_inst|uart_clk_div_19200|Add0~28_combout ;
wire \baud_select_inst|uart_clk_div_19200|Add0~29 ;
wire \baud_select_inst|uart_clk_div_19200|Add0~30_combout ;
wire \baud_select_inst|uart_clk_div_19200|Equal0~0_combout ;
wire \baud_select_inst|uart_clk_div_19200|Equal0~2_combout ;
wire \baud_select_inst|uart_clk_div_19200|Equal0~3_combout ;
wire \baud_select_inst|uart_clk_div_19200|Equal0~1_combout ;
wire \baud_select_inst|uart_clk_div_19200|Equal0~4_combout ;
wire \baud_select_inst|uart_clk_div_19200|uart_clk~0_combout ;
wire \baud_select_inst|uart_clk_div_19200|uart_clk~q ;
wire \baud_select_inst|uart_clk_div_57600|Add0~0_combout ;
wire \baud_select_inst|uart_clk_div_57600|clk_cnt~3_combout ;
wire \baud_select_inst|uart_clk_div_57600|Add0~1 ;
wire \baud_select_inst|uart_clk_div_57600|Add0~2_combout ;
wire \baud_select_inst|uart_clk_div_57600|clk_cnt~2_combout ;
wire \baud_select_inst|uart_clk_div_57600|Add0~3 ;
wire \baud_select_inst|uart_clk_div_57600|Add0~4_combout ;
wire \baud_select_inst|uart_clk_div_57600|Add0~5 ;
wire \baud_select_inst|uart_clk_div_57600|Add0~6_combout ;
wire \baud_select_inst|uart_clk_div_57600|clk_cnt~1_combout ;
wire \baud_select_inst|uart_clk_div_57600|Add0~7 ;
wire \baud_select_inst|uart_clk_div_57600|Add0~8_combout ;
wire \baud_select_inst|uart_clk_div_57600|clk_cnt~0_combout ;
wire \baud_select_inst|uart_clk_div_57600|Add0~9 ;
wire \baud_select_inst|uart_clk_div_57600|Add0~10_combout ;
wire \baud_select_inst|uart_clk_div_57600|Add0~11 ;
wire \baud_select_inst|uart_clk_div_57600|Add0~12_combout ;
wire \baud_select_inst|uart_clk_div_57600|Add0~13 ;
wire \baud_select_inst|uart_clk_div_57600|Add0~14_combout ;
wire \baud_select_inst|uart_clk_div_57600|Equal0~2_combout ;
wire \baud_select_inst|uart_clk_div_57600|Add0~15 ;
wire \baud_select_inst|uart_clk_div_57600|Add0~16_combout ;
wire \baud_select_inst|uart_clk_div_57600|Add0~17 ;
wire \baud_select_inst|uart_clk_div_57600|Add0~18_combout ;
wire \baud_select_inst|uart_clk_div_57600|Add0~19 ;
wire \baud_select_inst|uart_clk_div_57600|Add0~20_combout ;
wire \baud_select_inst|uart_clk_div_57600|Add0~21 ;
wire \baud_select_inst|uart_clk_div_57600|Add0~22_combout ;
wire \baud_select_inst|uart_clk_div_57600|Equal0~1_combout ;
wire \baud_select_inst|uart_clk_div_57600|Add0~23 ;
wire \baud_select_inst|uart_clk_div_57600|Add0~24_combout ;
wire \baud_select_inst|uart_clk_div_57600|Add0~25 ;
wire \baud_select_inst|uart_clk_div_57600|Add0~26_combout ;
wire \baud_select_inst|uart_clk_div_57600|Add0~27 ;
wire \baud_select_inst|uart_clk_div_57600|Add0~28_combout ;
wire \baud_select_inst|uart_clk_div_57600|Add0~29 ;
wire \baud_select_inst|uart_clk_div_57600|Add0~30_combout ;
wire \baud_select_inst|uart_clk_div_57600|Equal0~0_combout ;
wire \baud_select_inst|uart_clk_div_57600|Equal0~3_combout ;
wire \baud_select_inst|uart_clk_div_57600|Equal0~4_combout ;
wire \baud_select_inst|uart_clk_div_57600|uart_clk~0_combout ;
wire \baud_select_inst|uart_clk_div_57600|uart_clk~q ;
wire \baud_select_inst|Mux0~0_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~1 ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~2_combout ;
wire \baud_select_inst|uart_clk_div_38400|Add0~1_cout ;
wire \baud_select_inst|uart_clk_div_38400|Add0~2_combout ;
wire \baud_select_inst|uart_clk_div_38400|Add0~3 ;
wire \baud_select_inst|uart_clk_div_38400|Add0~4_combout ;
wire \baud_select_inst|uart_clk_div_38400|clk_cnt~1_combout ;
wire \baud_select_inst|uart_clk_div_38400|Add0~5 ;
wire \baud_select_inst|uart_clk_div_38400|Add0~6_combout ;
wire \baud_select_inst|uart_clk_div_38400|Add0~7 ;
wire \baud_select_inst|uart_clk_div_38400|Add0~8_combout ;
wire \baud_select_inst|uart_clk_div_38400|clk_cnt~0_combout ;
wire \baud_select_inst|uart_clk_div_38400|Add0~9 ;
wire \baud_select_inst|uart_clk_div_38400|Add0~10_combout ;
wire \baud_select_inst|uart_clk_div_38400|Add0~11 ;
wire \baud_select_inst|uart_clk_div_38400|Add0~12_combout ;
wire \baud_select_inst|uart_clk_div_38400|Add0~13 ;
wire \baud_select_inst|uart_clk_div_38400|Add0~14_combout ;
wire \baud_select_inst|uart_clk_div_38400|Add0~15 ;
wire \baud_select_inst|uart_clk_div_38400|Add0~16_combout ;
wire \baud_select_inst|uart_clk_div_38400|Add0~17 ;
wire \baud_select_inst|uart_clk_div_38400|Add0~18_combout ;
wire \baud_select_inst|uart_clk_div_38400|Add0~19 ;
wire \baud_select_inst|uart_clk_div_38400|Add0~20_combout ;
wire \baud_select_inst|uart_clk_div_38400|Add0~21 ;
wire \baud_select_inst|uart_clk_div_38400|Add0~22_combout ;
wire \baud_select_inst|uart_clk_div_38400|Add0~23 ;
wire \baud_select_inst|uart_clk_div_38400|Add0~24_combout ;
wire \baud_select_inst|uart_clk_div_38400|Add0~25 ;
wire \baud_select_inst|uart_clk_div_38400|Add0~26_combout ;
wire \baud_select_inst|uart_clk_div_38400|Add0~27 ;
wire \baud_select_inst|uart_clk_div_38400|Add0~28_combout ;
wire \baud_select_inst|uart_clk_div_38400|Equal0~0_combout ;
wire \baud_select_inst|uart_clk_div_38400|Equal0~1_combout ;
wire \baud_select_inst|uart_clk_div_38400|Equal0~2_combout ;
wire \baud_select_inst|uart_clk_div_38400|Equal0~3_combout ;
wire \baud_select_inst|uart_clk_div_38400|Equal0~4_combout ;
wire \baud_select_inst|uart_clk_div_38400|uart_clk~0_combout ;
wire \baud_select_inst|uart_clk_div_38400|uart_clk~q ;
wire \baud_select_inst|Mux0~1_combout ;
wire \baud_select_inst|uart_clk_div_115200|Add0~0_combout ;
wire \baud_select_inst|uart_clk_div_115200|clk_cnt~2_combout ;
wire \baud_select_inst|uart_clk_div_115200|Add0~1 ;
wire \baud_select_inst|uart_clk_div_115200|Add0~2_combout ;
wire \baud_select_inst|uart_clk_div_115200|Add0~3 ;
wire \baud_select_inst|uart_clk_div_115200|Add0~4_combout ;
wire \baud_select_inst|uart_clk_div_115200|clk_cnt~1_combout ;
wire \baud_select_inst|uart_clk_div_115200|Add0~5 ;
wire \baud_select_inst|uart_clk_div_115200|Add0~6_combout ;
wire \baud_select_inst|uart_clk_div_115200|clk_cnt~0_combout ;
wire \baud_select_inst|uart_clk_div_115200|Add0~7 ;
wire \baud_select_inst|uart_clk_div_115200|Add0~8_combout ;
wire \baud_select_inst|uart_clk_div_115200|Add0~9 ;
wire \baud_select_inst|uart_clk_div_115200|Add0~10_combout ;
wire \baud_select_inst|uart_clk_div_115200|Add0~11 ;
wire \baud_select_inst|uart_clk_div_115200|Add0~12_combout ;
wire \baud_select_inst|uart_clk_div_115200|Add0~13 ;
wire \baud_select_inst|uart_clk_div_115200|Add0~14_combout ;
wire \baud_select_inst|uart_clk_div_115200|Add0~15 ;
wire \baud_select_inst|uart_clk_div_115200|Add0~16_combout ;
wire \baud_select_inst|uart_clk_div_115200|Add0~17 ;
wire \baud_select_inst|uart_clk_div_115200|Add0~18_combout ;
wire \baud_select_inst|uart_clk_div_115200|Add0~19 ;
wire \baud_select_inst|uart_clk_div_115200|Add0~20_combout ;
wire \baud_select_inst|uart_clk_div_115200|Add0~21 ;
wire \baud_select_inst|uart_clk_div_115200|Add0~22_combout ;
wire \baud_select_inst|uart_clk_div_115200|Equal0~1_combout ;
wire \baud_select_inst|uart_clk_div_115200|Add0~23 ;
wire \baud_select_inst|uart_clk_div_115200|Add0~24_combout ;
wire \baud_select_inst|uart_clk_div_115200|Add0~25 ;
wire \baud_select_inst|uart_clk_div_115200|Add0~26_combout ;
wire \baud_select_inst|uart_clk_div_115200|Add0~27 ;
wire \baud_select_inst|uart_clk_div_115200|Add0~28_combout ;
wire \baud_select_inst|uart_clk_div_115200|Add0~29 ;
wire \baud_select_inst|uart_clk_div_115200|Add0~30_combout ;
wire \baud_select_inst|uart_clk_div_115200|Equal0~0_combout ;
wire \baud_select_inst|uart_clk_div_115200|Equal0~3_combout ;
wire \baud_select_inst|uart_clk_div_115200|Equal0~2_combout ;
wire \baud_select_inst|uart_clk_div_115200|Equal0~4_combout ;
wire \baud_select_inst|uart_clk_div_115200|uart_clk~0_combout ;
wire \baud_select_inst|uart_clk_div_115200|uart_clk~q ;
wire \baud_select_inst|Mux0~2_combout ;
wire \baud_select_inst|uart_clk~1_combout ;
wire \baud_select_inst|uart_clk~3_combout ;
wire \baud_select_inst|uart_clk~_emulated_q ;
wire \baud_select_inst|uart_clk~2_combout ;
wire \baud_select_inst|uart_clk~2clkctrl_outclk ;
wire \uart_rx_inst|cnt[0]~8_combout ;
wire \rxd~input_o ;
wire \uart_rx_inst|state~0_combout ;
wire \uart_rx_inst|state~q ;
wire \uart_rx_inst|cnt[5]~22 ;
wire \uart_rx_inst|cnt[6]~23_combout ;
wire \uart_rx_inst|cnt[5]~12_combout ;
wire \uart_rx_inst|cnt[6]~24 ;
wire \uart_rx_inst|cnt[7]~25_combout ;
wire \uart_rx_inst|cnt[5]~10_combout ;
wire \uart_rx_inst|Decoder1~5_combout ;
wire \uart_rx_inst|cnt[5]~11_combout ;
wire \uart_rx_inst|cnt[0]~9 ;
wire \uart_rx_inst|cnt[1]~13_combout ;
wire \uart_rx_inst|cnt[1]~14 ;
wire \uart_rx_inst|cnt[2]~15_combout ;
wire \uart_rx_inst|cnt[2]~16 ;
wire \uart_rx_inst|cnt[3]~17_combout ;
wire \uart_rx_inst|cnt[3]~18 ;
wire \uart_rx_inst|cnt[4]~19_combout ;
wire \uart_rx_inst|cnt[4]~20 ;
wire \uart_rx_inst|cnt[5]~21_combout ;
wire \uart_rx_inst|Decoder1~1_combout ;
wire \uart_rx_inst|Decoder1~0_combout ;
wire \uart_rx_inst|Selector0~0_combout ;
wire \uart_rx_inst|Selector0~1_combout ;
wire \uart_rx_inst|Decoder1~9_combout ;
wire \uart_rx_inst|Selector0~2_combout ;
wire \uart_rx_inst|rec_flag~q ;
wire \edge_detection_inst|q1~q ;
wire \edge_detection_inst|q2~feeder_combout ;
wire \edge_detection_inst|q2~q ;
wire \edge_detection_inst|always0~0_combout ;
wire \edge_detection_inst|pos_edge~q ;
wire \dpram_wr_ctrl_inst|wr_addr[0]~17 ;
wire \dpram_wr_ctrl_inst|wr_addr[1]~18_combout ;
wire \dpram_wr_ctrl_inst|wr_addr[1]~19 ;
wire \dpram_wr_ctrl_inst|wr_addr[2]~20_combout ;
wire \dpram_wr_ctrl_inst|wr_addr[2]~21 ;
wire \dpram_wr_ctrl_inst|wr_addr[3]~22_combout ;
wire \dpram_wr_ctrl_inst|wr_addr[3]~23 ;
wire \dpram_wr_ctrl_inst|wr_addr[4]~24_combout ;
wire \dpram_wr_ctrl_inst|wr_addr[4]~25 ;
wire \dpram_wr_ctrl_inst|wr_addr[5]~26_combout ;
wire \dpram_wr_ctrl_inst|wr_addr[5]~27 ;
wire \dpram_wr_ctrl_inst|wr_addr[6]~28_combout ;
wire \dpram_wr_ctrl_inst|wr_addr[6]~29 ;
wire \dpram_wr_ctrl_inst|wr_addr[7]~30_combout ;
wire \dpram_wr_ctrl_inst|wr_addr[7]~31 ;
wire \dpram_wr_ctrl_inst|wr_addr[8]~32_combout ;
wire \dpram_wr_ctrl_inst|wr_addr[8]~33 ;
wire \dpram_wr_ctrl_inst|wr_addr[9]~34_combout ;
wire \dpram_wr_ctrl_inst|wr_addr[9]~35 ;
wire \dpram_wr_ctrl_inst|wr_addr[10]~36_combout ;
wire \dpram_wr_ctrl_inst|wr_addr[10]~37 ;
wire \dpram_wr_ctrl_inst|wr_addr[11]~38_combout ;
wire \dpram_wr_ctrl_inst|wr_addr[11]~39 ;
wire \dpram_wr_ctrl_inst|wr_addr[12]~40_combout ;
wire \dpram_wr_ctrl_inst|wr_addr[12]~41 ;
wire \dpram_wr_ctrl_inst|wr_addr[13]~42_combout ;
wire \dpram_wr_ctrl_inst|wr_addr[13]~43 ;
wire \dpram_wr_ctrl_inst|wr_addr[14]~44_combout ;
wire \dpram_wr_ctrl_inst|wr_addr[14]~45 ;
wire \dpram_wr_ctrl_inst|wr_addr[15]~46_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode385w[3]~0_combout ;
wire \vga_ctrl_inst|Add2~1 ;
wire \vga_ctrl_inst|Add2~3 ;
wire \vga_ctrl_inst|Add2~5 ;
wire \vga_ctrl_inst|Add2~7 ;
wire \vga_ctrl_inst|Add2~9 ;
wire \vga_ctrl_inst|Add2~11 ;
wire \vga_ctrl_inst|Add2~13 ;
wire \vga_ctrl_inst|Add2~15 ;
wire \vga_ctrl_inst|Add2~16_combout ;
wire \vga_ctrl_inst|Add3~1 ;
wire \vga_ctrl_inst|Add3~3 ;
wire \vga_ctrl_inst|Add3~5 ;
wire \vga_ctrl_inst|Add3~7 ;
wire \vga_ctrl_inst|Add3~9 ;
wire \vga_ctrl_inst|Add3~11 ;
wire \vga_ctrl_inst|Add3~13 ;
wire \vga_ctrl_inst|Add3~15 ;
wire \vga_ctrl_inst|Add3~17 ;
wire \vga_ctrl_inst|Add3~19 ;
wire \vga_ctrl_inst|Add3~20_combout ;
wire \vga_ctrl_inst|Add3~10_combout ;
wire \vga_ctrl_inst|Add3~14_combout ;
wire \vga_ctrl_inst|Add3~12_combout ;
wire \vga_ctrl_inst|Add3~8_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[1][9]~2_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[1][8]~3_combout ;
wire \vga_ctrl_inst|Add3~6_combout ;
wire \vga_ctrl_inst|Add3~0_combout ;
wire \vga_ctrl_inst|Add3~4_combout ;
wire \vga_ctrl_inst|Add3~2_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[0][11]~5_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[1][7]~4_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[0][10]~7_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[1][6]~6_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[0][9]~8_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[0][8]~9_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[0][7]~10_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \vga_ctrl_inst|Add3~18_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \vga_ctrl_inst|Add3~16_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \vga_ctrl_inst|Add2~14_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \vga_ctrl_inst|Add2~12_combout ;
wire \vga_ctrl_inst|Add2~10_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \vga_ctrl_inst|Add2~8_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[0][6]~12_combout ;
wire \vga_ctrl_inst|Add2~6_combout ;
wire \vga_ctrl_inst|Add2~4_combout ;
wire \vga_ctrl_inst|Add2~2_combout ;
wire \vga_ctrl_inst|Add2~0_combout ;
wire \vga_ctrl_inst|addr[3]~14 ;
wire \vga_ctrl_inst|addr[4]~16 ;
wire \vga_ctrl_inst|addr[5]~18 ;
wire \vga_ctrl_inst|addr[6]~20 ;
wire \vga_ctrl_inst|addr[7]~22 ;
wire \vga_ctrl_inst|addr[8]~24 ;
wire \vga_ctrl_inst|addr[9]~26 ;
wire \vga_ctrl_inst|addr[10]~28 ;
wire \vga_ctrl_inst|addr[11]~30 ;
wire \vga_ctrl_inst|addr[12]~32 ;
wire \vga_ctrl_inst|addr[13]~33_combout ;
wire \vga_ctrl_inst|always3~3_combout ;
wire \vga_ctrl_inst|always3~2_combout ;
wire \vga_ctrl_inst|always3~4_combout ;
wire \vga_ctrl_inst|always3~5_combout ;
wire \vga_ctrl_inst|always3~6_combout ;
wire \vga_ctrl_inst|Equal1~4_combout ;
wire \vga_ctrl_inst|LessThan4~0_combout ;
wire \vga_ctrl_inst|always3~0_combout ;
wire \vga_ctrl_inst|LessThan6~0_combout ;
wire \vga_ctrl_inst|LessThan6~1_combout ;
wire \vga_ctrl_inst|always3~1_combout ;
wire \vga_ctrl_inst|valid~0_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[1][11]~0_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[1][10]~1_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[2][7]~11_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|romout[2][6]~combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \vga_ctrl_inst|addr[13]~34 ;
wire \vga_ctrl_inst|addr[14]~36 ;
wire \vga_ctrl_inst|addr[15]~37_combout ;
wire \vga_ctrl_inst|addr[14]~35_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~1_combout ;
wire \uart_rx_inst|temp_data[0]~0_combout ;
wire \uart_rx_inst|Decoder1~3_combout ;
wire \uart_rx_inst|Decoder1~4_combout ;
wire \uart_rx_inst|temp_data[0]~1_combout ;
wire \uart_rx_inst|rec_data[0]~feeder_combout ;
wire \uart_rx_inst|Decoder1~2_combout ;
wire \vga_ctrl_inst|addr[1]~feeder_combout ;
wire \vga_ctrl_inst|addr[3]~13_combout ;
wire \vga_ctrl_inst|addr[4]~15_combout ;
wire \vga_ctrl_inst|addr[5]~17_combout ;
wire \vga_ctrl_inst|addr[6]~19_combout ;
wire \vga_ctrl_inst|addr[7]~21_combout ;
wire \vga_ctrl_inst|addr[8]~23_combout ;
wire \vga_ctrl_inst|addr[9]~25_combout ;
wire \vga_ctrl_inst|addr[10]~27_combout ;
wire \vga_ctrl_inst|addr[11]~29_combout ;
wire \vga_ctrl_inst|addr[12]~31_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs574w[0]~0_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~2_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~0_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs574w[0]~1_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode415w[3]~0_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode507w[3]~0_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \vga_ctrl_inst|always3~7_combout ;
wire \vga_ctrl_inst|vga_rgb~0_combout ;
wire \uart_rx_inst|Decoder1~6_combout ;
wire \uart_rx_inst|temp_data[1]~2_combout ;
wire \uart_rx_inst|rec_data[1]~feeder_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs622w[0]~0_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs622w[0]~1_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \vga_ctrl_inst|vga_rgb~1_combout ;
wire \uart_rx_inst|temp_data[2]~3_combout ;
wire \uart_rx_inst|temp_data[2]~4_combout ;
wire \uart_rx_inst|rec_data[2]~feeder_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs670w[0]~0_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs670w[0]~1_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \vga_ctrl_inst|vga_rgb~2_combout ;
wire \uart_rx_inst|temp_data[3]~5_combout ;
wire \uart_rx_inst|temp_data[3]~6_combout ;
wire \uart_rx_inst|rec_data[3]~feeder_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs718w[0]~0_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs718w[0]~1_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \vga_ctrl_inst|vga_rgb~3_combout ;
wire \uart_rx_inst|Decoder1~7_combout ;
wire \uart_rx_inst|Decoder1~8_combout ;
wire \uart_rx_inst|temp_data[4]~7_combout ;
wire \uart_rx_inst|rec_data[4]~feeder_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs766w[0]~0_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs766w[0]~1_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \vga_ctrl_inst|vga_rgb~4_combout ;
wire \uart_rx_inst|temp_data[5]~8_combout ;
wire \uart_rx_inst|temp_data[5]~9_combout ;
wire \uart_rx_inst|rec_data[5]~feeder_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs814w[0]~0_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs814w[0]~1_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \vga_ctrl_inst|vga_rgb~5_combout ;
wire \uart_rx_inst|temp_data[6]~10_combout ;
wire \uart_rx_inst|rec_data[6]~feeder_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs862w[0]~0_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs862w[0]~1_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \vga_ctrl_inst|vga_rgb~6_combout ;
wire \uart_rx_inst|temp_data[7]~11_combout ;
wire \uart_rx_inst|temp_data[7]~12_combout ;
wire \uart_rx_inst|rec_data[7]~feeder_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs910w[0]~0_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs910w[0]~1_combout ;
wire \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \vga_ctrl_inst|vga_rgb~7_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~3 ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~4_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~5 ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~6_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~7 ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~8_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|counter~5_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~9 ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~10_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~11 ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~12_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|counter~4_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~13 ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~14_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~15 ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~16_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|counter~3_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~17 ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~18_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|counter~2_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~19 ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~20_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~21 ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~22_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~23 ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~24_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~25 ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~26_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~27 ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~28_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|counter~1_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Equal0~3_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~29 ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~30_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|counter~0_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~31 ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~32_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~33 ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~34_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~35 ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~36_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~37 ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~38_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~39 ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~40_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~41 ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~42_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~43 ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~44_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Equal0~1_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Equal0~2_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~45 ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~46_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~47 ;
wire \seven_tube_inst|clk_div_2khz_inst|Add0~48_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Equal0~0_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Equal0~4_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Equal0~6_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Equal0~5_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|Equal0~7_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|clk_out~0_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|clk_out~feeder_combout ;
wire \seven_tube_inst|clk_div_2khz_inst|clk_out~q ;
wire \seven_tube_inst|clk_div_2khz_inst|clk_out~clkctrl_outclk ;
wire \seven_tube_inst|seg_ctrl_inst|sel~2_combout ;
wire \seven_tube_inst|seg_ctrl_inst|sel~1_combout ;
wire \seven_tube_inst|seg_ctrl_inst|sel~0_combout ;
wire \baud_select_inst|Decoder0~2_combout ;
wire \seven_tube_inst|seg_ctrl_inst|data_tmp[3]~0_combout ;
wire \baud_select_inst|uart_baud~1_combout ;
wire \baud_select_inst|uart_baud~0_combout ;
wire \seven_tube_inst|seg_ctrl_inst|data_tmp[2]~3_combout ;
wire \seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4_combout ;
wire \baud_select_inst|WideOr0~0_combout ;
wire \baud_select_inst|Decoder0~1_combout ;
wire \seven_tube_inst|seg_ctrl_inst|Mux3~0_combout ;
wire \baud_select_inst|Decoder0~0_combout ;
wire \seven_tube_inst|seg_ctrl_inst|Mux3~1_combout ;
wire \seven_tube_inst|seg_ctrl_inst|data_tmp[1]~1_combout ;
wire \seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2_combout ;
wire \seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5_combout ;
wire \seven_tube_inst|seg_ctrl_inst|WideOr6~0_combout ;
wire \seven_tube_inst|seg_ctrl_inst|WideOr6~1_combout ;
wire \seven_tube_inst|seg_ctrl_inst|WideOr5~0_combout ;
wire \seven_tube_inst|seg_ctrl_inst|WideOr5~1_combout ;
wire \seven_tube_inst|seg_ctrl_inst|WideOr4~0_combout ;
wire \seven_tube_inst|seg_ctrl_inst|WideOr4~1_combout ;
wire \seven_tube_inst|seg_ctrl_inst|WideOr3~0_combout ;
wire \seven_tube_inst|seg_ctrl_inst|WideOr3~1_combout ;
wire \seven_tube_inst|seg_ctrl_inst|WideOr2~0_combout ;
wire \seven_tube_inst|seg_ctrl_inst|WideOr2~1_combout ;
wire \seven_tube_inst|seg_ctrl_inst|WideOr1~0_combout ;
wire \seven_tube_inst|seg_ctrl_inst|WideOr1~1_combout ;
wire \seven_tube_inst|seg_ctrl_inst|WideOr0~0_combout ;
wire \seven_tube_inst|seg_ctrl_inst|WideOr0~1_combout ;
wire [7:0] \uart_rx_inst|cnt ;
wire [10:0] \vga_ctrl_inst|cnt1 ;
wire [31:0] \baud_select_inst|key_filter_inst|cnt ;
wire [4:0] \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [7:0] \vga_ctrl_inst|vga_rgb ;
wire [15:0] \dpram_wr_ctrl_inst|wr_addr ;
wire [15:0] \baud_select_inst|uart_clk_div_115200|clk_cnt ;
wire [15:0] \vga_ctrl_inst|addr ;
wire [9:0] \vga_ctrl_inst|cnt2 ;
wire [2:0] \seven_tube_inst|seg_ctrl_inst|sel ;
wire [23:0] \baud_select_inst|uart_baud ;
wire [2:0] \dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b ;
wire [3:0] \dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode395w ;
wire [2:0] \baud_select_inst|pulse_cnt_inst|pulse_cnt ;
wire [7:0] \uart_rx_inst|rec_data ;
wire [15:0] \baud_select_inst|uart_clk_div_57600|clk_cnt ;
wire [3:0] \dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode368w ;
wire [15:0] \baud_select_inst|uart_clk_div_9600|clk_cnt ;
wire [3:0] \dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode456w ;
wire [3:0] \dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode405w ;
wire [24:0] \seven_tube_inst|clk_div_2khz_inst|counter ;
wire [1:0] \baud_select_inst|pulse_cnt_inst|counter ;
wire [7:0] \uart_rx_inst|temp_data ;
wire [15:0] \baud_select_inst|uart_clk_div_38400|clk_cnt ;
wire [15:0] \baud_select_inst|uart_clk_div_19200|clk_cnt ;

wire [4:0] \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;

assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X9_Y24_N16
cycloneive_io_obuf \vga_hsync~output (
	.i(\vga_ctrl_inst|LessThan1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_hsync),
	.obar());
// synopsys translate_off
defparam \vga_hsync~output .bus_hold = "false";
defparam \vga_hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N2
cycloneive_io_obuf \vga_vsync~output (
	.i(\vga_ctrl_inst|LessThan2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_vsync),
	.obar());
// synopsys translate_off
defparam \vga_vsync~output .bus_hold = "false";
defparam \vga_vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \vga_rgb[0]~output (
	.i(\vga_ctrl_inst|vga_rgb [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[0]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[0]~output .bus_hold = "false";
defparam \vga_rgb[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \vga_rgb[1]~output (
	.i(\vga_ctrl_inst|vga_rgb [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[1]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[1]~output .bus_hold = "false";
defparam \vga_rgb[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \vga_rgb[2]~output (
	.i(\vga_ctrl_inst|vga_rgb [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[2]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[2]~output .bus_hold = "false";
defparam \vga_rgb[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N16
cycloneive_io_obuf \vga_rgb[3]~output (
	.i(\vga_ctrl_inst|vga_rgb [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[3]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[3]~output .bus_hold = "false";
defparam \vga_rgb[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \vga_rgb[4]~output (
	.i(\vga_ctrl_inst|vga_rgb [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[4]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[4]~output .bus_hold = "false";
defparam \vga_rgb[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \vga_rgb[5]~output (
	.i(\vga_ctrl_inst|vga_rgb [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[5]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[5]~output .bus_hold = "false";
defparam \vga_rgb[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N2
cycloneive_io_obuf \vga_rgb[6]~output (
	.i(\vga_ctrl_inst|vga_rgb [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[6]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[6]~output .bus_hold = "false";
defparam \vga_rgb[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \vga_rgb[7]~output (
	.i(\vga_ctrl_inst|vga_rgb [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_rgb[7]),
	.obar());
// synopsys translate_off
defparam \vga_rgb[7]~output .bus_hold = "false";
defparam \vga_rgb[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \sel[0]~output (
	.i(\seven_tube_inst|seg_ctrl_inst|sel [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sel[0]),
	.obar());
// synopsys translate_off
defparam \sel[0]~output .bus_hold = "false";
defparam \sel[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \sel[1]~output (
	.i(\seven_tube_inst|seg_ctrl_inst|sel [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sel[1]),
	.obar());
// synopsys translate_off
defparam \sel[1]~output .bus_hold = "false";
defparam \sel[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \sel[2]~output (
	.i(\seven_tube_inst|seg_ctrl_inst|sel [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sel[2]),
	.obar());
// synopsys translate_off
defparam \sel[2]~output .bus_hold = "false";
defparam \sel[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \seg[0]~output (
	.i(\seven_tube_inst|seg_ctrl_inst|WideOr6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg[0]),
	.obar());
// synopsys translate_off
defparam \seg[0]~output .bus_hold = "false";
defparam \seg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cycloneive_io_obuf \seg[1]~output (
	.i(\seven_tube_inst|seg_ctrl_inst|WideOr5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg[1]),
	.obar());
// synopsys translate_off
defparam \seg[1]~output .bus_hold = "false";
defparam \seg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \seg[2]~output (
	.i(\seven_tube_inst|seg_ctrl_inst|WideOr4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg[2]),
	.obar());
// synopsys translate_off
defparam \seg[2]~output .bus_hold = "false";
defparam \seg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \seg[3]~output (
	.i(\seven_tube_inst|seg_ctrl_inst|WideOr3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg[3]),
	.obar());
// synopsys translate_off
defparam \seg[3]~output .bus_hold = "false";
defparam \seg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \seg[4]~output (
	.i(\seven_tube_inst|seg_ctrl_inst|WideOr2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg[4]),
	.obar());
// synopsys translate_off
defparam \seg[4]~output .bus_hold = "false";
defparam \seg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \seg[5]~output (
	.i(\seven_tube_inst|seg_ctrl_inst|WideOr1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg[5]),
	.obar());
// synopsys translate_off
defparam \seg[5]~output .bus_hold = "false";
defparam \seg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \seg[6]~output (
	.i(\seven_tube_inst|seg_ctrl_inst|WideOr0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg[6]),
	.obar());
// synopsys translate_off
defparam \seg[6]~output .bus_hold = "false";
defparam \seg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \seg[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg[7]),
	.obar());
// synopsys translate_off
defparam \seg[7]~output .bus_hold = "false";
defparam \seg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \sys_rst_n~input (
	.i(sys_rst_n),
	.ibar(gnd),
	.o(\sys_rst_n~input_o ));
// synopsys translate_off
defparam \sys_rst_n~input .bus_hold = "false";
defparam \sys_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \sys_clk~input (
	.i(sys_clk),
	.ibar(gnd),
	.o(\sys_clk~input_o ));
// synopsys translate_off
defparam \sys_clk~input .bus_hold = "false";
defparam \sys_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \clk_gen_inst|altpll_component|auto_generated|pll1 (
	.areset(!\sys_rst_n~input_o ),
	.pfdena(vcc),
	.fbin(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\sys_clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\clk_gen_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_high = 8;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_low = 7;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 5;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 4;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \clk_gen_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N0
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[0]~11 (
// Equation(s):
// \vga_ctrl_inst|cnt1[0]~11_combout  = \vga_ctrl_inst|cnt1 [0] $ (VCC)
// \vga_ctrl_inst|cnt1[0]~12  = CARRY(\vga_ctrl_inst|cnt1 [0])

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt1[0]~11_combout ),
	.cout(\vga_ctrl_inst|cnt1[0]~12 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[0]~11 .lut_mask = 16'h33CC;
defparam \vga_ctrl_inst|cnt1[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N2
cycloneive_lcell_comb \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder (
// Equation(s):
// \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder .lut_mask = 16'hFFFF;
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N3
dffeas \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.d(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync .is_wysiwyg = "true";
defparam \clk_gen_inst|altpll_component|auto_generated|pll_lock_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N4
cycloneive_lcell_comb \clk_gen_inst|altpll_component|auto_generated|locked (
// Equation(s):
// \clk_gen_inst|altpll_component|auto_generated|locked~combout  = (!\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ) # (!\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(gnd),
	.datab(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(gnd),
	.datad(\clk_gen_inst|altpll_component|auto_generated|pll_lock_sync~q ),
	.cin(gnd),
	.combout(\clk_gen_inst|altpll_component|auto_generated|locked~combout ),
	.cout());
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|locked .lut_mask = 16'h33FF;
defparam \clk_gen_inst|altpll_component|auto_generated|locked .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \clk_gen_inst|altpll_component|auto_generated|locked~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_gen_inst|altpll_component|auto_generated|locked~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_gen_inst|altpll_component|auto_generated|locked~clkctrl .clock_type = "global clock";
defparam \clk_gen_inst|altpll_component|auto_generated|locked~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N22
cycloneive_lcell_comb \vga_ctrl_inst|Equal1~6 (
// Equation(s):
// \vga_ctrl_inst|Equal1~6_combout  = (\vga_ctrl_inst|cnt1 [3] & (\vga_ctrl_inst|cnt1 [0] & (\vga_ctrl_inst|cnt1 [2] & \vga_ctrl_inst|cnt1 [1])))

	.dataa(\vga_ctrl_inst|cnt1 [3]),
	.datab(\vga_ctrl_inst|cnt1 [0]),
	.datac(\vga_ctrl_inst|cnt1 [2]),
	.datad(\vga_ctrl_inst|cnt1 [1]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Equal1~6 .lut_mask = 16'h8000;
defparam \vga_ctrl_inst|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N14
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[7]~25 (
// Equation(s):
// \vga_ctrl_inst|cnt1[7]~25_combout  = (\vga_ctrl_inst|cnt1 [7] & (!\vga_ctrl_inst|cnt1[6]~24 )) # (!\vga_ctrl_inst|cnt1 [7] & ((\vga_ctrl_inst|cnt1[6]~24 ) # (GND)))
// \vga_ctrl_inst|cnt1[7]~26  = CARRY((!\vga_ctrl_inst|cnt1[6]~24 ) # (!\vga_ctrl_inst|cnt1 [7]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[6]~24 ),
	.combout(\vga_ctrl_inst|cnt1[7]~25_combout ),
	.cout(\vga_ctrl_inst|cnt1[7]~26 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[7]~25 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|cnt1[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N16
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[8]~27 (
// Equation(s):
// \vga_ctrl_inst|cnt1[8]~27_combout  = (\vga_ctrl_inst|cnt1 [8] & (\vga_ctrl_inst|cnt1[7]~26  $ (GND))) # (!\vga_ctrl_inst|cnt1 [8] & (!\vga_ctrl_inst|cnt1[7]~26  & VCC))
// \vga_ctrl_inst|cnt1[8]~28  = CARRY((\vga_ctrl_inst|cnt1 [8] & !\vga_ctrl_inst|cnt1[7]~26 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[7]~26 ),
	.combout(\vga_ctrl_inst|cnt1[8]~27_combout ),
	.cout(\vga_ctrl_inst|cnt1[8]~28 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[8]~27 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|cnt1[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y13_N17
dffeas \vga_ctrl_inst|cnt1[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[8]~27_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[8] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N18
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[9]~29 (
// Equation(s):
// \vga_ctrl_inst|cnt1[9]~29_combout  = (\vga_ctrl_inst|cnt1 [9] & (!\vga_ctrl_inst|cnt1[8]~28 )) # (!\vga_ctrl_inst|cnt1 [9] & ((\vga_ctrl_inst|cnt1[8]~28 ) # (GND)))
// \vga_ctrl_inst|cnt1[9]~30  = CARRY((!\vga_ctrl_inst|cnt1[8]~28 ) # (!\vga_ctrl_inst|cnt1 [9]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[8]~28 ),
	.combout(\vga_ctrl_inst|cnt1[9]~29_combout ),
	.cout(\vga_ctrl_inst|cnt1[9]~30 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[9]~29 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|cnt1[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y13_N19
dffeas \vga_ctrl_inst|cnt1[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[9]~29_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[9] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N0
cycloneive_lcell_comb \vga_ctrl_inst|Equal1~5 (
// Equation(s):
// \vga_ctrl_inst|Equal1~5_combout  = (!\vga_ctrl_inst|cnt1 [5] & (!\vga_ctrl_inst|cnt1 [9] & !\vga_ctrl_inst|cnt1 [6]))

	.dataa(\vga_ctrl_inst|cnt1 [5]),
	.datab(\vga_ctrl_inst|cnt1 [9]),
	.datac(gnd),
	.datad(\vga_ctrl_inst|cnt1 [6]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Equal1~5 .lut_mask = 16'h0011;
defparam \vga_ctrl_inst|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N30
cycloneive_lcell_comb \vga_ctrl_inst|Equal1~8 (
// Equation(s):
// \vga_ctrl_inst|Equal1~8_combout  = (!\vga_ctrl_inst|cnt1 [7] & (!\vga_ctrl_inst|cnt1 [8] & \vga_ctrl_inst|Equal1~5_combout ))

	.dataa(\vga_ctrl_inst|cnt1 [7]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|cnt1 [8]),
	.datad(\vga_ctrl_inst|Equal1~5_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Equal1~8 .lut_mask = 16'h0500;
defparam \vga_ctrl_inst|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N20
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[10]~31 (
// Equation(s):
// \vga_ctrl_inst|cnt1[10]~31_combout  = \vga_ctrl_inst|cnt1 [10] $ (!\vga_ctrl_inst|cnt1[9]~30 )

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ctrl_inst|cnt1[9]~30 ),
	.combout(\vga_ctrl_inst|cnt1[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[10]~31 .lut_mask = 16'hC3C3;
defparam \vga_ctrl_inst|cnt1[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y13_N21
dffeas \vga_ctrl_inst|cnt1[10] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[10]~31_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[10] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N24
cycloneive_lcell_comb \vga_ctrl_inst|LessThan0~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan0~0_combout  = (\vga_ctrl_inst|cnt1 [10] & (((\vga_ctrl_inst|Equal1~6_combout  & \vga_ctrl_inst|cnt1 [4])) # (!\vga_ctrl_inst|Equal1~8_combout )))

	.dataa(\vga_ctrl_inst|Equal1~6_combout ),
	.datab(\vga_ctrl_inst|cnt1 [4]),
	.datac(\vga_ctrl_inst|Equal1~8_combout ),
	.datad(\vga_ctrl_inst|cnt1 [10]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan0~0 .lut_mask = 16'h8F00;
defparam \vga_ctrl_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N1
dffeas \vga_ctrl_inst|cnt1[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[0]~11_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[0] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N2
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[1]~13 (
// Equation(s):
// \vga_ctrl_inst|cnt1[1]~13_combout  = (\vga_ctrl_inst|cnt1 [1] & (!\vga_ctrl_inst|cnt1[0]~12 )) # (!\vga_ctrl_inst|cnt1 [1] & ((\vga_ctrl_inst|cnt1[0]~12 ) # (GND)))
// \vga_ctrl_inst|cnt1[1]~14  = CARRY((!\vga_ctrl_inst|cnt1[0]~12 ) # (!\vga_ctrl_inst|cnt1 [1]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[0]~12 ),
	.combout(\vga_ctrl_inst|cnt1[1]~13_combout ),
	.cout(\vga_ctrl_inst|cnt1[1]~14 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[1]~13 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|cnt1[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y13_N3
dffeas \vga_ctrl_inst|cnt1[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[1]~13_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[1] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N4
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[2]~15 (
// Equation(s):
// \vga_ctrl_inst|cnt1[2]~15_combout  = (\vga_ctrl_inst|cnt1 [2] & (\vga_ctrl_inst|cnt1[1]~14  $ (GND))) # (!\vga_ctrl_inst|cnt1 [2] & (!\vga_ctrl_inst|cnt1[1]~14  & VCC))
// \vga_ctrl_inst|cnt1[2]~16  = CARRY((\vga_ctrl_inst|cnt1 [2] & !\vga_ctrl_inst|cnt1[1]~14 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[1]~14 ),
	.combout(\vga_ctrl_inst|cnt1[2]~15_combout ),
	.cout(\vga_ctrl_inst|cnt1[2]~16 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[2]~15 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|cnt1[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y13_N5
dffeas \vga_ctrl_inst|cnt1[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[2]~15_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[2] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N6
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[3]~17 (
// Equation(s):
// \vga_ctrl_inst|cnt1[3]~17_combout  = (\vga_ctrl_inst|cnt1 [3] & (!\vga_ctrl_inst|cnt1[2]~16 )) # (!\vga_ctrl_inst|cnt1 [3] & ((\vga_ctrl_inst|cnt1[2]~16 ) # (GND)))
// \vga_ctrl_inst|cnt1[3]~18  = CARRY((!\vga_ctrl_inst|cnt1[2]~16 ) # (!\vga_ctrl_inst|cnt1 [3]))

	.dataa(\vga_ctrl_inst|cnt1 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[2]~16 ),
	.combout(\vga_ctrl_inst|cnt1[3]~17_combout ),
	.cout(\vga_ctrl_inst|cnt1[3]~18 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[3]~17 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|cnt1[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y13_N7
dffeas \vga_ctrl_inst|cnt1[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[3]~17_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[3] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N8
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[4]~19 (
// Equation(s):
// \vga_ctrl_inst|cnt1[4]~19_combout  = (\vga_ctrl_inst|cnt1 [4] & (\vga_ctrl_inst|cnt1[3]~18  $ (GND))) # (!\vga_ctrl_inst|cnt1 [4] & (!\vga_ctrl_inst|cnt1[3]~18  & VCC))
// \vga_ctrl_inst|cnt1[4]~20  = CARRY((\vga_ctrl_inst|cnt1 [4] & !\vga_ctrl_inst|cnt1[3]~18 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[3]~18 ),
	.combout(\vga_ctrl_inst|cnt1[4]~19_combout ),
	.cout(\vga_ctrl_inst|cnt1[4]~20 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[4]~19 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|cnt1[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y13_N9
dffeas \vga_ctrl_inst|cnt1[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[4]~19_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[4] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N10
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[5]~21 (
// Equation(s):
// \vga_ctrl_inst|cnt1[5]~21_combout  = (\vga_ctrl_inst|cnt1 [5] & (!\vga_ctrl_inst|cnt1[4]~20 )) # (!\vga_ctrl_inst|cnt1 [5] & ((\vga_ctrl_inst|cnt1[4]~20 ) # (GND)))
// \vga_ctrl_inst|cnt1[5]~22  = CARRY((!\vga_ctrl_inst|cnt1[4]~20 ) # (!\vga_ctrl_inst|cnt1 [5]))

	.dataa(\vga_ctrl_inst|cnt1 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[4]~20 ),
	.combout(\vga_ctrl_inst|cnt1[5]~21_combout ),
	.cout(\vga_ctrl_inst|cnt1[5]~22 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[5]~21 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|cnt1[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y13_N11
dffeas \vga_ctrl_inst|cnt1[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[5]~21_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[5] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N12
cycloneive_lcell_comb \vga_ctrl_inst|cnt1[6]~23 (
// Equation(s):
// \vga_ctrl_inst|cnt1[6]~23_combout  = (\vga_ctrl_inst|cnt1 [6] & (\vga_ctrl_inst|cnt1[5]~22  $ (GND))) # (!\vga_ctrl_inst|cnt1 [6] & (!\vga_ctrl_inst|cnt1[5]~22  & VCC))
// \vga_ctrl_inst|cnt1[6]~24  = CARRY((\vga_ctrl_inst|cnt1 [6] & !\vga_ctrl_inst|cnt1[5]~22 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|cnt1[5]~22 ),
	.combout(\vga_ctrl_inst|cnt1[6]~23_combout ),
	.cout(\vga_ctrl_inst|cnt1[6]~24 ));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[6]~23 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|cnt1[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y13_N13
dffeas \vga_ctrl_inst|cnt1[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[6]~23_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[6] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N15
dffeas \vga_ctrl_inst|cnt1[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt1[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\vga_ctrl_inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt1[7] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N28
cycloneive_lcell_comb \vga_ctrl_inst|LessThan1~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan1~0_combout  = (\vga_ctrl_inst|cnt1 [7]) # ((\vga_ctrl_inst|cnt1 [10]) # ((\vga_ctrl_inst|cnt1 [8]) # (\vga_ctrl_inst|cnt1 [9])))

	.dataa(\vga_ctrl_inst|cnt1 [7]),
	.datab(\vga_ctrl_inst|cnt1 [10]),
	.datac(\vga_ctrl_inst|cnt1 [8]),
	.datad(\vga_ctrl_inst|cnt1 [9]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan1~0 .lut_mask = 16'hFFFE;
defparam \vga_ctrl_inst|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N26
cycloneive_lcell_comb \vga_ctrl_inst|Equal1~7 (
// Equation(s):
// \vga_ctrl_inst|Equal1~7_combout  = (\vga_ctrl_inst|Equal1~6_combout  & (\vga_ctrl_inst|cnt1 [4] & (\vga_ctrl_inst|Equal1~8_combout  & \vga_ctrl_inst|cnt1 [10])))

	.dataa(\vga_ctrl_inst|Equal1~6_combout ),
	.datab(\vga_ctrl_inst|cnt1 [4]),
	.datac(\vga_ctrl_inst|Equal1~8_combout ),
	.datad(\vga_ctrl_inst|cnt1 [10]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Equal1~7 .lut_mask = 16'h8000;
defparam \vga_ctrl_inst|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneive_lcell_comb \vga_ctrl_inst|Add1~0 (
// Equation(s):
// \vga_ctrl_inst|Add1~0_combout  = \vga_ctrl_inst|cnt2 [0] $ (VCC)
// \vga_ctrl_inst|Add1~1  = CARRY(\vga_ctrl_inst|cnt2 [0])

	.dataa(\vga_ctrl_inst|cnt2 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add1~0_combout ),
	.cout(\vga_ctrl_inst|Add1~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~0 .lut_mask = 16'h55AA;
defparam \vga_ctrl_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[0]~10 (
// Equation(s):
// \vga_ctrl_inst|cnt2[0]~10_combout  = (\vga_ctrl_inst|Equal1~7_combout  & (\vga_ctrl_inst|Add1~0_combout  & ((!\vga_ctrl_inst|cnt2[9]~0_combout )))) # (!\vga_ctrl_inst|Equal1~7_combout  & ((\vga_ctrl_inst|cnt2 [0]) # ((\vga_ctrl_inst|Add1~0_combout  & 
// !\vga_ctrl_inst|cnt2[9]~0_combout ))))

	.dataa(\vga_ctrl_inst|Equal1~7_combout ),
	.datab(\vga_ctrl_inst|Add1~0_combout ),
	.datac(\vga_ctrl_inst|cnt2 [0]),
	.datad(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[0]~10 .lut_mask = 16'h50DC;
defparam \vga_ctrl_inst|cnt2[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N17
dffeas \vga_ctrl_inst|cnt2[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[0] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add1~2 (
// Equation(s):
// \vga_ctrl_inst|Add1~2_combout  = (\vga_ctrl_inst|cnt2 [1] & (!\vga_ctrl_inst|Add1~1 )) # (!\vga_ctrl_inst|cnt2 [1] & ((\vga_ctrl_inst|Add1~1 ) # (GND)))
// \vga_ctrl_inst|Add1~3  = CARRY((!\vga_ctrl_inst|Add1~1 ) # (!\vga_ctrl_inst|cnt2 [1]))

	.dataa(\vga_ctrl_inst|cnt2 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~1 ),
	.combout(\vga_ctrl_inst|Add1~2_combout ),
	.cout(\vga_ctrl_inst|Add1~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~2 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[1]~9 (
// Equation(s):
// \vga_ctrl_inst|cnt2[1]~9_combout  = (\vga_ctrl_inst|Equal1~7_combout  & (\vga_ctrl_inst|Add1~2_combout  & ((!\vga_ctrl_inst|cnt2[9]~0_combout )))) # (!\vga_ctrl_inst|Equal1~7_combout  & ((\vga_ctrl_inst|cnt2 [1]) # ((\vga_ctrl_inst|Add1~2_combout  & 
// !\vga_ctrl_inst|cnt2[9]~0_combout ))))

	.dataa(\vga_ctrl_inst|Equal1~7_combout ),
	.datab(\vga_ctrl_inst|Add1~2_combout ),
	.datac(\vga_ctrl_inst|cnt2 [1]),
	.datad(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[1]~9 .lut_mask = 16'h50DC;
defparam \vga_ctrl_inst|cnt2[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N31
dffeas \vga_ctrl_inst|cnt2[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[1] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add1~4 (
// Equation(s):
// \vga_ctrl_inst|Add1~4_combout  = (\vga_ctrl_inst|cnt2 [2] & (\vga_ctrl_inst|Add1~3  $ (GND))) # (!\vga_ctrl_inst|cnt2 [2] & (!\vga_ctrl_inst|Add1~3  & VCC))
// \vga_ctrl_inst|Add1~5  = CARRY((\vga_ctrl_inst|cnt2 [2] & !\vga_ctrl_inst|Add1~3 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~3 ),
	.combout(\vga_ctrl_inst|Add1~4_combout ),
	.cout(\vga_ctrl_inst|Add1~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~4 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[2]~3 (
// Equation(s):
// \vga_ctrl_inst|cnt2[2]~3_combout  = (\vga_ctrl_inst|Equal1~7_combout  & (\vga_ctrl_inst|Add1~4_combout  & ((!\vga_ctrl_inst|cnt2[9]~0_combout )))) # (!\vga_ctrl_inst|Equal1~7_combout  & ((\vga_ctrl_inst|cnt2 [2]) # ((\vga_ctrl_inst|Add1~4_combout  & 
// !\vga_ctrl_inst|cnt2[9]~0_combout ))))

	.dataa(\vga_ctrl_inst|Equal1~7_combout ),
	.datab(\vga_ctrl_inst|Add1~4_combout ),
	.datac(\vga_ctrl_inst|cnt2 [2]),
	.datad(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[2]~3 .lut_mask = 16'h50DC;
defparam \vga_ctrl_inst|cnt2[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N25
dffeas \vga_ctrl_inst|cnt2[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[2] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add1~6 (
// Equation(s):
// \vga_ctrl_inst|Add1~6_combout  = (\vga_ctrl_inst|cnt2 [3] & (!\vga_ctrl_inst|Add1~5 )) # (!\vga_ctrl_inst|cnt2 [3] & ((\vga_ctrl_inst|Add1~5 ) # (GND)))
// \vga_ctrl_inst|Add1~7  = CARRY((!\vga_ctrl_inst|Add1~5 ) # (!\vga_ctrl_inst|cnt2 [3]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~5 ),
	.combout(\vga_ctrl_inst|Add1~6_combout ),
	.cout(\vga_ctrl_inst|Add1~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~6 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[3]~6 (
// Equation(s):
// \vga_ctrl_inst|cnt2[3]~6_combout  = (\vga_ctrl_inst|Equal1~7_combout  & (!\vga_ctrl_inst|cnt2[9]~0_combout  & ((\vga_ctrl_inst|Add1~6_combout )))) # (!\vga_ctrl_inst|Equal1~7_combout  & ((\vga_ctrl_inst|cnt2 [3]) # ((!\vga_ctrl_inst|cnt2[9]~0_combout  & 
// \vga_ctrl_inst|Add1~6_combout ))))

	.dataa(\vga_ctrl_inst|Equal1~7_combout ),
	.datab(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.datac(\vga_ctrl_inst|cnt2 [3]),
	.datad(\vga_ctrl_inst|Add1~6_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[3]~6 .lut_mask = 16'h7350;
defparam \vga_ctrl_inst|cnt2[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N5
dffeas \vga_ctrl_inst|cnt2[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[3]~6_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[3] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add1~8 (
// Equation(s):
// \vga_ctrl_inst|Add1~8_combout  = (\vga_ctrl_inst|cnt2 [4] & (\vga_ctrl_inst|Add1~7  $ (GND))) # (!\vga_ctrl_inst|cnt2 [4] & (!\vga_ctrl_inst|Add1~7  & VCC))
// \vga_ctrl_inst|Add1~9  = CARRY((\vga_ctrl_inst|cnt2 [4] & !\vga_ctrl_inst|Add1~7 ))

	.dataa(\vga_ctrl_inst|cnt2 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~7 ),
	.combout(\vga_ctrl_inst|Add1~8_combout ),
	.cout(\vga_ctrl_inst|Add1~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~8 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[4]~5 (
// Equation(s):
// \vga_ctrl_inst|cnt2[4]~5_combout  = (\vga_ctrl_inst|Equal1~7_combout  & (!\vga_ctrl_inst|cnt2[9]~0_combout  & ((\vga_ctrl_inst|Add1~8_combout )))) # (!\vga_ctrl_inst|Equal1~7_combout  & ((\vga_ctrl_inst|cnt2 [4]) # ((!\vga_ctrl_inst|cnt2[9]~0_combout  & 
// \vga_ctrl_inst|Add1~8_combout ))))

	.dataa(\vga_ctrl_inst|Equal1~7_combout ),
	.datab(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.datac(\vga_ctrl_inst|cnt2 [4]),
	.datad(\vga_ctrl_inst|Add1~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[4]~5 .lut_mask = 16'h7350;
defparam \vga_ctrl_inst|cnt2[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N27
dffeas \vga_ctrl_inst|cnt2[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[4] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add1~10 (
// Equation(s):
// \vga_ctrl_inst|Add1~10_combout  = (\vga_ctrl_inst|cnt2 [5] & (!\vga_ctrl_inst|Add1~9 )) # (!\vga_ctrl_inst|cnt2 [5] & ((\vga_ctrl_inst|Add1~9 ) # (GND)))
// \vga_ctrl_inst|Add1~11  = CARRY((!\vga_ctrl_inst|Add1~9 ) # (!\vga_ctrl_inst|cnt2 [5]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~9 ),
	.combout(\vga_ctrl_inst|Add1~10_combout ),
	.cout(\vga_ctrl_inst|Add1~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~10 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[5]~8 (
// Equation(s):
// \vga_ctrl_inst|cnt2[5]~8_combout  = (\vga_ctrl_inst|Equal1~7_combout  & (\vga_ctrl_inst|Add1~10_combout  & ((!\vga_ctrl_inst|cnt2[9]~0_combout )))) # (!\vga_ctrl_inst|Equal1~7_combout  & ((\vga_ctrl_inst|cnt2 [5]) # ((\vga_ctrl_inst|Add1~10_combout  & 
// !\vga_ctrl_inst|cnt2[9]~0_combout ))))

	.dataa(\vga_ctrl_inst|Equal1~7_combout ),
	.datab(\vga_ctrl_inst|Add1~10_combout ),
	.datac(\vga_ctrl_inst|cnt2 [5]),
	.datad(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[5]~8 .lut_mask = 16'h50DC;
defparam \vga_ctrl_inst|cnt2[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N1
dffeas \vga_ctrl_inst|cnt2[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[5]~8_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[5] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N14
cycloneive_lcell_comb \vga_ctrl_inst|always1~1 (
// Equation(s):
// \vga_ctrl_inst|always1~1_combout  = (\vga_ctrl_inst|cnt2 [4] & (!\vga_ctrl_inst|cnt2 [3] & (\vga_ctrl_inst|cnt2 [5] & \vga_ctrl_inst|cnt2 [6])))

	.dataa(\vga_ctrl_inst|cnt2 [4]),
	.datab(\vga_ctrl_inst|cnt2 [3]),
	.datac(\vga_ctrl_inst|cnt2 [5]),
	.datad(\vga_ctrl_inst|cnt2 [6]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always1~1 .lut_mask = 16'h2000;
defparam \vga_ctrl_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add1~14 (
// Equation(s):
// \vga_ctrl_inst|Add1~14_combout  = (\vga_ctrl_inst|cnt2 [7] & (!\vga_ctrl_inst|Add1~13 )) # (!\vga_ctrl_inst|cnt2 [7] & ((\vga_ctrl_inst|Add1~13 ) # (GND)))
// \vga_ctrl_inst|Add1~15  = CARRY((!\vga_ctrl_inst|Add1~13 ) # (!\vga_ctrl_inst|cnt2 [7]))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~13 ),
	.combout(\vga_ctrl_inst|Add1~14_combout ),
	.cout(\vga_ctrl_inst|Add1~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~14 .lut_mask = 16'h3C3F;
defparam \vga_ctrl_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add1~16 (
// Equation(s):
// \vga_ctrl_inst|Add1~16_combout  = (\vga_ctrl_inst|cnt2 [8] & (\vga_ctrl_inst|Add1~15  $ (GND))) # (!\vga_ctrl_inst|cnt2 [8] & (!\vga_ctrl_inst|Add1~15  & VCC))
// \vga_ctrl_inst|Add1~17  = CARRY((\vga_ctrl_inst|cnt2 [8] & !\vga_ctrl_inst|Add1~15 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~15 ),
	.combout(\vga_ctrl_inst|Add1~16_combout ),
	.cout(\vga_ctrl_inst|Add1~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~16 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[8]~7 (
// Equation(s):
// \vga_ctrl_inst|cnt2[8]~7_combout  = (\vga_ctrl_inst|Equal1~7_combout  & (!\vga_ctrl_inst|cnt2[9]~0_combout  & ((\vga_ctrl_inst|Add1~16_combout )))) # (!\vga_ctrl_inst|Equal1~7_combout  & ((\vga_ctrl_inst|cnt2 [8]) # ((!\vga_ctrl_inst|cnt2[9]~0_combout  & 
// \vga_ctrl_inst|Add1~16_combout ))))

	.dataa(\vga_ctrl_inst|Equal1~7_combout ),
	.datab(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.datac(\vga_ctrl_inst|cnt2 [8]),
	.datad(\vga_ctrl_inst|Add1~16_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[8]~7 .lut_mask = 16'h7350;
defparam \vga_ctrl_inst|cnt2[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N19
dffeas \vga_ctrl_inst|cnt2[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[8]~7_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[8] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add1~18 (
// Equation(s):
// \vga_ctrl_inst|Add1~18_combout  = \vga_ctrl_inst|Add1~17  $ (\vga_ctrl_inst|cnt2 [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|cnt2 [9]),
	.cin(\vga_ctrl_inst|Add1~17 ),
	.combout(\vga_ctrl_inst|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~18 .lut_mask = 16'h0FF0;
defparam \vga_ctrl_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[9]~1 (
// Equation(s):
// \vga_ctrl_inst|cnt2[9]~1_combout  = (\vga_ctrl_inst|Equal1~7_combout  & (!\vga_ctrl_inst|cnt2[9]~0_combout  & ((\vga_ctrl_inst|Add1~18_combout )))) # (!\vga_ctrl_inst|Equal1~7_combout  & ((\vga_ctrl_inst|cnt2 [9]) # ((!\vga_ctrl_inst|cnt2[9]~0_combout  & 
// \vga_ctrl_inst|Add1~18_combout ))))

	.dataa(\vga_ctrl_inst|Equal1~7_combout ),
	.datab(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.datac(\vga_ctrl_inst|cnt2 [9]),
	.datad(\vga_ctrl_inst|Add1~18_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[9]~1 .lut_mask = 16'h7350;
defparam \vga_ctrl_inst|cnt2[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N29
dffeas \vga_ctrl_inst|cnt2[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[9]~1_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[9] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N0
cycloneive_lcell_comb \vga_ctrl_inst|always1~0 (
// Equation(s):
// \vga_ctrl_inst|always1~0_combout  = (!\vga_ctrl_inst|cnt2 [2] & (!\vga_ctrl_inst|cnt2 [7] & (!\vga_ctrl_inst|cnt2 [8] & \vga_ctrl_inst|cnt2 [9])))

	.dataa(\vga_ctrl_inst|cnt2 [2]),
	.datab(\vga_ctrl_inst|cnt2 [7]),
	.datac(\vga_ctrl_inst|cnt2 [8]),
	.datad(\vga_ctrl_inst|cnt2 [9]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always1~0 .lut_mask = 16'h0100;
defparam \vga_ctrl_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cycloneive_lcell_comb \vga_ctrl_inst|always1~2 (
// Equation(s):
// \vga_ctrl_inst|always1~2_combout  = (\vga_ctrl_inst|cnt2 [1] & \vga_ctrl_inst|cnt2 [0])

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [1]),
	.datac(gnd),
	.datad(\vga_ctrl_inst|cnt2 [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always1~2 .lut_mask = 16'hCC00;
defparam \vga_ctrl_inst|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[9]~0 (
// Equation(s):
// \vga_ctrl_inst|cnt2[9]~0_combout  = ((\vga_ctrl_inst|always1~1_combout  & (\vga_ctrl_inst|always1~0_combout  & \vga_ctrl_inst|always1~2_combout ))) # (!\vga_ctrl_inst|Equal1~7_combout )

	.dataa(\vga_ctrl_inst|Equal1~7_combout ),
	.datab(\vga_ctrl_inst|always1~1_combout ),
	.datac(\vga_ctrl_inst|always1~0_combout ),
	.datad(\vga_ctrl_inst|always1~2_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[9]~0 .lut_mask = 16'hD555;
defparam \vga_ctrl_inst|cnt2[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add1~12 (
// Equation(s):
// \vga_ctrl_inst|Add1~12_combout  = (\vga_ctrl_inst|cnt2 [6] & (\vga_ctrl_inst|Add1~11  $ (GND))) # (!\vga_ctrl_inst|cnt2 [6] & (!\vga_ctrl_inst|Add1~11  & VCC))
// \vga_ctrl_inst|Add1~13  = CARRY((\vga_ctrl_inst|cnt2 [6] & !\vga_ctrl_inst|Add1~11 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add1~11 ),
	.combout(\vga_ctrl_inst|Add1~12_combout ),
	.cout(\vga_ctrl_inst|Add1~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add1~12 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[6]~4 (
// Equation(s):
// \vga_ctrl_inst|cnt2[6]~4_combout  = (\vga_ctrl_inst|Equal1~7_combout  & (!\vga_ctrl_inst|cnt2[9]~0_combout  & ((\vga_ctrl_inst|Add1~12_combout )))) # (!\vga_ctrl_inst|Equal1~7_combout  & ((\vga_ctrl_inst|cnt2 [6]) # ((!\vga_ctrl_inst|cnt2[9]~0_combout  & 
// \vga_ctrl_inst|Add1~12_combout ))))

	.dataa(\vga_ctrl_inst|Equal1~7_combout ),
	.datab(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.datac(\vga_ctrl_inst|cnt2 [6]),
	.datad(\vga_ctrl_inst|Add1~12_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[6]~4 .lut_mask = 16'h7350;
defparam \vga_ctrl_inst|cnt2[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N9
dffeas \vga_ctrl_inst|cnt2[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[6]~4_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[6] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneive_lcell_comb \vga_ctrl_inst|cnt2[7]~2 (
// Equation(s):
// \vga_ctrl_inst|cnt2[7]~2_combout  = (\vga_ctrl_inst|Equal1~7_combout  & (\vga_ctrl_inst|Add1~14_combout  & ((!\vga_ctrl_inst|cnt2[9]~0_combout )))) # (!\vga_ctrl_inst|Equal1~7_combout  & ((\vga_ctrl_inst|cnt2 [7]) # ((\vga_ctrl_inst|Add1~14_combout  & 
// !\vga_ctrl_inst|cnt2[9]~0_combout ))))

	.dataa(\vga_ctrl_inst|Equal1~7_combout ),
	.datab(\vga_ctrl_inst|Add1~14_combout ),
	.datac(\vga_ctrl_inst|cnt2 [7]),
	.datad(\vga_ctrl_inst|cnt2[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|cnt2[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[7]~2 .lut_mask = 16'h50DC;
defparam \vga_ctrl_inst|cnt2[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N3
dffeas \vga_ctrl_inst|cnt2[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|cnt2[7]~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|cnt2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|cnt2[7] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|cnt2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cycloneive_lcell_comb \vga_ctrl_inst|LessThan2~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan2~0_combout  = (\vga_ctrl_inst|cnt2 [7]) # ((\vga_ctrl_inst|cnt2 [2]) # ((\vga_ctrl_inst|cnt2 [4]) # (\vga_ctrl_inst|cnt2 [6])))

	.dataa(\vga_ctrl_inst|cnt2 [7]),
	.datab(\vga_ctrl_inst|cnt2 [2]),
	.datac(\vga_ctrl_inst|cnt2 [4]),
	.datad(\vga_ctrl_inst|cnt2 [6]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan2~0 .lut_mask = 16'hFFFE;
defparam \vga_ctrl_inst|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N20
cycloneive_lcell_comb \vga_ctrl_inst|LessThan5~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan5~0_combout  = (!\vga_ctrl_inst|cnt2 [5] & (!\vga_ctrl_inst|cnt2 [8] & !\vga_ctrl_inst|cnt2 [3]))

	.dataa(\vga_ctrl_inst|cnt2 [5]),
	.datab(\vga_ctrl_inst|cnt2 [8]),
	.datac(\vga_ctrl_inst|cnt2 [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan5~0 .lut_mask = 16'h0101;
defparam \vga_ctrl_inst|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
cycloneive_lcell_comb \vga_ctrl_inst|LessThan2~1 (
// Equation(s):
// \vga_ctrl_inst|LessThan2~1_combout  = (\vga_ctrl_inst|LessThan2~0_combout ) # ((\vga_ctrl_inst|cnt2 [9]) # (!\vga_ctrl_inst|LessThan5~0_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|LessThan2~0_combout ),
	.datac(\vga_ctrl_inst|cnt2 [9]),
	.datad(\vga_ctrl_inst|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan2~1 .lut_mask = 16'hFCFF;
defparam \vga_ctrl_inst|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneive_lcell_comb \dpram_wr_ctrl_inst|wr_addr[0]~16 (
// Equation(s):
// \dpram_wr_ctrl_inst|wr_addr[0]~16_combout  = \dpram_wr_ctrl_inst|wr_addr [0] $ (VCC)
// \dpram_wr_ctrl_inst|wr_addr[0]~17  = CARRY(\dpram_wr_ctrl_inst|wr_addr [0])

	.dataa(gnd),
	.datab(\dpram_wr_ctrl_inst|wr_addr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dpram_wr_ctrl_inst|wr_addr[0]~16_combout ),
	.cout(\dpram_wr_ctrl_inst|wr_addr[0]~17 ));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[0]~16 .lut_mask = 16'h33CC;
defparam \dpram_wr_ctrl_inst|wr_addr[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneive_lcell_comb \dpram_wr_ctrl_inst|LessThan0~0 (
// Equation(s):
// \dpram_wr_ctrl_inst|LessThan0~0_combout  = (\dpram_wr_ctrl_inst|wr_addr [6]) # ((\dpram_wr_ctrl_inst|wr_addr [9]) # ((\dpram_wr_ctrl_inst|wr_addr [7]) # (\dpram_wr_ctrl_inst|wr_addr [8])))

	.dataa(\dpram_wr_ctrl_inst|wr_addr [6]),
	.datab(\dpram_wr_ctrl_inst|wr_addr [9]),
	.datac(\dpram_wr_ctrl_inst|wr_addr [7]),
	.datad(\dpram_wr_ctrl_inst|wr_addr [8]),
	.cin(gnd),
	.combout(\dpram_wr_ctrl_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \dpram_wr_ctrl_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneive_lcell_comb \dpram_wr_ctrl_inst|LessThan0~1 (
// Equation(s):
// \dpram_wr_ctrl_inst|LessThan0~1_combout  = (\dpram_wr_ctrl_inst|wr_addr [11] & (\dpram_wr_ctrl_inst|wr_addr [10] & (\dpram_wr_ctrl_inst|wr_addr [12] & \dpram_wr_ctrl_inst|LessThan0~0_combout )))

	.dataa(\dpram_wr_ctrl_inst|wr_addr [11]),
	.datab(\dpram_wr_ctrl_inst|wr_addr [10]),
	.datac(\dpram_wr_ctrl_inst|wr_addr [12]),
	.datad(\dpram_wr_ctrl_inst|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\dpram_wr_ctrl_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|LessThan0~1 .lut_mask = 16'h8000;
defparam \dpram_wr_ctrl_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneive_lcell_comb \dpram_wr_ctrl_inst|LessThan0~2 (
// Equation(s):
// \dpram_wr_ctrl_inst|LessThan0~2_combout  = (\dpram_wr_ctrl_inst|wr_addr [15] & ((\dpram_wr_ctrl_inst|wr_addr [14]) # ((\dpram_wr_ctrl_inst|wr_addr [13]) # (\dpram_wr_ctrl_inst|LessThan0~1_combout ))))

	.dataa(\dpram_wr_ctrl_inst|wr_addr [15]),
	.datab(\dpram_wr_ctrl_inst|wr_addr [14]),
	.datac(\dpram_wr_ctrl_inst|wr_addr [13]),
	.datad(\dpram_wr_ctrl_inst|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\dpram_wr_ctrl_inst|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|LessThan0~2 .lut_mask = 16'hAAA8;
defparam \dpram_wr_ctrl_inst|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \sys_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sys_clk~inputclkctrl .clock_type = "global clock";
defparam \sys_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N8
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Add0~0 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Add0~0_combout  = \seven_tube_inst|clk_div_2khz_inst|counter [0] $ (VCC)
// \seven_tube_inst|clk_div_2khz_inst|Add0~1  = CARRY(\seven_tube_inst|clk_div_2khz_inst|counter [0])

	.dataa(gnd),
	.datab(\seven_tube_inst|clk_div_2khz_inst|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Add0~0_combout ),
	.cout(\seven_tube_inst|clk_div_2khz_inst|Add0~1 ));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~0 .lut_mask = 16'h33CC;
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N9
dffeas \seven_tube_inst|clk_div_2khz_inst|counter[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\seven_tube_inst|clk_div_2khz_inst|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|clk_div_2khz_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter[0] .is_wysiwyg = "true";
defparam \seven_tube_inst|clk_div_2khz_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_9600|Add0~0 (
// Equation(s):
// \baud_select_inst|uart_clk_div_9600|Add0~0_combout  = (\baud_select_inst|uart_clk_div_9600|clk_cnt [1] & (\seven_tube_inst|clk_div_2khz_inst|counter [0] $ (VCC))) # (!\baud_select_inst|uart_clk_div_9600|clk_cnt [1] & 
// (\seven_tube_inst|clk_div_2khz_inst|counter [0] & VCC))
// \baud_select_inst|uart_clk_div_9600|Add0~1  = CARRY((\baud_select_inst|uart_clk_div_9600|clk_cnt [1] & \seven_tube_inst|clk_div_2khz_inst|counter [0]))

	.dataa(\baud_select_inst|uart_clk_div_9600|clk_cnt [1]),
	.datab(\seven_tube_inst|clk_div_2khz_inst|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_9600|Add0~0_combout ),
	.cout(\baud_select_inst|uart_clk_div_9600|Add0~1 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|Add0~0 .lut_mask = 16'h6688;
defparam \baud_select_inst|uart_clk_div_9600|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_9600|clk_cnt~2 (
// Equation(s):
// \baud_select_inst|uart_clk_div_9600|clk_cnt~2_combout  = (\baud_select_inst|uart_clk_div_9600|Add0~0_combout  & !\baud_select_inst|uart_clk_div_9600|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\baud_select_inst|uart_clk_div_9600|Add0~0_combout ),
	.datad(\baud_select_inst|uart_clk_div_9600|Equal0~4_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_9600|clk_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt~2 .lut_mask = 16'h00F0;
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N15
dffeas \baud_select_inst|uart_clk_div_9600|clk_cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_9600|clk_cnt~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_9600|clk_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[1] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_9600|Add0~2 (
// Equation(s):
// \baud_select_inst|uart_clk_div_9600|Add0~2_combout  = (\baud_select_inst|uart_clk_div_9600|clk_cnt [2] & (!\baud_select_inst|uart_clk_div_9600|Add0~1 )) # (!\baud_select_inst|uart_clk_div_9600|clk_cnt [2] & ((\baud_select_inst|uart_clk_div_9600|Add0~1 ) # 
// (GND)))
// \baud_select_inst|uart_clk_div_9600|Add0~3  = CARRY((!\baud_select_inst|uart_clk_div_9600|Add0~1 ) # (!\baud_select_inst|uart_clk_div_9600|clk_cnt [2]))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_9600|clk_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_9600|Add0~1 ),
	.combout(\baud_select_inst|uart_clk_div_9600|Add0~2_combout ),
	.cout(\baud_select_inst|uart_clk_div_9600|Add0~3 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|Add0~2 .lut_mask = 16'h3C3F;
defparam \baud_select_inst|uart_clk_div_9600|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N3
dffeas \baud_select_inst|uart_clk_div_9600|clk_cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_9600|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_9600|clk_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[2] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_9600|Add0~4 (
// Equation(s):
// \baud_select_inst|uart_clk_div_9600|Add0~4_combout  = (\baud_select_inst|uart_clk_div_9600|clk_cnt [3] & (\baud_select_inst|uart_clk_div_9600|Add0~3  $ (GND))) # (!\baud_select_inst|uart_clk_div_9600|clk_cnt [3] & 
// (!\baud_select_inst|uart_clk_div_9600|Add0~3  & VCC))
// \baud_select_inst|uart_clk_div_9600|Add0~5  = CARRY((\baud_select_inst|uart_clk_div_9600|clk_cnt [3] & !\baud_select_inst|uart_clk_div_9600|Add0~3 ))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_9600|clk_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_9600|Add0~3 ),
	.combout(\baud_select_inst|uart_clk_div_9600|Add0~4_combout ),
	.cout(\baud_select_inst|uart_clk_div_9600|Add0~5 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|Add0~4 .lut_mask = 16'hC30C;
defparam \baud_select_inst|uart_clk_div_9600|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N5
dffeas \baud_select_inst|uart_clk_div_9600|clk_cnt[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_9600|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_9600|clk_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[3] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_9600|Add0~6 (
// Equation(s):
// \baud_select_inst|uart_clk_div_9600|Add0~6_combout  = (\baud_select_inst|uart_clk_div_9600|clk_cnt [4] & (!\baud_select_inst|uart_clk_div_9600|Add0~5 )) # (!\baud_select_inst|uart_clk_div_9600|clk_cnt [4] & ((\baud_select_inst|uart_clk_div_9600|Add0~5 ) # 
// (GND)))
// \baud_select_inst|uart_clk_div_9600|Add0~7  = CARRY((!\baud_select_inst|uart_clk_div_9600|Add0~5 ) # (!\baud_select_inst|uart_clk_div_9600|clk_cnt [4]))

	.dataa(\baud_select_inst|uart_clk_div_9600|clk_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_9600|Add0~5 ),
	.combout(\baud_select_inst|uart_clk_div_9600|Add0~6_combout ),
	.cout(\baud_select_inst|uart_clk_div_9600|Add0~7 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|Add0~6 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|uart_clk_div_9600|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N7
dffeas \baud_select_inst|uart_clk_div_9600|clk_cnt[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_9600|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_9600|clk_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[4] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_9600|Add0~8 (
// Equation(s):
// \baud_select_inst|uart_clk_div_9600|Add0~8_combout  = (\baud_select_inst|uart_clk_div_9600|clk_cnt [5] & (\baud_select_inst|uart_clk_div_9600|Add0~7  $ (GND))) # (!\baud_select_inst|uart_clk_div_9600|clk_cnt [5] & 
// (!\baud_select_inst|uart_clk_div_9600|Add0~7  & VCC))
// \baud_select_inst|uart_clk_div_9600|Add0~9  = CARRY((\baud_select_inst|uart_clk_div_9600|clk_cnt [5] & !\baud_select_inst|uart_clk_div_9600|Add0~7 ))

	.dataa(\baud_select_inst|uart_clk_div_9600|clk_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_9600|Add0~7 ),
	.combout(\baud_select_inst|uart_clk_div_9600|Add0~8_combout ),
	.cout(\baud_select_inst|uart_clk_div_9600|Add0~9 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|Add0~8 .lut_mask = 16'hA50A;
defparam \baud_select_inst|uart_clk_div_9600|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_9600|clk_cnt~1 (
// Equation(s):
// \baud_select_inst|uart_clk_div_9600|clk_cnt~1_combout  = (\baud_select_inst|uart_clk_div_9600|Add0~8_combout  & !\baud_select_inst|uart_clk_div_9600|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\baud_select_inst|uart_clk_div_9600|Add0~8_combout ),
	.datad(\baud_select_inst|uart_clk_div_9600|Equal0~4_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_9600|clk_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt~1 .lut_mask = 16'h00F0;
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N17
dffeas \baud_select_inst|uart_clk_div_9600|clk_cnt[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_9600|clk_cnt~1_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_9600|clk_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[5] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_9600|Add0~10 (
// Equation(s):
// \baud_select_inst|uart_clk_div_9600|Add0~10_combout  = (\baud_select_inst|uart_clk_div_9600|clk_cnt [6] & (!\baud_select_inst|uart_clk_div_9600|Add0~9 )) # (!\baud_select_inst|uart_clk_div_9600|clk_cnt [6] & ((\baud_select_inst|uart_clk_div_9600|Add0~9 ) 
// # (GND)))
// \baud_select_inst|uart_clk_div_9600|Add0~11  = CARRY((!\baud_select_inst|uart_clk_div_9600|Add0~9 ) # (!\baud_select_inst|uart_clk_div_9600|clk_cnt [6]))

	.dataa(\baud_select_inst|uart_clk_div_9600|clk_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_9600|Add0~9 ),
	.combout(\baud_select_inst|uart_clk_div_9600|Add0~10_combout ),
	.cout(\baud_select_inst|uart_clk_div_9600|Add0~11 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|Add0~10 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|uart_clk_div_9600|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N11
dffeas \baud_select_inst|uart_clk_div_9600|clk_cnt[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_9600|Add0~10_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_9600|clk_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[6] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_9600|Add0~12 (
// Equation(s):
// \baud_select_inst|uart_clk_div_9600|Add0~12_combout  = (\baud_select_inst|uart_clk_div_9600|clk_cnt [7] & (\baud_select_inst|uart_clk_div_9600|Add0~11  $ (GND))) # (!\baud_select_inst|uart_clk_div_9600|clk_cnt [7] & 
// (!\baud_select_inst|uart_clk_div_9600|Add0~11  & VCC))
// \baud_select_inst|uart_clk_div_9600|Add0~13  = CARRY((\baud_select_inst|uart_clk_div_9600|clk_cnt [7] & !\baud_select_inst|uart_clk_div_9600|Add0~11 ))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_9600|clk_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_9600|Add0~11 ),
	.combout(\baud_select_inst|uart_clk_div_9600|Add0~12_combout ),
	.cout(\baud_select_inst|uart_clk_div_9600|Add0~13 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|Add0~12 .lut_mask = 16'hC30C;
defparam \baud_select_inst|uart_clk_div_9600|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_9600|clk_cnt~0 (
// Equation(s):
// \baud_select_inst|uart_clk_div_9600|clk_cnt~0_combout  = (\baud_select_inst|uart_clk_div_9600|Add0~12_combout  & !\baud_select_inst|uart_clk_div_9600|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\baud_select_inst|uart_clk_div_9600|Add0~12_combout ),
	.datad(\baud_select_inst|uart_clk_div_9600|Equal0~4_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_9600|clk_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt~0 .lut_mask = 16'h00F0;
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N25
dffeas \baud_select_inst|uart_clk_div_9600|clk_cnt[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_9600|clk_cnt~0_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_9600|clk_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[7] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_9600|Add0~14 (
// Equation(s):
// \baud_select_inst|uart_clk_div_9600|Add0~14_combout  = (\baud_select_inst|uart_clk_div_9600|clk_cnt [8] & (!\baud_select_inst|uart_clk_div_9600|Add0~13 )) # (!\baud_select_inst|uart_clk_div_9600|clk_cnt [8] & ((\baud_select_inst|uart_clk_div_9600|Add0~13 
// ) # (GND)))
// \baud_select_inst|uart_clk_div_9600|Add0~15  = CARRY((!\baud_select_inst|uart_clk_div_9600|Add0~13 ) # (!\baud_select_inst|uart_clk_div_9600|clk_cnt [8]))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_9600|clk_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_9600|Add0~13 ),
	.combout(\baud_select_inst|uart_clk_div_9600|Add0~14_combout ),
	.cout(\baud_select_inst|uart_clk_div_9600|Add0~15 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|Add0~14 .lut_mask = 16'h3C3F;
defparam \baud_select_inst|uart_clk_div_9600|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N15
dffeas \baud_select_inst|uart_clk_div_9600|clk_cnt[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_9600|Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_9600|clk_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[8] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_9600|Add0~16 (
// Equation(s):
// \baud_select_inst|uart_clk_div_9600|Add0~16_combout  = (\baud_select_inst|uart_clk_div_9600|clk_cnt [9] & (\baud_select_inst|uart_clk_div_9600|Add0~15  $ (GND))) # (!\baud_select_inst|uart_clk_div_9600|clk_cnt [9] & 
// (!\baud_select_inst|uart_clk_div_9600|Add0~15  & VCC))
// \baud_select_inst|uart_clk_div_9600|Add0~17  = CARRY((\baud_select_inst|uart_clk_div_9600|clk_cnt [9] & !\baud_select_inst|uart_clk_div_9600|Add0~15 ))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_9600|clk_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_9600|Add0~15 ),
	.combout(\baud_select_inst|uart_clk_div_9600|Add0~16_combout ),
	.cout(\baud_select_inst|uart_clk_div_9600|Add0~17 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|Add0~16 .lut_mask = 16'hC30C;
defparam \baud_select_inst|uart_clk_div_9600|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N17
dffeas \baud_select_inst|uart_clk_div_9600|clk_cnt[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_9600|Add0~16_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_9600|clk_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[9] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_9600|Add0~18 (
// Equation(s):
// \baud_select_inst|uart_clk_div_9600|Add0~18_combout  = (\baud_select_inst|uart_clk_div_9600|clk_cnt [10] & (!\baud_select_inst|uart_clk_div_9600|Add0~17 )) # (!\baud_select_inst|uart_clk_div_9600|clk_cnt [10] & 
// ((\baud_select_inst|uart_clk_div_9600|Add0~17 ) # (GND)))
// \baud_select_inst|uart_clk_div_9600|Add0~19  = CARRY((!\baud_select_inst|uart_clk_div_9600|Add0~17 ) # (!\baud_select_inst|uart_clk_div_9600|clk_cnt [10]))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_9600|clk_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_9600|Add0~17 ),
	.combout(\baud_select_inst|uart_clk_div_9600|Add0~18_combout ),
	.cout(\baud_select_inst|uart_clk_div_9600|Add0~19 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|Add0~18 .lut_mask = 16'h3C3F;
defparam \baud_select_inst|uart_clk_div_9600|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N19
dffeas \baud_select_inst|uart_clk_div_9600|clk_cnt[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_9600|Add0~18_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_9600|clk_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[10] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_9600|Add0~20 (
// Equation(s):
// \baud_select_inst|uart_clk_div_9600|Add0~20_combout  = (\baud_select_inst|uart_clk_div_9600|clk_cnt [11] & (\baud_select_inst|uart_clk_div_9600|Add0~19  $ (GND))) # (!\baud_select_inst|uart_clk_div_9600|clk_cnt [11] & 
// (!\baud_select_inst|uart_clk_div_9600|Add0~19  & VCC))
// \baud_select_inst|uart_clk_div_9600|Add0~21  = CARRY((\baud_select_inst|uart_clk_div_9600|clk_cnt [11] & !\baud_select_inst|uart_clk_div_9600|Add0~19 ))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_9600|clk_cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_9600|Add0~19 ),
	.combout(\baud_select_inst|uart_clk_div_9600|Add0~20_combout ),
	.cout(\baud_select_inst|uart_clk_div_9600|Add0~21 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|Add0~20 .lut_mask = 16'hC30C;
defparam \baud_select_inst|uart_clk_div_9600|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N21
dffeas \baud_select_inst|uart_clk_div_9600|clk_cnt[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_9600|Add0~20_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_9600|clk_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[11] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N6
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_9600|Equal0~1 (
// Equation(s):
// \baud_select_inst|uart_clk_div_9600|Equal0~1_combout  = (!\baud_select_inst|uart_clk_div_9600|clk_cnt [11] & (!\baud_select_inst|uart_clk_div_9600|clk_cnt [10] & (!\baud_select_inst|uart_clk_div_9600|clk_cnt [8] & 
// !\baud_select_inst|uart_clk_div_9600|clk_cnt [9])))

	.dataa(\baud_select_inst|uart_clk_div_9600|clk_cnt [11]),
	.datab(\baud_select_inst|uart_clk_div_9600|clk_cnt [10]),
	.datac(\baud_select_inst|uart_clk_div_9600|clk_cnt [8]),
	.datad(\baud_select_inst|uart_clk_div_9600|clk_cnt [9]),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_9600|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|Equal0~1 .lut_mask = 16'h0001;
defparam \baud_select_inst|uart_clk_div_9600|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_9600|Add0~22 (
// Equation(s):
// \baud_select_inst|uart_clk_div_9600|Add0~22_combout  = (\baud_select_inst|uart_clk_div_9600|clk_cnt [12] & (!\baud_select_inst|uart_clk_div_9600|Add0~21 )) # (!\baud_select_inst|uart_clk_div_9600|clk_cnt [12] & 
// ((\baud_select_inst|uart_clk_div_9600|Add0~21 ) # (GND)))
// \baud_select_inst|uart_clk_div_9600|Add0~23  = CARRY((!\baud_select_inst|uart_clk_div_9600|Add0~21 ) # (!\baud_select_inst|uart_clk_div_9600|clk_cnt [12]))

	.dataa(\baud_select_inst|uart_clk_div_9600|clk_cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_9600|Add0~21 ),
	.combout(\baud_select_inst|uart_clk_div_9600|Add0~22_combout ),
	.cout(\baud_select_inst|uart_clk_div_9600|Add0~23 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|Add0~22 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|uart_clk_div_9600|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N23
dffeas \baud_select_inst|uart_clk_div_9600|clk_cnt[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_9600|Add0~22_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_9600|clk_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[12] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_9600|Add0~24 (
// Equation(s):
// \baud_select_inst|uart_clk_div_9600|Add0~24_combout  = (\baud_select_inst|uart_clk_div_9600|clk_cnt [13] & (\baud_select_inst|uart_clk_div_9600|Add0~23  $ (GND))) # (!\baud_select_inst|uart_clk_div_9600|clk_cnt [13] & 
// (!\baud_select_inst|uart_clk_div_9600|Add0~23  & VCC))
// \baud_select_inst|uart_clk_div_9600|Add0~25  = CARRY((\baud_select_inst|uart_clk_div_9600|clk_cnt [13] & !\baud_select_inst|uart_clk_div_9600|Add0~23 ))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_9600|clk_cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_9600|Add0~23 ),
	.combout(\baud_select_inst|uart_clk_div_9600|Add0~24_combout ),
	.cout(\baud_select_inst|uart_clk_div_9600|Add0~25 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|Add0~24 .lut_mask = 16'hC30C;
defparam \baud_select_inst|uart_clk_div_9600|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N25
dffeas \baud_select_inst|uart_clk_div_9600|clk_cnt[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_9600|Add0~24_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_9600|clk_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[13] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_9600|Add0~26 (
// Equation(s):
// \baud_select_inst|uart_clk_div_9600|Add0~26_combout  = (\baud_select_inst|uart_clk_div_9600|clk_cnt [14] & (!\baud_select_inst|uart_clk_div_9600|Add0~25 )) # (!\baud_select_inst|uart_clk_div_9600|clk_cnt [14] & 
// ((\baud_select_inst|uart_clk_div_9600|Add0~25 ) # (GND)))
// \baud_select_inst|uart_clk_div_9600|Add0~27  = CARRY((!\baud_select_inst|uart_clk_div_9600|Add0~25 ) # (!\baud_select_inst|uart_clk_div_9600|clk_cnt [14]))

	.dataa(\baud_select_inst|uart_clk_div_9600|clk_cnt [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_9600|Add0~25 ),
	.combout(\baud_select_inst|uart_clk_div_9600|Add0~26_combout ),
	.cout(\baud_select_inst|uart_clk_div_9600|Add0~27 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|Add0~26 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|uart_clk_div_9600|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N27
dffeas \baud_select_inst|uart_clk_div_9600|clk_cnt[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_9600|Add0~26_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_9600|clk_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[14] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_9600|Add0~28 (
// Equation(s):
// \baud_select_inst|uart_clk_div_9600|Add0~28_combout  = \baud_select_inst|uart_clk_div_9600|Add0~27  $ (!\baud_select_inst|uart_clk_div_9600|clk_cnt [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\baud_select_inst|uart_clk_div_9600|clk_cnt [15]),
	.cin(\baud_select_inst|uart_clk_div_9600|Add0~27 ),
	.combout(\baud_select_inst|uart_clk_div_9600|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|Add0~28 .lut_mask = 16'hF00F;
defparam \baud_select_inst|uart_clk_div_9600|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y9_N29
dffeas \baud_select_inst|uart_clk_div_9600|clk_cnt[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_9600|Add0~28_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_9600|clk_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[15] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_9600|clk_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N18
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_9600|Equal0~0 (
// Equation(s):
// \baud_select_inst|uart_clk_div_9600|Equal0~0_combout  = (!\baud_select_inst|uart_clk_div_9600|clk_cnt [13] & (!\baud_select_inst|uart_clk_div_9600|clk_cnt [12] & (!\baud_select_inst|uart_clk_div_9600|clk_cnt [14] & 
// !\baud_select_inst|uart_clk_div_9600|clk_cnt [15])))

	.dataa(\baud_select_inst|uart_clk_div_9600|clk_cnt [13]),
	.datab(\baud_select_inst|uart_clk_div_9600|clk_cnt [12]),
	.datac(\baud_select_inst|uart_clk_div_9600|clk_cnt [14]),
	.datad(\baud_select_inst|uart_clk_div_9600|clk_cnt [15]),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_9600|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|Equal0~0 .lut_mask = 16'h0001;
defparam \baud_select_inst|uart_clk_div_9600|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_9600|Equal0~3 (
// Equation(s):
// \baud_select_inst|uart_clk_div_9600|Equal0~3_combout  = (!\baud_select_inst|uart_clk_div_9600|clk_cnt [1] & (!\baud_select_inst|uart_clk_div_9600|clk_cnt [2] & (!\baud_select_inst|uart_clk_div_9600|clk_cnt [3] & \seven_tube_inst|clk_div_2khz_inst|counter 
// [0])))

	.dataa(\baud_select_inst|uart_clk_div_9600|clk_cnt [1]),
	.datab(\baud_select_inst|uart_clk_div_9600|clk_cnt [2]),
	.datac(\baud_select_inst|uart_clk_div_9600|clk_cnt [3]),
	.datad(\seven_tube_inst|clk_div_2khz_inst|counter [0]),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_9600|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|Equal0~3 .lut_mask = 16'h0100;
defparam \baud_select_inst|uart_clk_div_9600|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_9600|Equal0~2 (
// Equation(s):
// \baud_select_inst|uart_clk_div_9600|Equal0~2_combout  = (!\baud_select_inst|uart_clk_div_9600|clk_cnt [4] & (\baud_select_inst|uart_clk_div_9600|clk_cnt [7] & (!\baud_select_inst|uart_clk_div_9600|clk_cnt [6] & \baud_select_inst|uart_clk_div_9600|clk_cnt 
// [5])))

	.dataa(\baud_select_inst|uart_clk_div_9600|clk_cnt [4]),
	.datab(\baud_select_inst|uart_clk_div_9600|clk_cnt [7]),
	.datac(\baud_select_inst|uart_clk_div_9600|clk_cnt [6]),
	.datad(\baud_select_inst|uart_clk_div_9600|clk_cnt [5]),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_9600|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|Equal0~2 .lut_mask = 16'h0400;
defparam \baud_select_inst|uart_clk_div_9600|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_9600|Equal0~4 (
// Equation(s):
// \baud_select_inst|uart_clk_div_9600|Equal0~4_combout  = (\baud_select_inst|uart_clk_div_9600|Equal0~1_combout  & (\baud_select_inst|uart_clk_div_9600|Equal0~0_combout  & (\baud_select_inst|uart_clk_div_9600|Equal0~3_combout  & 
// \baud_select_inst|uart_clk_div_9600|Equal0~2_combout )))

	.dataa(\baud_select_inst|uart_clk_div_9600|Equal0~1_combout ),
	.datab(\baud_select_inst|uart_clk_div_9600|Equal0~0_combout ),
	.datac(\baud_select_inst|uart_clk_div_9600|Equal0~3_combout ),
	.datad(\baud_select_inst|uart_clk_div_9600|Equal0~2_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_9600|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|Equal0~4 .lut_mask = 16'h8000;
defparam \baud_select_inst|uart_clk_div_9600|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_9600|uart_clk~0 (
// Equation(s):
// \baud_select_inst|uart_clk_div_9600|uart_clk~0_combout  = \baud_select_inst|uart_clk_div_9600|uart_clk~q  $ (\baud_select_inst|uart_clk_div_9600|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\baud_select_inst|uart_clk_div_9600|uart_clk~q ),
	.datad(\baud_select_inst|uart_clk_div_9600|Equal0~4_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_9600|uart_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|uart_clk~0 .lut_mask = 16'h0FF0;
defparam \baud_select_inst|uart_clk_div_9600|uart_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_9600|uart_clk~feeder (
// Equation(s):
// \baud_select_inst|uart_clk_div_9600|uart_clk~feeder_combout  = \baud_select_inst|uart_clk_div_9600|uart_clk~0_combout 

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_9600|uart_clk~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_9600|uart_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|uart_clk~feeder .lut_mask = 16'hCCCC;
defparam \baud_select_inst|uart_clk_div_9600|uart_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N13
dffeas \baud_select_inst|uart_clk_div_9600|uart_clk (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_9600|uart_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_9600|uart_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_9600|uart_clk .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_9600|uart_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N18
cycloneive_lcell_comb \baud_select_inst|pulse_cnt_inst|counter[0]~1 (
// Equation(s):
// \baud_select_inst|pulse_cnt_inst|counter[0]~1_combout  = !\baud_select_inst|pulse_cnt_inst|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\baud_select_inst|pulse_cnt_inst|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\baud_select_inst|pulse_cnt_inst|counter[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|pulse_cnt_inst|counter[0]~1 .lut_mask = 16'h0F0F;
defparam \baud_select_inst|pulse_cnt_inst|counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N22
cycloneive_io_ibuf \key_in~input (
	.i(key_in),
	.ibar(gnd),
	.o(\key_in~input_o ));
// synopsys translate_off
defparam \key_in~input .bus_hold = "false";
defparam \key_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N0
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[0]~33 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[0]~33_combout  = \baud_select_inst|key_filter_inst|cnt [0] $ (VCC)
// \baud_select_inst|key_filter_inst|cnt[0]~34  = CARRY(\baud_select_inst|key_filter_inst|cnt [0])

	.dataa(gnd),
	.datab(\baud_select_inst|key_filter_inst|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\baud_select_inst|key_filter_inst|cnt[0]~33_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[0]~34 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[0]~33 .lut_mask = 16'h33CC;
defparam \baud_select_inst|key_filter_inst|cnt[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y5_N20
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|LessThan0~0 (
// Equation(s):
// \baud_select_inst|key_filter_inst|LessThan0~0_combout  = (\baud_select_inst|key_filter_inst|cnt [18] & (\baud_select_inst|key_filter_inst|cnt [17] & (\baud_select_inst|key_filter_inst|cnt [15] & \baud_select_inst|key_filter_inst|cnt [16])))

	.dataa(\baud_select_inst|key_filter_inst|cnt [18]),
	.datab(\baud_select_inst|key_filter_inst|cnt [17]),
	.datac(\baud_select_inst|key_filter_inst|cnt [15]),
	.datad(\baud_select_inst|key_filter_inst|cnt [16]),
	.cin(gnd),
	.combout(\baud_select_inst|key_filter_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|LessThan0~0 .lut_mask = 16'h8000;
defparam \baud_select_inst|key_filter_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N20
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|key_out~0 (
// Equation(s):
// \baud_select_inst|key_filter_inst|key_out~0_combout  = (!\baud_select_inst|key_filter_inst|cnt [6] & !\baud_select_inst|key_filter_inst|cnt [7])

	.dataa(gnd),
	.datab(\baud_select_inst|key_filter_inst|cnt [6]),
	.datac(\baud_select_inst|key_filter_inst|cnt [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\baud_select_inst|key_filter_inst|key_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|key_out~0 .lut_mask = 16'h0303;
defparam \baud_select_inst|key_filter_inst|key_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N24
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|LessThan0~1 (
// Equation(s):
// \baud_select_inst|key_filter_inst|LessThan0~1_combout  = (((!\baud_select_inst|key_filter_inst|cnt [2]) # (!\baud_select_inst|key_filter_inst|cnt [0])) # (!\baud_select_inst|key_filter_inst|cnt [3])) # (!\baud_select_inst|key_filter_inst|cnt [1])

	.dataa(\baud_select_inst|key_filter_inst|cnt [1]),
	.datab(\baud_select_inst|key_filter_inst|cnt [3]),
	.datac(\baud_select_inst|key_filter_inst|cnt [0]),
	.datad(\baud_select_inst|key_filter_inst|cnt [2]),
	.cin(gnd),
	.combout(\baud_select_inst|key_filter_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|LessThan0~1 .lut_mask = 16'h7FFF;
defparam \baud_select_inst|key_filter_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N18
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|LessThan0~2 (
// Equation(s):
// \baud_select_inst|key_filter_inst|LessThan0~2_combout  = (!\baud_select_inst|key_filter_inst|cnt [5] & ((\baud_select_inst|key_filter_inst|LessThan0~1_combout ) # (!\baud_select_inst|key_filter_inst|cnt [4])))

	.dataa(gnd),
	.datab(\baud_select_inst|key_filter_inst|cnt [4]),
	.datac(\baud_select_inst|key_filter_inst|cnt [5]),
	.datad(\baud_select_inst|key_filter_inst|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|key_filter_inst|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|LessThan0~2 .lut_mask = 16'h0F03;
defparam \baud_select_inst|key_filter_inst|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N6
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[26]~65 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[26]~65_combout  = ((\key_in~input_o  & (\baud_select_inst|key_filter_inst|cnt [5])) # (!\key_in~input_o  & ((!\baud_select_inst|key_filter_inst|LessThan0~2_combout )))) # 
// (!\baud_select_inst|key_filter_inst|key_out~0_combout )

	.dataa(\key_in~input_o ),
	.datab(\baud_select_inst|key_filter_inst|key_out~0_combout ),
	.datac(\baud_select_inst|key_filter_inst|cnt [5]),
	.datad(\baud_select_inst|key_filter_inst|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|key_filter_inst|cnt[26]~65_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[26]~65 .lut_mask = 16'hB3F7;
defparam \baud_select_inst|key_filter_inst|cnt[26]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N4
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[26]~32 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[26]~32_combout  = (!\baud_select_inst|key_filter_inst|cnt [12] & (!\baud_select_inst|key_filter_inst|cnt [9] & (!\baud_select_inst|key_filter_inst|cnt [10] & !\baud_select_inst|key_filter_inst|cnt [11])))

	.dataa(\baud_select_inst|key_filter_inst|cnt [12]),
	.datab(\baud_select_inst|key_filter_inst|cnt [9]),
	.datac(\baud_select_inst|key_filter_inst|cnt [10]),
	.datad(\baud_select_inst|key_filter_inst|cnt [11]),
	.cin(gnd),
	.combout(\baud_select_inst|key_filter_inst|cnt[26]~32_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[26]~32 .lut_mask = 16'h0001;
defparam \baud_select_inst|key_filter_inst|cnt[26]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N8
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[26]~66 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[26]~66_combout  = (\baud_select_inst|key_filter_inst|cnt [13] & (((\baud_select_inst|key_filter_inst|cnt[26]~65_combout  & \baud_select_inst|key_filter_inst|cnt [8])) # 
// (!\baud_select_inst|key_filter_inst|cnt[26]~32_combout )))

	.dataa(\baud_select_inst|key_filter_inst|cnt[26]~65_combout ),
	.datab(\baud_select_inst|key_filter_inst|cnt [13]),
	.datac(\baud_select_inst|key_filter_inst|cnt[26]~32_combout ),
	.datad(\baud_select_inst|key_filter_inst|cnt [8]),
	.cin(gnd),
	.combout(\baud_select_inst|key_filter_inst|cnt[26]~66_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[26]~66 .lut_mask = 16'h8C0C;
defparam \baud_select_inst|key_filter_inst|cnt[26]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N22
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[26]~67 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[26]~67_combout  = (\baud_select_inst|key_filter_inst|LessThan0~0_combout  & ((\baud_select_inst|key_filter_inst|cnt[26]~66_combout ) # (\baud_select_inst|key_filter_inst|cnt [14])))

	.dataa(\baud_select_inst|key_filter_inst|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\baud_select_inst|key_filter_inst|cnt[26]~66_combout ),
	.datad(\baud_select_inst|key_filter_inst|cnt [14]),
	.cin(gnd),
	.combout(\baud_select_inst|key_filter_inst|cnt[26]~67_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[26]~67 .lut_mask = 16'hAAA0;
defparam \baud_select_inst|key_filter_inst|cnt[26]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N0
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[26]~68 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[26]~68_combout  = (\baud_select_inst|key_filter_inst|cnt[26]~67_combout ) # ((\key_in~input_o  $ (\baud_select_inst|key_filter_inst|state~q )) # (!\baud_select_inst|key_filter_inst|state~3_combout ))

	.dataa(\baud_select_inst|key_filter_inst|cnt[26]~67_combout ),
	.datab(\baud_select_inst|key_filter_inst|state~3_combout ),
	.datac(\key_in~input_o ),
	.datad(\baud_select_inst|key_filter_inst|state~q ),
	.cin(gnd),
	.combout(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[26]~68 .lut_mask = 16'hBFFB;
defparam \baud_select_inst|key_filter_inst|cnt[26]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y7_N1
dffeas \baud_select_inst|key_filter_inst|cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[0]~33_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[0] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N2
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[1]~35 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[1]~35_combout  = (\baud_select_inst|key_filter_inst|cnt [1] & (!\baud_select_inst|key_filter_inst|cnt[0]~34 )) # (!\baud_select_inst|key_filter_inst|cnt [1] & ((\baud_select_inst|key_filter_inst|cnt[0]~34 ) # (GND)))
// \baud_select_inst|key_filter_inst|cnt[1]~36  = CARRY((!\baud_select_inst|key_filter_inst|cnt[0]~34 ) # (!\baud_select_inst|key_filter_inst|cnt [1]))

	.dataa(gnd),
	.datab(\baud_select_inst|key_filter_inst|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[0]~34 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[1]~35_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[1]~36 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[1]~35 .lut_mask = 16'h3C3F;
defparam \baud_select_inst|key_filter_inst|cnt[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y7_N3
dffeas \baud_select_inst|key_filter_inst|cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[1]~35_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[1] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N4
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[2]~37 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[2]~37_combout  = (\baud_select_inst|key_filter_inst|cnt [2] & (\baud_select_inst|key_filter_inst|cnt[1]~36  $ (GND))) # (!\baud_select_inst|key_filter_inst|cnt [2] & (!\baud_select_inst|key_filter_inst|cnt[1]~36  & 
// VCC))
// \baud_select_inst|key_filter_inst|cnt[2]~38  = CARRY((\baud_select_inst|key_filter_inst|cnt [2] & !\baud_select_inst|key_filter_inst|cnt[1]~36 ))

	.dataa(gnd),
	.datab(\baud_select_inst|key_filter_inst|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[1]~36 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[2]~37_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[2]~38 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[2]~37 .lut_mask = 16'hC30C;
defparam \baud_select_inst|key_filter_inst|cnt[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y7_N5
dffeas \baud_select_inst|key_filter_inst|cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[2]~37_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[2] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N6
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[3]~39 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[3]~39_combout  = (\baud_select_inst|key_filter_inst|cnt [3] & (!\baud_select_inst|key_filter_inst|cnt[2]~38 )) # (!\baud_select_inst|key_filter_inst|cnt [3] & ((\baud_select_inst|key_filter_inst|cnt[2]~38 ) # (GND)))
// \baud_select_inst|key_filter_inst|cnt[3]~40  = CARRY((!\baud_select_inst|key_filter_inst|cnt[2]~38 ) # (!\baud_select_inst|key_filter_inst|cnt [3]))

	.dataa(\baud_select_inst|key_filter_inst|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[2]~38 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[3]~39_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[3]~40 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[3]~39 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|key_filter_inst|cnt[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y7_N7
dffeas \baud_select_inst|key_filter_inst|cnt[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[3]~39_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[3] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N8
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[4]~41 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[4]~41_combout  = (\baud_select_inst|key_filter_inst|cnt [4] & (\baud_select_inst|key_filter_inst|cnt[3]~40  $ (GND))) # (!\baud_select_inst|key_filter_inst|cnt [4] & (!\baud_select_inst|key_filter_inst|cnt[3]~40  & 
// VCC))
// \baud_select_inst|key_filter_inst|cnt[4]~42  = CARRY((\baud_select_inst|key_filter_inst|cnt [4] & !\baud_select_inst|key_filter_inst|cnt[3]~40 ))

	.dataa(gnd),
	.datab(\baud_select_inst|key_filter_inst|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[3]~40 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[4]~41_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[4]~42 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[4]~41 .lut_mask = 16'hC30C;
defparam \baud_select_inst|key_filter_inst|cnt[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y7_N9
dffeas \baud_select_inst|key_filter_inst|cnt[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[4]~41_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[4] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N10
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[5]~43 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[5]~43_combout  = (\baud_select_inst|key_filter_inst|cnt [5] & (!\baud_select_inst|key_filter_inst|cnt[4]~42 )) # (!\baud_select_inst|key_filter_inst|cnt [5] & ((\baud_select_inst|key_filter_inst|cnt[4]~42 ) # (GND)))
// \baud_select_inst|key_filter_inst|cnt[5]~44  = CARRY((!\baud_select_inst|key_filter_inst|cnt[4]~42 ) # (!\baud_select_inst|key_filter_inst|cnt [5]))

	.dataa(\baud_select_inst|key_filter_inst|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[4]~42 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[5]~43_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[5]~44 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[5]~43 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|key_filter_inst|cnt[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y7_N11
dffeas \baud_select_inst|key_filter_inst|cnt[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[5]~43_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[5] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N12
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[6]~45 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[6]~45_combout  = (\baud_select_inst|key_filter_inst|cnt [6] & (\baud_select_inst|key_filter_inst|cnt[5]~44  $ (GND))) # (!\baud_select_inst|key_filter_inst|cnt [6] & (!\baud_select_inst|key_filter_inst|cnt[5]~44  & 
// VCC))
// \baud_select_inst|key_filter_inst|cnt[6]~46  = CARRY((\baud_select_inst|key_filter_inst|cnt [6] & !\baud_select_inst|key_filter_inst|cnt[5]~44 ))

	.dataa(\baud_select_inst|key_filter_inst|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[5]~44 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[6]~45_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[6]~46 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[6]~45 .lut_mask = 16'hA50A;
defparam \baud_select_inst|key_filter_inst|cnt[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y7_N13
dffeas \baud_select_inst|key_filter_inst|cnt[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[6]~45_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[6] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N14
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[7]~47 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[7]~47_combout  = (\baud_select_inst|key_filter_inst|cnt [7] & (!\baud_select_inst|key_filter_inst|cnt[6]~46 )) # (!\baud_select_inst|key_filter_inst|cnt [7] & ((\baud_select_inst|key_filter_inst|cnt[6]~46 ) # (GND)))
// \baud_select_inst|key_filter_inst|cnt[7]~48  = CARRY((!\baud_select_inst|key_filter_inst|cnt[6]~46 ) # (!\baud_select_inst|key_filter_inst|cnt [7]))

	.dataa(gnd),
	.datab(\baud_select_inst|key_filter_inst|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[6]~46 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[7]~47_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[7]~48 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[7]~47 .lut_mask = 16'h3C3F;
defparam \baud_select_inst|key_filter_inst|cnt[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y7_N15
dffeas \baud_select_inst|key_filter_inst|cnt[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[7]~47_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[7] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N16
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[8]~49 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[8]~49_combout  = (\baud_select_inst|key_filter_inst|cnt [8] & (\baud_select_inst|key_filter_inst|cnt[7]~48  $ (GND))) # (!\baud_select_inst|key_filter_inst|cnt [8] & (!\baud_select_inst|key_filter_inst|cnt[7]~48  & 
// VCC))
// \baud_select_inst|key_filter_inst|cnt[8]~50  = CARRY((\baud_select_inst|key_filter_inst|cnt [8] & !\baud_select_inst|key_filter_inst|cnt[7]~48 ))

	.dataa(gnd),
	.datab(\baud_select_inst|key_filter_inst|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[7]~48 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[8]~49_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[8]~50 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[8]~49 .lut_mask = 16'hC30C;
defparam \baud_select_inst|key_filter_inst|cnt[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y7_N17
dffeas \baud_select_inst|key_filter_inst|cnt[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[8]~49_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[8] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N18
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[9]~51 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[9]~51_combout  = (\baud_select_inst|key_filter_inst|cnt [9] & (!\baud_select_inst|key_filter_inst|cnt[8]~50 )) # (!\baud_select_inst|key_filter_inst|cnt [9] & ((\baud_select_inst|key_filter_inst|cnt[8]~50 ) # (GND)))
// \baud_select_inst|key_filter_inst|cnt[9]~52  = CARRY((!\baud_select_inst|key_filter_inst|cnt[8]~50 ) # (!\baud_select_inst|key_filter_inst|cnt [9]))

	.dataa(gnd),
	.datab(\baud_select_inst|key_filter_inst|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[8]~50 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[9]~51_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[9]~52 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[9]~51 .lut_mask = 16'h3C3F;
defparam \baud_select_inst|key_filter_inst|cnt[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y7_N19
dffeas \baud_select_inst|key_filter_inst|cnt[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[9]~51_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[9] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N20
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[10]~53 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[10]~53_combout  = (\baud_select_inst|key_filter_inst|cnt [10] & (\baud_select_inst|key_filter_inst|cnt[9]~52  $ (GND))) # (!\baud_select_inst|key_filter_inst|cnt [10] & (!\baud_select_inst|key_filter_inst|cnt[9]~52  & 
// VCC))
// \baud_select_inst|key_filter_inst|cnt[10]~54  = CARRY((\baud_select_inst|key_filter_inst|cnt [10] & !\baud_select_inst|key_filter_inst|cnt[9]~52 ))

	.dataa(gnd),
	.datab(\baud_select_inst|key_filter_inst|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[9]~52 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[10]~53_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[10]~54 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[10]~53 .lut_mask = 16'hC30C;
defparam \baud_select_inst|key_filter_inst|cnt[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y7_N21
dffeas \baud_select_inst|key_filter_inst|cnt[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[10]~53_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[10] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N22
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[11]~55 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[11]~55_combout  = (\baud_select_inst|key_filter_inst|cnt [11] & (!\baud_select_inst|key_filter_inst|cnt[10]~54 )) # (!\baud_select_inst|key_filter_inst|cnt [11] & ((\baud_select_inst|key_filter_inst|cnt[10]~54 ) # 
// (GND)))
// \baud_select_inst|key_filter_inst|cnt[11]~56  = CARRY((!\baud_select_inst|key_filter_inst|cnt[10]~54 ) # (!\baud_select_inst|key_filter_inst|cnt [11]))

	.dataa(\baud_select_inst|key_filter_inst|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[10]~54 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[11]~55_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[11]~56 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[11]~55 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|key_filter_inst|cnt[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y7_N23
dffeas \baud_select_inst|key_filter_inst|cnt[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[11]~55_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[11] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N24
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[12]~57 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[12]~57_combout  = (\baud_select_inst|key_filter_inst|cnt [12] & (\baud_select_inst|key_filter_inst|cnt[11]~56  $ (GND))) # (!\baud_select_inst|key_filter_inst|cnt [12] & (!\baud_select_inst|key_filter_inst|cnt[11]~56  
// & VCC))
// \baud_select_inst|key_filter_inst|cnt[12]~58  = CARRY((\baud_select_inst|key_filter_inst|cnt [12] & !\baud_select_inst|key_filter_inst|cnt[11]~56 ))

	.dataa(gnd),
	.datab(\baud_select_inst|key_filter_inst|cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[11]~56 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[12]~57_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[12]~58 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[12]~57 .lut_mask = 16'hC30C;
defparam \baud_select_inst|key_filter_inst|cnt[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y7_N25
dffeas \baud_select_inst|key_filter_inst|cnt[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[12]~57_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[12] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N26
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[13]~59 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[13]~59_combout  = (\baud_select_inst|key_filter_inst|cnt [13] & (!\baud_select_inst|key_filter_inst|cnt[12]~58 )) # (!\baud_select_inst|key_filter_inst|cnt [13] & ((\baud_select_inst|key_filter_inst|cnt[12]~58 ) # 
// (GND)))
// \baud_select_inst|key_filter_inst|cnt[13]~60  = CARRY((!\baud_select_inst|key_filter_inst|cnt[12]~58 ) # (!\baud_select_inst|key_filter_inst|cnt [13]))

	.dataa(\baud_select_inst|key_filter_inst|cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[12]~58 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[13]~59_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[13]~60 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[13]~59 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|key_filter_inst|cnt[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y7_N27
dffeas \baud_select_inst|key_filter_inst|cnt[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[13]~59_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[13] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N28
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[14]~61 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[14]~61_combout  = (\baud_select_inst|key_filter_inst|cnt [14] & (\baud_select_inst|key_filter_inst|cnt[13]~60  $ (GND))) # (!\baud_select_inst|key_filter_inst|cnt [14] & (!\baud_select_inst|key_filter_inst|cnt[13]~60  
// & VCC))
// \baud_select_inst|key_filter_inst|cnt[14]~62  = CARRY((\baud_select_inst|key_filter_inst|cnt [14] & !\baud_select_inst|key_filter_inst|cnt[13]~60 ))

	.dataa(gnd),
	.datab(\baud_select_inst|key_filter_inst|cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[13]~60 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[14]~61_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[14]~62 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[14]~61 .lut_mask = 16'hC30C;
defparam \baud_select_inst|key_filter_inst|cnt[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y7_N29
dffeas \baud_select_inst|key_filter_inst|cnt[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[14]~61_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[14] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y7_N30
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[15]~63 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[15]~63_combout  = (\baud_select_inst|key_filter_inst|cnt [15] & (!\baud_select_inst|key_filter_inst|cnt[14]~62 )) # (!\baud_select_inst|key_filter_inst|cnt [15] & ((\baud_select_inst|key_filter_inst|cnt[14]~62 ) # 
// (GND)))
// \baud_select_inst|key_filter_inst|cnt[15]~64  = CARRY((!\baud_select_inst|key_filter_inst|cnt[14]~62 ) # (!\baud_select_inst|key_filter_inst|cnt [15]))

	.dataa(\baud_select_inst|key_filter_inst|cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[14]~62 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[15]~63_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[15]~64 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[15]~63 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|key_filter_inst|cnt[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y7_N31
dffeas \baud_select_inst|key_filter_inst|cnt[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[15]~63_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[15] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N0
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[16]~69 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[16]~69_combout  = (\baud_select_inst|key_filter_inst|cnt [16] & (\baud_select_inst|key_filter_inst|cnt[15]~64  $ (GND))) # (!\baud_select_inst|key_filter_inst|cnt [16] & (!\baud_select_inst|key_filter_inst|cnt[15]~64  
// & VCC))
// \baud_select_inst|key_filter_inst|cnt[16]~70  = CARRY((\baud_select_inst|key_filter_inst|cnt [16] & !\baud_select_inst|key_filter_inst|cnt[15]~64 ))

	.dataa(gnd),
	.datab(\baud_select_inst|key_filter_inst|cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[15]~64 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[16]~69_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[16]~70 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[16]~69 .lut_mask = 16'hC30C;
defparam \baud_select_inst|key_filter_inst|cnt[16]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y6_N1
dffeas \baud_select_inst|key_filter_inst|cnt[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[16]~69_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[16] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N2
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[17]~71 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[17]~71_combout  = (\baud_select_inst|key_filter_inst|cnt [17] & (!\baud_select_inst|key_filter_inst|cnt[16]~70 )) # (!\baud_select_inst|key_filter_inst|cnt [17] & ((\baud_select_inst|key_filter_inst|cnt[16]~70 ) # 
// (GND)))
// \baud_select_inst|key_filter_inst|cnt[17]~72  = CARRY((!\baud_select_inst|key_filter_inst|cnt[16]~70 ) # (!\baud_select_inst|key_filter_inst|cnt [17]))

	.dataa(gnd),
	.datab(\baud_select_inst|key_filter_inst|cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[16]~70 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[17]~71_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[17]~72 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[17]~71 .lut_mask = 16'h3C3F;
defparam \baud_select_inst|key_filter_inst|cnt[17]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y6_N3
dffeas \baud_select_inst|key_filter_inst|cnt[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[17]~71_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[17] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N4
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[18]~73 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[18]~73_combout  = (\baud_select_inst|key_filter_inst|cnt [18] & (\baud_select_inst|key_filter_inst|cnt[17]~72  $ (GND))) # (!\baud_select_inst|key_filter_inst|cnt [18] & (!\baud_select_inst|key_filter_inst|cnt[17]~72  
// & VCC))
// \baud_select_inst|key_filter_inst|cnt[18]~74  = CARRY((\baud_select_inst|key_filter_inst|cnt [18] & !\baud_select_inst|key_filter_inst|cnt[17]~72 ))

	.dataa(gnd),
	.datab(\baud_select_inst|key_filter_inst|cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[17]~72 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[18]~73_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[18]~74 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[18]~73 .lut_mask = 16'hC30C;
defparam \baud_select_inst|key_filter_inst|cnt[18]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y6_N5
dffeas \baud_select_inst|key_filter_inst|cnt[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[18]~73_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[18] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N6
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[19]~75 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[19]~75_combout  = (\baud_select_inst|key_filter_inst|cnt [19] & (!\baud_select_inst|key_filter_inst|cnt[18]~74 )) # (!\baud_select_inst|key_filter_inst|cnt [19] & ((\baud_select_inst|key_filter_inst|cnt[18]~74 ) # 
// (GND)))
// \baud_select_inst|key_filter_inst|cnt[19]~76  = CARRY((!\baud_select_inst|key_filter_inst|cnt[18]~74 ) # (!\baud_select_inst|key_filter_inst|cnt [19]))

	.dataa(\baud_select_inst|key_filter_inst|cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[18]~74 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[19]~75_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[19]~76 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[19]~75 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|key_filter_inst|cnt[19]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y6_N7
dffeas \baud_select_inst|key_filter_inst|cnt[19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[19]~75_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[19] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N8
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[20]~77 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[20]~77_combout  = (\baud_select_inst|key_filter_inst|cnt [20] & (\baud_select_inst|key_filter_inst|cnt[19]~76  $ (GND))) # (!\baud_select_inst|key_filter_inst|cnt [20] & (!\baud_select_inst|key_filter_inst|cnt[19]~76  
// & VCC))
// \baud_select_inst|key_filter_inst|cnt[20]~78  = CARRY((\baud_select_inst|key_filter_inst|cnt [20] & !\baud_select_inst|key_filter_inst|cnt[19]~76 ))

	.dataa(gnd),
	.datab(\baud_select_inst|key_filter_inst|cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[19]~76 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[20]~77_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[20]~78 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[20]~77 .lut_mask = 16'hC30C;
defparam \baud_select_inst|key_filter_inst|cnt[20]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y6_N9
dffeas \baud_select_inst|key_filter_inst|cnt[20] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[20]~77_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[20] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N10
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[21]~79 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[21]~79_combout  = (\baud_select_inst|key_filter_inst|cnt [21] & (!\baud_select_inst|key_filter_inst|cnt[20]~78 )) # (!\baud_select_inst|key_filter_inst|cnt [21] & ((\baud_select_inst|key_filter_inst|cnt[20]~78 ) # 
// (GND)))
// \baud_select_inst|key_filter_inst|cnt[21]~80  = CARRY((!\baud_select_inst|key_filter_inst|cnt[20]~78 ) # (!\baud_select_inst|key_filter_inst|cnt [21]))

	.dataa(\baud_select_inst|key_filter_inst|cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[20]~78 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[21]~79_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[21]~80 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[21]~79 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|key_filter_inst|cnt[21]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y6_N11
dffeas \baud_select_inst|key_filter_inst|cnt[21] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[21]~79_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[21] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N12
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[22]~81 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[22]~81_combout  = (\baud_select_inst|key_filter_inst|cnt [22] & (\baud_select_inst|key_filter_inst|cnt[21]~80  $ (GND))) # (!\baud_select_inst|key_filter_inst|cnt [22] & (!\baud_select_inst|key_filter_inst|cnt[21]~80  
// & VCC))
// \baud_select_inst|key_filter_inst|cnt[22]~82  = CARRY((\baud_select_inst|key_filter_inst|cnt [22] & !\baud_select_inst|key_filter_inst|cnt[21]~80 ))

	.dataa(\baud_select_inst|key_filter_inst|cnt [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[21]~80 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[22]~81_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[22]~82 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[22]~81 .lut_mask = 16'hA50A;
defparam \baud_select_inst|key_filter_inst|cnt[22]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y6_N13
dffeas \baud_select_inst|key_filter_inst|cnt[22] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[22]~81_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[22] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N14
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[23]~83 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[23]~83_combout  = (\baud_select_inst|key_filter_inst|cnt [23] & (!\baud_select_inst|key_filter_inst|cnt[22]~82 )) # (!\baud_select_inst|key_filter_inst|cnt [23] & ((\baud_select_inst|key_filter_inst|cnt[22]~82 ) # 
// (GND)))
// \baud_select_inst|key_filter_inst|cnt[23]~84  = CARRY((!\baud_select_inst|key_filter_inst|cnt[22]~82 ) # (!\baud_select_inst|key_filter_inst|cnt [23]))

	.dataa(gnd),
	.datab(\baud_select_inst|key_filter_inst|cnt [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[22]~82 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[23]~83_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[23]~84 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[23]~83 .lut_mask = 16'h3C3F;
defparam \baud_select_inst|key_filter_inst|cnt[23]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y6_N15
dffeas \baud_select_inst|key_filter_inst|cnt[23] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[23]~83_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[23] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N16
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[24]~85 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[24]~85_combout  = (\baud_select_inst|key_filter_inst|cnt [24] & (\baud_select_inst|key_filter_inst|cnt[23]~84  $ (GND))) # (!\baud_select_inst|key_filter_inst|cnt [24] & (!\baud_select_inst|key_filter_inst|cnt[23]~84  
// & VCC))
// \baud_select_inst|key_filter_inst|cnt[24]~86  = CARRY((\baud_select_inst|key_filter_inst|cnt [24] & !\baud_select_inst|key_filter_inst|cnt[23]~84 ))

	.dataa(gnd),
	.datab(\baud_select_inst|key_filter_inst|cnt [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[23]~84 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[24]~85_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[24]~86 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[24]~85 .lut_mask = 16'hC30C;
defparam \baud_select_inst|key_filter_inst|cnt[24]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y6_N17
dffeas \baud_select_inst|key_filter_inst|cnt[24] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[24]~85_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[24] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N18
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[25]~87 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[25]~87_combout  = (\baud_select_inst|key_filter_inst|cnt [25] & (!\baud_select_inst|key_filter_inst|cnt[24]~86 )) # (!\baud_select_inst|key_filter_inst|cnt [25] & ((\baud_select_inst|key_filter_inst|cnt[24]~86 ) # 
// (GND)))
// \baud_select_inst|key_filter_inst|cnt[25]~88  = CARRY((!\baud_select_inst|key_filter_inst|cnt[24]~86 ) # (!\baud_select_inst|key_filter_inst|cnt [25]))

	.dataa(gnd),
	.datab(\baud_select_inst|key_filter_inst|cnt [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[24]~86 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[25]~87_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[25]~88 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[25]~87 .lut_mask = 16'h3C3F;
defparam \baud_select_inst|key_filter_inst|cnt[25]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y6_N19
dffeas \baud_select_inst|key_filter_inst|cnt[25] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[25]~87_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[25] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N20
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[26]~89 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[26]~89_combout  = (\baud_select_inst|key_filter_inst|cnt [26] & (\baud_select_inst|key_filter_inst|cnt[25]~88  $ (GND))) # (!\baud_select_inst|key_filter_inst|cnt [26] & (!\baud_select_inst|key_filter_inst|cnt[25]~88  
// & VCC))
// \baud_select_inst|key_filter_inst|cnt[26]~90  = CARRY((\baud_select_inst|key_filter_inst|cnt [26] & !\baud_select_inst|key_filter_inst|cnt[25]~88 ))

	.dataa(gnd),
	.datab(\baud_select_inst|key_filter_inst|cnt [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[25]~88 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[26]~89_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[26]~90 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[26]~89 .lut_mask = 16'hC30C;
defparam \baud_select_inst|key_filter_inst|cnt[26]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y6_N21
dffeas \baud_select_inst|key_filter_inst|cnt[26] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[26]~89_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[26] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N22
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[27]~91 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[27]~91_combout  = (\baud_select_inst|key_filter_inst|cnt [27] & (!\baud_select_inst|key_filter_inst|cnt[26]~90 )) # (!\baud_select_inst|key_filter_inst|cnt [27] & ((\baud_select_inst|key_filter_inst|cnt[26]~90 ) # 
// (GND)))
// \baud_select_inst|key_filter_inst|cnt[27]~92  = CARRY((!\baud_select_inst|key_filter_inst|cnt[26]~90 ) # (!\baud_select_inst|key_filter_inst|cnt [27]))

	.dataa(\baud_select_inst|key_filter_inst|cnt [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[26]~90 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[27]~91_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[27]~92 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[27]~91 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|key_filter_inst|cnt[27]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y6_N23
dffeas \baud_select_inst|key_filter_inst|cnt[27] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[27]~91_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[27] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N24
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[28]~93 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[28]~93_combout  = (\baud_select_inst|key_filter_inst|cnt [28] & (\baud_select_inst|key_filter_inst|cnt[27]~92  $ (GND))) # (!\baud_select_inst|key_filter_inst|cnt [28] & (!\baud_select_inst|key_filter_inst|cnt[27]~92  
// & VCC))
// \baud_select_inst|key_filter_inst|cnt[28]~94  = CARRY((\baud_select_inst|key_filter_inst|cnt [28] & !\baud_select_inst|key_filter_inst|cnt[27]~92 ))

	.dataa(gnd),
	.datab(\baud_select_inst|key_filter_inst|cnt [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[27]~92 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[28]~93_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[28]~94 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[28]~93 .lut_mask = 16'hC30C;
defparam \baud_select_inst|key_filter_inst|cnt[28]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y6_N25
dffeas \baud_select_inst|key_filter_inst|cnt[28] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[28]~93_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[28] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N26
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[29]~95 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[29]~95_combout  = (\baud_select_inst|key_filter_inst|cnt [29] & (!\baud_select_inst|key_filter_inst|cnt[28]~94 )) # (!\baud_select_inst|key_filter_inst|cnt [29] & ((\baud_select_inst|key_filter_inst|cnt[28]~94 ) # 
// (GND)))
// \baud_select_inst|key_filter_inst|cnt[29]~96  = CARRY((!\baud_select_inst|key_filter_inst|cnt[28]~94 ) # (!\baud_select_inst|key_filter_inst|cnt [29]))

	.dataa(\baud_select_inst|key_filter_inst|cnt [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[28]~94 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[29]~95_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[29]~96 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[29]~95 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|key_filter_inst|cnt[29]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y6_N27
dffeas \baud_select_inst|key_filter_inst|cnt[29] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[29]~95_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[29] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N28
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[30]~97 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[30]~97_combout  = (\baud_select_inst|key_filter_inst|cnt [30] & (\baud_select_inst|key_filter_inst|cnt[29]~96  $ (GND))) # (!\baud_select_inst|key_filter_inst|cnt [30] & (!\baud_select_inst|key_filter_inst|cnt[29]~96  
// & VCC))
// \baud_select_inst|key_filter_inst|cnt[30]~98  = CARRY((\baud_select_inst|key_filter_inst|cnt [30] & !\baud_select_inst|key_filter_inst|cnt[29]~96 ))

	.dataa(gnd),
	.datab(\baud_select_inst|key_filter_inst|cnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|key_filter_inst|cnt[29]~96 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[30]~97_combout ),
	.cout(\baud_select_inst|key_filter_inst|cnt[30]~98 ));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[30]~97 .lut_mask = 16'hC30C;
defparam \baud_select_inst|key_filter_inst|cnt[30]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y6_N29
dffeas \baud_select_inst|key_filter_inst|cnt[30] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[30]~97_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[30] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y6_N24
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|state~2 (
// Equation(s):
// \baud_select_inst|key_filter_inst|state~2_combout  = (!\baud_select_inst|key_filter_inst|cnt [27] & (!\baud_select_inst|key_filter_inst|cnt [28] & (!\baud_select_inst|key_filter_inst|cnt [29] & !\baud_select_inst|key_filter_inst|cnt [30])))

	.dataa(\baud_select_inst|key_filter_inst|cnt [27]),
	.datab(\baud_select_inst|key_filter_inst|cnt [28]),
	.datac(\baud_select_inst|key_filter_inst|cnt [29]),
	.datad(\baud_select_inst|key_filter_inst|cnt [30]),
	.cin(gnd),
	.combout(\baud_select_inst|key_filter_inst|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|state~2 .lut_mask = 16'h0001;
defparam \baud_select_inst|key_filter_inst|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y6_N28
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|state~0 (
// Equation(s):
// \baud_select_inst|key_filter_inst|state~0_combout  = (!\baud_select_inst|key_filter_inst|cnt [21] & (!\baud_select_inst|key_filter_inst|cnt [20] & (!\baud_select_inst|key_filter_inst|cnt [22] & !\baud_select_inst|key_filter_inst|cnt [19])))

	.dataa(\baud_select_inst|key_filter_inst|cnt [21]),
	.datab(\baud_select_inst|key_filter_inst|cnt [20]),
	.datac(\baud_select_inst|key_filter_inst|cnt [22]),
	.datad(\baud_select_inst|key_filter_inst|cnt [19]),
	.cin(gnd),
	.combout(\baud_select_inst|key_filter_inst|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|state~0 .lut_mask = 16'h0001;
defparam \baud_select_inst|key_filter_inst|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y6_N30
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|cnt[31]~99 (
// Equation(s):
// \baud_select_inst|key_filter_inst|cnt[31]~99_combout  = \baud_select_inst|key_filter_inst|cnt [31] $ (\baud_select_inst|key_filter_inst|cnt[30]~98 )

	.dataa(\baud_select_inst|key_filter_inst|cnt [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\baud_select_inst|key_filter_inst|cnt[30]~98 ),
	.combout(\baud_select_inst|key_filter_inst|cnt[31]~99_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[31]~99 .lut_mask = 16'h5A5A;
defparam \baud_select_inst|key_filter_inst|cnt[31]~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y6_N31
dffeas \baud_select_inst|key_filter_inst|cnt[31] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|cnt[31]~99_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\baud_select_inst|key_filter_inst|cnt[26]~68_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|cnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|cnt[31] .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|cnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y6_N18
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|state~1 (
// Equation(s):
// \baud_select_inst|key_filter_inst|state~1_combout  = (!\baud_select_inst|key_filter_inst|cnt [26] & (!\baud_select_inst|key_filter_inst|cnt [24] & (!\baud_select_inst|key_filter_inst|cnt [23] & !\baud_select_inst|key_filter_inst|cnt [25])))

	.dataa(\baud_select_inst|key_filter_inst|cnt [26]),
	.datab(\baud_select_inst|key_filter_inst|cnt [24]),
	.datac(\baud_select_inst|key_filter_inst|cnt [23]),
	.datad(\baud_select_inst|key_filter_inst|cnt [25]),
	.cin(gnd),
	.combout(\baud_select_inst|key_filter_inst|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|state~1 .lut_mask = 16'h0001;
defparam \baud_select_inst|key_filter_inst|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y6_N0
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|state~3 (
// Equation(s):
// \baud_select_inst|key_filter_inst|state~3_combout  = (\baud_select_inst|key_filter_inst|state~2_combout  & (\baud_select_inst|key_filter_inst|state~0_combout  & (!\baud_select_inst|key_filter_inst|cnt [31] & 
// \baud_select_inst|key_filter_inst|state~1_combout )))

	.dataa(\baud_select_inst|key_filter_inst|state~2_combout ),
	.datab(\baud_select_inst|key_filter_inst|state~0_combout ),
	.datac(\baud_select_inst|key_filter_inst|cnt [31]),
	.datad(\baud_select_inst|key_filter_inst|state~1_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|key_filter_inst|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|state~3 .lut_mask = 16'h0800;
defparam \baud_select_inst|key_filter_inst|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N12
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|state~6 (
// Equation(s):
// \baud_select_inst|key_filter_inst|state~6_combout  = ((\baud_select_inst|key_filter_inst|state~q  & (\baud_select_inst|key_filter_inst|cnt [5])) # (!\baud_select_inst|key_filter_inst|state~q  & ((!\baud_select_inst|key_filter_inst|LessThan0~2_combout )))) 
// # (!\baud_select_inst|key_filter_inst|key_out~0_combout )

	.dataa(\baud_select_inst|key_filter_inst|state~q ),
	.datab(\baud_select_inst|key_filter_inst|key_out~0_combout ),
	.datac(\baud_select_inst|key_filter_inst|cnt [5]),
	.datad(\baud_select_inst|key_filter_inst|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|key_filter_inst|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|state~6 .lut_mask = 16'hB3F7;
defparam \baud_select_inst|key_filter_inst|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N26
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|state~7 (
// Equation(s):
// \baud_select_inst|key_filter_inst|state~7_combout  = (\baud_select_inst|key_filter_inst|cnt [13] & (((\baud_select_inst|key_filter_inst|state~6_combout  & \baud_select_inst|key_filter_inst|cnt [8])) # (!\baud_select_inst|key_filter_inst|cnt[26]~32_combout 
// )))

	.dataa(\baud_select_inst|key_filter_inst|state~6_combout ),
	.datab(\baud_select_inst|key_filter_inst|cnt [13]),
	.datac(\baud_select_inst|key_filter_inst|cnt[26]~32_combout ),
	.datad(\baud_select_inst|key_filter_inst|cnt [8]),
	.cin(gnd),
	.combout(\baud_select_inst|key_filter_inst|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|state~7 .lut_mask = 16'h8C0C;
defparam \baud_select_inst|key_filter_inst|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N10
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|state~4 (
// Equation(s):
// \baud_select_inst|key_filter_inst|state~4_combout  = (\baud_select_inst|key_filter_inst|LessThan0~0_combout  & ((\baud_select_inst|key_filter_inst|state~7_combout ) # (\baud_select_inst|key_filter_inst|cnt [14])))

	.dataa(\baud_select_inst|key_filter_inst|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\baud_select_inst|key_filter_inst|state~7_combout ),
	.datad(\baud_select_inst|key_filter_inst|cnt [14]),
	.cin(gnd),
	.combout(\baud_select_inst|key_filter_inst|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|state~4 .lut_mask = 16'hAAA0;
defparam \baud_select_inst|key_filter_inst|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N2
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|state~5 (
// Equation(s):
// \baud_select_inst|key_filter_inst|state~5_combout  = (\baud_select_inst|key_filter_inst|state~3_combout  & ((\baud_select_inst|key_filter_inst|state~4_combout  & (!\key_in~input_o )) # (!\baud_select_inst|key_filter_inst|state~4_combout  & 
// ((\baud_select_inst|key_filter_inst|state~q ))))) # (!\baud_select_inst|key_filter_inst|state~3_combout  & (!\key_in~input_o ))

	.dataa(\key_in~input_o ),
	.datab(\baud_select_inst|key_filter_inst|state~3_combout ),
	.datac(\baud_select_inst|key_filter_inst|state~q ),
	.datad(\baud_select_inst|key_filter_inst|state~4_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|key_filter_inst|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|state~5 .lut_mask = 16'h55D1;
defparam \baud_select_inst|key_filter_inst|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y7_N3
dffeas \baud_select_inst|key_filter_inst|state (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|state~5_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|state .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N14
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|key_out~1 (
// Equation(s):
// \baud_select_inst|key_filter_inst|key_out~1_combout  = ((\baud_select_inst|key_filter_inst|state~q  & (\baud_select_inst|key_filter_inst|cnt [5])) # (!\baud_select_inst|key_filter_inst|state~q  & ((!\baud_select_inst|key_filter_inst|LessThan0~2_combout 
// )))) # (!\baud_select_inst|key_filter_inst|key_out~0_combout )

	.dataa(\baud_select_inst|key_filter_inst|state~q ),
	.datab(\baud_select_inst|key_filter_inst|key_out~0_combout ),
	.datac(\baud_select_inst|key_filter_inst|cnt [5]),
	.datad(\baud_select_inst|key_filter_inst|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|key_filter_inst|key_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|key_out~1 .lut_mask = 16'hB3F7;
defparam \baud_select_inst|key_filter_inst|key_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N30
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|key_out~2 (
// Equation(s):
// \baud_select_inst|key_filter_inst|key_out~2_combout  = (\baud_select_inst|key_filter_inst|cnt [13] & (((\baud_select_inst|key_filter_inst|key_out~1_combout  & \baud_select_inst|key_filter_inst|cnt [8])) # 
// (!\baud_select_inst|key_filter_inst|cnt[26]~32_combout )))

	.dataa(\baud_select_inst|key_filter_inst|key_out~1_combout ),
	.datab(\baud_select_inst|key_filter_inst|cnt [13]),
	.datac(\baud_select_inst|key_filter_inst|cnt[26]~32_combout ),
	.datad(\baud_select_inst|key_filter_inst|cnt [8]),
	.cin(gnd),
	.combout(\baud_select_inst|key_filter_inst|key_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|key_out~2 .lut_mask = 16'h8C0C;
defparam \baud_select_inst|key_filter_inst|key_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N16
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|key_out~3 (
// Equation(s):
// \baud_select_inst|key_filter_inst|key_out~3_combout  = ((\baud_select_inst|key_filter_inst|LessThan0~0_combout  & ((\baud_select_inst|key_filter_inst|key_out~2_combout ) # (\baud_select_inst|key_filter_inst|cnt [14])))) # 
// (!\baud_select_inst|key_filter_inst|state~3_combout )

	.dataa(\baud_select_inst|key_filter_inst|LessThan0~0_combout ),
	.datab(\baud_select_inst|key_filter_inst|state~3_combout ),
	.datac(\baud_select_inst|key_filter_inst|key_out~2_combout ),
	.datad(\baud_select_inst|key_filter_inst|cnt [14]),
	.cin(gnd),
	.combout(\baud_select_inst|key_filter_inst|key_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|key_out~3 .lut_mask = 16'hBBB3;
defparam \baud_select_inst|key_filter_inst|key_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y7_N28
cycloneive_lcell_comb \baud_select_inst|key_filter_inst|key_out~4 (
// Equation(s):
// \baud_select_inst|key_filter_inst|key_out~4_combout  = (\baud_select_inst|key_filter_inst|state~q  $ (\key_in~input_o )) # (!\baud_select_inst|key_filter_inst|key_out~3_combout )

	.dataa(gnd),
	.datab(\baud_select_inst|key_filter_inst|state~q ),
	.datac(\key_in~input_o ),
	.datad(\baud_select_inst|key_filter_inst|key_out~3_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|key_filter_inst|key_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|key_out~4 .lut_mask = 16'h3CFF;
defparam \baud_select_inst|key_filter_inst|key_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y7_N29
dffeas \baud_select_inst|key_filter_inst|key_out (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|key_filter_inst|key_out~4_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|key_filter_inst|key_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|key_filter_inst|key_out .is_wysiwyg = "true";
defparam \baud_select_inst|key_filter_inst|key_out .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N19
dffeas \baud_select_inst|pulse_cnt_inst|counter[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|pulse_cnt_inst|counter[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\baud_select_inst|key_filter_inst|key_out~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|pulse_cnt_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|pulse_cnt_inst|counter[0] .is_wysiwyg = "true";
defparam \baud_select_inst|pulse_cnt_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N8
cycloneive_lcell_comb \baud_select_inst|pulse_cnt_inst|counter~0 (
// Equation(s):
// \baud_select_inst|pulse_cnt_inst|counter~0_combout  = (\baud_select_inst|pulse_cnt_inst|counter [1] & !\baud_select_inst|pulse_cnt_inst|counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\baud_select_inst|pulse_cnt_inst|counter [1]),
	.datad(\baud_select_inst|pulse_cnt_inst|counter [0]),
	.cin(gnd),
	.combout(\baud_select_inst|pulse_cnt_inst|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|pulse_cnt_inst|counter~0 .lut_mask = 16'h00F0;
defparam \baud_select_inst|pulse_cnt_inst|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N9
dffeas \baud_select_inst|pulse_cnt_inst|counter[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|pulse_cnt_inst|counter~0_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\baud_select_inst|key_filter_inst|key_out~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|pulse_cnt_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|pulse_cnt_inst|counter[1] .is_wysiwyg = "true";
defparam \baud_select_inst|pulse_cnt_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N30
cycloneive_lcell_comb \baud_select_inst|pulse_cnt_inst|pulse_cnt[2]~0 (
// Equation(s):
// \baud_select_inst|pulse_cnt_inst|pulse_cnt[2]~0_combout  = (!\baud_select_inst|pulse_cnt_inst|counter [1] & (!\baud_select_inst|key_filter_inst|key_out~q  & \baud_select_inst|pulse_cnt_inst|counter [0]))

	.dataa(gnd),
	.datab(\baud_select_inst|pulse_cnt_inst|counter [1]),
	.datac(\baud_select_inst|key_filter_inst|key_out~q ),
	.datad(\baud_select_inst|pulse_cnt_inst|counter [0]),
	.cin(gnd),
	.combout(\baud_select_inst|pulse_cnt_inst|pulse_cnt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|pulse_cnt_inst|pulse_cnt[2]~0 .lut_mask = 16'h0300;
defparam \baud_select_inst|pulse_cnt_inst|pulse_cnt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N12
cycloneive_lcell_comb \baud_select_inst|pulse_cnt_inst|pulse_cnt[1]~1 (
// Equation(s):
// \baud_select_inst|pulse_cnt_inst|pulse_cnt[1]~1_combout  = \baud_select_inst|pulse_cnt_inst|pulse_cnt [1] $ (((\baud_select_inst|pulse_cnt_inst|pulse_cnt [0] & \baud_select_inst|pulse_cnt_inst|pulse_cnt[2]~0_combout )))

	.dataa(\baud_select_inst|pulse_cnt_inst|pulse_cnt [0]),
	.datab(gnd),
	.datac(\baud_select_inst|pulse_cnt_inst|pulse_cnt [1]),
	.datad(\baud_select_inst|pulse_cnt_inst|pulse_cnt[2]~0_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|pulse_cnt_inst|pulse_cnt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|pulse_cnt_inst|pulse_cnt[1]~1 .lut_mask = 16'h5AF0;
defparam \baud_select_inst|pulse_cnt_inst|pulse_cnt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N13
dffeas \baud_select_inst|pulse_cnt_inst|pulse_cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|pulse_cnt_inst|pulse_cnt[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|pulse_cnt_inst|pulse_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|pulse_cnt_inst|pulse_cnt[1] .is_wysiwyg = "true";
defparam \baud_select_inst|pulse_cnt_inst|pulse_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N4
cycloneive_lcell_comb \baud_select_inst|pulse_cnt_inst|pulse_cnt~3 (
// Equation(s):
// \baud_select_inst|pulse_cnt_inst|pulse_cnt~3_combout  = (\baud_select_inst|pulse_cnt_inst|pulse_cnt [0] & (\baud_select_inst|pulse_cnt_inst|pulse_cnt [2] $ (\baud_select_inst|pulse_cnt_inst|pulse_cnt [1]))) # (!\baud_select_inst|pulse_cnt_inst|pulse_cnt 
// [0] & (\baud_select_inst|pulse_cnt_inst|pulse_cnt [2] & \baud_select_inst|pulse_cnt_inst|pulse_cnt [1]))

	.dataa(\baud_select_inst|pulse_cnt_inst|pulse_cnt [0]),
	.datab(gnd),
	.datac(\baud_select_inst|pulse_cnt_inst|pulse_cnt [2]),
	.datad(\baud_select_inst|pulse_cnt_inst|pulse_cnt [1]),
	.cin(gnd),
	.combout(\baud_select_inst|pulse_cnt_inst|pulse_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|pulse_cnt_inst|pulse_cnt~3 .lut_mask = 16'h5AA0;
defparam \baud_select_inst|pulse_cnt_inst|pulse_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N5
dffeas \baud_select_inst|pulse_cnt_inst|pulse_cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|pulse_cnt_inst|pulse_cnt~3_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\baud_select_inst|pulse_cnt_inst|pulse_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|pulse_cnt_inst|pulse_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|pulse_cnt_inst|pulse_cnt[2] .is_wysiwyg = "true";
defparam \baud_select_inst|pulse_cnt_inst|pulse_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N30
cycloneive_lcell_comb \baud_select_inst|pulse_cnt_inst|pulse_cnt~2 (
// Equation(s):
// \baud_select_inst|pulse_cnt_inst|pulse_cnt~2_combout  = (!\baud_select_inst|pulse_cnt_inst|pulse_cnt [0] & ((\baud_select_inst|pulse_cnt_inst|pulse_cnt [1]) # (!\baud_select_inst|pulse_cnt_inst|pulse_cnt [2])))

	.dataa(\baud_select_inst|pulse_cnt_inst|pulse_cnt [1]),
	.datab(\baud_select_inst|pulse_cnt_inst|pulse_cnt [2]),
	.datac(\baud_select_inst|pulse_cnt_inst|pulse_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\baud_select_inst|pulse_cnt_inst|pulse_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|pulse_cnt_inst|pulse_cnt~2 .lut_mask = 16'h0B0B;
defparam \baud_select_inst|pulse_cnt_inst|pulse_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N31
dffeas \baud_select_inst|pulse_cnt_inst|pulse_cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|pulse_cnt_inst|pulse_cnt~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\baud_select_inst|pulse_cnt_inst|pulse_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|pulse_cnt_inst|pulse_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|pulse_cnt_inst|pulse_cnt[0] .is_wysiwyg = "true";
defparam \baud_select_inst|pulse_cnt_inst|pulse_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N0
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_19200|Add0~0 (
// Equation(s):
// \baud_select_inst|uart_clk_div_19200|Add0~0_combout  = \baud_select_inst|uart_clk_div_19200|clk_cnt [0] $ (VCC)
// \baud_select_inst|uart_clk_div_19200|Add0~1  = CARRY(\baud_select_inst|uart_clk_div_19200|clk_cnt [0])

	.dataa(\baud_select_inst|uart_clk_div_19200|clk_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_19200|Add0~0_combout ),
	.cout(\baud_select_inst|uart_clk_div_19200|Add0~1 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|Add0~0 .lut_mask = 16'h55AA;
defparam \baud_select_inst|uart_clk_div_19200|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N4
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_19200|clk_cnt~2 (
// Equation(s):
// \baud_select_inst|uart_clk_div_19200|clk_cnt~2_combout  = (\baud_select_inst|uart_clk_div_19200|Add0~0_combout  & !\baud_select_inst|uart_clk_div_19200|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\baud_select_inst|uart_clk_div_19200|Add0~0_combout ),
	.datad(\baud_select_inst|uart_clk_div_19200|Equal0~4_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_19200|clk_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt~2 .lut_mask = 16'h00F0;
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N5
dffeas \baud_select_inst|uart_clk_div_19200|clk_cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_19200|clk_cnt~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_19200|clk_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[0] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N2
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_19200|Add0~2 (
// Equation(s):
// \baud_select_inst|uart_clk_div_19200|Add0~2_combout  = (\baud_select_inst|uart_clk_div_19200|clk_cnt [1] & (!\baud_select_inst|uart_clk_div_19200|Add0~1 )) # (!\baud_select_inst|uart_clk_div_19200|clk_cnt [1] & 
// ((\baud_select_inst|uart_clk_div_19200|Add0~1 ) # (GND)))
// \baud_select_inst|uart_clk_div_19200|Add0~3  = CARRY((!\baud_select_inst|uart_clk_div_19200|Add0~1 ) # (!\baud_select_inst|uart_clk_div_19200|clk_cnt [1]))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_19200|clk_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_19200|Add0~1 ),
	.combout(\baud_select_inst|uart_clk_div_19200|Add0~2_combout ),
	.cout(\baud_select_inst|uart_clk_div_19200|Add0~3 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|Add0~2 .lut_mask = 16'h3C3F;
defparam \baud_select_inst|uart_clk_div_19200|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N3
dffeas \baud_select_inst|uart_clk_div_19200|clk_cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_19200|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_19200|clk_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[1] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N4
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_19200|Add0~4 (
// Equation(s):
// \baud_select_inst|uart_clk_div_19200|Add0~4_combout  = (\baud_select_inst|uart_clk_div_19200|clk_cnt [2] & (\baud_select_inst|uart_clk_div_19200|Add0~3  $ (GND))) # (!\baud_select_inst|uart_clk_div_19200|clk_cnt [2] & 
// (!\baud_select_inst|uart_clk_div_19200|Add0~3  & VCC))
// \baud_select_inst|uart_clk_div_19200|Add0~5  = CARRY((\baud_select_inst|uart_clk_div_19200|clk_cnt [2] & !\baud_select_inst|uart_clk_div_19200|Add0~3 ))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_19200|clk_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_19200|Add0~3 ),
	.combout(\baud_select_inst|uart_clk_div_19200|Add0~4_combout ),
	.cout(\baud_select_inst|uart_clk_div_19200|Add0~5 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|Add0~4 .lut_mask = 16'hC30C;
defparam \baud_select_inst|uart_clk_div_19200|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N5
dffeas \baud_select_inst|uart_clk_div_19200|clk_cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_19200|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_19200|clk_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[2] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N6
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_19200|Add0~6 (
// Equation(s):
// \baud_select_inst|uart_clk_div_19200|Add0~6_combout  = (\baud_select_inst|uart_clk_div_19200|clk_cnt [3] & (!\baud_select_inst|uart_clk_div_19200|Add0~5 )) # (!\baud_select_inst|uart_clk_div_19200|clk_cnt [3] & 
// ((\baud_select_inst|uart_clk_div_19200|Add0~5 ) # (GND)))
// \baud_select_inst|uart_clk_div_19200|Add0~7  = CARRY((!\baud_select_inst|uart_clk_div_19200|Add0~5 ) # (!\baud_select_inst|uart_clk_div_19200|clk_cnt [3]))

	.dataa(\baud_select_inst|uart_clk_div_19200|clk_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_19200|Add0~5 ),
	.combout(\baud_select_inst|uart_clk_div_19200|Add0~6_combout ),
	.cout(\baud_select_inst|uart_clk_div_19200|Add0~7 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|Add0~6 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|uart_clk_div_19200|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N7
dffeas \baud_select_inst|uart_clk_div_19200|clk_cnt[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_19200|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_19200|clk_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[3] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N8
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_19200|Add0~8 (
// Equation(s):
// \baud_select_inst|uart_clk_div_19200|Add0~8_combout  = (\baud_select_inst|uart_clk_div_19200|clk_cnt [4] & (\baud_select_inst|uart_clk_div_19200|Add0~7  $ (GND))) # (!\baud_select_inst|uart_clk_div_19200|clk_cnt [4] & 
// (!\baud_select_inst|uart_clk_div_19200|Add0~7  & VCC))
// \baud_select_inst|uart_clk_div_19200|Add0~9  = CARRY((\baud_select_inst|uart_clk_div_19200|clk_cnt [4] & !\baud_select_inst|uart_clk_div_19200|Add0~7 ))

	.dataa(\baud_select_inst|uart_clk_div_19200|clk_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_19200|Add0~7 ),
	.combout(\baud_select_inst|uart_clk_div_19200|Add0~8_combout ),
	.cout(\baud_select_inst|uart_clk_div_19200|Add0~9 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|Add0~8 .lut_mask = 16'hA50A;
defparam \baud_select_inst|uart_clk_div_19200|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N20
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_19200|clk_cnt~1 (
// Equation(s):
// \baud_select_inst|uart_clk_div_19200|clk_cnt~1_combout  = (\baud_select_inst|uart_clk_div_19200|Add0~8_combout  & !\baud_select_inst|uart_clk_div_19200|Equal0~4_combout )

	.dataa(\baud_select_inst|uart_clk_div_19200|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\baud_select_inst|uart_clk_div_19200|Equal0~4_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_19200|clk_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt~1 .lut_mask = 16'h00AA;
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N21
dffeas \baud_select_inst|uart_clk_div_19200|clk_cnt[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_19200|clk_cnt~1_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_19200|clk_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[4] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N10
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_19200|Add0~10 (
// Equation(s):
// \baud_select_inst|uart_clk_div_19200|Add0~10_combout  = (\baud_select_inst|uart_clk_div_19200|clk_cnt [5] & (!\baud_select_inst|uart_clk_div_19200|Add0~9 )) # (!\baud_select_inst|uart_clk_div_19200|clk_cnt [5] & 
// ((\baud_select_inst|uart_clk_div_19200|Add0~9 ) # (GND)))
// \baud_select_inst|uart_clk_div_19200|Add0~11  = CARRY((!\baud_select_inst|uart_clk_div_19200|Add0~9 ) # (!\baud_select_inst|uart_clk_div_19200|clk_cnt [5]))

	.dataa(\baud_select_inst|uart_clk_div_19200|clk_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_19200|Add0~9 ),
	.combout(\baud_select_inst|uart_clk_div_19200|Add0~10_combout ),
	.cout(\baud_select_inst|uart_clk_div_19200|Add0~11 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|Add0~10 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|uart_clk_div_19200|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N11
dffeas \baud_select_inst|uart_clk_div_19200|clk_cnt[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_19200|Add0~10_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_19200|clk_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[5] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N12
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_19200|Add0~12 (
// Equation(s):
// \baud_select_inst|uart_clk_div_19200|Add0~12_combout  = (\baud_select_inst|uart_clk_div_19200|clk_cnt [6] & (\baud_select_inst|uart_clk_div_19200|Add0~11  $ (GND))) # (!\baud_select_inst|uart_clk_div_19200|clk_cnt [6] & 
// (!\baud_select_inst|uart_clk_div_19200|Add0~11  & VCC))
// \baud_select_inst|uart_clk_div_19200|Add0~13  = CARRY((\baud_select_inst|uart_clk_div_19200|clk_cnt [6] & !\baud_select_inst|uart_clk_div_19200|Add0~11 ))

	.dataa(\baud_select_inst|uart_clk_div_19200|clk_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_19200|Add0~11 ),
	.combout(\baud_select_inst|uart_clk_div_19200|Add0~12_combout ),
	.cout(\baud_select_inst|uart_clk_div_19200|Add0~13 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|Add0~12 .lut_mask = 16'hA50A;
defparam \baud_select_inst|uart_clk_div_19200|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N2
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_19200|clk_cnt~0 (
// Equation(s):
// \baud_select_inst|uart_clk_div_19200|clk_cnt~0_combout  = (\baud_select_inst|uart_clk_div_19200|Add0~12_combout  & !\baud_select_inst|uart_clk_div_19200|Equal0~4_combout )

	.dataa(\baud_select_inst|uart_clk_div_19200|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\baud_select_inst|uart_clk_div_19200|Equal0~4_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_19200|clk_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt~0 .lut_mask = 16'h00AA;
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N3
dffeas \baud_select_inst|uart_clk_div_19200|clk_cnt[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_19200|clk_cnt~0_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_19200|clk_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[6] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N14
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_19200|Add0~14 (
// Equation(s):
// \baud_select_inst|uart_clk_div_19200|Add0~14_combout  = (\baud_select_inst|uart_clk_div_19200|clk_cnt [7] & (!\baud_select_inst|uart_clk_div_19200|Add0~13 )) # (!\baud_select_inst|uart_clk_div_19200|clk_cnt [7] & 
// ((\baud_select_inst|uart_clk_div_19200|Add0~13 ) # (GND)))
// \baud_select_inst|uart_clk_div_19200|Add0~15  = CARRY((!\baud_select_inst|uart_clk_div_19200|Add0~13 ) # (!\baud_select_inst|uart_clk_div_19200|clk_cnt [7]))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_19200|clk_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_19200|Add0~13 ),
	.combout(\baud_select_inst|uart_clk_div_19200|Add0~14_combout ),
	.cout(\baud_select_inst|uart_clk_div_19200|Add0~15 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|Add0~14 .lut_mask = 16'h3C3F;
defparam \baud_select_inst|uart_clk_div_19200|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N15
dffeas \baud_select_inst|uart_clk_div_19200|clk_cnt[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_19200|Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_19200|clk_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[7] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N16
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_19200|Add0~16 (
// Equation(s):
// \baud_select_inst|uart_clk_div_19200|Add0~16_combout  = (\baud_select_inst|uart_clk_div_19200|clk_cnt [8] & (\baud_select_inst|uart_clk_div_19200|Add0~15  $ (GND))) # (!\baud_select_inst|uart_clk_div_19200|clk_cnt [8] & 
// (!\baud_select_inst|uart_clk_div_19200|Add0~15  & VCC))
// \baud_select_inst|uart_clk_div_19200|Add0~17  = CARRY((\baud_select_inst|uart_clk_div_19200|clk_cnt [8] & !\baud_select_inst|uart_clk_div_19200|Add0~15 ))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_19200|clk_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_19200|Add0~15 ),
	.combout(\baud_select_inst|uart_clk_div_19200|Add0~16_combout ),
	.cout(\baud_select_inst|uart_clk_div_19200|Add0~17 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|Add0~16 .lut_mask = 16'hC30C;
defparam \baud_select_inst|uart_clk_div_19200|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N17
dffeas \baud_select_inst|uart_clk_div_19200|clk_cnt[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_19200|Add0~16_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_19200|clk_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[8] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N18
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_19200|Add0~18 (
// Equation(s):
// \baud_select_inst|uart_clk_div_19200|Add0~18_combout  = (\baud_select_inst|uart_clk_div_19200|clk_cnt [9] & (!\baud_select_inst|uart_clk_div_19200|Add0~17 )) # (!\baud_select_inst|uart_clk_div_19200|clk_cnt [9] & 
// ((\baud_select_inst|uart_clk_div_19200|Add0~17 ) # (GND)))
// \baud_select_inst|uart_clk_div_19200|Add0~19  = CARRY((!\baud_select_inst|uart_clk_div_19200|Add0~17 ) # (!\baud_select_inst|uart_clk_div_19200|clk_cnt [9]))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_19200|clk_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_19200|Add0~17 ),
	.combout(\baud_select_inst|uart_clk_div_19200|Add0~18_combout ),
	.cout(\baud_select_inst|uart_clk_div_19200|Add0~19 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|Add0~18 .lut_mask = 16'h3C3F;
defparam \baud_select_inst|uart_clk_div_19200|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N19
dffeas \baud_select_inst|uart_clk_div_19200|clk_cnt[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_19200|Add0~18_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_19200|clk_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[9] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N20
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_19200|Add0~20 (
// Equation(s):
// \baud_select_inst|uart_clk_div_19200|Add0~20_combout  = (\baud_select_inst|uart_clk_div_19200|clk_cnt [10] & (\baud_select_inst|uart_clk_div_19200|Add0~19  $ (GND))) # (!\baud_select_inst|uart_clk_div_19200|clk_cnt [10] & 
// (!\baud_select_inst|uart_clk_div_19200|Add0~19  & VCC))
// \baud_select_inst|uart_clk_div_19200|Add0~21  = CARRY((\baud_select_inst|uart_clk_div_19200|clk_cnt [10] & !\baud_select_inst|uart_clk_div_19200|Add0~19 ))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_19200|clk_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_19200|Add0~19 ),
	.combout(\baud_select_inst|uart_clk_div_19200|Add0~20_combout ),
	.cout(\baud_select_inst|uart_clk_div_19200|Add0~21 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|Add0~20 .lut_mask = 16'hC30C;
defparam \baud_select_inst|uart_clk_div_19200|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N21
dffeas \baud_select_inst|uart_clk_div_19200|clk_cnt[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_19200|Add0~20_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_19200|clk_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[10] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N22
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_19200|Add0~22 (
// Equation(s):
// \baud_select_inst|uart_clk_div_19200|Add0~22_combout  = (\baud_select_inst|uart_clk_div_19200|clk_cnt [11] & (!\baud_select_inst|uart_clk_div_19200|Add0~21 )) # (!\baud_select_inst|uart_clk_div_19200|clk_cnt [11] & 
// ((\baud_select_inst|uart_clk_div_19200|Add0~21 ) # (GND)))
// \baud_select_inst|uart_clk_div_19200|Add0~23  = CARRY((!\baud_select_inst|uart_clk_div_19200|Add0~21 ) # (!\baud_select_inst|uart_clk_div_19200|clk_cnt [11]))

	.dataa(\baud_select_inst|uart_clk_div_19200|clk_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_19200|Add0~21 ),
	.combout(\baud_select_inst|uart_clk_div_19200|Add0~22_combout ),
	.cout(\baud_select_inst|uart_clk_div_19200|Add0~23 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|Add0~22 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|uart_clk_div_19200|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N23
dffeas \baud_select_inst|uart_clk_div_19200|clk_cnt[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_19200|Add0~22_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_19200|clk_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[11] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N24
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_19200|Add0~24 (
// Equation(s):
// \baud_select_inst|uart_clk_div_19200|Add0~24_combout  = (\baud_select_inst|uart_clk_div_19200|clk_cnt [12] & (\baud_select_inst|uart_clk_div_19200|Add0~23  $ (GND))) # (!\baud_select_inst|uart_clk_div_19200|clk_cnt [12] & 
// (!\baud_select_inst|uart_clk_div_19200|Add0~23  & VCC))
// \baud_select_inst|uart_clk_div_19200|Add0~25  = CARRY((\baud_select_inst|uart_clk_div_19200|clk_cnt [12] & !\baud_select_inst|uart_clk_div_19200|Add0~23 ))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_19200|clk_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_19200|Add0~23 ),
	.combout(\baud_select_inst|uart_clk_div_19200|Add0~24_combout ),
	.cout(\baud_select_inst|uart_clk_div_19200|Add0~25 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|Add0~24 .lut_mask = 16'hC30C;
defparam \baud_select_inst|uart_clk_div_19200|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N25
dffeas \baud_select_inst|uart_clk_div_19200|clk_cnt[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_19200|Add0~24_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_19200|clk_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[12] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N26
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_19200|Add0~26 (
// Equation(s):
// \baud_select_inst|uart_clk_div_19200|Add0~26_combout  = (\baud_select_inst|uart_clk_div_19200|clk_cnt [13] & (!\baud_select_inst|uart_clk_div_19200|Add0~25 )) # (!\baud_select_inst|uart_clk_div_19200|clk_cnt [13] & 
// ((\baud_select_inst|uart_clk_div_19200|Add0~25 ) # (GND)))
// \baud_select_inst|uart_clk_div_19200|Add0~27  = CARRY((!\baud_select_inst|uart_clk_div_19200|Add0~25 ) # (!\baud_select_inst|uart_clk_div_19200|clk_cnt [13]))

	.dataa(\baud_select_inst|uart_clk_div_19200|clk_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_19200|Add0~25 ),
	.combout(\baud_select_inst|uart_clk_div_19200|Add0~26_combout ),
	.cout(\baud_select_inst|uart_clk_div_19200|Add0~27 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|Add0~26 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|uart_clk_div_19200|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N27
dffeas \baud_select_inst|uart_clk_div_19200|clk_cnt[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_19200|Add0~26_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_19200|clk_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[13] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N28
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_19200|Add0~28 (
// Equation(s):
// \baud_select_inst|uart_clk_div_19200|Add0~28_combout  = (\baud_select_inst|uart_clk_div_19200|clk_cnt [14] & (\baud_select_inst|uart_clk_div_19200|Add0~27  $ (GND))) # (!\baud_select_inst|uart_clk_div_19200|clk_cnt [14] & 
// (!\baud_select_inst|uart_clk_div_19200|Add0~27  & VCC))
// \baud_select_inst|uart_clk_div_19200|Add0~29  = CARRY((\baud_select_inst|uart_clk_div_19200|clk_cnt [14] & !\baud_select_inst|uart_clk_div_19200|Add0~27 ))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_19200|clk_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_19200|Add0~27 ),
	.combout(\baud_select_inst|uart_clk_div_19200|Add0~28_combout ),
	.cout(\baud_select_inst|uart_clk_div_19200|Add0~29 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|Add0~28 .lut_mask = 16'hC30C;
defparam \baud_select_inst|uart_clk_div_19200|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N29
dffeas \baud_select_inst|uart_clk_div_19200|clk_cnt[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_19200|Add0~28_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_19200|clk_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[14] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N30
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_19200|Add0~30 (
// Equation(s):
// \baud_select_inst|uart_clk_div_19200|Add0~30_combout  = \baud_select_inst|uart_clk_div_19200|clk_cnt [15] $ (\baud_select_inst|uart_clk_div_19200|Add0~29 )

	.dataa(\baud_select_inst|uart_clk_div_19200|clk_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\baud_select_inst|uart_clk_div_19200|Add0~29 ),
	.combout(\baud_select_inst|uart_clk_div_19200|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|Add0~30 .lut_mask = 16'h5A5A;
defparam \baud_select_inst|uart_clk_div_19200|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y6_N31
dffeas \baud_select_inst|uart_clk_div_19200|clk_cnt[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_19200|Add0~30_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_19200|clk_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[15] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_19200|clk_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N10
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_19200|Equal0~0 (
// Equation(s):
// \baud_select_inst|uart_clk_div_19200|Equal0~0_combout  = (!\baud_select_inst|uart_clk_div_19200|clk_cnt [14] & (!\baud_select_inst|uart_clk_div_19200|clk_cnt [15] & (!\baud_select_inst|uart_clk_div_19200|clk_cnt [13] & 
// !\baud_select_inst|uart_clk_div_19200|clk_cnt [12])))

	.dataa(\baud_select_inst|uart_clk_div_19200|clk_cnt [14]),
	.datab(\baud_select_inst|uart_clk_div_19200|clk_cnt [15]),
	.datac(\baud_select_inst|uart_clk_div_19200|clk_cnt [13]),
	.datad(\baud_select_inst|uart_clk_div_19200|clk_cnt [12]),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_19200|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|Equal0~0 .lut_mask = 16'h0001;
defparam \baud_select_inst|uart_clk_div_19200|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N18
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_19200|Equal0~2 (
// Equation(s):
// \baud_select_inst|uart_clk_div_19200|Equal0~2_combout  = (!\baud_select_inst|uart_clk_div_19200|clk_cnt [5] & (\baud_select_inst|uart_clk_div_19200|clk_cnt [6] & (\baud_select_inst|uart_clk_div_19200|clk_cnt [4] & 
// !\baud_select_inst|uart_clk_div_19200|clk_cnt [7])))

	.dataa(\baud_select_inst|uart_clk_div_19200|clk_cnt [5]),
	.datab(\baud_select_inst|uart_clk_div_19200|clk_cnt [6]),
	.datac(\baud_select_inst|uart_clk_div_19200|clk_cnt [4]),
	.datad(\baud_select_inst|uart_clk_div_19200|clk_cnt [7]),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_19200|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|Equal0~2 .lut_mask = 16'h0040;
defparam \baud_select_inst|uart_clk_div_19200|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N22
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_19200|Equal0~3 (
// Equation(s):
// \baud_select_inst|uart_clk_div_19200|Equal0~3_combout  = (!\baud_select_inst|uart_clk_div_19200|clk_cnt [1] & (!\baud_select_inst|uart_clk_div_19200|clk_cnt [2] & (!\baud_select_inst|uart_clk_div_19200|clk_cnt [0] & 
// !\baud_select_inst|uart_clk_div_19200|clk_cnt [3])))

	.dataa(\baud_select_inst|uart_clk_div_19200|clk_cnt [1]),
	.datab(\baud_select_inst|uart_clk_div_19200|clk_cnt [2]),
	.datac(\baud_select_inst|uart_clk_div_19200|clk_cnt [0]),
	.datad(\baud_select_inst|uart_clk_div_19200|clk_cnt [3]),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_19200|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|Equal0~3 .lut_mask = 16'h0001;
defparam \baud_select_inst|uart_clk_div_19200|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N16
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_19200|Equal0~1 (
// Equation(s):
// \baud_select_inst|uart_clk_div_19200|Equal0~1_combout  = (!\baud_select_inst|uart_clk_div_19200|clk_cnt [10] & (!\baud_select_inst|uart_clk_div_19200|clk_cnt [11] & (!\baud_select_inst|uart_clk_div_19200|clk_cnt [8] & 
// !\baud_select_inst|uart_clk_div_19200|clk_cnt [9])))

	.dataa(\baud_select_inst|uart_clk_div_19200|clk_cnt [10]),
	.datab(\baud_select_inst|uart_clk_div_19200|clk_cnt [11]),
	.datac(\baud_select_inst|uart_clk_div_19200|clk_cnt [8]),
	.datad(\baud_select_inst|uart_clk_div_19200|clk_cnt [9]),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_19200|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|Equal0~1 .lut_mask = 16'h0001;
defparam \baud_select_inst|uart_clk_div_19200|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N28
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_19200|Equal0~4 (
// Equation(s):
// \baud_select_inst|uart_clk_div_19200|Equal0~4_combout  = (\baud_select_inst|uart_clk_div_19200|Equal0~0_combout  & (\baud_select_inst|uart_clk_div_19200|Equal0~2_combout  & (\baud_select_inst|uart_clk_div_19200|Equal0~3_combout  & 
// \baud_select_inst|uart_clk_div_19200|Equal0~1_combout )))

	.dataa(\baud_select_inst|uart_clk_div_19200|Equal0~0_combout ),
	.datab(\baud_select_inst|uart_clk_div_19200|Equal0~2_combout ),
	.datac(\baud_select_inst|uart_clk_div_19200|Equal0~3_combout ),
	.datad(\baud_select_inst|uart_clk_div_19200|Equal0~1_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_19200|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|Equal0~4 .lut_mask = 16'h8000;
defparam \baud_select_inst|uart_clk_div_19200|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N12
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_19200|uart_clk~0 (
// Equation(s):
// \baud_select_inst|uart_clk_div_19200|uart_clk~0_combout  = \baud_select_inst|uart_clk_div_19200|uart_clk~q  $ (\baud_select_inst|uart_clk_div_19200|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\baud_select_inst|uart_clk_div_19200|uart_clk~q ),
	.datad(\baud_select_inst|uart_clk_div_19200|Equal0~4_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_19200|uart_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|uart_clk~0 .lut_mask = 16'h0FF0;
defparam \baud_select_inst|uart_clk_div_19200|uart_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N13
dffeas \baud_select_inst|uart_clk_div_19200|uart_clk (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_19200|uart_clk~0_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_19200|uart_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_19200|uart_clk .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_19200|uart_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N0
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_57600|Add0~0 (
// Equation(s):
// \baud_select_inst|uart_clk_div_57600|Add0~0_combout  = \baud_select_inst|uart_clk_div_57600|clk_cnt [0] $ (VCC)
// \baud_select_inst|uart_clk_div_57600|Add0~1  = CARRY(\baud_select_inst|uart_clk_div_57600|clk_cnt [0])

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_57600|clk_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_57600|Add0~0_combout ),
	.cout(\baud_select_inst|uart_clk_div_57600|Add0~1 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|Add0~0 .lut_mask = 16'h33CC;
defparam \baud_select_inst|uart_clk_div_57600|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N6
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_57600|clk_cnt~3 (
// Equation(s):
// \baud_select_inst|uart_clk_div_57600|clk_cnt~3_combout  = (\baud_select_inst|uart_clk_div_57600|Add0~0_combout  & !\baud_select_inst|uart_clk_div_57600|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\baud_select_inst|uart_clk_div_57600|Add0~0_combout ),
	.datad(\baud_select_inst|uart_clk_div_57600|Equal0~4_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_57600|clk_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt~3 .lut_mask = 16'h00F0;
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N7
dffeas \baud_select_inst|uart_clk_div_57600|clk_cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_57600|clk_cnt~3_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_57600|clk_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[0] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N2
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_57600|Add0~2 (
// Equation(s):
// \baud_select_inst|uart_clk_div_57600|Add0~2_combout  = (\baud_select_inst|uart_clk_div_57600|clk_cnt [1] & (!\baud_select_inst|uart_clk_div_57600|Add0~1 )) # (!\baud_select_inst|uart_clk_div_57600|clk_cnt [1] & 
// ((\baud_select_inst|uart_clk_div_57600|Add0~1 ) # (GND)))
// \baud_select_inst|uart_clk_div_57600|Add0~3  = CARRY((!\baud_select_inst|uart_clk_div_57600|Add0~1 ) # (!\baud_select_inst|uart_clk_div_57600|clk_cnt [1]))

	.dataa(\baud_select_inst|uart_clk_div_57600|clk_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_57600|Add0~1 ),
	.combout(\baud_select_inst|uart_clk_div_57600|Add0~2_combout ),
	.cout(\baud_select_inst|uart_clk_div_57600|Add0~3 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|Add0~2 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|uart_clk_div_57600|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N16
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_57600|clk_cnt~2 (
// Equation(s):
// \baud_select_inst|uart_clk_div_57600|clk_cnt~2_combout  = (!\baud_select_inst|uart_clk_div_57600|Equal0~4_combout  & \baud_select_inst|uart_clk_div_57600|Add0~2_combout )

	.dataa(\baud_select_inst|uart_clk_div_57600|Equal0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\baud_select_inst|uart_clk_div_57600|Add0~2_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_57600|clk_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt~2 .lut_mask = 16'h5500;
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N17
dffeas \baud_select_inst|uart_clk_div_57600|clk_cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_57600|clk_cnt~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_57600|clk_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[1] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N4
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_57600|Add0~4 (
// Equation(s):
// \baud_select_inst|uart_clk_div_57600|Add0~4_combout  = (\baud_select_inst|uart_clk_div_57600|clk_cnt [2] & (\baud_select_inst|uart_clk_div_57600|Add0~3  $ (GND))) # (!\baud_select_inst|uart_clk_div_57600|clk_cnt [2] & 
// (!\baud_select_inst|uart_clk_div_57600|Add0~3  & VCC))
// \baud_select_inst|uart_clk_div_57600|Add0~5  = CARRY((\baud_select_inst|uart_clk_div_57600|clk_cnt [2] & !\baud_select_inst|uart_clk_div_57600|Add0~3 ))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_57600|clk_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_57600|Add0~3 ),
	.combout(\baud_select_inst|uart_clk_div_57600|Add0~4_combout ),
	.cout(\baud_select_inst|uart_clk_div_57600|Add0~5 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|Add0~4 .lut_mask = 16'hC30C;
defparam \baud_select_inst|uart_clk_div_57600|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N5
dffeas \baud_select_inst|uart_clk_div_57600|clk_cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_57600|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_57600|clk_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[2] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N6
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_57600|Add0~6 (
// Equation(s):
// \baud_select_inst|uart_clk_div_57600|Add0~6_combout  = (\baud_select_inst|uart_clk_div_57600|clk_cnt [3] & (!\baud_select_inst|uart_clk_div_57600|Add0~5 )) # (!\baud_select_inst|uart_clk_div_57600|clk_cnt [3] & 
// ((\baud_select_inst|uart_clk_div_57600|Add0~5 ) # (GND)))
// \baud_select_inst|uart_clk_div_57600|Add0~7  = CARRY((!\baud_select_inst|uart_clk_div_57600|Add0~5 ) # (!\baud_select_inst|uart_clk_div_57600|clk_cnt [3]))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_57600|clk_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_57600|Add0~5 ),
	.combout(\baud_select_inst|uart_clk_div_57600|Add0~6_combout ),
	.cout(\baud_select_inst|uart_clk_div_57600|Add0~7 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|Add0~6 .lut_mask = 16'h3C3F;
defparam \baud_select_inst|uart_clk_div_57600|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N18
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_57600|clk_cnt~1 (
// Equation(s):
// \baud_select_inst|uart_clk_div_57600|clk_cnt~1_combout  = (!\baud_select_inst|uart_clk_div_57600|Equal0~4_combout  & \baud_select_inst|uart_clk_div_57600|Add0~6_combout )

	.dataa(\baud_select_inst|uart_clk_div_57600|Equal0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\baud_select_inst|uart_clk_div_57600|Add0~6_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_57600|clk_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt~1 .lut_mask = 16'h5500;
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N19
dffeas \baud_select_inst|uart_clk_div_57600|clk_cnt[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_57600|clk_cnt~1_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_57600|clk_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[3] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N8
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_57600|Add0~8 (
// Equation(s):
// \baud_select_inst|uart_clk_div_57600|Add0~8_combout  = (\baud_select_inst|uart_clk_div_57600|clk_cnt [4] & (\baud_select_inst|uart_clk_div_57600|Add0~7  $ (GND))) # (!\baud_select_inst|uart_clk_div_57600|clk_cnt [4] & 
// (!\baud_select_inst|uart_clk_div_57600|Add0~7  & VCC))
// \baud_select_inst|uart_clk_div_57600|Add0~9  = CARRY((\baud_select_inst|uart_clk_div_57600|clk_cnt [4] & !\baud_select_inst|uart_clk_div_57600|Add0~7 ))

	.dataa(\baud_select_inst|uart_clk_div_57600|clk_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_57600|Add0~7 ),
	.combout(\baud_select_inst|uart_clk_div_57600|Add0~8_combout ),
	.cout(\baud_select_inst|uart_clk_div_57600|Add0~9 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|Add0~8 .lut_mask = 16'hA50A;
defparam \baud_select_inst|uart_clk_div_57600|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N14
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_57600|clk_cnt~0 (
// Equation(s):
// \baud_select_inst|uart_clk_div_57600|clk_cnt~0_combout  = (\baud_select_inst|uart_clk_div_57600|Add0~8_combout  & !\baud_select_inst|uart_clk_div_57600|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\baud_select_inst|uart_clk_div_57600|Add0~8_combout ),
	.datad(\baud_select_inst|uart_clk_div_57600|Equal0~4_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_57600|clk_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt~0 .lut_mask = 16'h00F0;
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N15
dffeas \baud_select_inst|uart_clk_div_57600|clk_cnt[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_57600|clk_cnt~0_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_57600|clk_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[4] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N10
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_57600|Add0~10 (
// Equation(s):
// \baud_select_inst|uart_clk_div_57600|Add0~10_combout  = (\baud_select_inst|uart_clk_div_57600|clk_cnt [5] & (!\baud_select_inst|uart_clk_div_57600|Add0~9 )) # (!\baud_select_inst|uart_clk_div_57600|clk_cnt [5] & 
// ((\baud_select_inst|uart_clk_div_57600|Add0~9 ) # (GND)))
// \baud_select_inst|uart_clk_div_57600|Add0~11  = CARRY((!\baud_select_inst|uart_clk_div_57600|Add0~9 ) # (!\baud_select_inst|uart_clk_div_57600|clk_cnt [5]))

	.dataa(\baud_select_inst|uart_clk_div_57600|clk_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_57600|Add0~9 ),
	.combout(\baud_select_inst|uart_clk_div_57600|Add0~10_combout ),
	.cout(\baud_select_inst|uart_clk_div_57600|Add0~11 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|Add0~10 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|uart_clk_div_57600|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N11
dffeas \baud_select_inst|uart_clk_div_57600|clk_cnt[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_57600|Add0~10_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_57600|clk_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[5] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N12
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_57600|Add0~12 (
// Equation(s):
// \baud_select_inst|uart_clk_div_57600|Add0~12_combout  = (\baud_select_inst|uart_clk_div_57600|clk_cnt [6] & (\baud_select_inst|uart_clk_div_57600|Add0~11  $ (GND))) # (!\baud_select_inst|uart_clk_div_57600|clk_cnt [6] & 
// (!\baud_select_inst|uart_clk_div_57600|Add0~11  & VCC))
// \baud_select_inst|uart_clk_div_57600|Add0~13  = CARRY((\baud_select_inst|uart_clk_div_57600|clk_cnt [6] & !\baud_select_inst|uart_clk_div_57600|Add0~11 ))

	.dataa(\baud_select_inst|uart_clk_div_57600|clk_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_57600|Add0~11 ),
	.combout(\baud_select_inst|uart_clk_div_57600|Add0~12_combout ),
	.cout(\baud_select_inst|uart_clk_div_57600|Add0~13 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|Add0~12 .lut_mask = 16'hA50A;
defparam \baud_select_inst|uart_clk_div_57600|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N13
dffeas \baud_select_inst|uart_clk_div_57600|clk_cnt[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_57600|Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_57600|clk_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[6] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N14
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_57600|Add0~14 (
// Equation(s):
// \baud_select_inst|uart_clk_div_57600|Add0~14_combout  = (\baud_select_inst|uart_clk_div_57600|clk_cnt [7] & (!\baud_select_inst|uart_clk_div_57600|Add0~13 )) # (!\baud_select_inst|uart_clk_div_57600|clk_cnt [7] & 
// ((\baud_select_inst|uart_clk_div_57600|Add0~13 ) # (GND)))
// \baud_select_inst|uart_clk_div_57600|Add0~15  = CARRY((!\baud_select_inst|uart_clk_div_57600|Add0~13 ) # (!\baud_select_inst|uart_clk_div_57600|clk_cnt [7]))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_57600|clk_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_57600|Add0~13 ),
	.combout(\baud_select_inst|uart_clk_div_57600|Add0~14_combout ),
	.cout(\baud_select_inst|uart_clk_div_57600|Add0~15 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|Add0~14 .lut_mask = 16'h3C3F;
defparam \baud_select_inst|uart_clk_div_57600|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N15
dffeas \baud_select_inst|uart_clk_div_57600|clk_cnt[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_57600|Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_57600|clk_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[7] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N12
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_57600|Equal0~2 (
// Equation(s):
// \baud_select_inst|uart_clk_div_57600|Equal0~2_combout  = (!\baud_select_inst|uart_clk_div_57600|clk_cnt [6] & (!\baud_select_inst|uart_clk_div_57600|clk_cnt [5] & (!\baud_select_inst|uart_clk_div_57600|clk_cnt [7] & 
// \baud_select_inst|uart_clk_div_57600|clk_cnt [4])))

	.dataa(\baud_select_inst|uart_clk_div_57600|clk_cnt [6]),
	.datab(\baud_select_inst|uart_clk_div_57600|clk_cnt [5]),
	.datac(\baud_select_inst|uart_clk_div_57600|clk_cnt [7]),
	.datad(\baud_select_inst|uart_clk_div_57600|clk_cnt [4]),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_57600|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|Equal0~2 .lut_mask = 16'h0100;
defparam \baud_select_inst|uart_clk_div_57600|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N16
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_57600|Add0~16 (
// Equation(s):
// \baud_select_inst|uart_clk_div_57600|Add0~16_combout  = (\baud_select_inst|uart_clk_div_57600|clk_cnt [8] & (\baud_select_inst|uart_clk_div_57600|Add0~15  $ (GND))) # (!\baud_select_inst|uart_clk_div_57600|clk_cnt [8] & 
// (!\baud_select_inst|uart_clk_div_57600|Add0~15  & VCC))
// \baud_select_inst|uart_clk_div_57600|Add0~17  = CARRY((\baud_select_inst|uart_clk_div_57600|clk_cnt [8] & !\baud_select_inst|uart_clk_div_57600|Add0~15 ))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_57600|clk_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_57600|Add0~15 ),
	.combout(\baud_select_inst|uart_clk_div_57600|Add0~16_combout ),
	.cout(\baud_select_inst|uart_clk_div_57600|Add0~17 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|Add0~16 .lut_mask = 16'hC30C;
defparam \baud_select_inst|uart_clk_div_57600|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N17
dffeas \baud_select_inst|uart_clk_div_57600|clk_cnt[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_57600|Add0~16_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_57600|clk_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[8] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N18
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_57600|Add0~18 (
// Equation(s):
// \baud_select_inst|uart_clk_div_57600|Add0~18_combout  = (\baud_select_inst|uart_clk_div_57600|clk_cnt [9] & (!\baud_select_inst|uart_clk_div_57600|Add0~17 )) # (!\baud_select_inst|uart_clk_div_57600|clk_cnt [9] & 
// ((\baud_select_inst|uart_clk_div_57600|Add0~17 ) # (GND)))
// \baud_select_inst|uart_clk_div_57600|Add0~19  = CARRY((!\baud_select_inst|uart_clk_div_57600|Add0~17 ) # (!\baud_select_inst|uart_clk_div_57600|clk_cnt [9]))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_57600|clk_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_57600|Add0~17 ),
	.combout(\baud_select_inst|uart_clk_div_57600|Add0~18_combout ),
	.cout(\baud_select_inst|uart_clk_div_57600|Add0~19 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|Add0~18 .lut_mask = 16'h3C3F;
defparam \baud_select_inst|uart_clk_div_57600|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N19
dffeas \baud_select_inst|uart_clk_div_57600|clk_cnt[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_57600|Add0~18_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_57600|clk_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[9] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N20
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_57600|Add0~20 (
// Equation(s):
// \baud_select_inst|uart_clk_div_57600|Add0~20_combout  = (\baud_select_inst|uart_clk_div_57600|clk_cnt [10] & (\baud_select_inst|uart_clk_div_57600|Add0~19  $ (GND))) # (!\baud_select_inst|uart_clk_div_57600|clk_cnt [10] & 
// (!\baud_select_inst|uart_clk_div_57600|Add0~19  & VCC))
// \baud_select_inst|uart_clk_div_57600|Add0~21  = CARRY((\baud_select_inst|uart_clk_div_57600|clk_cnt [10] & !\baud_select_inst|uart_clk_div_57600|Add0~19 ))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_57600|clk_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_57600|Add0~19 ),
	.combout(\baud_select_inst|uart_clk_div_57600|Add0~20_combout ),
	.cout(\baud_select_inst|uart_clk_div_57600|Add0~21 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|Add0~20 .lut_mask = 16'hC30C;
defparam \baud_select_inst|uart_clk_div_57600|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N21
dffeas \baud_select_inst|uart_clk_div_57600|clk_cnt[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_57600|Add0~20_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_57600|clk_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[10] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N22
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_57600|Add0~22 (
// Equation(s):
// \baud_select_inst|uart_clk_div_57600|Add0~22_combout  = (\baud_select_inst|uart_clk_div_57600|clk_cnt [11] & (!\baud_select_inst|uart_clk_div_57600|Add0~21 )) # (!\baud_select_inst|uart_clk_div_57600|clk_cnt [11] & 
// ((\baud_select_inst|uart_clk_div_57600|Add0~21 ) # (GND)))
// \baud_select_inst|uart_clk_div_57600|Add0~23  = CARRY((!\baud_select_inst|uart_clk_div_57600|Add0~21 ) # (!\baud_select_inst|uart_clk_div_57600|clk_cnt [11]))

	.dataa(\baud_select_inst|uart_clk_div_57600|clk_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_57600|Add0~21 ),
	.combout(\baud_select_inst|uart_clk_div_57600|Add0~22_combout ),
	.cout(\baud_select_inst|uart_clk_div_57600|Add0~23 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|Add0~22 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|uart_clk_div_57600|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N23
dffeas \baud_select_inst|uart_clk_div_57600|clk_cnt[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_57600|Add0~22_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_57600|clk_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[11] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N24
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_57600|Equal0~1 (
// Equation(s):
// \baud_select_inst|uart_clk_div_57600|Equal0~1_combout  = (!\baud_select_inst|uart_clk_div_57600|clk_cnt [11] & (!\baud_select_inst|uart_clk_div_57600|clk_cnt [8] & (!\baud_select_inst|uart_clk_div_57600|clk_cnt [10] & 
// !\baud_select_inst|uart_clk_div_57600|clk_cnt [9])))

	.dataa(\baud_select_inst|uart_clk_div_57600|clk_cnt [11]),
	.datab(\baud_select_inst|uart_clk_div_57600|clk_cnt [8]),
	.datac(\baud_select_inst|uart_clk_div_57600|clk_cnt [10]),
	.datad(\baud_select_inst|uart_clk_div_57600|clk_cnt [9]),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_57600|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|Equal0~1 .lut_mask = 16'h0001;
defparam \baud_select_inst|uart_clk_div_57600|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N24
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_57600|Add0~24 (
// Equation(s):
// \baud_select_inst|uart_clk_div_57600|Add0~24_combout  = (\baud_select_inst|uart_clk_div_57600|clk_cnt [12] & (\baud_select_inst|uart_clk_div_57600|Add0~23  $ (GND))) # (!\baud_select_inst|uart_clk_div_57600|clk_cnt [12] & 
// (!\baud_select_inst|uart_clk_div_57600|Add0~23  & VCC))
// \baud_select_inst|uart_clk_div_57600|Add0~25  = CARRY((\baud_select_inst|uart_clk_div_57600|clk_cnt [12] & !\baud_select_inst|uart_clk_div_57600|Add0~23 ))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_57600|clk_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_57600|Add0~23 ),
	.combout(\baud_select_inst|uart_clk_div_57600|Add0~24_combout ),
	.cout(\baud_select_inst|uart_clk_div_57600|Add0~25 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|Add0~24 .lut_mask = 16'hC30C;
defparam \baud_select_inst|uart_clk_div_57600|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N25
dffeas \baud_select_inst|uart_clk_div_57600|clk_cnt[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_57600|Add0~24_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_57600|clk_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[12] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N26
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_57600|Add0~26 (
// Equation(s):
// \baud_select_inst|uart_clk_div_57600|Add0~26_combout  = (\baud_select_inst|uart_clk_div_57600|clk_cnt [13] & (!\baud_select_inst|uart_clk_div_57600|Add0~25 )) # (!\baud_select_inst|uart_clk_div_57600|clk_cnt [13] & 
// ((\baud_select_inst|uart_clk_div_57600|Add0~25 ) # (GND)))
// \baud_select_inst|uart_clk_div_57600|Add0~27  = CARRY((!\baud_select_inst|uart_clk_div_57600|Add0~25 ) # (!\baud_select_inst|uart_clk_div_57600|clk_cnt [13]))

	.dataa(\baud_select_inst|uart_clk_div_57600|clk_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_57600|Add0~25 ),
	.combout(\baud_select_inst|uart_clk_div_57600|Add0~26_combout ),
	.cout(\baud_select_inst|uart_clk_div_57600|Add0~27 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|Add0~26 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|uart_clk_div_57600|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N27
dffeas \baud_select_inst|uart_clk_div_57600|clk_cnt[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_57600|Add0~26_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_57600|clk_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[13] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N28
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_57600|Add0~28 (
// Equation(s):
// \baud_select_inst|uart_clk_div_57600|Add0~28_combout  = (\baud_select_inst|uart_clk_div_57600|clk_cnt [14] & (\baud_select_inst|uart_clk_div_57600|Add0~27  $ (GND))) # (!\baud_select_inst|uart_clk_div_57600|clk_cnt [14] & 
// (!\baud_select_inst|uart_clk_div_57600|Add0~27  & VCC))
// \baud_select_inst|uart_clk_div_57600|Add0~29  = CARRY((\baud_select_inst|uart_clk_div_57600|clk_cnt [14] & !\baud_select_inst|uart_clk_div_57600|Add0~27 ))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_57600|clk_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_57600|Add0~27 ),
	.combout(\baud_select_inst|uart_clk_div_57600|Add0~28_combout ),
	.cout(\baud_select_inst|uart_clk_div_57600|Add0~29 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|Add0~28 .lut_mask = 16'hC30C;
defparam \baud_select_inst|uart_clk_div_57600|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N29
dffeas \baud_select_inst|uart_clk_div_57600|clk_cnt[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_57600|Add0~28_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_57600|clk_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[14] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N30
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_57600|Add0~30 (
// Equation(s):
// \baud_select_inst|uart_clk_div_57600|Add0~30_combout  = \baud_select_inst|uart_clk_div_57600|clk_cnt [15] $ (\baud_select_inst|uart_clk_div_57600|Add0~29 )

	.dataa(\baud_select_inst|uart_clk_div_57600|clk_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\baud_select_inst|uart_clk_div_57600|Add0~29 ),
	.combout(\baud_select_inst|uart_clk_div_57600|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|Add0~30 .lut_mask = 16'h5A5A;
defparam \baud_select_inst|uart_clk_div_57600|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y6_N31
dffeas \baud_select_inst|uart_clk_div_57600|clk_cnt[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_57600|Add0~30_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_57600|clk_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[15] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_57600|clk_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N22
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_57600|Equal0~0 (
// Equation(s):
// \baud_select_inst|uart_clk_div_57600|Equal0~0_combout  = (!\baud_select_inst|uart_clk_div_57600|clk_cnt [13] & (!\baud_select_inst|uart_clk_div_57600|clk_cnt [14] & (!\baud_select_inst|uart_clk_div_57600|clk_cnt [15] & 
// !\baud_select_inst|uart_clk_div_57600|clk_cnt [12])))

	.dataa(\baud_select_inst|uart_clk_div_57600|clk_cnt [13]),
	.datab(\baud_select_inst|uart_clk_div_57600|clk_cnt [14]),
	.datac(\baud_select_inst|uart_clk_div_57600|clk_cnt [15]),
	.datad(\baud_select_inst|uart_clk_div_57600|clk_cnt [12]),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_57600|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|Equal0~0 .lut_mask = 16'h0001;
defparam \baud_select_inst|uart_clk_div_57600|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N28
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_57600|Equal0~3 (
// Equation(s):
// \baud_select_inst|uart_clk_div_57600|Equal0~3_combout  = (!\baud_select_inst|uart_clk_div_57600|clk_cnt [2] & (\baud_select_inst|uart_clk_div_57600|clk_cnt [1] & (!\baud_select_inst|uart_clk_div_57600|clk_cnt [0] & 
// \baud_select_inst|uart_clk_div_57600|clk_cnt [3])))

	.dataa(\baud_select_inst|uart_clk_div_57600|clk_cnt [2]),
	.datab(\baud_select_inst|uart_clk_div_57600|clk_cnt [1]),
	.datac(\baud_select_inst|uart_clk_div_57600|clk_cnt [0]),
	.datad(\baud_select_inst|uart_clk_div_57600|clk_cnt [3]),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_57600|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|Equal0~3 .lut_mask = 16'h0400;
defparam \baud_select_inst|uart_clk_div_57600|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N10
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_57600|Equal0~4 (
// Equation(s):
// \baud_select_inst|uart_clk_div_57600|Equal0~4_combout  = (\baud_select_inst|uart_clk_div_57600|Equal0~2_combout  & (\baud_select_inst|uart_clk_div_57600|Equal0~1_combout  & (\baud_select_inst|uart_clk_div_57600|Equal0~0_combout  & 
// \baud_select_inst|uart_clk_div_57600|Equal0~3_combout )))

	.dataa(\baud_select_inst|uart_clk_div_57600|Equal0~2_combout ),
	.datab(\baud_select_inst|uart_clk_div_57600|Equal0~1_combout ),
	.datac(\baud_select_inst|uart_clk_div_57600|Equal0~0_combout ),
	.datad(\baud_select_inst|uart_clk_div_57600|Equal0~3_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_57600|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|Equal0~4 .lut_mask = 16'h8000;
defparam \baud_select_inst|uart_clk_div_57600|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N4
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_57600|uart_clk~0 (
// Equation(s):
// \baud_select_inst|uart_clk_div_57600|uart_clk~0_combout  = \baud_select_inst|uart_clk_div_57600|uart_clk~q  $ (\baud_select_inst|uart_clk_div_57600|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\baud_select_inst|uart_clk_div_57600|uart_clk~q ),
	.datad(\baud_select_inst|uart_clk_div_57600|Equal0~4_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_57600|uart_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|uart_clk~0 .lut_mask = 16'h0FF0;
defparam \baud_select_inst|uart_clk_div_57600|uart_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N5
dffeas \baud_select_inst|uart_clk_div_57600|uart_clk (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_57600|uart_clk~0_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_57600|uart_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_57600|uart_clk .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_57600|uart_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N18
cycloneive_lcell_comb \baud_select_inst|Mux0~0 (
// Equation(s):
// \baud_select_inst|Mux0~0_combout  = (\baud_select_inst|pulse_cnt_inst|pulse_cnt [0] & ((\baud_select_inst|pulse_cnt_inst|pulse_cnt [1] & ((\baud_select_inst|uart_clk_div_57600|uart_clk~q ))) # (!\baud_select_inst|pulse_cnt_inst|pulse_cnt [1] & 
// (\baud_select_inst|uart_clk_div_19200|uart_clk~q )))) # (!\baud_select_inst|pulse_cnt_inst|pulse_cnt [0] & (((\baud_select_inst|pulse_cnt_inst|pulse_cnt [1]))))

	.dataa(\baud_select_inst|pulse_cnt_inst|pulse_cnt [0]),
	.datab(\baud_select_inst|uart_clk_div_19200|uart_clk~q ),
	.datac(\baud_select_inst|uart_clk_div_57600|uart_clk~q ),
	.datad(\baud_select_inst|pulse_cnt_inst|pulse_cnt [1]),
	.cin(gnd),
	.combout(\baud_select_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|Mux0~0 .lut_mask = 16'hF588;
defparam \baud_select_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N10
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Add0~2 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Add0~2_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [1] & (!\seven_tube_inst|clk_div_2khz_inst|Add0~1 )) # (!\seven_tube_inst|clk_div_2khz_inst|counter [1] & ((\seven_tube_inst|clk_div_2khz_inst|Add0~1 ) # 
// (GND)))
// \seven_tube_inst|clk_div_2khz_inst|Add0~3  = CARRY((!\seven_tube_inst|clk_div_2khz_inst|Add0~1 ) # (!\seven_tube_inst|clk_div_2khz_inst|counter [1]))

	.dataa(\seven_tube_inst|clk_div_2khz_inst|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\seven_tube_inst|clk_div_2khz_inst|Add0~1 ),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Add0~2_combout ),
	.cout(\seven_tube_inst|clk_div_2khz_inst|Add0~3 ));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~2 .lut_mask = 16'h5A5F;
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y10_N11
dffeas \seven_tube_inst|clk_div_2khz_inst|counter[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\seven_tube_inst|clk_div_2khz_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|clk_div_2khz_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter[1] .is_wysiwyg = "true";
defparam \seven_tube_inst|clk_div_2khz_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N0
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_38400|Add0~1 (
// Equation(s):
// \baud_select_inst|uart_clk_div_38400|Add0~1_cout  = CARRY((\seven_tube_inst|clk_div_2khz_inst|counter [0] & \seven_tube_inst|clk_div_2khz_inst|counter [1]))

	.dataa(\seven_tube_inst|clk_div_2khz_inst|counter [0]),
	.datab(\seven_tube_inst|clk_div_2khz_inst|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\baud_select_inst|uart_clk_div_38400|Add0~1_cout ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|Add0~1 .lut_mask = 16'h0088;
defparam \baud_select_inst|uart_clk_div_38400|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N2
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_38400|Add0~2 (
// Equation(s):
// \baud_select_inst|uart_clk_div_38400|Add0~2_combout  = (\baud_select_inst|uart_clk_div_38400|clk_cnt [2] & (!\baud_select_inst|uart_clk_div_38400|Add0~1_cout )) # (!\baud_select_inst|uart_clk_div_38400|clk_cnt [2] & 
// ((\baud_select_inst|uart_clk_div_38400|Add0~1_cout ) # (GND)))
// \baud_select_inst|uart_clk_div_38400|Add0~3  = CARRY((!\baud_select_inst|uart_clk_div_38400|Add0~1_cout ) # (!\baud_select_inst|uart_clk_div_38400|clk_cnt [2]))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_38400|clk_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_38400|Add0~1_cout ),
	.combout(\baud_select_inst|uart_clk_div_38400|Add0~2_combout ),
	.cout(\baud_select_inst|uart_clk_div_38400|Add0~3 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|Add0~2 .lut_mask = 16'h3C3F;
defparam \baud_select_inst|uart_clk_div_38400|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y5_N3
dffeas \baud_select_inst|uart_clk_div_38400|clk_cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_38400|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_38400|clk_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[2] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N4
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_38400|Add0~4 (
// Equation(s):
// \baud_select_inst|uart_clk_div_38400|Add0~4_combout  = (\baud_select_inst|uart_clk_div_38400|clk_cnt [3] & (\baud_select_inst|uart_clk_div_38400|Add0~3  $ (GND))) # (!\baud_select_inst|uart_clk_div_38400|clk_cnt [3] & 
// (!\baud_select_inst|uart_clk_div_38400|Add0~3  & VCC))
// \baud_select_inst|uart_clk_div_38400|Add0~5  = CARRY((\baud_select_inst|uart_clk_div_38400|clk_cnt [3] & !\baud_select_inst|uart_clk_div_38400|Add0~3 ))

	.dataa(\baud_select_inst|uart_clk_div_38400|clk_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_38400|Add0~3 ),
	.combout(\baud_select_inst|uart_clk_div_38400|Add0~4_combout ),
	.cout(\baud_select_inst|uart_clk_div_38400|Add0~5 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|Add0~4 .lut_mask = 16'hA50A;
defparam \baud_select_inst|uart_clk_div_38400|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N16
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_38400|clk_cnt~1 (
// Equation(s):
// \baud_select_inst|uart_clk_div_38400|clk_cnt~1_combout  = (!\baud_select_inst|uart_clk_div_38400|Equal0~4_combout  & \baud_select_inst|uart_clk_div_38400|Add0~4_combout )

	.dataa(\baud_select_inst|uart_clk_div_38400|Equal0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\baud_select_inst|uart_clk_div_38400|Add0~4_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_38400|clk_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt~1 .lut_mask = 16'h5500;
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y5_N17
dffeas \baud_select_inst|uart_clk_div_38400|clk_cnt[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_38400|clk_cnt~1_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_38400|clk_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[3] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N6
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_38400|Add0~6 (
// Equation(s):
// \baud_select_inst|uart_clk_div_38400|Add0~6_combout  = (\baud_select_inst|uart_clk_div_38400|clk_cnt [4] & (!\baud_select_inst|uart_clk_div_38400|Add0~5 )) # (!\baud_select_inst|uart_clk_div_38400|clk_cnt [4] & 
// ((\baud_select_inst|uart_clk_div_38400|Add0~5 ) # (GND)))
// \baud_select_inst|uart_clk_div_38400|Add0~7  = CARRY((!\baud_select_inst|uart_clk_div_38400|Add0~5 ) # (!\baud_select_inst|uart_clk_div_38400|clk_cnt [4]))

	.dataa(\baud_select_inst|uart_clk_div_38400|clk_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_38400|Add0~5 ),
	.combout(\baud_select_inst|uart_clk_div_38400|Add0~6_combout ),
	.cout(\baud_select_inst|uart_clk_div_38400|Add0~7 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|Add0~6 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|uart_clk_div_38400|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y5_N7
dffeas \baud_select_inst|uart_clk_div_38400|clk_cnt[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_38400|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_38400|clk_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[4] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N8
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_38400|Add0~8 (
// Equation(s):
// \baud_select_inst|uart_clk_div_38400|Add0~8_combout  = (\baud_select_inst|uart_clk_div_38400|clk_cnt [5] & (\baud_select_inst|uart_clk_div_38400|Add0~7  $ (GND))) # (!\baud_select_inst|uart_clk_div_38400|clk_cnt [5] & 
// (!\baud_select_inst|uart_clk_div_38400|Add0~7  & VCC))
// \baud_select_inst|uart_clk_div_38400|Add0~9  = CARRY((\baud_select_inst|uart_clk_div_38400|clk_cnt [5] & !\baud_select_inst|uart_clk_div_38400|Add0~7 ))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_38400|clk_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_38400|Add0~7 ),
	.combout(\baud_select_inst|uart_clk_div_38400|Add0~8_combout ),
	.cout(\baud_select_inst|uart_clk_div_38400|Add0~9 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|Add0~8 .lut_mask = 16'hC30C;
defparam \baud_select_inst|uart_clk_div_38400|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N6
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_38400|clk_cnt~0 (
// Equation(s):
// \baud_select_inst|uart_clk_div_38400|clk_cnt~0_combout  = (\baud_select_inst|uart_clk_div_38400|Add0~8_combout  & !\baud_select_inst|uart_clk_div_38400|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\baud_select_inst|uart_clk_div_38400|Add0~8_combout ),
	.datad(\baud_select_inst|uart_clk_div_38400|Equal0~4_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_38400|clk_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt~0 .lut_mask = 16'h00F0;
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y5_N7
dffeas \baud_select_inst|uart_clk_div_38400|clk_cnt[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_38400|clk_cnt~0_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_38400|clk_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[5] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N10
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_38400|Add0~10 (
// Equation(s):
// \baud_select_inst|uart_clk_div_38400|Add0~10_combout  = (\baud_select_inst|uart_clk_div_38400|clk_cnt [6] & (!\baud_select_inst|uart_clk_div_38400|Add0~9 )) # (!\baud_select_inst|uart_clk_div_38400|clk_cnt [6] & 
// ((\baud_select_inst|uart_clk_div_38400|Add0~9 ) # (GND)))
// \baud_select_inst|uart_clk_div_38400|Add0~11  = CARRY((!\baud_select_inst|uart_clk_div_38400|Add0~9 ) # (!\baud_select_inst|uart_clk_div_38400|clk_cnt [6]))

	.dataa(\baud_select_inst|uart_clk_div_38400|clk_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_38400|Add0~9 ),
	.combout(\baud_select_inst|uart_clk_div_38400|Add0~10_combout ),
	.cout(\baud_select_inst|uart_clk_div_38400|Add0~11 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|Add0~10 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|uart_clk_div_38400|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y5_N11
dffeas \baud_select_inst|uart_clk_div_38400|clk_cnt[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_38400|Add0~10_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_38400|clk_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[6] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N12
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_38400|Add0~12 (
// Equation(s):
// \baud_select_inst|uart_clk_div_38400|Add0~12_combout  = (\baud_select_inst|uart_clk_div_38400|clk_cnt [7] & (\baud_select_inst|uart_clk_div_38400|Add0~11  $ (GND))) # (!\baud_select_inst|uart_clk_div_38400|clk_cnt [7] & 
// (!\baud_select_inst|uart_clk_div_38400|Add0~11  & VCC))
// \baud_select_inst|uart_clk_div_38400|Add0~13  = CARRY((\baud_select_inst|uart_clk_div_38400|clk_cnt [7] & !\baud_select_inst|uart_clk_div_38400|Add0~11 ))

	.dataa(\baud_select_inst|uart_clk_div_38400|clk_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_38400|Add0~11 ),
	.combout(\baud_select_inst|uart_clk_div_38400|Add0~12_combout ),
	.cout(\baud_select_inst|uart_clk_div_38400|Add0~13 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|Add0~12 .lut_mask = 16'hA50A;
defparam \baud_select_inst|uart_clk_div_38400|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y5_N13
dffeas \baud_select_inst|uart_clk_div_38400|clk_cnt[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_38400|Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_38400|clk_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[7] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N14
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_38400|Add0~14 (
// Equation(s):
// \baud_select_inst|uart_clk_div_38400|Add0~14_combout  = (\baud_select_inst|uart_clk_div_38400|clk_cnt [8] & (!\baud_select_inst|uart_clk_div_38400|Add0~13 )) # (!\baud_select_inst|uart_clk_div_38400|clk_cnt [8] & 
// ((\baud_select_inst|uart_clk_div_38400|Add0~13 ) # (GND)))
// \baud_select_inst|uart_clk_div_38400|Add0~15  = CARRY((!\baud_select_inst|uart_clk_div_38400|Add0~13 ) # (!\baud_select_inst|uart_clk_div_38400|clk_cnt [8]))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_38400|clk_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_38400|Add0~13 ),
	.combout(\baud_select_inst|uart_clk_div_38400|Add0~14_combout ),
	.cout(\baud_select_inst|uart_clk_div_38400|Add0~15 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|Add0~14 .lut_mask = 16'h3C3F;
defparam \baud_select_inst|uart_clk_div_38400|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y5_N15
dffeas \baud_select_inst|uart_clk_div_38400|clk_cnt[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_38400|Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_38400|clk_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[8] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N16
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_38400|Add0~16 (
// Equation(s):
// \baud_select_inst|uart_clk_div_38400|Add0~16_combout  = (\baud_select_inst|uart_clk_div_38400|clk_cnt [9] & (\baud_select_inst|uart_clk_div_38400|Add0~15  $ (GND))) # (!\baud_select_inst|uart_clk_div_38400|clk_cnt [9] & 
// (!\baud_select_inst|uart_clk_div_38400|Add0~15  & VCC))
// \baud_select_inst|uart_clk_div_38400|Add0~17  = CARRY((\baud_select_inst|uart_clk_div_38400|clk_cnt [9] & !\baud_select_inst|uart_clk_div_38400|Add0~15 ))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_38400|clk_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_38400|Add0~15 ),
	.combout(\baud_select_inst|uart_clk_div_38400|Add0~16_combout ),
	.cout(\baud_select_inst|uart_clk_div_38400|Add0~17 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|Add0~16 .lut_mask = 16'hC30C;
defparam \baud_select_inst|uart_clk_div_38400|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y5_N17
dffeas \baud_select_inst|uart_clk_div_38400|clk_cnt[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_38400|Add0~16_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_38400|clk_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[9] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N18
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_38400|Add0~18 (
// Equation(s):
// \baud_select_inst|uart_clk_div_38400|Add0~18_combout  = (\baud_select_inst|uart_clk_div_38400|clk_cnt [10] & (!\baud_select_inst|uart_clk_div_38400|Add0~17 )) # (!\baud_select_inst|uart_clk_div_38400|clk_cnt [10] & 
// ((\baud_select_inst|uart_clk_div_38400|Add0~17 ) # (GND)))
// \baud_select_inst|uart_clk_div_38400|Add0~19  = CARRY((!\baud_select_inst|uart_clk_div_38400|Add0~17 ) # (!\baud_select_inst|uart_clk_div_38400|clk_cnt [10]))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_38400|clk_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_38400|Add0~17 ),
	.combout(\baud_select_inst|uart_clk_div_38400|Add0~18_combout ),
	.cout(\baud_select_inst|uart_clk_div_38400|Add0~19 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|Add0~18 .lut_mask = 16'h3C3F;
defparam \baud_select_inst|uart_clk_div_38400|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y5_N19
dffeas \baud_select_inst|uart_clk_div_38400|clk_cnt[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_38400|Add0~18_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_38400|clk_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[10] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N20
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_38400|Add0~20 (
// Equation(s):
// \baud_select_inst|uart_clk_div_38400|Add0~20_combout  = (\baud_select_inst|uart_clk_div_38400|clk_cnt [11] & (\baud_select_inst|uart_clk_div_38400|Add0~19  $ (GND))) # (!\baud_select_inst|uart_clk_div_38400|clk_cnt [11] & 
// (!\baud_select_inst|uart_clk_div_38400|Add0~19  & VCC))
// \baud_select_inst|uart_clk_div_38400|Add0~21  = CARRY((\baud_select_inst|uart_clk_div_38400|clk_cnt [11] & !\baud_select_inst|uart_clk_div_38400|Add0~19 ))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_38400|clk_cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_38400|Add0~19 ),
	.combout(\baud_select_inst|uart_clk_div_38400|Add0~20_combout ),
	.cout(\baud_select_inst|uart_clk_div_38400|Add0~21 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|Add0~20 .lut_mask = 16'hC30C;
defparam \baud_select_inst|uart_clk_div_38400|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y5_N21
dffeas \baud_select_inst|uart_clk_div_38400|clk_cnt[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_38400|Add0~20_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_38400|clk_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[11] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N22
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_38400|Add0~22 (
// Equation(s):
// \baud_select_inst|uart_clk_div_38400|Add0~22_combout  = (\baud_select_inst|uart_clk_div_38400|clk_cnt [12] & (!\baud_select_inst|uart_clk_div_38400|Add0~21 )) # (!\baud_select_inst|uart_clk_div_38400|clk_cnt [12] & 
// ((\baud_select_inst|uart_clk_div_38400|Add0~21 ) # (GND)))
// \baud_select_inst|uart_clk_div_38400|Add0~23  = CARRY((!\baud_select_inst|uart_clk_div_38400|Add0~21 ) # (!\baud_select_inst|uart_clk_div_38400|clk_cnt [12]))

	.dataa(\baud_select_inst|uart_clk_div_38400|clk_cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_38400|Add0~21 ),
	.combout(\baud_select_inst|uart_clk_div_38400|Add0~22_combout ),
	.cout(\baud_select_inst|uart_clk_div_38400|Add0~23 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|Add0~22 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|uart_clk_div_38400|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y5_N23
dffeas \baud_select_inst|uart_clk_div_38400|clk_cnt[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_38400|Add0~22_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_38400|clk_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[12] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N24
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_38400|Add0~24 (
// Equation(s):
// \baud_select_inst|uart_clk_div_38400|Add0~24_combout  = (\baud_select_inst|uart_clk_div_38400|clk_cnt [13] & (\baud_select_inst|uart_clk_div_38400|Add0~23  $ (GND))) # (!\baud_select_inst|uart_clk_div_38400|clk_cnt [13] & 
// (!\baud_select_inst|uart_clk_div_38400|Add0~23  & VCC))
// \baud_select_inst|uart_clk_div_38400|Add0~25  = CARRY((\baud_select_inst|uart_clk_div_38400|clk_cnt [13] & !\baud_select_inst|uart_clk_div_38400|Add0~23 ))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_38400|clk_cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_38400|Add0~23 ),
	.combout(\baud_select_inst|uart_clk_div_38400|Add0~24_combout ),
	.cout(\baud_select_inst|uart_clk_div_38400|Add0~25 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|Add0~24 .lut_mask = 16'hC30C;
defparam \baud_select_inst|uart_clk_div_38400|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y5_N25
dffeas \baud_select_inst|uart_clk_div_38400|clk_cnt[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_38400|Add0~24_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_38400|clk_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[13] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N26
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_38400|Add0~26 (
// Equation(s):
// \baud_select_inst|uart_clk_div_38400|Add0~26_combout  = (\baud_select_inst|uart_clk_div_38400|clk_cnt [14] & (!\baud_select_inst|uart_clk_div_38400|Add0~25 )) # (!\baud_select_inst|uart_clk_div_38400|clk_cnt [14] & 
// ((\baud_select_inst|uart_clk_div_38400|Add0~25 ) # (GND)))
// \baud_select_inst|uart_clk_div_38400|Add0~27  = CARRY((!\baud_select_inst|uart_clk_div_38400|Add0~25 ) # (!\baud_select_inst|uart_clk_div_38400|clk_cnt [14]))

	.dataa(\baud_select_inst|uart_clk_div_38400|clk_cnt [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_38400|Add0~25 ),
	.combout(\baud_select_inst|uart_clk_div_38400|Add0~26_combout ),
	.cout(\baud_select_inst|uart_clk_div_38400|Add0~27 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|Add0~26 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|uart_clk_div_38400|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y5_N27
dffeas \baud_select_inst|uart_clk_div_38400|clk_cnt[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_38400|Add0~26_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_38400|clk_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[14] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N28
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_38400|Add0~28 (
// Equation(s):
// \baud_select_inst|uart_clk_div_38400|Add0~28_combout  = \baud_select_inst|uart_clk_div_38400|Add0~27  $ (!\baud_select_inst|uart_clk_div_38400|clk_cnt [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\baud_select_inst|uart_clk_div_38400|clk_cnt [15]),
	.cin(\baud_select_inst|uart_clk_div_38400|Add0~27 ),
	.combout(\baud_select_inst|uart_clk_div_38400|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|Add0~28 .lut_mask = 16'hF00F;
defparam \baud_select_inst|uart_clk_div_38400|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y5_N29
dffeas \baud_select_inst|uart_clk_div_38400|clk_cnt[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_38400|Add0~28_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_38400|clk_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[15] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_38400|clk_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N10
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_38400|Equal0~0 (
// Equation(s):
// \baud_select_inst|uart_clk_div_38400|Equal0~0_combout  = (!\baud_select_inst|uart_clk_div_38400|clk_cnt [15] & (!\baud_select_inst|uart_clk_div_38400|clk_cnt [14] & (\seven_tube_inst|clk_div_2khz_inst|counter [1] & 
// \seven_tube_inst|clk_div_2khz_inst|counter [0])))

	.dataa(\baud_select_inst|uart_clk_div_38400|clk_cnt [15]),
	.datab(\baud_select_inst|uart_clk_div_38400|clk_cnt [14]),
	.datac(\seven_tube_inst|clk_div_2khz_inst|counter [1]),
	.datad(\seven_tube_inst|clk_div_2khz_inst|counter [0]),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_38400|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|Equal0~0 .lut_mask = 16'h1000;
defparam \baud_select_inst|uart_clk_div_38400|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N28
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_38400|Equal0~1 (
// Equation(s):
// \baud_select_inst|uart_clk_div_38400|Equal0~1_combout  = (!\baud_select_inst|uart_clk_div_38400|clk_cnt [13] & (!\baud_select_inst|uart_clk_div_38400|clk_cnt [12] & (!\baud_select_inst|uart_clk_div_38400|clk_cnt [11] & 
// !\baud_select_inst|uart_clk_div_38400|clk_cnt [10])))

	.dataa(\baud_select_inst|uart_clk_div_38400|clk_cnt [13]),
	.datab(\baud_select_inst|uart_clk_div_38400|clk_cnt [12]),
	.datac(\baud_select_inst|uart_clk_div_38400|clk_cnt [11]),
	.datad(\baud_select_inst|uart_clk_div_38400|clk_cnt [10]),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_38400|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|Equal0~1 .lut_mask = 16'h0001;
defparam \baud_select_inst|uart_clk_div_38400|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y5_N30
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_38400|Equal0~2 (
// Equation(s):
// \baud_select_inst|uart_clk_div_38400|Equal0~2_combout  = (!\baud_select_inst|uart_clk_div_38400|clk_cnt [7] & (!\baud_select_inst|uart_clk_div_38400|clk_cnt [9] & (!\baud_select_inst|uart_clk_div_38400|clk_cnt [8] & 
// !\baud_select_inst|uart_clk_div_38400|clk_cnt [6])))

	.dataa(\baud_select_inst|uart_clk_div_38400|clk_cnt [7]),
	.datab(\baud_select_inst|uart_clk_div_38400|clk_cnt [9]),
	.datac(\baud_select_inst|uart_clk_div_38400|clk_cnt [8]),
	.datad(\baud_select_inst|uart_clk_div_38400|clk_cnt [6]),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_38400|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|Equal0~2 .lut_mask = 16'h0001;
defparam \baud_select_inst|uart_clk_div_38400|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N18
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_38400|Equal0~3 (
// Equation(s):
// \baud_select_inst|uart_clk_div_38400|Equal0~3_combout  = (!\baud_select_inst|uart_clk_div_38400|clk_cnt [4] & (!\baud_select_inst|uart_clk_div_38400|clk_cnt [3] & (\baud_select_inst|uart_clk_div_38400|clk_cnt [5] & 
// \baud_select_inst|uart_clk_div_38400|clk_cnt [2])))

	.dataa(\baud_select_inst|uart_clk_div_38400|clk_cnt [4]),
	.datab(\baud_select_inst|uart_clk_div_38400|clk_cnt [3]),
	.datac(\baud_select_inst|uart_clk_div_38400|clk_cnt [5]),
	.datad(\baud_select_inst|uart_clk_div_38400|clk_cnt [2]),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_38400|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|Equal0~3 .lut_mask = 16'h1000;
defparam \baud_select_inst|uart_clk_div_38400|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N12
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_38400|Equal0~4 (
// Equation(s):
// \baud_select_inst|uart_clk_div_38400|Equal0~4_combout  = (\baud_select_inst|uart_clk_div_38400|Equal0~0_combout  & (\baud_select_inst|uart_clk_div_38400|Equal0~1_combout  & (\baud_select_inst|uart_clk_div_38400|Equal0~2_combout  & 
// \baud_select_inst|uart_clk_div_38400|Equal0~3_combout )))

	.dataa(\baud_select_inst|uart_clk_div_38400|Equal0~0_combout ),
	.datab(\baud_select_inst|uart_clk_div_38400|Equal0~1_combout ),
	.datac(\baud_select_inst|uart_clk_div_38400|Equal0~2_combout ),
	.datad(\baud_select_inst|uart_clk_div_38400|Equal0~3_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_38400|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|Equal0~4 .lut_mask = 16'h8000;
defparam \baud_select_inst|uart_clk_div_38400|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N0
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_38400|uart_clk~0 (
// Equation(s):
// \baud_select_inst|uart_clk_div_38400|uart_clk~0_combout  = \baud_select_inst|uart_clk_div_38400|uart_clk~q  $ (\baud_select_inst|uart_clk_div_38400|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\baud_select_inst|uart_clk_div_38400|uart_clk~q ),
	.datad(\baud_select_inst|uart_clk_div_38400|Equal0~4_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_38400|uart_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|uart_clk~0 .lut_mask = 16'h0FF0;
defparam \baud_select_inst|uart_clk_div_38400|uart_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y5_N1
dffeas \baud_select_inst|uart_clk_div_38400|uart_clk (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_38400|uart_clk~0_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_38400|uart_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_38400|uart_clk .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_38400|uart_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \baud_select_inst|Mux0~1 (
// Equation(s):
// \baud_select_inst|Mux0~1_combout  = (\baud_select_inst|Mux0~0_combout  & ((\baud_select_inst|pulse_cnt_inst|pulse_cnt [0]) # ((\baud_select_inst|uart_clk_div_38400|uart_clk~q )))) # (!\baud_select_inst|Mux0~0_combout  & 
// (!\baud_select_inst|pulse_cnt_inst|pulse_cnt [0] & ((\baud_select_inst|uart_clk_div_9600|uart_clk~q ))))

	.dataa(\baud_select_inst|Mux0~0_combout ),
	.datab(\baud_select_inst|pulse_cnt_inst|pulse_cnt [0]),
	.datac(\baud_select_inst|uart_clk_div_38400|uart_clk~q ),
	.datad(\baud_select_inst|uart_clk_div_9600|uart_clk~q ),
	.cin(gnd),
	.combout(\baud_select_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|Mux0~1 .lut_mask = 16'hB9A8;
defparam \baud_select_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N0
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_115200|Add0~0 (
// Equation(s):
// \baud_select_inst|uart_clk_div_115200|Add0~0_combout  = \baud_select_inst|uart_clk_div_115200|clk_cnt [0] $ (VCC)
// \baud_select_inst|uart_clk_div_115200|Add0~1  = CARRY(\baud_select_inst|uart_clk_div_115200|clk_cnt [0])

	.dataa(\baud_select_inst|uart_clk_div_115200|clk_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_115200|Add0~0_combout ),
	.cout(\baud_select_inst|uart_clk_div_115200|Add0~1 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|Add0~0 .lut_mask = 16'h55AA;
defparam \baud_select_inst|uart_clk_div_115200|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N4
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_115200|clk_cnt~2 (
// Equation(s):
// \baud_select_inst|uart_clk_div_115200|clk_cnt~2_combout  = (\baud_select_inst|uart_clk_div_115200|Add0~0_combout  & !\baud_select_inst|uart_clk_div_115200|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\baud_select_inst|uart_clk_div_115200|Add0~0_combout ),
	.datad(\baud_select_inst|uart_clk_div_115200|Equal0~4_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_115200|clk_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt~2 .lut_mask = 16'h00F0;
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N5
dffeas \baud_select_inst|uart_clk_div_115200|clk_cnt[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_115200|clk_cnt~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_115200|clk_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[0] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N2
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_115200|Add0~2 (
// Equation(s):
// \baud_select_inst|uart_clk_div_115200|Add0~2_combout  = (\baud_select_inst|uart_clk_div_115200|clk_cnt [1] & (!\baud_select_inst|uart_clk_div_115200|Add0~1 )) # (!\baud_select_inst|uart_clk_div_115200|clk_cnt [1] & 
// ((\baud_select_inst|uart_clk_div_115200|Add0~1 ) # (GND)))
// \baud_select_inst|uart_clk_div_115200|Add0~3  = CARRY((!\baud_select_inst|uart_clk_div_115200|Add0~1 ) # (!\baud_select_inst|uart_clk_div_115200|clk_cnt [1]))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_115200|clk_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_115200|Add0~1 ),
	.combout(\baud_select_inst|uart_clk_div_115200|Add0~2_combout ),
	.cout(\baud_select_inst|uart_clk_div_115200|Add0~3 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|Add0~2 .lut_mask = 16'h3C3F;
defparam \baud_select_inst|uart_clk_div_115200|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N3
dffeas \baud_select_inst|uart_clk_div_115200|clk_cnt[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_115200|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_115200|clk_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[1] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N4
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_115200|Add0~4 (
// Equation(s):
// \baud_select_inst|uart_clk_div_115200|Add0~4_combout  = (\baud_select_inst|uart_clk_div_115200|clk_cnt [2] & (\baud_select_inst|uart_clk_div_115200|Add0~3  $ (GND))) # (!\baud_select_inst|uart_clk_div_115200|clk_cnt [2] & 
// (!\baud_select_inst|uart_clk_div_115200|Add0~3  & VCC))
// \baud_select_inst|uart_clk_div_115200|Add0~5  = CARRY((\baud_select_inst|uart_clk_div_115200|clk_cnt [2] & !\baud_select_inst|uart_clk_div_115200|Add0~3 ))

	.dataa(\baud_select_inst|uart_clk_div_115200|clk_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_115200|Add0~3 ),
	.combout(\baud_select_inst|uart_clk_div_115200|Add0~4_combout ),
	.cout(\baud_select_inst|uart_clk_div_115200|Add0~5 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|Add0~4 .lut_mask = 16'hA50A;
defparam \baud_select_inst|uart_clk_div_115200|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N2
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_115200|clk_cnt~1 (
// Equation(s):
// \baud_select_inst|uart_clk_div_115200|clk_cnt~1_combout  = (\baud_select_inst|uart_clk_div_115200|Add0~4_combout  & !\baud_select_inst|uart_clk_div_115200|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\baud_select_inst|uart_clk_div_115200|Add0~4_combout ),
	.datad(\baud_select_inst|uart_clk_div_115200|Equal0~4_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_115200|clk_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt~1 .lut_mask = 16'h00F0;
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N3
dffeas \baud_select_inst|uart_clk_div_115200|clk_cnt[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_115200|clk_cnt~1_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_115200|clk_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[2] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N6
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_115200|Add0~6 (
// Equation(s):
// \baud_select_inst|uart_clk_div_115200|Add0~6_combout  = (\baud_select_inst|uart_clk_div_115200|clk_cnt [3] & (!\baud_select_inst|uart_clk_div_115200|Add0~5 )) # (!\baud_select_inst|uart_clk_div_115200|clk_cnt [3] & 
// ((\baud_select_inst|uart_clk_div_115200|Add0~5 ) # (GND)))
// \baud_select_inst|uart_clk_div_115200|Add0~7  = CARRY((!\baud_select_inst|uart_clk_div_115200|Add0~5 ) # (!\baud_select_inst|uart_clk_div_115200|clk_cnt [3]))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_115200|clk_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_115200|Add0~5 ),
	.combout(\baud_select_inst|uart_clk_div_115200|Add0~6_combout ),
	.cout(\baud_select_inst|uart_clk_div_115200|Add0~7 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|Add0~6 .lut_mask = 16'h3C3F;
defparam \baud_select_inst|uart_clk_div_115200|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N28
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_115200|clk_cnt~0 (
// Equation(s):
// \baud_select_inst|uart_clk_div_115200|clk_cnt~0_combout  = (\baud_select_inst|uart_clk_div_115200|Add0~6_combout  & !\baud_select_inst|uart_clk_div_115200|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\baud_select_inst|uart_clk_div_115200|Add0~6_combout ),
	.datad(\baud_select_inst|uart_clk_div_115200|Equal0~4_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_115200|clk_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt~0 .lut_mask = 16'h00F0;
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N29
dffeas \baud_select_inst|uart_clk_div_115200|clk_cnt[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_115200|clk_cnt~0_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_115200|clk_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[3] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N8
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_115200|Add0~8 (
// Equation(s):
// \baud_select_inst|uart_clk_div_115200|Add0~8_combout  = (\baud_select_inst|uart_clk_div_115200|clk_cnt [4] & (\baud_select_inst|uart_clk_div_115200|Add0~7  $ (GND))) # (!\baud_select_inst|uart_clk_div_115200|clk_cnt [4] & 
// (!\baud_select_inst|uart_clk_div_115200|Add0~7  & VCC))
// \baud_select_inst|uart_clk_div_115200|Add0~9  = CARRY((\baud_select_inst|uart_clk_div_115200|clk_cnt [4] & !\baud_select_inst|uart_clk_div_115200|Add0~7 ))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_115200|clk_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_115200|Add0~7 ),
	.combout(\baud_select_inst|uart_clk_div_115200|Add0~8_combout ),
	.cout(\baud_select_inst|uart_clk_div_115200|Add0~9 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|Add0~8 .lut_mask = 16'hC30C;
defparam \baud_select_inst|uart_clk_div_115200|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N9
dffeas \baud_select_inst|uart_clk_div_115200|clk_cnt[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_115200|Add0~8_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_115200|clk_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[4] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_115200|Add0~10 (
// Equation(s):
// \baud_select_inst|uart_clk_div_115200|Add0~10_combout  = (\baud_select_inst|uart_clk_div_115200|clk_cnt [5] & (!\baud_select_inst|uart_clk_div_115200|Add0~9 )) # (!\baud_select_inst|uart_clk_div_115200|clk_cnt [5] & 
// ((\baud_select_inst|uart_clk_div_115200|Add0~9 ) # (GND)))
// \baud_select_inst|uart_clk_div_115200|Add0~11  = CARRY((!\baud_select_inst|uart_clk_div_115200|Add0~9 ) # (!\baud_select_inst|uart_clk_div_115200|clk_cnt [5]))

	.dataa(\baud_select_inst|uart_clk_div_115200|clk_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_115200|Add0~9 ),
	.combout(\baud_select_inst|uart_clk_div_115200|Add0~10_combout ),
	.cout(\baud_select_inst|uart_clk_div_115200|Add0~11 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|Add0~10 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|uart_clk_div_115200|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N11
dffeas \baud_select_inst|uart_clk_div_115200|clk_cnt[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_115200|Add0~10_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_115200|clk_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[5] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N12
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_115200|Add0~12 (
// Equation(s):
// \baud_select_inst|uart_clk_div_115200|Add0~12_combout  = (\baud_select_inst|uart_clk_div_115200|clk_cnt [6] & (\baud_select_inst|uart_clk_div_115200|Add0~11  $ (GND))) # (!\baud_select_inst|uart_clk_div_115200|clk_cnt [6] & 
// (!\baud_select_inst|uart_clk_div_115200|Add0~11  & VCC))
// \baud_select_inst|uart_clk_div_115200|Add0~13  = CARRY((\baud_select_inst|uart_clk_div_115200|clk_cnt [6] & !\baud_select_inst|uart_clk_div_115200|Add0~11 ))

	.dataa(\baud_select_inst|uart_clk_div_115200|clk_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_115200|Add0~11 ),
	.combout(\baud_select_inst|uart_clk_div_115200|Add0~12_combout ),
	.cout(\baud_select_inst|uart_clk_div_115200|Add0~13 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|Add0~12 .lut_mask = 16'hA50A;
defparam \baud_select_inst|uart_clk_div_115200|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N13
dffeas \baud_select_inst|uart_clk_div_115200|clk_cnt[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_115200|Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_115200|clk_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[6] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N14
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_115200|Add0~14 (
// Equation(s):
// \baud_select_inst|uart_clk_div_115200|Add0~14_combout  = (\baud_select_inst|uart_clk_div_115200|clk_cnt [7] & (!\baud_select_inst|uart_clk_div_115200|Add0~13 )) # (!\baud_select_inst|uart_clk_div_115200|clk_cnt [7] & 
// ((\baud_select_inst|uart_clk_div_115200|Add0~13 ) # (GND)))
// \baud_select_inst|uart_clk_div_115200|Add0~15  = CARRY((!\baud_select_inst|uart_clk_div_115200|Add0~13 ) # (!\baud_select_inst|uart_clk_div_115200|clk_cnt [7]))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_115200|clk_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_115200|Add0~13 ),
	.combout(\baud_select_inst|uart_clk_div_115200|Add0~14_combout ),
	.cout(\baud_select_inst|uart_clk_div_115200|Add0~15 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|Add0~14 .lut_mask = 16'h3C3F;
defparam \baud_select_inst|uart_clk_div_115200|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N15
dffeas \baud_select_inst|uart_clk_div_115200|clk_cnt[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_115200|Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_115200|clk_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[7] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N16
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_115200|Add0~16 (
// Equation(s):
// \baud_select_inst|uart_clk_div_115200|Add0~16_combout  = (\baud_select_inst|uart_clk_div_115200|clk_cnt [8] & (\baud_select_inst|uart_clk_div_115200|Add0~15  $ (GND))) # (!\baud_select_inst|uart_clk_div_115200|clk_cnt [8] & 
// (!\baud_select_inst|uart_clk_div_115200|Add0~15  & VCC))
// \baud_select_inst|uart_clk_div_115200|Add0~17  = CARRY((\baud_select_inst|uart_clk_div_115200|clk_cnt [8] & !\baud_select_inst|uart_clk_div_115200|Add0~15 ))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_115200|clk_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_115200|Add0~15 ),
	.combout(\baud_select_inst|uart_clk_div_115200|Add0~16_combout ),
	.cout(\baud_select_inst|uart_clk_div_115200|Add0~17 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|Add0~16 .lut_mask = 16'hC30C;
defparam \baud_select_inst|uart_clk_div_115200|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N17
dffeas \baud_select_inst|uart_clk_div_115200|clk_cnt[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_115200|Add0~16_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_115200|clk_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[8] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N18
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_115200|Add0~18 (
// Equation(s):
// \baud_select_inst|uart_clk_div_115200|Add0~18_combout  = (\baud_select_inst|uart_clk_div_115200|clk_cnt [9] & (!\baud_select_inst|uart_clk_div_115200|Add0~17 )) # (!\baud_select_inst|uart_clk_div_115200|clk_cnt [9] & 
// ((\baud_select_inst|uart_clk_div_115200|Add0~17 ) # (GND)))
// \baud_select_inst|uart_clk_div_115200|Add0~19  = CARRY((!\baud_select_inst|uart_clk_div_115200|Add0~17 ) # (!\baud_select_inst|uart_clk_div_115200|clk_cnt [9]))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_115200|clk_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_115200|Add0~17 ),
	.combout(\baud_select_inst|uart_clk_div_115200|Add0~18_combout ),
	.cout(\baud_select_inst|uart_clk_div_115200|Add0~19 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|Add0~18 .lut_mask = 16'h3C3F;
defparam \baud_select_inst|uart_clk_div_115200|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N19
dffeas \baud_select_inst|uart_clk_div_115200|clk_cnt[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_115200|Add0~18_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_115200|clk_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[9] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N20
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_115200|Add0~20 (
// Equation(s):
// \baud_select_inst|uart_clk_div_115200|Add0~20_combout  = (\baud_select_inst|uart_clk_div_115200|clk_cnt [10] & (\baud_select_inst|uart_clk_div_115200|Add0~19  $ (GND))) # (!\baud_select_inst|uart_clk_div_115200|clk_cnt [10] & 
// (!\baud_select_inst|uart_clk_div_115200|Add0~19  & VCC))
// \baud_select_inst|uart_clk_div_115200|Add0~21  = CARRY((\baud_select_inst|uart_clk_div_115200|clk_cnt [10] & !\baud_select_inst|uart_clk_div_115200|Add0~19 ))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_115200|clk_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_115200|Add0~19 ),
	.combout(\baud_select_inst|uart_clk_div_115200|Add0~20_combout ),
	.cout(\baud_select_inst|uart_clk_div_115200|Add0~21 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|Add0~20 .lut_mask = 16'hC30C;
defparam \baud_select_inst|uart_clk_div_115200|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N21
dffeas \baud_select_inst|uart_clk_div_115200|clk_cnt[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_115200|Add0~20_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_115200|clk_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[10] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N22
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_115200|Add0~22 (
// Equation(s):
// \baud_select_inst|uart_clk_div_115200|Add0~22_combout  = (\baud_select_inst|uart_clk_div_115200|clk_cnt [11] & (!\baud_select_inst|uart_clk_div_115200|Add0~21 )) # (!\baud_select_inst|uart_clk_div_115200|clk_cnt [11] & 
// ((\baud_select_inst|uart_clk_div_115200|Add0~21 ) # (GND)))
// \baud_select_inst|uart_clk_div_115200|Add0~23  = CARRY((!\baud_select_inst|uart_clk_div_115200|Add0~21 ) # (!\baud_select_inst|uart_clk_div_115200|clk_cnt [11]))

	.dataa(\baud_select_inst|uart_clk_div_115200|clk_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_115200|Add0~21 ),
	.combout(\baud_select_inst|uart_clk_div_115200|Add0~22_combout ),
	.cout(\baud_select_inst|uart_clk_div_115200|Add0~23 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|Add0~22 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|uart_clk_div_115200|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N23
dffeas \baud_select_inst|uart_clk_div_115200|clk_cnt[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_115200|Add0~22_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_115200|clk_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[11] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N12
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_115200|Equal0~1 (
// Equation(s):
// \baud_select_inst|uart_clk_div_115200|Equal0~1_combout  = (!\baud_select_inst|uart_clk_div_115200|clk_cnt [10] & (!\baud_select_inst|uart_clk_div_115200|clk_cnt [11] & (!\baud_select_inst|uart_clk_div_115200|clk_cnt [8] & 
// !\baud_select_inst|uart_clk_div_115200|clk_cnt [9])))

	.dataa(\baud_select_inst|uart_clk_div_115200|clk_cnt [10]),
	.datab(\baud_select_inst|uart_clk_div_115200|clk_cnt [11]),
	.datac(\baud_select_inst|uart_clk_div_115200|clk_cnt [8]),
	.datad(\baud_select_inst|uart_clk_div_115200|clk_cnt [9]),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_115200|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|Equal0~1 .lut_mask = 16'h0001;
defparam \baud_select_inst|uart_clk_div_115200|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N24
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_115200|Add0~24 (
// Equation(s):
// \baud_select_inst|uart_clk_div_115200|Add0~24_combout  = (\baud_select_inst|uart_clk_div_115200|clk_cnt [12] & (\baud_select_inst|uart_clk_div_115200|Add0~23  $ (GND))) # (!\baud_select_inst|uart_clk_div_115200|clk_cnt [12] & 
// (!\baud_select_inst|uart_clk_div_115200|Add0~23  & VCC))
// \baud_select_inst|uart_clk_div_115200|Add0~25  = CARRY((\baud_select_inst|uart_clk_div_115200|clk_cnt [12] & !\baud_select_inst|uart_clk_div_115200|Add0~23 ))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_115200|clk_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_115200|Add0~23 ),
	.combout(\baud_select_inst|uart_clk_div_115200|Add0~24_combout ),
	.cout(\baud_select_inst|uart_clk_div_115200|Add0~25 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|Add0~24 .lut_mask = 16'hC30C;
defparam \baud_select_inst|uart_clk_div_115200|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N25
dffeas \baud_select_inst|uart_clk_div_115200|clk_cnt[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_115200|Add0~24_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_115200|clk_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[12] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N26
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_115200|Add0~26 (
// Equation(s):
// \baud_select_inst|uart_clk_div_115200|Add0~26_combout  = (\baud_select_inst|uart_clk_div_115200|clk_cnt [13] & (!\baud_select_inst|uart_clk_div_115200|Add0~25 )) # (!\baud_select_inst|uart_clk_div_115200|clk_cnt [13] & 
// ((\baud_select_inst|uart_clk_div_115200|Add0~25 ) # (GND)))
// \baud_select_inst|uart_clk_div_115200|Add0~27  = CARRY((!\baud_select_inst|uart_clk_div_115200|Add0~25 ) # (!\baud_select_inst|uart_clk_div_115200|clk_cnt [13]))

	.dataa(\baud_select_inst|uart_clk_div_115200|clk_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_115200|Add0~25 ),
	.combout(\baud_select_inst|uart_clk_div_115200|Add0~26_combout ),
	.cout(\baud_select_inst|uart_clk_div_115200|Add0~27 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|Add0~26 .lut_mask = 16'h5A5F;
defparam \baud_select_inst|uart_clk_div_115200|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N27
dffeas \baud_select_inst|uart_clk_div_115200|clk_cnt[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_115200|Add0~26_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_115200|clk_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[13] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N28
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_115200|Add0~28 (
// Equation(s):
// \baud_select_inst|uart_clk_div_115200|Add0~28_combout  = (\baud_select_inst|uart_clk_div_115200|clk_cnt [14] & (\baud_select_inst|uart_clk_div_115200|Add0~27  $ (GND))) # (!\baud_select_inst|uart_clk_div_115200|clk_cnt [14] & 
// (!\baud_select_inst|uart_clk_div_115200|Add0~27  & VCC))
// \baud_select_inst|uart_clk_div_115200|Add0~29  = CARRY((\baud_select_inst|uart_clk_div_115200|clk_cnt [14] & !\baud_select_inst|uart_clk_div_115200|Add0~27 ))

	.dataa(gnd),
	.datab(\baud_select_inst|uart_clk_div_115200|clk_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\baud_select_inst|uart_clk_div_115200|Add0~27 ),
	.combout(\baud_select_inst|uart_clk_div_115200|Add0~28_combout ),
	.cout(\baud_select_inst|uart_clk_div_115200|Add0~29 ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|Add0~28 .lut_mask = 16'hC30C;
defparam \baud_select_inst|uart_clk_div_115200|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N29
dffeas \baud_select_inst|uart_clk_div_115200|clk_cnt[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_115200|Add0~28_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_115200|clk_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[14] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N30
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_115200|Add0~30 (
// Equation(s):
// \baud_select_inst|uart_clk_div_115200|Add0~30_combout  = \baud_select_inst|uart_clk_div_115200|clk_cnt [15] $ (\baud_select_inst|uart_clk_div_115200|Add0~29 )

	.dataa(\baud_select_inst|uart_clk_div_115200|clk_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\baud_select_inst|uart_clk_div_115200|Add0~29 ),
	.combout(\baud_select_inst|uart_clk_div_115200|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|Add0~30 .lut_mask = 16'h5A5A;
defparam \baud_select_inst|uart_clk_div_115200|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N31
dffeas \baud_select_inst|uart_clk_div_115200|clk_cnt[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_115200|Add0~30_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_115200|clk_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[15] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_115200|clk_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N18
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_115200|Equal0~0 (
// Equation(s):
// \baud_select_inst|uart_clk_div_115200|Equal0~0_combout  = (!\baud_select_inst|uart_clk_div_115200|clk_cnt [15] & (!\baud_select_inst|uart_clk_div_115200|clk_cnt [14] & (!\baud_select_inst|uart_clk_div_115200|clk_cnt [13] & 
// !\baud_select_inst|uart_clk_div_115200|clk_cnt [12])))

	.dataa(\baud_select_inst|uart_clk_div_115200|clk_cnt [15]),
	.datab(\baud_select_inst|uart_clk_div_115200|clk_cnt [14]),
	.datac(\baud_select_inst|uart_clk_div_115200|clk_cnt [13]),
	.datad(\baud_select_inst|uart_clk_div_115200|clk_cnt [12]),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_115200|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|Equal0~0 .lut_mask = 16'h0001;
defparam \baud_select_inst|uart_clk_div_115200|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N22
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_115200|Equal0~3 (
// Equation(s):
// \baud_select_inst|uart_clk_div_115200|Equal0~3_combout  = (!\baud_select_inst|uart_clk_div_115200|clk_cnt [1] & (\baud_select_inst|uart_clk_div_115200|clk_cnt [3] & (!\baud_select_inst|uart_clk_div_115200|clk_cnt [0] & 
// \baud_select_inst|uart_clk_div_115200|clk_cnt [2])))

	.dataa(\baud_select_inst|uart_clk_div_115200|clk_cnt [1]),
	.datab(\baud_select_inst|uart_clk_div_115200|clk_cnt [3]),
	.datac(\baud_select_inst|uart_clk_div_115200|clk_cnt [0]),
	.datad(\baud_select_inst|uart_clk_div_115200|clk_cnt [2]),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_115200|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|Equal0~3 .lut_mask = 16'h0400;
defparam \baud_select_inst|uart_clk_div_115200|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N10
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_115200|Equal0~2 (
// Equation(s):
// \baud_select_inst|uart_clk_div_115200|Equal0~2_combout  = (!\baud_select_inst|uart_clk_div_115200|clk_cnt [6] & (!\baud_select_inst|uart_clk_div_115200|clk_cnt [5] & (!\baud_select_inst|uart_clk_div_115200|clk_cnt [7] & 
// !\baud_select_inst|uart_clk_div_115200|clk_cnt [4])))

	.dataa(\baud_select_inst|uart_clk_div_115200|clk_cnt [6]),
	.datab(\baud_select_inst|uart_clk_div_115200|clk_cnt [5]),
	.datac(\baud_select_inst|uart_clk_div_115200|clk_cnt [7]),
	.datad(\baud_select_inst|uart_clk_div_115200|clk_cnt [4]),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_115200|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|Equal0~2 .lut_mask = 16'h0001;
defparam \baud_select_inst|uart_clk_div_115200|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N20
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_115200|Equal0~4 (
// Equation(s):
// \baud_select_inst|uart_clk_div_115200|Equal0~4_combout  = (\baud_select_inst|uart_clk_div_115200|Equal0~1_combout  & (\baud_select_inst|uart_clk_div_115200|Equal0~0_combout  & (\baud_select_inst|uart_clk_div_115200|Equal0~3_combout  & 
// \baud_select_inst|uart_clk_div_115200|Equal0~2_combout )))

	.dataa(\baud_select_inst|uart_clk_div_115200|Equal0~1_combout ),
	.datab(\baud_select_inst|uart_clk_div_115200|Equal0~0_combout ),
	.datac(\baud_select_inst|uart_clk_div_115200|Equal0~3_combout ),
	.datad(\baud_select_inst|uart_clk_div_115200|Equal0~2_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_115200|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|Equal0~4 .lut_mask = 16'h8000;
defparam \baud_select_inst|uart_clk_div_115200|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N0
cycloneive_lcell_comb \baud_select_inst|uart_clk_div_115200|uart_clk~0 (
// Equation(s):
// \baud_select_inst|uart_clk_div_115200|uart_clk~0_combout  = \baud_select_inst|uart_clk_div_115200|uart_clk~q  $ (\baud_select_inst|uart_clk_div_115200|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\baud_select_inst|uart_clk_div_115200|uart_clk~q ),
	.datad(\baud_select_inst|uart_clk_div_115200|Equal0~4_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk_div_115200|uart_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|uart_clk~0 .lut_mask = 16'h0FF0;
defparam \baud_select_inst|uart_clk_div_115200|uart_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N1
dffeas \baud_select_inst|uart_clk_div_115200|uart_clk (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_clk_div_115200|uart_clk~0_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk_div_115200|uart_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk_div_115200|uart_clk .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk_div_115200|uart_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \baud_select_inst|Mux0~2 (
// Equation(s):
// \baud_select_inst|Mux0~2_combout  = (\baud_select_inst|pulse_cnt_inst|pulse_cnt [0] & (((\baud_select_inst|uart_clk_div_9600|uart_clk~q )))) # (!\baud_select_inst|pulse_cnt_inst|pulse_cnt [0] & ((\baud_select_inst|pulse_cnt_inst|pulse_cnt [1] & 
// ((\baud_select_inst|uart_clk_div_9600|uart_clk~q ))) # (!\baud_select_inst|pulse_cnt_inst|pulse_cnt [1] & (\baud_select_inst|uart_clk_div_115200|uart_clk~q ))))

	.dataa(\baud_select_inst|uart_clk_div_115200|uart_clk~q ),
	.datab(\baud_select_inst|pulse_cnt_inst|pulse_cnt [0]),
	.datac(\baud_select_inst|uart_clk_div_9600|uart_clk~q ),
	.datad(\baud_select_inst|pulse_cnt_inst|pulse_cnt [1]),
	.cin(gnd),
	.combout(\baud_select_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|Mux0~2 .lut_mask = 16'hF0E2;
defparam \baud_select_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \baud_select_inst|uart_clk~1 (
// Equation(s):
// \baud_select_inst|uart_clk~1_combout  = (\clk_gen_inst|altpll_component|auto_generated|locked~combout  & ((\baud_select_inst|uart_clk_div_9600|uart_clk~q ))) # (!\clk_gen_inst|altpll_component|auto_generated|locked~combout  & 
// (\baud_select_inst|uart_clk~1_combout ))

	.dataa(\baud_select_inst|uart_clk~1_combout ),
	.datab(gnd),
	.datac(\clk_gen_inst|altpll_component|auto_generated|locked~combout ),
	.datad(\baud_select_inst|uart_clk_div_9600|uart_clk~q ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk~1_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk~1 .lut_mask = 16'hFA0A;
defparam \baud_select_inst|uart_clk~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \baud_select_inst|uart_clk~3 (
// Equation(s):
// \baud_select_inst|uart_clk~3_combout  = \baud_select_inst|uart_clk~1_combout  $ (((\baud_select_inst|pulse_cnt_inst|pulse_cnt [2] & ((\baud_select_inst|Mux0~2_combout ))) # (!\baud_select_inst|pulse_cnt_inst|pulse_cnt [2] & 
// (\baud_select_inst|Mux0~1_combout ))))

	.dataa(\baud_select_inst|Mux0~1_combout ),
	.datab(\baud_select_inst|Mux0~2_combout ),
	.datac(\baud_select_inst|pulse_cnt_inst|pulse_cnt [2]),
	.datad(\baud_select_inst|uart_clk~1_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk~3_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk~3 .lut_mask = 16'h35CA;
defparam \baud_select_inst|uart_clk~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N29
dffeas \baud_select_inst|uart_clk~_emulated (
	.clk(\sys_clk~input_o ),
	.d(gnd),
	.asdata(\baud_select_inst|uart_clk~3_combout ),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_clk~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_clk~_emulated .is_wysiwyg = "true";
defparam \baud_select_inst|uart_clk~_emulated .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \baud_select_inst|uart_clk~2 (
// Equation(s):
// \baud_select_inst|uart_clk~2_combout  = (\clk_gen_inst|altpll_component|auto_generated|locked~combout  & (\baud_select_inst|uart_clk_div_9600|uart_clk~q )) # (!\clk_gen_inst|altpll_component|auto_generated|locked~combout  & 
// ((\baud_select_inst|uart_clk~_emulated_q  $ (\baud_select_inst|uart_clk~1_combout ))))

	.dataa(\clk_gen_inst|altpll_component|auto_generated|locked~combout ),
	.datab(\baud_select_inst|uart_clk_div_9600|uart_clk~q ),
	.datac(\baud_select_inst|uart_clk~_emulated_q ),
	.datad(\baud_select_inst|uart_clk~1_combout ),
	.cin(gnd),
	.combout(\baud_select_inst|uart_clk~2_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_clk~2 .lut_mask = 16'h8DD8;
defparam \baud_select_inst|uart_clk~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \baud_select_inst|uart_clk~2clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\baud_select_inst|uart_clk~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\baud_select_inst|uart_clk~2clkctrl_outclk ));
// synopsys translate_off
defparam \baud_select_inst|uart_clk~2clkctrl .clock_type = "global clock";
defparam \baud_select_inst|uart_clk~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
cycloneive_lcell_comb \uart_rx_inst|cnt[0]~8 (
// Equation(s):
// \uart_rx_inst|cnt[0]~8_combout  = \uart_rx_inst|cnt [0] $ (VCC)
// \uart_rx_inst|cnt[0]~9  = CARRY(\uart_rx_inst|cnt [0])

	.dataa(\uart_rx_inst|cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_rx_inst|cnt[0]~8_combout ),
	.cout(\uart_rx_inst|cnt[0]~9 ));
// synopsys translate_off
defparam \uart_rx_inst|cnt[0]~8 .lut_mask = 16'h55AA;
defparam \uart_rx_inst|cnt[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \rxd~input (
	.i(rxd),
	.ibar(gnd),
	.o(\rxd~input_o ));
// synopsys translate_off
defparam \rxd~input .bus_hold = "false";
defparam \rxd~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneive_lcell_comb \uart_rx_inst|state~0 (
// Equation(s):
// \uart_rx_inst|state~0_combout  = ((!\rxd~input_o  & !\uart_rx_inst|state~q )) # (!\uart_rx_inst|cnt[5]~11_combout )

	.dataa(gnd),
	.datab(\rxd~input_o ),
	.datac(\uart_rx_inst|state~q ),
	.datad(\uart_rx_inst|cnt[5]~11_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|state~0 .lut_mask = 16'h03FF;
defparam \uart_rx_inst|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N17
dffeas \uart_rx_inst|state (
	.clk(\baud_select_inst|uart_clk~2clkctrl_outclk ),
	.d(\uart_rx_inst|state~0_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|state .is_wysiwyg = "true";
defparam \uart_rx_inst|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cycloneive_lcell_comb \uart_rx_inst|cnt[5]~21 (
// Equation(s):
// \uart_rx_inst|cnt[5]~21_combout  = (\uart_rx_inst|cnt [5] & (!\uart_rx_inst|cnt[4]~20 )) # (!\uart_rx_inst|cnt [5] & ((\uart_rx_inst|cnt[4]~20 ) # (GND)))
// \uart_rx_inst|cnt[5]~22  = CARRY((!\uart_rx_inst|cnt[4]~20 ) # (!\uart_rx_inst|cnt [5]))

	.dataa(gnd),
	.datab(\uart_rx_inst|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cnt[4]~20 ),
	.combout(\uart_rx_inst|cnt[5]~21_combout ),
	.cout(\uart_rx_inst|cnt[5]~22 ));
// synopsys translate_off
defparam \uart_rx_inst|cnt[5]~21 .lut_mask = 16'h3C3F;
defparam \uart_rx_inst|cnt[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
cycloneive_lcell_comb \uart_rx_inst|cnt[6]~23 (
// Equation(s):
// \uart_rx_inst|cnt[6]~23_combout  = (\uart_rx_inst|cnt [6] & (\uart_rx_inst|cnt[5]~22  $ (GND))) # (!\uart_rx_inst|cnt [6] & (!\uart_rx_inst|cnt[5]~22  & VCC))
// \uart_rx_inst|cnt[6]~24  = CARRY((\uart_rx_inst|cnt [6] & !\uart_rx_inst|cnt[5]~22 ))

	.dataa(gnd),
	.datab(\uart_rx_inst|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cnt[5]~22 ),
	.combout(\uart_rx_inst|cnt[6]~23_combout ),
	.cout(\uart_rx_inst|cnt[6]~24 ));
// synopsys translate_off
defparam \uart_rx_inst|cnt[6]~23 .lut_mask = 16'hC30C;
defparam \uart_rx_inst|cnt[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
cycloneive_lcell_comb \uart_rx_inst|cnt[5]~12 (
// Equation(s):
// \uart_rx_inst|cnt[5]~12_combout  = (\uart_rx_inst|state~q ) # (!\rxd~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rxd~input_o ),
	.datad(\uart_rx_inst|state~q ),
	.cin(gnd),
	.combout(\uart_rx_inst|cnt[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|cnt[5]~12 .lut_mask = 16'hFF0F;
defparam \uart_rx_inst|cnt[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N13
dffeas \uart_rx_inst|cnt[6] (
	.clk(\baud_select_inst|uart_clk~2clkctrl_outclk ),
	.d(\uart_rx_inst|cnt[6]~23_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|cnt[5]~11_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|cnt[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cnt[6] .is_wysiwyg = "true";
defparam \uart_rx_inst|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneive_lcell_comb \uart_rx_inst|cnt[7]~25 (
// Equation(s):
// \uart_rx_inst|cnt[7]~25_combout  = \uart_rx_inst|cnt[6]~24  $ (\uart_rx_inst|cnt [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|cnt [7]),
	.cin(\uart_rx_inst|cnt[6]~24 ),
	.combout(\uart_rx_inst|cnt[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|cnt[7]~25 .lut_mask = 16'h0FF0;
defparam \uart_rx_inst|cnt[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y10_N15
dffeas \uart_rx_inst|cnt[7] (
	.clk(\baud_select_inst|uart_clk~2clkctrl_outclk ),
	.d(\uart_rx_inst|cnt[7]~25_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|cnt[5]~11_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|cnt[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cnt[7] .is_wysiwyg = "true";
defparam \uart_rx_inst|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneive_lcell_comb \uart_rx_inst|cnt[5]~10 (
// Equation(s):
// \uart_rx_inst|cnt[5]~10_combout  = (\uart_rx_inst|cnt [6]) # ((!\uart_rx_inst|cnt [5]) # (!\uart_rx_inst|cnt [7]))

	.dataa(\uart_rx_inst|cnt [6]),
	.datab(gnd),
	.datac(\uart_rx_inst|cnt [7]),
	.datad(\uart_rx_inst|cnt [5]),
	.cin(gnd),
	.combout(\uart_rx_inst|cnt[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|cnt[5]~10 .lut_mask = 16'hAFFF;
defparam \uart_rx_inst|cnt[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneive_lcell_comb \uart_rx_inst|Decoder1~5 (
// Equation(s):
// \uart_rx_inst|Decoder1~5_combout  = (\uart_rx_inst|cnt [1] & (\uart_rx_inst|cnt [2] & (\uart_rx_inst|cnt [0] & !\uart_rx_inst|cnt [4])))

	.dataa(\uart_rx_inst|cnt [1]),
	.datab(\uart_rx_inst|cnt [2]),
	.datac(\uart_rx_inst|cnt [0]),
	.datad(\uart_rx_inst|cnt [4]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder1~5 .lut_mask = 16'h0080;
defparam \uart_rx_inst|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cycloneive_lcell_comb \uart_rx_inst|cnt[5]~11 (
// Equation(s):
// \uart_rx_inst|cnt[5]~11_combout  = ((\uart_rx_inst|cnt [3] & (!\uart_rx_inst|cnt[5]~10_combout  & \uart_rx_inst|Decoder1~5_combout ))) # (!\uart_rx_inst|state~q )

	.dataa(\uart_rx_inst|cnt [3]),
	.datab(\uart_rx_inst|state~q ),
	.datac(\uart_rx_inst|cnt[5]~10_combout ),
	.datad(\uart_rx_inst|Decoder1~5_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|cnt[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|cnt[5]~11 .lut_mask = 16'h3B33;
defparam \uart_rx_inst|cnt[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N1
dffeas \uart_rx_inst|cnt[0] (
	.clk(\baud_select_inst|uart_clk~2clkctrl_outclk ),
	.d(\uart_rx_inst|cnt[0]~8_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|cnt[5]~11_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|cnt[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cnt[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
cycloneive_lcell_comb \uart_rx_inst|cnt[1]~13 (
// Equation(s):
// \uart_rx_inst|cnt[1]~13_combout  = (\uart_rx_inst|cnt [1] & (!\uart_rx_inst|cnt[0]~9 )) # (!\uart_rx_inst|cnt [1] & ((\uart_rx_inst|cnt[0]~9 ) # (GND)))
// \uart_rx_inst|cnt[1]~14  = CARRY((!\uart_rx_inst|cnt[0]~9 ) # (!\uart_rx_inst|cnt [1]))

	.dataa(gnd),
	.datab(\uart_rx_inst|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cnt[0]~9 ),
	.combout(\uart_rx_inst|cnt[1]~13_combout ),
	.cout(\uart_rx_inst|cnt[1]~14 ));
// synopsys translate_off
defparam \uart_rx_inst|cnt[1]~13 .lut_mask = 16'h3C3F;
defparam \uart_rx_inst|cnt[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y10_N3
dffeas \uart_rx_inst|cnt[1] (
	.clk(\baud_select_inst|uart_clk~2clkctrl_outclk ),
	.d(\uart_rx_inst|cnt[1]~13_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|cnt[5]~11_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|cnt[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cnt[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cycloneive_lcell_comb \uart_rx_inst|cnt[2]~15 (
// Equation(s):
// \uart_rx_inst|cnt[2]~15_combout  = (\uart_rx_inst|cnt [2] & (\uart_rx_inst|cnt[1]~14  $ (GND))) # (!\uart_rx_inst|cnt [2] & (!\uart_rx_inst|cnt[1]~14  & VCC))
// \uart_rx_inst|cnt[2]~16  = CARRY((\uart_rx_inst|cnt [2] & !\uart_rx_inst|cnt[1]~14 ))

	.dataa(gnd),
	.datab(\uart_rx_inst|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cnt[1]~14 ),
	.combout(\uart_rx_inst|cnt[2]~15_combout ),
	.cout(\uart_rx_inst|cnt[2]~16 ));
// synopsys translate_off
defparam \uart_rx_inst|cnt[2]~15 .lut_mask = 16'hC30C;
defparam \uart_rx_inst|cnt[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y10_N5
dffeas \uart_rx_inst|cnt[2] (
	.clk(\baud_select_inst|uart_clk~2clkctrl_outclk ),
	.d(\uart_rx_inst|cnt[2]~15_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|cnt[5]~11_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|cnt[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cnt[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
cycloneive_lcell_comb \uart_rx_inst|cnt[3]~17 (
// Equation(s):
// \uart_rx_inst|cnt[3]~17_combout  = (\uart_rx_inst|cnt [3] & (!\uart_rx_inst|cnt[2]~16 )) # (!\uart_rx_inst|cnt [3] & ((\uart_rx_inst|cnt[2]~16 ) # (GND)))
// \uart_rx_inst|cnt[3]~18  = CARRY((!\uart_rx_inst|cnt[2]~16 ) # (!\uart_rx_inst|cnt [3]))

	.dataa(gnd),
	.datab(\uart_rx_inst|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cnt[2]~16 ),
	.combout(\uart_rx_inst|cnt[3]~17_combout ),
	.cout(\uart_rx_inst|cnt[3]~18 ));
// synopsys translate_off
defparam \uart_rx_inst|cnt[3]~17 .lut_mask = 16'h3C3F;
defparam \uart_rx_inst|cnt[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y10_N7
dffeas \uart_rx_inst|cnt[3] (
	.clk(\baud_select_inst|uart_clk~2clkctrl_outclk ),
	.d(\uart_rx_inst|cnt[3]~17_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|cnt[5]~11_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|cnt[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cnt[3] .is_wysiwyg = "true";
defparam \uart_rx_inst|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cycloneive_lcell_comb \uart_rx_inst|cnt[4]~19 (
// Equation(s):
// \uart_rx_inst|cnt[4]~19_combout  = (\uart_rx_inst|cnt [4] & (\uart_rx_inst|cnt[3]~18  $ (GND))) # (!\uart_rx_inst|cnt [4] & (!\uart_rx_inst|cnt[3]~18  & VCC))
// \uart_rx_inst|cnt[4]~20  = CARRY((\uart_rx_inst|cnt [4] & !\uart_rx_inst|cnt[3]~18 ))

	.dataa(\uart_rx_inst|cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_rx_inst|cnt[3]~18 ),
	.combout(\uart_rx_inst|cnt[4]~19_combout ),
	.cout(\uart_rx_inst|cnt[4]~20 ));
// synopsys translate_off
defparam \uart_rx_inst|cnt[4]~19 .lut_mask = 16'hA50A;
defparam \uart_rx_inst|cnt[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y10_N9
dffeas \uart_rx_inst|cnt[4] (
	.clk(\baud_select_inst|uart_clk~2clkctrl_outclk ),
	.d(\uart_rx_inst|cnt[4]~19_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|cnt[5]~11_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|cnt[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cnt[4] .is_wysiwyg = "true";
defparam \uart_rx_inst|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N11
dffeas \uart_rx_inst|cnt[5] (
	.clk(\baud_select_inst|uart_clk~2clkctrl_outclk ),
	.d(\uart_rx_inst|cnt[5]~21_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\uart_rx_inst|cnt[5]~11_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|cnt[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|cnt[5] .is_wysiwyg = "true";
defparam \uart_rx_inst|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
cycloneive_lcell_comb \uart_rx_inst|Decoder1~1 (
// Equation(s):
// \uart_rx_inst|Decoder1~1_combout  = (!\uart_rx_inst|cnt [5] & (!\uart_rx_inst|cnt [2] & (!\uart_rx_inst|cnt [6] & !\uart_rx_inst|cnt [1])))

	.dataa(\uart_rx_inst|cnt [5]),
	.datab(\uart_rx_inst|cnt [2]),
	.datac(\uart_rx_inst|cnt [6]),
	.datad(\uart_rx_inst|cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder1~1 .lut_mask = 16'h0001;
defparam \uart_rx_inst|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cycloneive_lcell_comb \uart_rx_inst|Decoder1~0 (
// Equation(s):
// \uart_rx_inst|Decoder1~0_combout  = (!\uart_rx_inst|cnt [3] & \uart_rx_inst|cnt [0])

	.dataa(\uart_rx_inst|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|cnt [0]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder1~0 .lut_mask = 16'h5500;
defparam \uart_rx_inst|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneive_lcell_comb \uart_rx_inst|Selector0~0 (
// Equation(s):
// \uart_rx_inst|Selector0~0_combout  = \uart_rx_inst|cnt [7] $ (((\uart_rx_inst|cnt [6]) # ((\uart_rx_inst|cnt [5]) # (\uart_rx_inst|cnt [4]))))

	.dataa(\uart_rx_inst|cnt [6]),
	.datab(\uart_rx_inst|cnt [5]),
	.datac(\uart_rx_inst|cnt [4]),
	.datad(\uart_rx_inst|cnt [7]),
	.cin(gnd),
	.combout(\uart_rx_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Selector0~0 .lut_mask = 16'h01FE;
defparam \uart_rx_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneive_lcell_comb \uart_rx_inst|Selector0~1 (
// Equation(s):
// \uart_rx_inst|Selector0~1_combout  = (\uart_rx_inst|cnt [2] & (\uart_rx_inst|cnt [1] & (\uart_rx_inst|rec_flag~q  & \uart_rx_inst|Selector0~0_combout )))

	.dataa(\uart_rx_inst|cnt [2]),
	.datab(\uart_rx_inst|cnt [1]),
	.datac(\uart_rx_inst|rec_flag~q ),
	.datad(\uart_rx_inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Selector0~1 .lut_mask = 16'h8000;
defparam \uart_rx_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneive_lcell_comb \uart_rx_inst|Decoder1~9 (
// Equation(s):
// \uart_rx_inst|Decoder1~9_combout  = (\uart_rx_inst|cnt [4] & \uart_rx_inst|cnt [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_rx_inst|cnt [4]),
	.datad(\uart_rx_inst|cnt [7]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder1~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder1~9 .lut_mask = 16'hF000;
defparam \uart_rx_inst|Decoder1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cycloneive_lcell_comb \uart_rx_inst|Selector0~2 (
// Equation(s):
// \uart_rx_inst|Selector0~2_combout  = (\uart_rx_inst|Decoder1~0_combout  & ((\uart_rx_inst|Selector0~1_combout ) # ((\uart_rx_inst|Decoder1~1_combout  & \uart_rx_inst|Decoder1~9_combout ))))

	.dataa(\uart_rx_inst|Decoder1~1_combout ),
	.datab(\uart_rx_inst|Decoder1~0_combout ),
	.datac(\uart_rx_inst|Selector0~1_combout ),
	.datad(\uart_rx_inst|Decoder1~9_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Selector0~2 .lut_mask = 16'hC8C0;
defparam \uart_rx_inst|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N5
dffeas \uart_rx_inst|rec_flag (
	.clk(\baud_select_inst|uart_clk~2clkctrl_outclk ),
	.d(\uart_rx_inst|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rec_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rec_flag .is_wysiwyg = "true";
defparam \uart_rx_inst|rec_flag .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N9
dffeas \edge_detection_inst|q1 (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|rec_flag~q ),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edge_detection_inst|q1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edge_detection_inst|q1 .is_wysiwyg = "true";
defparam \edge_detection_inst|q1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneive_lcell_comb \edge_detection_inst|q2~feeder (
// Equation(s):
// \edge_detection_inst|q2~feeder_combout  = \edge_detection_inst|q1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\edge_detection_inst|q1~q ),
	.cin(gnd),
	.combout(\edge_detection_inst|q2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \edge_detection_inst|q2~feeder .lut_mask = 16'hFF00;
defparam \edge_detection_inst|q2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N27
dffeas \edge_detection_inst|q2 (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\edge_detection_inst|q2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edge_detection_inst|q2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edge_detection_inst|q2 .is_wysiwyg = "true";
defparam \edge_detection_inst|q2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb \edge_detection_inst|always0~0 (
// Equation(s):
// \edge_detection_inst|always0~0_combout  = (!\edge_detection_inst|q2~q  & \edge_detection_inst|q1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\edge_detection_inst|q2~q ),
	.datad(\edge_detection_inst|q1~q ),
	.cin(gnd),
	.combout(\edge_detection_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \edge_detection_inst|always0~0 .lut_mask = 16'h0F00;
defparam \edge_detection_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N29
dffeas \edge_detection_inst|pos_edge (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\edge_detection_inst|always0~0_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edge_detection_inst|pos_edge~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edge_detection_inst|pos_edge .is_wysiwyg = "true";
defparam \edge_detection_inst|pos_edge .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N1
dffeas \dpram_wr_ctrl_inst|wr_addr[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram_wr_ctrl_inst|wr_addr[0]~16_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\dpram_wr_ctrl_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\edge_detection_inst|pos_edge~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram_wr_ctrl_inst|wr_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[0] .is_wysiwyg = "true";
defparam \dpram_wr_ctrl_inst|wr_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneive_lcell_comb \dpram_wr_ctrl_inst|wr_addr[1]~18 (
// Equation(s):
// \dpram_wr_ctrl_inst|wr_addr[1]~18_combout  = (\dpram_wr_ctrl_inst|wr_addr [1] & (!\dpram_wr_ctrl_inst|wr_addr[0]~17 )) # (!\dpram_wr_ctrl_inst|wr_addr [1] & ((\dpram_wr_ctrl_inst|wr_addr[0]~17 ) # (GND)))
// \dpram_wr_ctrl_inst|wr_addr[1]~19  = CARRY((!\dpram_wr_ctrl_inst|wr_addr[0]~17 ) # (!\dpram_wr_ctrl_inst|wr_addr [1]))

	.dataa(gnd),
	.datab(\dpram_wr_ctrl_inst|wr_addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram_wr_ctrl_inst|wr_addr[0]~17 ),
	.combout(\dpram_wr_ctrl_inst|wr_addr[1]~18_combout ),
	.cout(\dpram_wr_ctrl_inst|wr_addr[1]~19 ));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[1]~18 .lut_mask = 16'h3C3F;
defparam \dpram_wr_ctrl_inst|wr_addr[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N3
dffeas \dpram_wr_ctrl_inst|wr_addr[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram_wr_ctrl_inst|wr_addr[1]~18_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\dpram_wr_ctrl_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\edge_detection_inst|pos_edge~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram_wr_ctrl_inst|wr_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[1] .is_wysiwyg = "true";
defparam \dpram_wr_ctrl_inst|wr_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cycloneive_lcell_comb \dpram_wr_ctrl_inst|wr_addr[2]~20 (
// Equation(s):
// \dpram_wr_ctrl_inst|wr_addr[2]~20_combout  = (\dpram_wr_ctrl_inst|wr_addr [2] & (\dpram_wr_ctrl_inst|wr_addr[1]~19  $ (GND))) # (!\dpram_wr_ctrl_inst|wr_addr [2] & (!\dpram_wr_ctrl_inst|wr_addr[1]~19  & VCC))
// \dpram_wr_ctrl_inst|wr_addr[2]~21  = CARRY((\dpram_wr_ctrl_inst|wr_addr [2] & !\dpram_wr_ctrl_inst|wr_addr[1]~19 ))

	.dataa(gnd),
	.datab(\dpram_wr_ctrl_inst|wr_addr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram_wr_ctrl_inst|wr_addr[1]~19 ),
	.combout(\dpram_wr_ctrl_inst|wr_addr[2]~20_combout ),
	.cout(\dpram_wr_ctrl_inst|wr_addr[2]~21 ));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[2]~20 .lut_mask = 16'hC30C;
defparam \dpram_wr_ctrl_inst|wr_addr[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N5
dffeas \dpram_wr_ctrl_inst|wr_addr[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram_wr_ctrl_inst|wr_addr[2]~20_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\dpram_wr_ctrl_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\edge_detection_inst|pos_edge~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram_wr_ctrl_inst|wr_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[2] .is_wysiwyg = "true";
defparam \dpram_wr_ctrl_inst|wr_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneive_lcell_comb \dpram_wr_ctrl_inst|wr_addr[3]~22 (
// Equation(s):
// \dpram_wr_ctrl_inst|wr_addr[3]~22_combout  = (\dpram_wr_ctrl_inst|wr_addr [3] & (!\dpram_wr_ctrl_inst|wr_addr[2]~21 )) # (!\dpram_wr_ctrl_inst|wr_addr [3] & ((\dpram_wr_ctrl_inst|wr_addr[2]~21 ) # (GND)))
// \dpram_wr_ctrl_inst|wr_addr[3]~23  = CARRY((!\dpram_wr_ctrl_inst|wr_addr[2]~21 ) # (!\dpram_wr_ctrl_inst|wr_addr [3]))

	.dataa(\dpram_wr_ctrl_inst|wr_addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram_wr_ctrl_inst|wr_addr[2]~21 ),
	.combout(\dpram_wr_ctrl_inst|wr_addr[3]~22_combout ),
	.cout(\dpram_wr_ctrl_inst|wr_addr[3]~23 ));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[3]~22 .lut_mask = 16'h5A5F;
defparam \dpram_wr_ctrl_inst|wr_addr[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N7
dffeas \dpram_wr_ctrl_inst|wr_addr[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram_wr_ctrl_inst|wr_addr[3]~22_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\dpram_wr_ctrl_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\edge_detection_inst|pos_edge~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram_wr_ctrl_inst|wr_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[3] .is_wysiwyg = "true";
defparam \dpram_wr_ctrl_inst|wr_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneive_lcell_comb \dpram_wr_ctrl_inst|wr_addr[4]~24 (
// Equation(s):
// \dpram_wr_ctrl_inst|wr_addr[4]~24_combout  = (\dpram_wr_ctrl_inst|wr_addr [4] & (\dpram_wr_ctrl_inst|wr_addr[3]~23  $ (GND))) # (!\dpram_wr_ctrl_inst|wr_addr [4] & (!\dpram_wr_ctrl_inst|wr_addr[3]~23  & VCC))
// \dpram_wr_ctrl_inst|wr_addr[4]~25  = CARRY((\dpram_wr_ctrl_inst|wr_addr [4] & !\dpram_wr_ctrl_inst|wr_addr[3]~23 ))

	.dataa(gnd),
	.datab(\dpram_wr_ctrl_inst|wr_addr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram_wr_ctrl_inst|wr_addr[3]~23 ),
	.combout(\dpram_wr_ctrl_inst|wr_addr[4]~24_combout ),
	.cout(\dpram_wr_ctrl_inst|wr_addr[4]~25 ));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[4]~24 .lut_mask = 16'hC30C;
defparam \dpram_wr_ctrl_inst|wr_addr[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N9
dffeas \dpram_wr_ctrl_inst|wr_addr[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram_wr_ctrl_inst|wr_addr[4]~24_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\dpram_wr_ctrl_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\edge_detection_inst|pos_edge~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram_wr_ctrl_inst|wr_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[4] .is_wysiwyg = "true";
defparam \dpram_wr_ctrl_inst|wr_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneive_lcell_comb \dpram_wr_ctrl_inst|wr_addr[5]~26 (
// Equation(s):
// \dpram_wr_ctrl_inst|wr_addr[5]~26_combout  = (\dpram_wr_ctrl_inst|wr_addr [5] & (!\dpram_wr_ctrl_inst|wr_addr[4]~25 )) # (!\dpram_wr_ctrl_inst|wr_addr [5] & ((\dpram_wr_ctrl_inst|wr_addr[4]~25 ) # (GND)))
// \dpram_wr_ctrl_inst|wr_addr[5]~27  = CARRY((!\dpram_wr_ctrl_inst|wr_addr[4]~25 ) # (!\dpram_wr_ctrl_inst|wr_addr [5]))

	.dataa(\dpram_wr_ctrl_inst|wr_addr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram_wr_ctrl_inst|wr_addr[4]~25 ),
	.combout(\dpram_wr_ctrl_inst|wr_addr[5]~26_combout ),
	.cout(\dpram_wr_ctrl_inst|wr_addr[5]~27 ));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[5]~26 .lut_mask = 16'h5A5F;
defparam \dpram_wr_ctrl_inst|wr_addr[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N11
dffeas \dpram_wr_ctrl_inst|wr_addr[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram_wr_ctrl_inst|wr_addr[5]~26_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\dpram_wr_ctrl_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\edge_detection_inst|pos_edge~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram_wr_ctrl_inst|wr_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[5] .is_wysiwyg = "true";
defparam \dpram_wr_ctrl_inst|wr_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneive_lcell_comb \dpram_wr_ctrl_inst|wr_addr[6]~28 (
// Equation(s):
// \dpram_wr_ctrl_inst|wr_addr[6]~28_combout  = (\dpram_wr_ctrl_inst|wr_addr [6] & (\dpram_wr_ctrl_inst|wr_addr[5]~27  $ (GND))) # (!\dpram_wr_ctrl_inst|wr_addr [6] & (!\dpram_wr_ctrl_inst|wr_addr[5]~27  & VCC))
// \dpram_wr_ctrl_inst|wr_addr[6]~29  = CARRY((\dpram_wr_ctrl_inst|wr_addr [6] & !\dpram_wr_ctrl_inst|wr_addr[5]~27 ))

	.dataa(\dpram_wr_ctrl_inst|wr_addr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram_wr_ctrl_inst|wr_addr[5]~27 ),
	.combout(\dpram_wr_ctrl_inst|wr_addr[6]~28_combout ),
	.cout(\dpram_wr_ctrl_inst|wr_addr[6]~29 ));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[6]~28 .lut_mask = 16'hA50A;
defparam \dpram_wr_ctrl_inst|wr_addr[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N13
dffeas \dpram_wr_ctrl_inst|wr_addr[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram_wr_ctrl_inst|wr_addr[6]~28_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\dpram_wr_ctrl_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\edge_detection_inst|pos_edge~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram_wr_ctrl_inst|wr_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[6] .is_wysiwyg = "true";
defparam \dpram_wr_ctrl_inst|wr_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneive_lcell_comb \dpram_wr_ctrl_inst|wr_addr[7]~30 (
// Equation(s):
// \dpram_wr_ctrl_inst|wr_addr[7]~30_combout  = (\dpram_wr_ctrl_inst|wr_addr [7] & (!\dpram_wr_ctrl_inst|wr_addr[6]~29 )) # (!\dpram_wr_ctrl_inst|wr_addr [7] & ((\dpram_wr_ctrl_inst|wr_addr[6]~29 ) # (GND)))
// \dpram_wr_ctrl_inst|wr_addr[7]~31  = CARRY((!\dpram_wr_ctrl_inst|wr_addr[6]~29 ) # (!\dpram_wr_ctrl_inst|wr_addr [7]))

	.dataa(gnd),
	.datab(\dpram_wr_ctrl_inst|wr_addr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram_wr_ctrl_inst|wr_addr[6]~29 ),
	.combout(\dpram_wr_ctrl_inst|wr_addr[7]~30_combout ),
	.cout(\dpram_wr_ctrl_inst|wr_addr[7]~31 ));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[7]~30 .lut_mask = 16'h3C3F;
defparam \dpram_wr_ctrl_inst|wr_addr[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N15
dffeas \dpram_wr_ctrl_inst|wr_addr[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram_wr_ctrl_inst|wr_addr[7]~30_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\dpram_wr_ctrl_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\edge_detection_inst|pos_edge~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram_wr_ctrl_inst|wr_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[7] .is_wysiwyg = "true";
defparam \dpram_wr_ctrl_inst|wr_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneive_lcell_comb \dpram_wr_ctrl_inst|wr_addr[8]~32 (
// Equation(s):
// \dpram_wr_ctrl_inst|wr_addr[8]~32_combout  = (\dpram_wr_ctrl_inst|wr_addr [8] & (\dpram_wr_ctrl_inst|wr_addr[7]~31  $ (GND))) # (!\dpram_wr_ctrl_inst|wr_addr [8] & (!\dpram_wr_ctrl_inst|wr_addr[7]~31  & VCC))
// \dpram_wr_ctrl_inst|wr_addr[8]~33  = CARRY((\dpram_wr_ctrl_inst|wr_addr [8] & !\dpram_wr_ctrl_inst|wr_addr[7]~31 ))

	.dataa(gnd),
	.datab(\dpram_wr_ctrl_inst|wr_addr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram_wr_ctrl_inst|wr_addr[7]~31 ),
	.combout(\dpram_wr_ctrl_inst|wr_addr[8]~32_combout ),
	.cout(\dpram_wr_ctrl_inst|wr_addr[8]~33 ));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[8]~32 .lut_mask = 16'hC30C;
defparam \dpram_wr_ctrl_inst|wr_addr[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N17
dffeas \dpram_wr_ctrl_inst|wr_addr[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram_wr_ctrl_inst|wr_addr[8]~32_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\dpram_wr_ctrl_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\edge_detection_inst|pos_edge~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram_wr_ctrl_inst|wr_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[8] .is_wysiwyg = "true";
defparam \dpram_wr_ctrl_inst|wr_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneive_lcell_comb \dpram_wr_ctrl_inst|wr_addr[9]~34 (
// Equation(s):
// \dpram_wr_ctrl_inst|wr_addr[9]~34_combout  = (\dpram_wr_ctrl_inst|wr_addr [9] & (!\dpram_wr_ctrl_inst|wr_addr[8]~33 )) # (!\dpram_wr_ctrl_inst|wr_addr [9] & ((\dpram_wr_ctrl_inst|wr_addr[8]~33 ) # (GND)))
// \dpram_wr_ctrl_inst|wr_addr[9]~35  = CARRY((!\dpram_wr_ctrl_inst|wr_addr[8]~33 ) # (!\dpram_wr_ctrl_inst|wr_addr [9]))

	.dataa(gnd),
	.datab(\dpram_wr_ctrl_inst|wr_addr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram_wr_ctrl_inst|wr_addr[8]~33 ),
	.combout(\dpram_wr_ctrl_inst|wr_addr[9]~34_combout ),
	.cout(\dpram_wr_ctrl_inst|wr_addr[9]~35 ));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[9]~34 .lut_mask = 16'h3C3F;
defparam \dpram_wr_ctrl_inst|wr_addr[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N19
dffeas \dpram_wr_ctrl_inst|wr_addr[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram_wr_ctrl_inst|wr_addr[9]~34_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\dpram_wr_ctrl_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\edge_detection_inst|pos_edge~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram_wr_ctrl_inst|wr_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[9] .is_wysiwyg = "true";
defparam \dpram_wr_ctrl_inst|wr_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneive_lcell_comb \dpram_wr_ctrl_inst|wr_addr[10]~36 (
// Equation(s):
// \dpram_wr_ctrl_inst|wr_addr[10]~36_combout  = (\dpram_wr_ctrl_inst|wr_addr [10] & (\dpram_wr_ctrl_inst|wr_addr[9]~35  $ (GND))) # (!\dpram_wr_ctrl_inst|wr_addr [10] & (!\dpram_wr_ctrl_inst|wr_addr[9]~35  & VCC))
// \dpram_wr_ctrl_inst|wr_addr[10]~37  = CARRY((\dpram_wr_ctrl_inst|wr_addr [10] & !\dpram_wr_ctrl_inst|wr_addr[9]~35 ))

	.dataa(gnd),
	.datab(\dpram_wr_ctrl_inst|wr_addr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram_wr_ctrl_inst|wr_addr[9]~35 ),
	.combout(\dpram_wr_ctrl_inst|wr_addr[10]~36_combout ),
	.cout(\dpram_wr_ctrl_inst|wr_addr[10]~37 ));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[10]~36 .lut_mask = 16'hC30C;
defparam \dpram_wr_ctrl_inst|wr_addr[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N21
dffeas \dpram_wr_ctrl_inst|wr_addr[10] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram_wr_ctrl_inst|wr_addr[10]~36_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\dpram_wr_ctrl_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\edge_detection_inst|pos_edge~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram_wr_ctrl_inst|wr_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[10] .is_wysiwyg = "true";
defparam \dpram_wr_ctrl_inst|wr_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \dpram_wr_ctrl_inst|wr_addr[11]~38 (
// Equation(s):
// \dpram_wr_ctrl_inst|wr_addr[11]~38_combout  = (\dpram_wr_ctrl_inst|wr_addr [11] & (!\dpram_wr_ctrl_inst|wr_addr[10]~37 )) # (!\dpram_wr_ctrl_inst|wr_addr [11] & ((\dpram_wr_ctrl_inst|wr_addr[10]~37 ) # (GND)))
// \dpram_wr_ctrl_inst|wr_addr[11]~39  = CARRY((!\dpram_wr_ctrl_inst|wr_addr[10]~37 ) # (!\dpram_wr_ctrl_inst|wr_addr [11]))

	.dataa(\dpram_wr_ctrl_inst|wr_addr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram_wr_ctrl_inst|wr_addr[10]~37 ),
	.combout(\dpram_wr_ctrl_inst|wr_addr[11]~38_combout ),
	.cout(\dpram_wr_ctrl_inst|wr_addr[11]~39 ));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[11]~38 .lut_mask = 16'h5A5F;
defparam \dpram_wr_ctrl_inst|wr_addr[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N23
dffeas \dpram_wr_ctrl_inst|wr_addr[11] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram_wr_ctrl_inst|wr_addr[11]~38_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\dpram_wr_ctrl_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\edge_detection_inst|pos_edge~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram_wr_ctrl_inst|wr_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[11] .is_wysiwyg = "true";
defparam \dpram_wr_ctrl_inst|wr_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneive_lcell_comb \dpram_wr_ctrl_inst|wr_addr[12]~40 (
// Equation(s):
// \dpram_wr_ctrl_inst|wr_addr[12]~40_combout  = (\dpram_wr_ctrl_inst|wr_addr [12] & (\dpram_wr_ctrl_inst|wr_addr[11]~39  $ (GND))) # (!\dpram_wr_ctrl_inst|wr_addr [12] & (!\dpram_wr_ctrl_inst|wr_addr[11]~39  & VCC))
// \dpram_wr_ctrl_inst|wr_addr[12]~41  = CARRY((\dpram_wr_ctrl_inst|wr_addr [12] & !\dpram_wr_ctrl_inst|wr_addr[11]~39 ))

	.dataa(gnd),
	.datab(\dpram_wr_ctrl_inst|wr_addr [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram_wr_ctrl_inst|wr_addr[11]~39 ),
	.combout(\dpram_wr_ctrl_inst|wr_addr[12]~40_combout ),
	.cout(\dpram_wr_ctrl_inst|wr_addr[12]~41 ));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[12]~40 .lut_mask = 16'hC30C;
defparam \dpram_wr_ctrl_inst|wr_addr[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N25
dffeas \dpram_wr_ctrl_inst|wr_addr[12] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram_wr_ctrl_inst|wr_addr[12]~40_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\dpram_wr_ctrl_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\edge_detection_inst|pos_edge~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram_wr_ctrl_inst|wr_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[12] .is_wysiwyg = "true";
defparam \dpram_wr_ctrl_inst|wr_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneive_lcell_comb \dpram_wr_ctrl_inst|wr_addr[13]~42 (
// Equation(s):
// \dpram_wr_ctrl_inst|wr_addr[13]~42_combout  = (\dpram_wr_ctrl_inst|wr_addr [13] & (!\dpram_wr_ctrl_inst|wr_addr[12]~41 )) # (!\dpram_wr_ctrl_inst|wr_addr [13] & ((\dpram_wr_ctrl_inst|wr_addr[12]~41 ) # (GND)))
// \dpram_wr_ctrl_inst|wr_addr[13]~43  = CARRY((!\dpram_wr_ctrl_inst|wr_addr[12]~41 ) # (!\dpram_wr_ctrl_inst|wr_addr [13]))

	.dataa(\dpram_wr_ctrl_inst|wr_addr [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram_wr_ctrl_inst|wr_addr[12]~41 ),
	.combout(\dpram_wr_ctrl_inst|wr_addr[13]~42_combout ),
	.cout(\dpram_wr_ctrl_inst|wr_addr[13]~43 ));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[13]~42 .lut_mask = 16'h5A5F;
defparam \dpram_wr_ctrl_inst|wr_addr[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N27
dffeas \dpram_wr_ctrl_inst|wr_addr[13] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram_wr_ctrl_inst|wr_addr[13]~42_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\dpram_wr_ctrl_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\edge_detection_inst|pos_edge~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram_wr_ctrl_inst|wr_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[13] .is_wysiwyg = "true";
defparam \dpram_wr_ctrl_inst|wr_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneive_lcell_comb \dpram_wr_ctrl_inst|wr_addr[14]~44 (
// Equation(s):
// \dpram_wr_ctrl_inst|wr_addr[14]~44_combout  = (\dpram_wr_ctrl_inst|wr_addr [14] & (\dpram_wr_ctrl_inst|wr_addr[13]~43  $ (GND))) # (!\dpram_wr_ctrl_inst|wr_addr [14] & (!\dpram_wr_ctrl_inst|wr_addr[13]~43  & VCC))
// \dpram_wr_ctrl_inst|wr_addr[14]~45  = CARRY((\dpram_wr_ctrl_inst|wr_addr [14] & !\dpram_wr_ctrl_inst|wr_addr[13]~43 ))

	.dataa(gnd),
	.datab(\dpram_wr_ctrl_inst|wr_addr [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dpram_wr_ctrl_inst|wr_addr[13]~43 ),
	.combout(\dpram_wr_ctrl_inst|wr_addr[14]~44_combout ),
	.cout(\dpram_wr_ctrl_inst|wr_addr[14]~45 ));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[14]~44 .lut_mask = 16'hC30C;
defparam \dpram_wr_ctrl_inst|wr_addr[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N29
dffeas \dpram_wr_ctrl_inst|wr_addr[14] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram_wr_ctrl_inst|wr_addr[14]~44_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\dpram_wr_ctrl_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\edge_detection_inst|pos_edge~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram_wr_ctrl_inst|wr_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[14] .is_wysiwyg = "true";
defparam \dpram_wr_ctrl_inst|wr_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneive_lcell_comb \dpram_wr_ctrl_inst|wr_addr[15]~46 (
// Equation(s):
// \dpram_wr_ctrl_inst|wr_addr[15]~46_combout  = \dpram_wr_ctrl_inst|wr_addr [15] $ (\dpram_wr_ctrl_inst|wr_addr[14]~45 )

	.dataa(\dpram_wr_ctrl_inst|wr_addr [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\dpram_wr_ctrl_inst|wr_addr[14]~45 ),
	.combout(\dpram_wr_ctrl_inst|wr_addr[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[15]~46 .lut_mask = 16'h5A5A;
defparam \dpram_wr_ctrl_inst|wr_addr[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y10_N31
dffeas \dpram_wr_ctrl_inst|wr_addr[15] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram_wr_ctrl_inst|wr_addr[15]~46_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\dpram_wr_ctrl_inst|LessThan0~2_combout ),
	.sload(gnd),
	.ena(\edge_detection_inst|pos_edge~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram_wr_ctrl_inst|wr_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram_wr_ctrl_inst|wr_addr[15] .is_wysiwyg = "true";
defparam \dpram_wr_ctrl_inst|wr_addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode385w[3]~0 (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode385w[3]~0_combout  = (!\dpram_wr_ctrl_inst|wr_addr [15] & (!\dpram_wr_ctrl_inst|wr_addr [14] & (\dpram_wr_ctrl_inst|wr_addr [13] & \edge_detection_inst|pos_edge~q )))

	.dataa(\dpram_wr_ctrl_inst|wr_addr [15]),
	.datab(\dpram_wr_ctrl_inst|wr_addr [14]),
	.datac(\dpram_wr_ctrl_inst|wr_addr [13]),
	.datad(\edge_detection_inst|pos_edge~q ),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode385w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode385w[3]~0 .lut_mask = 16'h1000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode385w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add2~0 (
// Equation(s):
// \vga_ctrl_inst|Add2~0_combout  = \vga_ctrl_inst|cnt1 [3] $ (VCC)
// \vga_ctrl_inst|Add2~1  = CARRY(\vga_ctrl_inst|cnt1 [3])

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add2~0_combout ),
	.cout(\vga_ctrl_inst|Add2~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~0 .lut_mask = 16'h33CC;
defparam \vga_ctrl_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add2~2 (
// Equation(s):
// \vga_ctrl_inst|Add2~2_combout  = (\vga_ctrl_inst|cnt1 [4] & (!\vga_ctrl_inst|Add2~1 )) # (!\vga_ctrl_inst|cnt1 [4] & ((\vga_ctrl_inst|Add2~1 ) # (GND)))
// \vga_ctrl_inst|Add2~3  = CARRY((!\vga_ctrl_inst|Add2~1 ) # (!\vga_ctrl_inst|cnt1 [4]))

	.dataa(\vga_ctrl_inst|cnt1 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~1 ),
	.combout(\vga_ctrl_inst|Add2~2_combout ),
	.cout(\vga_ctrl_inst|Add2~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~2 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add2~4 (
// Equation(s):
// \vga_ctrl_inst|Add2~4_combout  = (\vga_ctrl_inst|cnt1 [5] & ((GND) # (!\vga_ctrl_inst|Add2~3 ))) # (!\vga_ctrl_inst|cnt1 [5] & (\vga_ctrl_inst|Add2~3  $ (GND)))
// \vga_ctrl_inst|Add2~5  = CARRY((\vga_ctrl_inst|cnt1 [5]) # (!\vga_ctrl_inst|Add2~3 ))

	.dataa(\vga_ctrl_inst|cnt1 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~3 ),
	.combout(\vga_ctrl_inst|Add2~4_combout ),
	.cout(\vga_ctrl_inst|Add2~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~4 .lut_mask = 16'h5AAF;
defparam \vga_ctrl_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add2~6 (
// Equation(s):
// \vga_ctrl_inst|Add2~6_combout  = (\vga_ctrl_inst|cnt1 [6] & (\vga_ctrl_inst|Add2~5  & VCC)) # (!\vga_ctrl_inst|cnt1 [6] & (!\vga_ctrl_inst|Add2~5 ))
// \vga_ctrl_inst|Add2~7  = CARRY((!\vga_ctrl_inst|cnt1 [6] & !\vga_ctrl_inst|Add2~5 ))

	.dataa(\vga_ctrl_inst|cnt1 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~5 ),
	.combout(\vga_ctrl_inst|Add2~6_combout ),
	.cout(\vga_ctrl_inst|Add2~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~6 .lut_mask = 16'hA505;
defparam \vga_ctrl_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add2~8 (
// Equation(s):
// \vga_ctrl_inst|Add2~8_combout  = (\vga_ctrl_inst|cnt1 [7] & (\vga_ctrl_inst|Add2~7  $ (GND))) # (!\vga_ctrl_inst|cnt1 [7] & (!\vga_ctrl_inst|Add2~7  & VCC))
// \vga_ctrl_inst|Add2~9  = CARRY((\vga_ctrl_inst|cnt1 [7] & !\vga_ctrl_inst|Add2~7 ))

	.dataa(\vga_ctrl_inst|cnt1 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~7 ),
	.combout(\vga_ctrl_inst|Add2~8_combout ),
	.cout(\vga_ctrl_inst|Add2~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~8 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add2~10 (
// Equation(s):
// \vga_ctrl_inst|Add2~10_combout  = (\vga_ctrl_inst|cnt1 [8] & (!\vga_ctrl_inst|Add2~9 )) # (!\vga_ctrl_inst|cnt1 [8] & ((\vga_ctrl_inst|Add2~9 ) # (GND)))
// \vga_ctrl_inst|Add2~11  = CARRY((!\vga_ctrl_inst|Add2~9 ) # (!\vga_ctrl_inst|cnt1 [8]))

	.dataa(\vga_ctrl_inst|cnt1 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~9 ),
	.combout(\vga_ctrl_inst|Add2~10_combout ),
	.cout(\vga_ctrl_inst|Add2~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~10 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add2~12 (
// Equation(s):
// \vga_ctrl_inst|Add2~12_combout  = (\vga_ctrl_inst|cnt1 [9] & ((GND) # (!\vga_ctrl_inst|Add2~11 ))) # (!\vga_ctrl_inst|cnt1 [9] & (\vga_ctrl_inst|Add2~11  $ (GND)))
// \vga_ctrl_inst|Add2~13  = CARRY((\vga_ctrl_inst|cnt1 [9]) # (!\vga_ctrl_inst|Add2~11 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~11 ),
	.combout(\vga_ctrl_inst|Add2~12_combout ),
	.cout(\vga_ctrl_inst|Add2~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~12 .lut_mask = 16'h3CCF;
defparam \vga_ctrl_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add2~14 (
// Equation(s):
// \vga_ctrl_inst|Add2~14_combout  = (\vga_ctrl_inst|cnt1 [10] & (\vga_ctrl_inst|Add2~13  & VCC)) # (!\vga_ctrl_inst|cnt1 [10] & (!\vga_ctrl_inst|Add2~13 ))
// \vga_ctrl_inst|Add2~15  = CARRY((!\vga_ctrl_inst|cnt1 [10] & !\vga_ctrl_inst|Add2~13 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add2~13 ),
	.combout(\vga_ctrl_inst|Add2~14_combout ),
	.cout(\vga_ctrl_inst|Add2~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~14 .lut_mask = 16'hC303;
defparam \vga_ctrl_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N26
cycloneive_lcell_comb \vga_ctrl_inst|Add2~16 (
// Equation(s):
// \vga_ctrl_inst|Add2~16_combout  = \vga_ctrl_inst|Add2~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ctrl_inst|Add2~15 ),
	.combout(\vga_ctrl_inst|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add2~16 .lut_mask = 16'hF0F0;
defparam \vga_ctrl_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N4
cycloneive_lcell_comb \vga_ctrl_inst|Add3~0 (
// Equation(s):
// \vga_ctrl_inst|Add3~0_combout  = \vga_ctrl_inst|cnt2 [0] $ (VCC)
// \vga_ctrl_inst|Add3~1  = CARRY(\vga_ctrl_inst|cnt2 [0])

	.dataa(\vga_ctrl_inst|cnt2 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Add3~0_combout ),
	.cout(\vga_ctrl_inst|Add3~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~0 .lut_mask = 16'h55AA;
defparam \vga_ctrl_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N6
cycloneive_lcell_comb \vga_ctrl_inst|Add3~2 (
// Equation(s):
// \vga_ctrl_inst|Add3~2_combout  = (\vga_ctrl_inst|cnt2 [1] & (\vga_ctrl_inst|Add3~1  & VCC)) # (!\vga_ctrl_inst|cnt2 [1] & (!\vga_ctrl_inst|Add3~1 ))
// \vga_ctrl_inst|Add3~3  = CARRY((!\vga_ctrl_inst|cnt2 [1] & !\vga_ctrl_inst|Add3~1 ))

	.dataa(\vga_ctrl_inst|cnt2 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~1 ),
	.combout(\vga_ctrl_inst|Add3~2_combout ),
	.cout(\vga_ctrl_inst|Add3~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~2 .lut_mask = 16'hA505;
defparam \vga_ctrl_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cycloneive_lcell_comb \vga_ctrl_inst|Add3~4 (
// Equation(s):
// \vga_ctrl_inst|Add3~4_combout  = (\vga_ctrl_inst|cnt2 [2] & (\vga_ctrl_inst|Add3~3  $ (GND))) # (!\vga_ctrl_inst|cnt2 [2] & (!\vga_ctrl_inst|Add3~3  & VCC))
// \vga_ctrl_inst|Add3~5  = CARRY((\vga_ctrl_inst|cnt2 [2] & !\vga_ctrl_inst|Add3~3 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~3 ),
	.combout(\vga_ctrl_inst|Add3~4_combout ),
	.cout(\vga_ctrl_inst|Add3~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~4 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N10
cycloneive_lcell_comb \vga_ctrl_inst|Add3~6 (
// Equation(s):
// \vga_ctrl_inst|Add3~6_combout  = (\vga_ctrl_inst|cnt2 [3] & (\vga_ctrl_inst|Add3~5  & VCC)) # (!\vga_ctrl_inst|cnt2 [3] & (!\vga_ctrl_inst|Add3~5 ))
// \vga_ctrl_inst|Add3~7  = CARRY((!\vga_ctrl_inst|cnt2 [3] & !\vga_ctrl_inst|Add3~5 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~5 ),
	.combout(\vga_ctrl_inst|Add3~6_combout ),
	.cout(\vga_ctrl_inst|Add3~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~6 .lut_mask = 16'hC303;
defparam \vga_ctrl_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N12
cycloneive_lcell_comb \vga_ctrl_inst|Add3~8 (
// Equation(s):
// \vga_ctrl_inst|Add3~8_combout  = (\vga_ctrl_inst|cnt2 [4] & (\vga_ctrl_inst|Add3~7  $ (GND))) # (!\vga_ctrl_inst|cnt2 [4] & (!\vga_ctrl_inst|Add3~7  & VCC))
// \vga_ctrl_inst|Add3~9  = CARRY((\vga_ctrl_inst|cnt2 [4] & !\vga_ctrl_inst|Add3~7 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~7 ),
	.combout(\vga_ctrl_inst|Add3~8_combout ),
	.cout(\vga_ctrl_inst|Add3~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~8 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N14
cycloneive_lcell_comb \vga_ctrl_inst|Add3~10 (
// Equation(s):
// \vga_ctrl_inst|Add3~10_combout  = (\vga_ctrl_inst|cnt2 [5] & (\vga_ctrl_inst|Add3~9  & VCC)) # (!\vga_ctrl_inst|cnt2 [5] & (!\vga_ctrl_inst|Add3~9 ))
// \vga_ctrl_inst|Add3~11  = CARRY((!\vga_ctrl_inst|cnt2 [5] & !\vga_ctrl_inst|Add3~9 ))

	.dataa(\vga_ctrl_inst|cnt2 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~9 ),
	.combout(\vga_ctrl_inst|Add3~10_combout ),
	.cout(\vga_ctrl_inst|Add3~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~10 .lut_mask = 16'hA505;
defparam \vga_ctrl_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N16
cycloneive_lcell_comb \vga_ctrl_inst|Add3~12 (
// Equation(s):
// \vga_ctrl_inst|Add3~12_combout  = (\vga_ctrl_inst|cnt2 [6] & (\vga_ctrl_inst|Add3~11  $ (GND))) # (!\vga_ctrl_inst|cnt2 [6] & (!\vga_ctrl_inst|Add3~11  & VCC))
// \vga_ctrl_inst|Add3~13  = CARRY((\vga_ctrl_inst|cnt2 [6] & !\vga_ctrl_inst|Add3~11 ))

	.dataa(\vga_ctrl_inst|cnt2 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~11 ),
	.combout(\vga_ctrl_inst|Add3~12_combout ),
	.cout(\vga_ctrl_inst|Add3~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~12 .lut_mask = 16'hA50A;
defparam \vga_ctrl_inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N18
cycloneive_lcell_comb \vga_ctrl_inst|Add3~14 (
// Equation(s):
// \vga_ctrl_inst|Add3~14_combout  = (\vga_ctrl_inst|cnt2 [7] & (!\vga_ctrl_inst|Add3~13 )) # (!\vga_ctrl_inst|cnt2 [7] & ((\vga_ctrl_inst|Add3~13 ) # (GND)))
// \vga_ctrl_inst|Add3~15  = CARRY((!\vga_ctrl_inst|Add3~13 ) # (!\vga_ctrl_inst|cnt2 [7]))

	.dataa(\vga_ctrl_inst|cnt2 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~13 ),
	.combout(\vga_ctrl_inst|Add3~14_combout ),
	.cout(\vga_ctrl_inst|Add3~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~14 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N20
cycloneive_lcell_comb \vga_ctrl_inst|Add3~16 (
// Equation(s):
// \vga_ctrl_inst|Add3~16_combout  = (\vga_ctrl_inst|cnt2 [8] & ((GND) # (!\vga_ctrl_inst|Add3~15 ))) # (!\vga_ctrl_inst|cnt2 [8] & (\vga_ctrl_inst|Add3~15  $ (GND)))
// \vga_ctrl_inst|Add3~17  = CARRY((\vga_ctrl_inst|cnt2 [8]) # (!\vga_ctrl_inst|Add3~15 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~15 ),
	.combout(\vga_ctrl_inst|Add3~16_combout ),
	.cout(\vga_ctrl_inst|Add3~17 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~16 .lut_mask = 16'h3CCF;
defparam \vga_ctrl_inst|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N22
cycloneive_lcell_comb \vga_ctrl_inst|Add3~18 (
// Equation(s):
// \vga_ctrl_inst|Add3~18_combout  = (\vga_ctrl_inst|cnt2 [9] & (\vga_ctrl_inst|Add3~17  & VCC)) # (!\vga_ctrl_inst|cnt2 [9] & (!\vga_ctrl_inst|Add3~17 ))
// \vga_ctrl_inst|Add3~19  = CARRY((!\vga_ctrl_inst|cnt2 [9] & !\vga_ctrl_inst|Add3~17 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|cnt2 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Add3~17 ),
	.combout(\vga_ctrl_inst|Add3~18_combout ),
	.cout(\vga_ctrl_inst|Add3~19 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~18 .lut_mask = 16'hC303;
defparam \vga_ctrl_inst|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N24
cycloneive_lcell_comb \vga_ctrl_inst|Add3~20 (
// Equation(s):
// \vga_ctrl_inst|Add3~20_combout  = \vga_ctrl_inst|Add3~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ctrl_inst|Add3~19 ),
	.combout(\vga_ctrl_inst|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Add3~20 .lut_mask = 16'hF0F0;
defparam \vga_ctrl_inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N0
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[1][9]~2 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[1][9]~2_combout  = (\vga_ctrl_inst|Add3~10_combout  & (\vga_ctrl_inst|Add3~14_combout  $ (((!\vga_ctrl_inst|Add3~12_combout  & \vga_ctrl_inst|Add3~8_combout ))))) # (!\vga_ctrl_inst|Add3~10_combout  & 
// ((\vga_ctrl_inst|Add3~14_combout  & ((\vga_ctrl_inst|Add3~8_combout ) # (!\vga_ctrl_inst|Add3~12_combout ))) # (!\vga_ctrl_inst|Add3~14_combout  & (\vga_ctrl_inst|Add3~12_combout ))))

	.dataa(\vga_ctrl_inst|Add3~10_combout ),
	.datab(\vga_ctrl_inst|Add3~14_combout ),
	.datac(\vga_ctrl_inst|Add3~12_combout ),
	.datad(\vga_ctrl_inst|Add3~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[1][9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][9]~2 .lut_mask = 16'hD69C;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N30
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[1][8]~3 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[1][8]~3_combout  = \vga_ctrl_inst|Add3~12_combout  $ (((\vga_ctrl_inst|Add3~10_combout  & ((!\vga_ctrl_inst|Add3~8_combout ))) # (!\vga_ctrl_inst|Add3~10_combout  & (\vga_ctrl_inst|Add3~14_combout  & 
// \vga_ctrl_inst|Add3~8_combout ))))

	.dataa(\vga_ctrl_inst|Add3~10_combout ),
	.datab(\vga_ctrl_inst|Add3~14_combout ),
	.datac(\vga_ctrl_inst|Add3~12_combout ),
	.datad(\vga_ctrl_inst|Add3~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[1][8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][8]~3 .lut_mask = 16'hB45A;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N0
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[0][11]~5 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[0][11]~5_combout  = (\vga_ctrl_inst|Add3~6_combout  & ((\vga_ctrl_inst|Add3~4_combout ) # ((\vga_ctrl_inst|Add3~0_combout  & \vga_ctrl_inst|Add3~2_combout ))))

	.dataa(\vga_ctrl_inst|Add3~6_combout ),
	.datab(\vga_ctrl_inst|Add3~0_combout ),
	.datac(\vga_ctrl_inst|Add3~4_combout ),
	.datad(\vga_ctrl_inst|Add3~2_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[0][11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][11]~5 .lut_mask = 16'hA8A0;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N8
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[1][7]~4 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[1][7]~4_combout  = \vga_ctrl_inst|Add3~10_combout  $ (((!\vga_ctrl_inst|Add3~14_combout  & \vga_ctrl_inst|Add3~8_combout )))

	.dataa(\vga_ctrl_inst|Add3~10_combout ),
	.datab(\vga_ctrl_inst|Add3~14_combout ),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Add3~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[1][7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][7]~4 .lut_mask = 16'h99AA;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N2
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[0][10]~7 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[0][10]~7_combout  = (\vga_ctrl_inst|Add3~6_combout  & (!\vga_ctrl_inst|Add3~4_combout  & ((!\vga_ctrl_inst|Add3~2_combout ) # (!\vga_ctrl_inst|Add3~0_combout )))) # (!\vga_ctrl_inst|Add3~6_combout  & 
// (((\vga_ctrl_inst|Add3~4_combout  & \vga_ctrl_inst|Add3~2_combout ))))

	.dataa(\vga_ctrl_inst|Add3~6_combout ),
	.datab(\vga_ctrl_inst|Add3~0_combout ),
	.datac(\vga_ctrl_inst|Add3~4_combout ),
	.datad(\vga_ctrl_inst|Add3~2_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[0][10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][10]~7 .lut_mask = 16'h520A;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N4
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[1][6]~6 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[1][6]~6_combout  = \vga_ctrl_inst|Add3~14_combout  $ (\vga_ctrl_inst|Add3~8_combout )

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Add3~14_combout ),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Add3~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[1][6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][6]~6 .lut_mask = 16'h33CC;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N30
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[0][9]~8 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[0][9]~8_combout  = (\vga_ctrl_inst|Add3~4_combout  & ((\vga_ctrl_inst|Add3~6_combout  & ((\vga_ctrl_inst|Add3~0_combout ) # (\vga_ctrl_inst|Add3~2_combout ))) # (!\vga_ctrl_inst|Add3~6_combout  & 
// ((!\vga_ctrl_inst|Add3~2_combout ))))) # (!\vga_ctrl_inst|Add3~4_combout  & (\vga_ctrl_inst|Add3~6_combout  $ (((\vga_ctrl_inst|Add3~0_combout  & \vga_ctrl_inst|Add3~2_combout )))))

	.dataa(\vga_ctrl_inst|Add3~6_combout ),
	.datab(\vga_ctrl_inst|Add3~0_combout ),
	.datac(\vga_ctrl_inst|Add3~4_combout ),
	.datad(\vga_ctrl_inst|Add3~2_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[0][9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][9]~8 .lut_mask = 16'hA6DA;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N28
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[0][8]~9 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[0][8]~9_combout  = \vga_ctrl_inst|Add3~4_combout  $ (((\vga_ctrl_inst|Add3~0_combout  & (\vga_ctrl_inst|Add3~6_combout  & !\vga_ctrl_inst|Add3~2_combout )) # (!\vga_ctrl_inst|Add3~0_combout  & 
// ((\vga_ctrl_inst|Add3~2_combout )))))

	.dataa(\vga_ctrl_inst|Add3~6_combout ),
	.datab(\vga_ctrl_inst|Add3~0_combout ),
	.datac(\vga_ctrl_inst|Add3~4_combout ),
	.datad(\vga_ctrl_inst|Add3~2_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[0][8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][8]~9 .lut_mask = 16'hC378;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N26
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[0][7]~10 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[0][7]~10_combout  = \vga_ctrl_inst|Add3~2_combout  $ (((!\vga_ctrl_inst|Add3~6_combout  & \vga_ctrl_inst|Add3~0_combout )))

	.dataa(\vga_ctrl_inst|Add3~6_combout ),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add3~0_combout ),
	.datad(\vga_ctrl_inst|Add3~2_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[0][7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][7]~10 .lut_mask = 16'hAF50;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N10
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\vga_ctrl_inst|Add3~8_combout  & (\vga_ctrl_inst|Mult0|mult_core|romout[0][7]~10_combout  $ (VCC))) # (!\vga_ctrl_inst|Add3~8_combout  & 
// (\vga_ctrl_inst|Mult0|mult_core|romout[0][7]~10_combout  & VCC))
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\vga_ctrl_inst|Add3~8_combout  & \vga_ctrl_inst|Mult0|mult_core|romout[0][7]~10_combout ))

	.dataa(\vga_ctrl_inst|Add3~8_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|romout[0][7]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N12
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\vga_ctrl_inst|Add3~10_combout  & ((\vga_ctrl_inst|Mult0|mult_core|romout[0][8]~9_combout  & (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # 
// (!\vga_ctrl_inst|Mult0|mult_core|romout[0][8]~9_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\vga_ctrl_inst|Add3~10_combout  & ((\vga_ctrl_inst|Mult0|mult_core|romout[0][8]~9_combout  & 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\vga_ctrl_inst|Mult0|mult_core|romout[0][8]~9_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\vga_ctrl_inst|Add3~10_combout  & (!\vga_ctrl_inst|Mult0|mult_core|romout[0][8]~9_combout  & !\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # 
// (!\vga_ctrl_inst|Add3~10_combout  & ((!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\vga_ctrl_inst|Mult0|mult_core|romout[0][8]~9_combout ))))

	.dataa(\vga_ctrl_inst|Add3~10_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|romout[0][8]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N14
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\vga_ctrl_inst|Add3~12_combout  $ (\vga_ctrl_inst|Mult0|mult_core|romout[0][9]~8_combout  $ (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # 
// (GND)
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\vga_ctrl_inst|Add3~12_combout  & ((\vga_ctrl_inst|Mult0|mult_core|romout[0][9]~8_combout ) # (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # 
// (!\vga_ctrl_inst|Add3~12_combout  & (\vga_ctrl_inst|Mult0|mult_core|romout[0][9]~8_combout  & !\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\vga_ctrl_inst|Add3~12_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|romout[0][9]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N16
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\vga_ctrl_inst|Mult0|mult_core|romout[0][10]~7_combout  & ((\vga_ctrl_inst|Mult0|mult_core|romout[1][6]~6_combout  & 
// (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # (!\vga_ctrl_inst|Mult0|mult_core|romout[1][6]~6_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|romout[0][10]~7_combout  & ((\vga_ctrl_inst|Mult0|mult_core|romout[1][6]~6_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\vga_ctrl_inst|Mult0|mult_core|romout[1][6]~6_combout  & 
// ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\vga_ctrl_inst|Mult0|mult_core|romout[0][10]~7_combout  & (!\vga_ctrl_inst|Mult0|mult_core|romout[1][6]~6_combout  & 
// !\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\vga_ctrl_inst|Mult0|mult_core|romout[0][10]~7_combout  & ((!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # 
// (!\vga_ctrl_inst|Mult0|mult_core|romout[1][6]~6_combout ))))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|romout[0][10]~7_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|romout[1][6]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N18
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\vga_ctrl_inst|Mult0|mult_core|romout[0][11]~5_combout  $ (\vga_ctrl_inst|Mult0|mult_core|romout[1][7]~4_combout  $ 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\vga_ctrl_inst|Mult0|mult_core|romout[0][11]~5_combout  & ((\vga_ctrl_inst|Mult0|mult_core|romout[1][7]~4_combout ) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # (!\vga_ctrl_inst|Mult0|mult_core|romout[0][11]~5_combout  & (\vga_ctrl_inst|Mult0|mult_core|romout[1][7]~4_combout  & 
// !\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|romout[0][11]~5_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|romout[1][7]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N20
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\vga_ctrl_inst|Mult0|mult_core|romout[1][8]~3_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # 
// (!\vga_ctrl_inst|Mult0|mult_core|romout[1][8]~3_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\vga_ctrl_inst|Mult0|mult_core|romout[1][8]~3_combout ))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|romout[1][8]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N22
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = (\vga_ctrl_inst|Mult0|mult_core|romout[1][9]~2_combout  & (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  $ (GND))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|romout[1][9]~2_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  & VCC))
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\vga_ctrl_inst|Mult0|mult_core|romout[1][9]~2_combout  & !\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|Mult0|mult_core|romout[1][9]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hC30C;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N12
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (\vga_ctrl_inst|Add3~16_combout  & (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  $ (VCC))) # (!\vga_ctrl_inst|Add3~16_combout  & 
// (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & VCC))
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((\vga_ctrl_inst|Add3~16_combout  & \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ))

	.dataa(\vga_ctrl_inst|Add3~16_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N14
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (\vga_ctrl_inst|Add3~18_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// (\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  & VCC)) # (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )))) # (!\vga_ctrl_inst|Add3~18_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) 
// # (GND)))))
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((\vga_ctrl_inst|Add3~18_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// !\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\vga_ctrl_inst|Add3~18_combout  & ((!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ))))

	.dataa(\vga_ctrl_inst|Add3~18_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N16
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = ((\vga_ctrl_inst|Add3~20_combout  $ (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  $ 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\vga_ctrl_inst|Add3~20_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ))) # (!\vga_ctrl_inst|Add3~20_combout  & (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & 
// !\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))

	.dataa(\vga_ctrl_inst|Add3~20_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N30
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[0][6]~12 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[0][6]~12_combout  = \vga_ctrl_inst|Add3~0_combout  $ (\vga_ctrl_inst|Add3~6_combout )

	.dataa(\vga_ctrl_inst|Add3~0_combout ),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add3~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][6]~12 .lut_mask = 16'h5A5A;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[0][6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N6
cycloneive_lcell_comb \vga_ctrl_inst|addr[3]~13 (
// Equation(s):
// \vga_ctrl_inst|addr[3]~13_combout  = (\vga_ctrl_inst|cnt2 [0] & (\vga_ctrl_inst|Add2~0_combout  & VCC)) # (!\vga_ctrl_inst|cnt2 [0] & (\vga_ctrl_inst|Add2~0_combout  $ (VCC)))
// \vga_ctrl_inst|addr[3]~14  = CARRY((!\vga_ctrl_inst|cnt2 [0] & \vga_ctrl_inst|Add2~0_combout ))

	.dataa(\vga_ctrl_inst|cnt2 [0]),
	.datab(\vga_ctrl_inst|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[3]~13_combout ),
	.cout(\vga_ctrl_inst|addr[3]~14 ));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[3]~13 .lut_mask = 16'h9944;
defparam \vga_ctrl_inst|addr[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N8
cycloneive_lcell_comb \vga_ctrl_inst|addr[4]~15 (
// Equation(s):
// \vga_ctrl_inst|addr[4]~15_combout  = (\vga_ctrl_inst|Add3~2_combout  & ((\vga_ctrl_inst|Add2~2_combout  & (\vga_ctrl_inst|addr[3]~14  & VCC)) # (!\vga_ctrl_inst|Add2~2_combout  & (!\vga_ctrl_inst|addr[3]~14 )))) # (!\vga_ctrl_inst|Add3~2_combout  & 
// ((\vga_ctrl_inst|Add2~2_combout  & (!\vga_ctrl_inst|addr[3]~14 )) # (!\vga_ctrl_inst|Add2~2_combout  & ((\vga_ctrl_inst|addr[3]~14 ) # (GND)))))
// \vga_ctrl_inst|addr[4]~16  = CARRY((\vga_ctrl_inst|Add3~2_combout  & (!\vga_ctrl_inst|Add2~2_combout  & !\vga_ctrl_inst|addr[3]~14 )) # (!\vga_ctrl_inst|Add3~2_combout  & ((!\vga_ctrl_inst|addr[3]~14 ) # (!\vga_ctrl_inst|Add2~2_combout ))))

	.dataa(\vga_ctrl_inst|Add3~2_combout ),
	.datab(\vga_ctrl_inst|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|addr[3]~14 ),
	.combout(\vga_ctrl_inst|addr[4]~15_combout ),
	.cout(\vga_ctrl_inst|addr[4]~16 ));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[4]~15 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|addr[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N10
cycloneive_lcell_comb \vga_ctrl_inst|addr[5]~17 (
// Equation(s):
// \vga_ctrl_inst|addr[5]~17_combout  = ((\vga_ctrl_inst|Add2~4_combout  $ (\vga_ctrl_inst|Add3~4_combout  $ (!\vga_ctrl_inst|addr[4]~16 )))) # (GND)
// \vga_ctrl_inst|addr[5]~18  = CARRY((\vga_ctrl_inst|Add2~4_combout  & ((\vga_ctrl_inst|Add3~4_combout ) # (!\vga_ctrl_inst|addr[4]~16 ))) # (!\vga_ctrl_inst|Add2~4_combout  & (\vga_ctrl_inst|Add3~4_combout  & !\vga_ctrl_inst|addr[4]~16 )))

	.dataa(\vga_ctrl_inst|Add2~4_combout ),
	.datab(\vga_ctrl_inst|Add3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|addr[4]~16 ),
	.combout(\vga_ctrl_inst|addr[5]~17_combout ),
	.cout(\vga_ctrl_inst|addr[5]~18 ));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[5]~17 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|addr[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N12
cycloneive_lcell_comb \vga_ctrl_inst|addr[6]~19 (
// Equation(s):
// \vga_ctrl_inst|addr[6]~19_combout  = (\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~12_combout  & ((\vga_ctrl_inst|Add2~6_combout  & (\vga_ctrl_inst|addr[5]~18  & VCC)) # (!\vga_ctrl_inst|Add2~6_combout  & (!\vga_ctrl_inst|addr[5]~18 )))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~12_combout  & ((\vga_ctrl_inst|Add2~6_combout  & (!\vga_ctrl_inst|addr[5]~18 )) # (!\vga_ctrl_inst|Add2~6_combout  & ((\vga_ctrl_inst|addr[5]~18 ) # (GND)))))
// \vga_ctrl_inst|addr[6]~20  = CARRY((\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~12_combout  & (!\vga_ctrl_inst|Add2~6_combout  & !\vga_ctrl_inst|addr[5]~18 )) # (!\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~12_combout  & ((!\vga_ctrl_inst|addr[5]~18 ) # 
// (!\vga_ctrl_inst|Add2~6_combout ))))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|romout[0][6]~12_combout ),
	.datab(\vga_ctrl_inst|Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|addr[5]~18 ),
	.combout(\vga_ctrl_inst|addr[6]~19_combout ),
	.cout(\vga_ctrl_inst|addr[6]~20 ));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[6]~19 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|addr[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N14
cycloneive_lcell_comb \vga_ctrl_inst|addr[7]~21 (
// Equation(s):
// \vga_ctrl_inst|addr[7]~21_combout  = ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  $ (\vga_ctrl_inst|Add2~8_combout  $ (!\vga_ctrl_inst|addr[6]~20 )))) # (GND)
// \vga_ctrl_inst|addr[7]~22  = CARRY((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & ((\vga_ctrl_inst|Add2~8_combout ) # (!\vga_ctrl_inst|addr[6]~20 ))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & (\vga_ctrl_inst|Add2~8_combout  & !\vga_ctrl_inst|addr[6]~20 )))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datab(\vga_ctrl_inst|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|addr[6]~20 ),
	.combout(\vga_ctrl_inst|addr[7]~21_combout ),
	.cout(\vga_ctrl_inst|addr[7]~22 ));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[7]~21 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|addr[7]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N16
cycloneive_lcell_comb \vga_ctrl_inst|addr[8]~23 (
// Equation(s):
// \vga_ctrl_inst|addr[8]~23_combout  = (\vga_ctrl_inst|Add2~10_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (\vga_ctrl_inst|addr[7]~22  & VCC)) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\vga_ctrl_inst|addr[7]~22 )))) # (!\vga_ctrl_inst|Add2~10_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & 
// (!\vga_ctrl_inst|addr[7]~22 )) # (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\vga_ctrl_inst|addr[7]~22 ) # (GND)))))
// \vga_ctrl_inst|addr[8]~24  = CARRY((\vga_ctrl_inst|Add2~10_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & !\vga_ctrl_inst|addr[7]~22 )) # (!\vga_ctrl_inst|Add2~10_combout  & ((!\vga_ctrl_inst|addr[7]~22 ) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ))))

	.dataa(\vga_ctrl_inst|Add2~10_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|addr[7]~22 ),
	.combout(\vga_ctrl_inst|addr[8]~23_combout ),
	.cout(\vga_ctrl_inst|addr[8]~24 ));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[8]~23 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|addr[8]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N18
cycloneive_lcell_comb \vga_ctrl_inst|addr[9]~25 (
// Equation(s):
// \vga_ctrl_inst|addr[9]~25_combout  = ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  $ (\vga_ctrl_inst|Add2~12_combout  $ (!\vga_ctrl_inst|addr[8]~24 )))) # (GND)
// \vga_ctrl_inst|addr[9]~26  = CARRY((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & ((\vga_ctrl_inst|Add2~12_combout ) # (!\vga_ctrl_inst|addr[8]~24 ))) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & (\vga_ctrl_inst|Add2~12_combout  & !\vga_ctrl_inst|addr[8]~24 )))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datab(\vga_ctrl_inst|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|addr[8]~24 ),
	.combout(\vga_ctrl_inst|addr[9]~25_combout ),
	.cout(\vga_ctrl_inst|addr[9]~26 ));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[9]~25 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|addr[9]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N20
cycloneive_lcell_comb \vga_ctrl_inst|addr[10]~27 (
// Equation(s):
// \vga_ctrl_inst|addr[10]~27_combout  = (\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\vga_ctrl_inst|Add2~14_combout  & (\vga_ctrl_inst|addr[9]~26  & VCC)) # (!\vga_ctrl_inst|Add2~14_combout  & 
// (!\vga_ctrl_inst|addr[9]~26 )))) # (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\vga_ctrl_inst|Add2~14_combout  & (!\vga_ctrl_inst|addr[9]~26 )) # (!\vga_ctrl_inst|Add2~14_combout  & ((\vga_ctrl_inst|addr[9]~26 ) # 
// (GND)))))
// \vga_ctrl_inst|addr[10]~28  = CARRY((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\vga_ctrl_inst|Add2~14_combout  & !\vga_ctrl_inst|addr[9]~26 )) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((!\vga_ctrl_inst|addr[9]~26 ) # (!\vga_ctrl_inst|Add2~14_combout ))))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datab(\vga_ctrl_inst|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|addr[9]~26 ),
	.combout(\vga_ctrl_inst|addr[10]~27_combout ),
	.cout(\vga_ctrl_inst|addr[10]~28 ));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[10]~27 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|addr[10]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N22
cycloneive_lcell_comb \vga_ctrl_inst|addr[11]~29 (
// Equation(s):
// \vga_ctrl_inst|addr[11]~29_combout  = ((\vga_ctrl_inst|Add2~16_combout  $ (\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  $ (!\vga_ctrl_inst|addr[10]~28 )))) # (GND)
// \vga_ctrl_inst|addr[11]~30  = CARRY((\vga_ctrl_inst|Add2~16_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ) # (!\vga_ctrl_inst|addr[10]~28 ))) # (!\vga_ctrl_inst|Add2~16_combout  & 
// (\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & !\vga_ctrl_inst|addr[10]~28 )))

	.dataa(\vga_ctrl_inst|Add2~16_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|addr[10]~28 ),
	.combout(\vga_ctrl_inst|addr[11]~29_combout ),
	.cout(\vga_ctrl_inst|addr[11]~30 ));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[11]~29 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|addr[11]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N24
cycloneive_lcell_comb \vga_ctrl_inst|addr[12]~31 (
// Equation(s):
// \vga_ctrl_inst|addr[12]~31_combout  = (\vga_ctrl_inst|Add2~16_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (\vga_ctrl_inst|addr[11]~30  & VCC)) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\vga_ctrl_inst|addr[11]~30 )))) # (!\vga_ctrl_inst|Add2~16_combout  & 
// ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\vga_ctrl_inst|addr[11]~30 )) # (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & ((\vga_ctrl_inst|addr[11]~30 ) # 
// (GND)))))
// \vga_ctrl_inst|addr[12]~32  = CARRY((\vga_ctrl_inst|Add2~16_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & !\vga_ctrl_inst|addr[11]~30 )) # (!\vga_ctrl_inst|Add2~16_combout  & 
// ((!\vga_ctrl_inst|addr[11]~30 ) # (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ))))

	.dataa(\vga_ctrl_inst|Add2~16_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|addr[11]~30 ),
	.combout(\vga_ctrl_inst|addr[12]~31_combout ),
	.cout(\vga_ctrl_inst|addr[12]~32 ));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[12]~31 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|addr[12]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N26
cycloneive_lcell_comb \vga_ctrl_inst|addr[13]~33 (
// Equation(s):
// \vga_ctrl_inst|addr[13]~33_combout  = ((\vga_ctrl_inst|Add2~16_combout  $ (\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  $ (!\vga_ctrl_inst|addr[12]~32 )))) # (GND)
// \vga_ctrl_inst|addr[13]~34  = CARRY((\vga_ctrl_inst|Add2~16_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ) # (!\vga_ctrl_inst|addr[12]~32 ))) # (!\vga_ctrl_inst|Add2~16_combout  & 
// (\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & !\vga_ctrl_inst|addr[12]~32 )))

	.dataa(\vga_ctrl_inst|Add2~16_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|addr[12]~32 ),
	.combout(\vga_ctrl_inst|addr[13]~33_combout ),
	.cout(\vga_ctrl_inst|addr[13]~34 ));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[13]~33 .lut_mask = 16'h698E;
defparam \vga_ctrl_inst|addr[13]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneive_lcell_comb \vga_ctrl_inst|always3~3 (
// Equation(s):
// \vga_ctrl_inst|always3~3_combout  = (\vga_ctrl_inst|cnt2 [8]) # ((\vga_ctrl_inst|cnt2 [6] & ((\vga_ctrl_inst|cnt2 [4]) # (\vga_ctrl_inst|cnt2 [5]))))

	.dataa(\vga_ctrl_inst|cnt2 [4]),
	.datab(\vga_ctrl_inst|cnt2 [8]),
	.datac(\vga_ctrl_inst|cnt2 [5]),
	.datad(\vga_ctrl_inst|cnt2 [6]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always3~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always3~3 .lut_mask = 16'hFECC;
defparam \vga_ctrl_inst|always3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N6
cycloneive_lcell_comb \vga_ctrl_inst|always3~2 (
// Equation(s):
// \vga_ctrl_inst|always3~2_combout  = ((\vga_ctrl_inst|cnt1 [4] & \vga_ctrl_inst|cnt1 [3])) # (!\vga_ctrl_inst|Equal1~5_combout )

	.dataa(\vga_ctrl_inst|cnt1 [4]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|cnt1 [3]),
	.datad(\vga_ctrl_inst|Equal1~5_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always3~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always3~2 .lut_mask = 16'hA0FF;
defparam \vga_ctrl_inst|always3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N30
cycloneive_lcell_comb \vga_ctrl_inst|always3~4 (
// Equation(s):
// \vga_ctrl_inst|always3~4_combout  = (\vga_ctrl_inst|always3~3_combout  & (\vga_ctrl_inst|always3~2_combout  & ((\vga_ctrl_inst|cnt2 [2]) # (!\vga_ctrl_inst|LessThan5~0_combout ))))

	.dataa(\vga_ctrl_inst|always3~3_combout ),
	.datab(\vga_ctrl_inst|LessThan5~0_combout ),
	.datac(\vga_ctrl_inst|cnt2 [2]),
	.datad(\vga_ctrl_inst|always3~2_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always3~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always3~4 .lut_mask = 16'hA200;
defparam \vga_ctrl_inst|always3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N8
cycloneive_lcell_comb \vga_ctrl_inst|always3~5 (
// Equation(s):
// \vga_ctrl_inst|always3~5_combout  = (!\vga_ctrl_inst|cnt2 [9] & ((\vga_ctrl_inst|cnt1 [9]) # ((\vga_ctrl_inst|cnt1 [7] & \vga_ctrl_inst|cnt1 [8]))))

	.dataa(\vga_ctrl_inst|cnt1 [7]),
	.datab(\vga_ctrl_inst|cnt1 [9]),
	.datac(\vga_ctrl_inst|cnt1 [8]),
	.datad(\vga_ctrl_inst|cnt2 [9]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always3~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always3~5 .lut_mask = 16'h00EC;
defparam \vga_ctrl_inst|always3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N4
cycloneive_lcell_comb \vga_ctrl_inst|always3~6 (
// Equation(s):
// \vga_ctrl_inst|always3~6_combout  = (\vga_ctrl_inst|always3~5_combout  & (!\vga_ctrl_inst|cnt1 [10] & ((\vga_ctrl_inst|cnt2 [7]) # (\vga_ctrl_inst|cnt2 [8]))))

	.dataa(\vga_ctrl_inst|cnt2 [7]),
	.datab(\vga_ctrl_inst|cnt2 [8]),
	.datac(\vga_ctrl_inst|always3~5_combout ),
	.datad(\vga_ctrl_inst|cnt1 [10]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always3~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always3~6 .lut_mask = 16'h00E0;
defparam \vga_ctrl_inst|always3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N2
cycloneive_lcell_comb \vga_ctrl_inst|Equal1~4 (
// Equation(s):
// \vga_ctrl_inst|Equal1~4_combout  = (!\vga_ctrl_inst|cnt1 [8] & !\vga_ctrl_inst|cnt1 [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl_inst|cnt1 [8]),
	.datad(\vga_ctrl_inst|cnt1 [7]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Equal1~4 .lut_mask = 16'h000F;
defparam \vga_ctrl_inst|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N28
cycloneive_lcell_comb \vga_ctrl_inst|LessThan4~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan4~0_combout  = ((\vga_ctrl_inst|Equal1~4_combout  & ((!\vga_ctrl_inst|cnt1 [6]) # (!\vga_ctrl_inst|cnt1 [5])))) # (!\vga_ctrl_inst|cnt1 [9])

	.dataa(\vga_ctrl_inst|cnt1 [5]),
	.datab(\vga_ctrl_inst|cnt1 [9]),
	.datac(\vga_ctrl_inst|cnt1 [6]),
	.datad(\vga_ctrl_inst|Equal1~4_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan4~0 .lut_mask = 16'h7F33;
defparam \vga_ctrl_inst|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
cycloneive_lcell_comb \vga_ctrl_inst|always3~0 (
// Equation(s):
// \vga_ctrl_inst|always3~0_combout  = (\vga_ctrl_inst|LessThan4~0_combout  & ((\vga_ctrl_inst|cnt2 [1]) # ((\vga_ctrl_inst|cnt2 [0]) # (!\vga_ctrl_inst|LessThan5~0_combout ))))

	.dataa(\vga_ctrl_inst|cnt2 [1]),
	.datab(\vga_ctrl_inst|cnt2 [0]),
	.datac(\vga_ctrl_inst|LessThan4~0_combout ),
	.datad(\vga_ctrl_inst|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always3~0 .lut_mask = 16'hE0F0;
defparam \vga_ctrl_inst|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cycloneive_lcell_comb \vga_ctrl_inst|LessThan6~0 (
// Equation(s):
// \vga_ctrl_inst|LessThan6~0_combout  = (((!\vga_ctrl_inst|cnt2 [1] & !\vga_ctrl_inst|cnt2 [0])) # (!\vga_ctrl_inst|cnt2 [3])) # (!\vga_ctrl_inst|cnt2 [4])

	.dataa(\vga_ctrl_inst|cnt2 [4]),
	.datab(\vga_ctrl_inst|cnt2 [1]),
	.datac(\vga_ctrl_inst|cnt2 [3]),
	.datad(\vga_ctrl_inst|cnt2 [0]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan6~0 .lut_mask = 16'h5F7F;
defparam \vga_ctrl_inst|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cycloneive_lcell_comb \vga_ctrl_inst|LessThan6~1 (
// Equation(s):
// \vga_ctrl_inst|LessThan6~1_combout  = (!\vga_ctrl_inst|cnt2 [5] & (!\vga_ctrl_inst|cnt2 [6] & ((\vga_ctrl_inst|LessThan6~0_combout ) # (!\vga_ctrl_inst|cnt2 [2]))))

	.dataa(\vga_ctrl_inst|LessThan6~0_combout ),
	.datab(\vga_ctrl_inst|cnt2 [2]),
	.datac(\vga_ctrl_inst|cnt2 [5]),
	.datad(\vga_ctrl_inst|cnt2 [6]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|LessThan6~1 .lut_mask = 16'h000B;
defparam \vga_ctrl_inst|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneive_lcell_comb \vga_ctrl_inst|always3~1 (
// Equation(s):
// \vga_ctrl_inst|always3~1_combout  = (\vga_ctrl_inst|always3~0_combout  & (((\vga_ctrl_inst|LessThan6~1_combout ) # (!\vga_ctrl_inst|cnt2 [8])) # (!\vga_ctrl_inst|cnt2 [7])))

	.dataa(\vga_ctrl_inst|cnt2 [7]),
	.datab(\vga_ctrl_inst|always3~0_combout ),
	.datac(\vga_ctrl_inst|LessThan6~1_combout ),
	.datad(\vga_ctrl_inst|cnt2 [8]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always3~1 .lut_mask = 16'hC4CC;
defparam \vga_ctrl_inst|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N0
cycloneive_lcell_comb \vga_ctrl_inst|valid~0 (
// Equation(s):
// \vga_ctrl_inst|valid~0_combout  = (\vga_ctrl_inst|always3~4_combout  & (\vga_ctrl_inst|always3~6_combout  & (!\clk_gen_inst|altpll_component|auto_generated|locked~combout  & \vga_ctrl_inst|always3~1_combout )))

	.dataa(\vga_ctrl_inst|always3~4_combout ),
	.datab(\vga_ctrl_inst|always3~6_combout ),
	.datac(\clk_gen_inst|altpll_component|auto_generated|locked~combout ),
	.datad(\vga_ctrl_inst|always3~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|valid~0 .lut_mask = 16'h0800;
defparam \vga_ctrl_inst|valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N27
dffeas \vga_ctrl_inst|addr[13] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[13]~33_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[13] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N28
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[1][11]~0 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[1][11]~0_combout  = (\vga_ctrl_inst|Add3~14_combout  & ((\vga_ctrl_inst|Add3~12_combout ) # ((\vga_ctrl_inst|Add3~10_combout  & \vga_ctrl_inst|Add3~8_combout ))))

	.dataa(\vga_ctrl_inst|Add3~10_combout ),
	.datab(\vga_ctrl_inst|Add3~14_combout ),
	.datac(\vga_ctrl_inst|Add3~12_combout ),
	.datad(\vga_ctrl_inst|Add3~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[1][11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][11]~0 .lut_mask = 16'hC8C0;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N6
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[1][10]~1 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[1][10]~1_combout  = (\vga_ctrl_inst|Add3~14_combout  & (!\vga_ctrl_inst|Add3~12_combout  & ((!\vga_ctrl_inst|Add3~8_combout ) # (!\vga_ctrl_inst|Add3~10_combout )))) # (!\vga_ctrl_inst|Add3~14_combout  & 
// (\vga_ctrl_inst|Add3~10_combout  & (\vga_ctrl_inst|Add3~12_combout )))

	.dataa(\vga_ctrl_inst|Add3~10_combout ),
	.datab(\vga_ctrl_inst|Add3~14_combout ),
	.datac(\vga_ctrl_inst|Add3~12_combout ),
	.datad(\vga_ctrl_inst|Add3~8_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[1][10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][10]~1 .lut_mask = 16'h242C;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[1][10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N24
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\vga_ctrl_inst|Mult0|mult_core|romout[1][10]~1_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # 
// (!\vga_ctrl_inst|Mult0|mult_core|romout[1][10]~1_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\vga_ctrl_inst|Mult0|mult_core|romout[1][10]~1_combout ))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|romout[1][10]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h5A5F;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N26
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  $ (!\vga_ctrl_inst|Mult0|mult_core|romout[1][11]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Mult0|mult_core|romout[1][11]~0_combout ),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hF00F;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N10
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[2][7]~11 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[2][7]~11_combout  = \vga_ctrl_inst|Add3~18_combout  $ (((!\vga_ctrl_inst|Add3~20_combout  & \vga_ctrl_inst|Add3~16_combout )))

	.dataa(\vga_ctrl_inst|Add3~18_combout ),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add3~20_combout ),
	.datad(\vga_ctrl_inst|Add3~16_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[2][7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[2][7]~11 .lut_mask = 16'hA5AA;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[2][7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N28
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout  = \vga_ctrl_inst|Add3~20_combout  $ (\vga_ctrl_inst|Mult0|mult_core|romout[2][7]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add3~20_combout ),
	.datad(\vga_ctrl_inst|Mult0|mult_core|romout[2][7]~11_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 .lut_mask = 16'h0FF0;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N24
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|romout[2][6] (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|romout[2][6]~combout  = \vga_ctrl_inst|Add3~20_combout  $ (\vga_ctrl_inst|Add3~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ctrl_inst|Add3~20_combout ),
	.datad(\vga_ctrl_inst|Add3~16_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|Mult0|mult_core|romout[2][6]~combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|romout[2][6] .lut_mask = 16'h0FF0;
defparam \vga_ctrl_inst|Mult0|mult_core|romout[2][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N18
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (\vga_ctrl_inst|Mult0|mult_core|romout[2][6]~combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// (\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  & VCC)) # (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )))) # (!\vga_ctrl_inst|Mult0|mult_core|romout[2][6]~combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) 
// # (GND)))))
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((\vga_ctrl_inst|Mult0|mult_core|romout[2][6]~combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// !\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\vga_ctrl_inst|Mult0|mult_core|romout[2][6]~combout  & ((!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ))))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|romout[2][6]~combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N20
cycloneive_lcell_comb \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = \vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  $ (\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  
// $ (!\vga_ctrl_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ))

	.dataa(\vga_ctrl_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout ),
	.cin(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h5AA5;
defparam \vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N28
cycloneive_lcell_comb \vga_ctrl_inst|addr[14]~35 (
// Equation(s):
// \vga_ctrl_inst|addr[14]~35_combout  = (\vga_ctrl_inst|Add2~16_combout  & ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (\vga_ctrl_inst|addr[13]~34  & VCC)) # 
// (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (!\vga_ctrl_inst|addr[13]~34 )))) # (!\vga_ctrl_inst|Add2~16_combout  & 
// ((\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (!\vga_ctrl_inst|addr[13]~34 )) # (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & ((\vga_ctrl_inst|addr[13]~34 ) # 
// (GND)))))
// \vga_ctrl_inst|addr[14]~36  = CARRY((\vga_ctrl_inst|Add2~16_combout  & (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & !\vga_ctrl_inst|addr[13]~34 )) # (!\vga_ctrl_inst|Add2~16_combout  & 
// ((!\vga_ctrl_inst|addr[13]~34 ) # (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ))))

	.dataa(\vga_ctrl_inst|Add2~16_combout ),
	.datab(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ctrl_inst|addr[13]~34 ),
	.combout(\vga_ctrl_inst|addr[14]~35_combout ),
	.cout(\vga_ctrl_inst|addr[14]~36 ));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[14]~35 .lut_mask = 16'h9617;
defparam \vga_ctrl_inst|addr[14]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N30
cycloneive_lcell_comb \vga_ctrl_inst|addr[15]~37 (
// Equation(s):
// \vga_ctrl_inst|addr[15]~37_combout  = \vga_ctrl_inst|Add2~16_combout  $ (\vga_ctrl_inst|addr[14]~36  $ (!\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ))

	.dataa(\vga_ctrl_inst|Add2~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cin(\vga_ctrl_inst|addr[14]~36 ),
	.combout(\vga_ctrl_inst|addr[15]~37_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[15]~37 .lut_mask = 16'h5AA5;
defparam \vga_ctrl_inst|addr[15]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N31
dffeas \vga_ctrl_inst|addr[15] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[15]~37_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[15] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N29
dffeas \vga_ctrl_inst|addr[14] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[14]~35_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[14] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~1 (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~1_combout  = (\vga_ctrl_inst|addr [13] & (!\vga_ctrl_inst|addr [15] & !\vga_ctrl_inst|addr [14]))

	.dataa(\vga_ctrl_inst|addr [13]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|addr [15]),
	.datad(\vga_ctrl_inst|addr [14]),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~1 .lut_mask = 16'h000A;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneive_lcell_comb \uart_rx_inst|temp_data[0]~0 (
// Equation(s):
// \uart_rx_inst|temp_data[0]~0_combout  = ((\uart_rx_inst|cnt [5]) # (\uart_rx_inst|cnt [6])) # (!\uart_rx_inst|cnt [4])

	.dataa(gnd),
	.datab(\uart_rx_inst|cnt [4]),
	.datac(\uart_rx_inst|cnt [5]),
	.datad(\uart_rx_inst|cnt [6]),
	.cin(gnd),
	.combout(\uart_rx_inst|temp_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|temp_data[0]~0 .lut_mask = 16'hFFF3;
defparam \uart_rx_inst|temp_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneive_lcell_comb \uart_rx_inst|Decoder1~3 (
// Equation(s):
// \uart_rx_inst|Decoder1~3_combout  = (\uart_rx_inst|cnt [0] & \uart_rx_inst|cnt [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_rx_inst|cnt [0]),
	.datad(\uart_rx_inst|cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder1~3 .lut_mask = 16'hF000;
defparam \uart_rx_inst|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneive_lcell_comb \uart_rx_inst|Decoder1~4 (
// Equation(s):
// \uart_rx_inst|Decoder1~4_combout  = (!\uart_rx_inst|cnt [3] & (\uart_rx_inst|cnt [2] & (!\uart_rx_inst|cnt [7] & \uart_rx_inst|Decoder1~3_combout )))

	.dataa(\uart_rx_inst|cnt [3]),
	.datab(\uart_rx_inst|cnt [2]),
	.datac(\uart_rx_inst|cnt [7]),
	.datad(\uart_rx_inst|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder1~4 .lut_mask = 16'h0400;
defparam \uart_rx_inst|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneive_lcell_comb \uart_rx_inst|temp_data[0]~1 (
// Equation(s):
// \uart_rx_inst|temp_data[0]~1_combout  = (\uart_rx_inst|temp_data[0]~0_combout  & (((\uart_rx_inst|temp_data [0])))) # (!\uart_rx_inst|temp_data[0]~0_combout  & ((\uart_rx_inst|Decoder1~4_combout  & (\rxd~input_o )) # (!\uart_rx_inst|Decoder1~4_combout  & 
// ((\uart_rx_inst|temp_data [0])))))

	.dataa(\uart_rx_inst|temp_data[0]~0_combout ),
	.datab(\rxd~input_o ),
	.datac(\uart_rx_inst|temp_data [0]),
	.datad(\uart_rx_inst|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|temp_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|temp_data[0]~1 .lut_mask = 16'hE4F0;
defparam \uart_rx_inst|temp_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N3
dffeas \uart_rx_inst|temp_data[0] (
	.clk(\baud_select_inst|uart_clk~2clkctrl_outclk ),
	.d(\uart_rx_inst|temp_data[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|temp_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|temp_data[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|temp_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cycloneive_lcell_comb \uart_rx_inst|rec_data[0]~feeder (
// Equation(s):
// \uart_rx_inst|rec_data[0]~feeder_combout  = \uart_rx_inst|temp_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|temp_data [0]),
	.cin(gnd),
	.combout(\uart_rx_inst|rec_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rec_data[0]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|rec_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
cycloneive_lcell_comb \uart_rx_inst|Decoder1~2 (
// Equation(s):
// \uart_rx_inst|Decoder1~2_combout  = (\uart_rx_inst|cnt [7] & (\uart_rx_inst|Decoder1~0_combout  & (\uart_rx_inst|cnt [4] & \uart_rx_inst|Decoder1~1_combout )))

	.dataa(\uart_rx_inst|cnt [7]),
	.datab(\uart_rx_inst|Decoder1~0_combout ),
	.datac(\uart_rx_inst|cnt [4]),
	.datad(\uart_rx_inst|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder1~2 .lut_mask = 16'h8000;
defparam \uart_rx_inst|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N1
dffeas \uart_rx_inst|rec_data[0] (
	.clk(\baud_select_inst|uart_clk~2clkctrl_outclk ),
	.d(\uart_rx_inst|rec_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rec_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rec_data[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|rec_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y12_N29
dffeas \vga_ctrl_inst|addr[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_inst|cnt1 [0]),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_ctrl_inst|valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[0] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N2
cycloneive_lcell_comb \vga_ctrl_inst|addr[1]~feeder (
// Equation(s):
// \vga_ctrl_inst|addr[1]~feeder_combout  = \vga_ctrl_inst|cnt1 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|cnt1 [1]),
	.cin(gnd),
	.combout(\vga_ctrl_inst|addr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|addr[1]~feeder .lut_mask = 16'hFF00;
defparam \vga_ctrl_inst|addr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N3
dffeas \vga_ctrl_inst|addr[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[1] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N5
dffeas \vga_ctrl_inst|addr[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_inst|cnt1 [2]),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga_ctrl_inst|valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[2] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N7
dffeas \vga_ctrl_inst|addr[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[3]~13_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[3] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N9
dffeas \vga_ctrl_inst|addr[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[4]~15_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[4] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N11
dffeas \vga_ctrl_inst|addr[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[5]~17_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[5] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N13
dffeas \vga_ctrl_inst|addr[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[6]~19_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[6] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N15
dffeas \vga_ctrl_inst|addr[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[7]~21_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[7] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N17
dffeas \vga_ctrl_inst|addr[8] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[8]~23_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[8] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N19
dffeas \vga_ctrl_inst|addr[9] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[9]~25_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[9] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N21
dffeas \vga_ctrl_inst|addr[10] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[10]~27_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[10] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N23
dffeas \vga_ctrl_inst|addr[11] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[11]~29_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[11] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N25
dffeas \vga_ctrl_inst|addr[12] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|addr[12]~31_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ctrl_inst|valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|addr[12] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|addr[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode385w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode385w[3]~0_combout ),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [0]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X26_Y12_N13
dffeas \dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_inst|addr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode368w[3] (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode368w [3] = (!\dpram_wr_ctrl_inst|wr_addr [15] & (!\dpram_wr_ctrl_inst|wr_addr [14] & (!\dpram_wr_ctrl_inst|wr_addr [13] & \edge_detection_inst|pos_edge~q )))

	.dataa(\dpram_wr_ctrl_inst|wr_addr [15]),
	.datab(\dpram_wr_ctrl_inst|wr_addr [14]),
	.datac(\dpram_wr_ctrl_inst|wr_addr [13]),
	.datad(\edge_detection_inst|pos_edge~q ),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode368w [3]),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode368w[3] .lut_mask = 16'h0100;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode368w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode456w[3] (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode456w [3] = (!\vga_ctrl_inst|addr [13] & (!\vga_ctrl_inst|addr [15] & !\vga_ctrl_inst|addr [14]))

	.dataa(\vga_ctrl_inst|addr [13]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|addr [15]),
	.datad(\vga_ctrl_inst|addr [14]),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode456w [3]),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode456w[3] .lut_mask = 16'h0005;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode456w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode368w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode368w [3]),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode456w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [0]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout  = \vga_ctrl_inst|addr [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ctrl_inst|addr [14]),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N27
dffeas \dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs574w[0]~0 (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs574w[0]~0_combout  = (\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout ) # 
// ((\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # (!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout  & 
// !\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1]))))

	.dataa(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datab(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datad(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs574w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs574w[0]~0 .lut_mask = 16'hCCB8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs574w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode405w[3] (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode405w [3] = (!\dpram_wr_ctrl_inst|wr_addr [15] & (\dpram_wr_ctrl_inst|wr_addr [14] & (\dpram_wr_ctrl_inst|wr_addr [13] & \edge_detection_inst|pos_edge~q )))

	.dataa(\dpram_wr_ctrl_inst|wr_addr [15]),
	.datab(\dpram_wr_ctrl_inst|wr_addr [14]),
	.datac(\dpram_wr_ctrl_inst|wr_addr [13]),
	.datad(\edge_detection_inst|pos_edge~q ),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode405w [3]),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode405w[3] .lut_mask = 16'h4000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode405w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~2 (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~2_combout  = (\vga_ctrl_inst|addr [13] & (!\vga_ctrl_inst|addr [15] & \vga_ctrl_inst|addr [14]))

	.dataa(\vga_ctrl_inst|addr [13]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|addr [15]),
	.datad(\vga_ctrl_inst|addr [14]),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~2 .lut_mask = 16'h0A00;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y5_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode405w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode405w [3]),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [0]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode395w[3] (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode395w [3] = (!\dpram_wr_ctrl_inst|wr_addr [15] & (\dpram_wr_ctrl_inst|wr_addr [14] & (!\dpram_wr_ctrl_inst|wr_addr [13] & \edge_detection_inst|pos_edge~q )))

	.dataa(\dpram_wr_ctrl_inst|wr_addr [15]),
	.datab(\dpram_wr_ctrl_inst|wr_addr [14]),
	.datac(\dpram_wr_ctrl_inst|wr_addr [13]),
	.datad(\edge_detection_inst|pos_edge~q ),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode395w [3]),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode395w[3] .lut_mask = 16'h0400;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode395w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~0 (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~0_combout  = (!\vga_ctrl_inst|addr [13] & (!\vga_ctrl_inst|addr [15] & \vga_ctrl_inst|addr [14]))

	.dataa(\vga_ctrl_inst|addr [13]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|addr [15]),
	.datad(\vga_ctrl_inst|addr [14]),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~0 .lut_mask = 16'h0500;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y6_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode395w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode395w [3]),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [0]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs574w[0]~1 (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs574w[0]~1_combout  = (\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs574w[0]~0_combout  & 
// ((\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout ) # ((!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # (!\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs574w[0]~0_combout  & 
// (((\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & \dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1]))))

	.dataa(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs574w[0]~0_combout ),
	.datab(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.datac(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datad(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs574w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs574w[0]~1 .lut_mask = 16'hD8AA;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs574w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N7
dffeas \dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ctrl_inst|addr [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode415w[3]~0 (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode415w[3]~0_combout  = (\dpram_wr_ctrl_inst|wr_addr [15] & (!\dpram_wr_ctrl_inst|wr_addr [14] & (!\dpram_wr_ctrl_inst|wr_addr [13] & \edge_detection_inst|pos_edge~q )))

	.dataa(\dpram_wr_ctrl_inst|wr_addr [15]),
	.datab(\dpram_wr_ctrl_inst|wr_addr [14]),
	.datac(\dpram_wr_ctrl_inst|wr_addr [13]),
	.datad(\edge_detection_inst|pos_edge~q ),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode415w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode415w[3]~0 .lut_mask = 16'h0200;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode415w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode507w[3]~0 (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode507w[3]~0_combout  = (!\vga_ctrl_inst|addr [13] & (\vga_ctrl_inst|addr [15] & !\vga_ctrl_inst|addr [14]))

	.dataa(\vga_ctrl_inst|addr [13]),
	.datab(gnd),
	.datac(\vga_ctrl_inst|addr [15]),
	.datad(\vga_ctrl_inst|addr [14]),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode507w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode507w[3]~0 .lut_mask = 16'h0050;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode507w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode415w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode415w[3]~0_combout ),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode507w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [0]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneive_lcell_comb \vga_ctrl_inst|always3~7 (
// Equation(s):
// \vga_ctrl_inst|always3~7_combout  = (\vga_ctrl_inst|always3~4_combout  & (\vga_ctrl_inst|always3~6_combout  & \vga_ctrl_inst|always3~1_combout ))

	.dataa(gnd),
	.datab(\vga_ctrl_inst|always3~4_combout ),
	.datac(\vga_ctrl_inst|always3~6_combout ),
	.datad(\vga_ctrl_inst|always3~1_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|always3~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|always3~7 .lut_mask = 16'hC000;
defparam \vga_ctrl_inst|always3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb~0 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb~0_combout  = (\vga_ctrl_inst|always3~7_combout  & ((\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout ))) # 
// (!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs574w[0]~1_combout ))))

	.dataa(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs574w[0]~1_combout ),
	.datab(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datac(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datad(\vga_ctrl_inst|always3~7_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb~0 .lut_mask = 16'hE200;
defparam \vga_ctrl_inst|vga_rgb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N29
dffeas \vga_ctrl_inst|vga_rgb[0] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|vga_rgb~0_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|vga_rgb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[0] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|vga_rgb[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneive_lcell_comb \uart_rx_inst|Decoder1~6 (
// Equation(s):
// \uart_rx_inst|Decoder1~6_combout  = (!\uart_rx_inst|cnt [4] & (\uart_rx_inst|cnt [5] & !\uart_rx_inst|cnt [6]))

	.dataa(gnd),
	.datab(\uart_rx_inst|cnt [4]),
	.datac(\uart_rx_inst|cnt [5]),
	.datad(\uart_rx_inst|cnt [6]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder1~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder1~6 .lut_mask = 16'h0030;
defparam \uart_rx_inst|Decoder1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneive_lcell_comb \uart_rx_inst|temp_data[1]~2 (
// Equation(s):
// \uart_rx_inst|temp_data[1]~2_combout  = (\uart_rx_inst|Decoder1~6_combout  & ((\uart_rx_inst|Decoder1~4_combout  & (\rxd~input_o )) # (!\uart_rx_inst|Decoder1~4_combout  & ((\uart_rx_inst|temp_data [1]))))) # (!\uart_rx_inst|Decoder1~6_combout  & 
// (((\uart_rx_inst|temp_data [1]))))

	.dataa(\uart_rx_inst|Decoder1~6_combout ),
	.datab(\rxd~input_o ),
	.datac(\uart_rx_inst|temp_data [1]),
	.datad(\uart_rx_inst|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|temp_data[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|temp_data[1]~2 .lut_mask = 16'hD8F0;
defparam \uart_rx_inst|temp_data[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N23
dffeas \uart_rx_inst|temp_data[1] (
	.clk(\baud_select_inst|uart_clk~2clkctrl_outclk ),
	.d(\uart_rx_inst|temp_data[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|temp_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|temp_data[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|temp_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \uart_rx_inst|rec_data[1]~feeder (
// Equation(s):
// \uart_rx_inst|rec_data[1]~feeder_combout  = \uart_rx_inst|temp_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|temp_data [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|rec_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rec_data[1]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|rec_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N31
dffeas \uart_rx_inst|rec_data[1] (
	.clk(\baud_select_inst|uart_clk~2clkctrl_outclk ),
	.d(\uart_rx_inst|rec_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rec_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rec_data[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|rec_data[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y1_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode395w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode395w [3]),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [1]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode368w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode368w [3]),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode456w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [1]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs622w[0]~0 (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs622w[0]~0_combout  = (\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout )) # 
// (!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout )))))

	.dataa(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datab(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datac(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs622w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs622w[0]~0 .lut_mask = 16'hFA0C;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs622w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode385w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode385w[3]~0_combout ),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [1]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y3_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode405w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode405w [3]),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [1]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs622w[0]~1 (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs622w[0]~1_combout  = (\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs622w[0]~0_combout  & 
// (((\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout ) # (!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs622w[0]~0_combout  & 
// (\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & (\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0])))

	.dataa(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs622w[0]~0_combout ),
	.datab(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datac(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs622w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs622w[0]~1 .lut_mask = 16'hEA4A;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs622w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode415w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode415w[3]~0_combout ),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode507w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [1]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb~1 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb~1_combout  = (\vga_ctrl_inst|always3~7_combout  & ((\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout ))) # 
// (!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs622w[0]~1_combout ))))

	.dataa(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs622w[0]~1_combout ),
	.datac(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.datad(\vga_ctrl_inst|always3~7_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb~1 .lut_mask = 16'hE400;
defparam \vga_ctrl_inst|vga_rgb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N9
dffeas \vga_ctrl_inst|vga_rgb[1] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|vga_rgb~1_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|vga_rgb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[1] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|vga_rgb[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneive_lcell_comb \uart_rx_inst|temp_data[2]~3 (
// Equation(s):
// \uart_rx_inst|temp_data[2]~3_combout  = ((\uart_rx_inst|cnt [6]) # (!\uart_rx_inst|cnt [5])) # (!\uart_rx_inst|cnt [4])

	.dataa(gnd),
	.datab(\uart_rx_inst|cnt [4]),
	.datac(\uart_rx_inst|cnt [5]),
	.datad(\uart_rx_inst|cnt [6]),
	.cin(gnd),
	.combout(\uart_rx_inst|temp_data[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|temp_data[2]~3 .lut_mask = 16'hFF3F;
defparam \uart_rx_inst|temp_data[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneive_lcell_comb \uart_rx_inst|temp_data[2]~4 (
// Equation(s):
// \uart_rx_inst|temp_data[2]~4_combout  = (\uart_rx_inst|temp_data[2]~3_combout  & (((\uart_rx_inst|temp_data [2])))) # (!\uart_rx_inst|temp_data[2]~3_combout  & ((\uart_rx_inst|Decoder1~4_combout  & (\rxd~input_o )) # (!\uart_rx_inst|Decoder1~4_combout  & 
// ((\uart_rx_inst|temp_data [2])))))

	.dataa(\uart_rx_inst|temp_data[2]~3_combout ),
	.datab(\rxd~input_o ),
	.datac(\uart_rx_inst|temp_data [2]),
	.datad(\uart_rx_inst|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|temp_data[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|temp_data[2]~4 .lut_mask = 16'hE4F0;
defparam \uart_rx_inst|temp_data[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N15
dffeas \uart_rx_inst|temp_data[2] (
	.clk(\baud_select_inst|uart_clk~2clkctrl_outclk ),
	.d(\uart_rx_inst|temp_data[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|temp_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|temp_data[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|temp_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
cycloneive_lcell_comb \uart_rx_inst|rec_data[2]~feeder (
// Equation(s):
// \uart_rx_inst|rec_data[2]~feeder_combout  = \uart_rx_inst|temp_data [2]

	.dataa(\uart_rx_inst|temp_data [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_rx_inst|rec_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rec_data[2]~feeder .lut_mask = 16'hAAAA;
defparam \uart_rx_inst|rec_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N21
dffeas \uart_rx_inst|rec_data[2] (
	.clk(\baud_select_inst|uart_clk~2clkctrl_outclk ),
	.d(\uart_rx_inst|rec_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rec_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rec_data[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|rec_data[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode395w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode395w [3]),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [2]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode385w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode385w[3]~0_combout ),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [2]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode368w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode368w [3]),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode456w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [2]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs670w[0]~0 (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs670w[0]~0_combout  = (\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # 
// (!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout )) # 
// (!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout )))))

	.dataa(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datab(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs670w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs670w[0]~0 .lut_mask = 16'hE3E0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs670w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode405w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode405w [3]),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [2]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs670w[0]~1 (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs670w[0]~1_combout  = (\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs670w[0]~0_combout  & 
// ((\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout ))) # (!\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs670w[0]~0_combout  & 
// (\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout )))) # (!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs670w[0]~0_combout ))))

	.dataa(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datab(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datac(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs670w[0]~0_combout ),
	.datad(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs670w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs670w[0]~1 .lut_mask = 16'hF838;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs670w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode415w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode415w[3]~0_combout ),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode507w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [2]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb~2 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb~2_combout  = (\vga_ctrl_inst|always3~7_combout  & ((\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout ))) # 
// (!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs670w[0]~1_combout ))))

	.dataa(\vga_ctrl_inst|always3~7_combout ),
	.datab(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs670w[0]~1_combout ),
	.datac(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb~2 .lut_mask = 16'hA808;
defparam \vga_ctrl_inst|vga_rgb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N19
dffeas \vga_ctrl_inst|vga_rgb[2] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|vga_rgb~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|vga_rgb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[2] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|vga_rgb[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneive_lcell_comb \uart_rx_inst|temp_data[3]~5 (
// Equation(s):
// \uart_rx_inst|temp_data[3]~5_combout  = (\uart_rx_inst|cnt [4]) # ((\uart_rx_inst|cnt [5]) # (!\uart_rx_inst|cnt [6]))

	.dataa(gnd),
	.datab(\uart_rx_inst|cnt [4]),
	.datac(\uart_rx_inst|cnt [5]),
	.datad(\uart_rx_inst|cnt [6]),
	.cin(gnd),
	.combout(\uart_rx_inst|temp_data[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|temp_data[3]~5 .lut_mask = 16'hFCFF;
defparam \uart_rx_inst|temp_data[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneive_lcell_comb \uart_rx_inst|temp_data[3]~6 (
// Equation(s):
// \uart_rx_inst|temp_data[3]~6_combout  = (\uart_rx_inst|temp_data[3]~5_combout  & (((\uart_rx_inst|temp_data [3])))) # (!\uart_rx_inst|temp_data[3]~5_combout  & ((\uart_rx_inst|Decoder1~4_combout  & (\rxd~input_o )) # (!\uart_rx_inst|Decoder1~4_combout  & 
// ((\uart_rx_inst|temp_data [3])))))

	.dataa(\uart_rx_inst|temp_data[3]~5_combout ),
	.datab(\rxd~input_o ),
	.datac(\uart_rx_inst|temp_data [3]),
	.datad(\uart_rx_inst|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|temp_data[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|temp_data[3]~6 .lut_mask = 16'hE4F0;
defparam \uart_rx_inst|temp_data[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N17
dffeas \uart_rx_inst|temp_data[3] (
	.clk(\baud_select_inst|uart_clk~2clkctrl_outclk ),
	.d(\uart_rx_inst|temp_data[3]~6_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|temp_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|temp_data[3] .is_wysiwyg = "true";
defparam \uart_rx_inst|temp_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
cycloneive_lcell_comb \uart_rx_inst|rec_data[3]~feeder (
// Equation(s):
// \uart_rx_inst|rec_data[3]~feeder_combout  = \uart_rx_inst|temp_data [3]

	.dataa(\uart_rx_inst|temp_data [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_rx_inst|rec_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rec_data[3]~feeder .lut_mask = 16'hAAAA;
defparam \uart_rx_inst|rec_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N31
dffeas \uart_rx_inst|rec_data[3] (
	.clk(\baud_select_inst|uart_clk~2clkctrl_outclk ),
	.d(\uart_rx_inst|rec_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rec_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rec_data[3] .is_wysiwyg = "true";
defparam \uart_rx_inst|rec_data[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y4_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode405w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode405w [3]),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [3]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y5_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode395w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode395w [3]),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [3]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y20_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode368w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode368w [3]),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode456w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [3]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs718w[0]~0 (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs718w[0]~0_combout  = (\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout ) # 
// ((\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1] & (((!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0] & 
// \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))))

	.dataa(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datac(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs718w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs718w[0]~0 .lut_mask = 16'hADA8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs718w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode385w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode385w[3]~0_combout ),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [3]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs718w[0]~1 (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs718w[0]~1_combout  = (\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs718w[0]~0_combout  & 
// ((\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout ) # ((!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs718w[0]~0_combout  & 
// (((\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0] & \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout ))))

	.dataa(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datab(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs718w[0]~0_combout ),
	.datac(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs718w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs718w[0]~1 .lut_mask = 16'hBC8C;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs718w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode415w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode415w[3]~0_combout ),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode507w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [3]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb~3 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb~3_combout  = (\vga_ctrl_inst|always3~7_combout  & ((\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))) # 
// (!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs718w[0]~1_combout ))))

	.dataa(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs718w[0]~1_combout ),
	.datab(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datac(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\vga_ctrl_inst|always3~7_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb~3 .lut_mask = 16'hCA00;
defparam \vga_ctrl_inst|vga_rgb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N29
dffeas \vga_ctrl_inst|vga_rgb[3] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|vga_rgb~3_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|vga_rgb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[3] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|vga_rgb[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_lcell_comb \uart_rx_inst|Decoder1~7 (
// Equation(s):
// \uart_rx_inst|Decoder1~7_combout  = (\uart_rx_inst|cnt [0] & (\uart_rx_inst|cnt [2] & (!\uart_rx_inst|cnt [3] & \uart_rx_inst|cnt [1])))

	.dataa(\uart_rx_inst|cnt [0]),
	.datab(\uart_rx_inst|cnt [2]),
	.datac(\uart_rx_inst|cnt [3]),
	.datad(\uart_rx_inst|cnt [1]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder1~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder1~7 .lut_mask = 16'h0800;
defparam \uart_rx_inst|Decoder1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneive_lcell_comb \uart_rx_inst|Decoder1~8 (
// Equation(s):
// \uart_rx_inst|Decoder1~8_combout  = (\uart_rx_inst|cnt [4] & (!\uart_rx_inst|cnt [7] & (\uart_rx_inst|Decoder1~7_combout  & \uart_rx_inst|cnt [6])))

	.dataa(\uart_rx_inst|cnt [4]),
	.datab(\uart_rx_inst|cnt [7]),
	.datac(\uart_rx_inst|Decoder1~7_combout ),
	.datad(\uart_rx_inst|cnt [6]),
	.cin(gnd),
	.combout(\uart_rx_inst|Decoder1~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|Decoder1~8 .lut_mask = 16'h2000;
defparam \uart_rx_inst|Decoder1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
cycloneive_lcell_comb \uart_rx_inst|temp_data[4]~7 (
// Equation(s):
// \uart_rx_inst|temp_data[4]~7_combout  = (\uart_rx_inst|cnt [5] & (((\uart_rx_inst|temp_data [4])))) # (!\uart_rx_inst|cnt [5] & ((\uart_rx_inst|Decoder1~8_combout  & (\rxd~input_o )) # (!\uart_rx_inst|Decoder1~8_combout  & ((\uart_rx_inst|temp_data 
// [4])))))

	.dataa(\uart_rx_inst|cnt [5]),
	.datab(\rxd~input_o ),
	.datac(\uart_rx_inst|temp_data [4]),
	.datad(\uart_rx_inst|Decoder1~8_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|temp_data[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|temp_data[4]~7 .lut_mask = 16'hE4F0;
defparam \uart_rx_inst|temp_data[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N31
dffeas \uart_rx_inst|temp_data[4] (
	.clk(\baud_select_inst|uart_clk~2clkctrl_outclk ),
	.d(\uart_rx_inst|temp_data[4]~7_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|temp_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|temp_data[4] .is_wysiwyg = "true";
defparam \uart_rx_inst|temp_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cycloneive_lcell_comb \uart_rx_inst|rec_data[4]~feeder (
// Equation(s):
// \uart_rx_inst|rec_data[4]~feeder_combout  = \uart_rx_inst|temp_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_rx_inst|temp_data [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_rx_inst|rec_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rec_data[4]~feeder .lut_mask = 16'hF0F0;
defparam \uart_rx_inst|rec_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N25
dffeas \uart_rx_inst|rec_data[4] (
	.clk(\baud_select_inst|uart_clk~2clkctrl_outclk ),
	.d(\uart_rx_inst|rec_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rec_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rec_data[4] .is_wysiwyg = "true";
defparam \uart_rx_inst|rec_data[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y4_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode405w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode405w [3]),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [4]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode368w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode368w [3]),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode456w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [4]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode385w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode385w[3]~0_combout ),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [4]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs766w[0]~0 (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs766w[0]~0_combout  = (\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout ) # 
// (\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # (!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & 
// ((!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1]))))

	.dataa(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datab(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datac(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs766w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs766w[0]~0 .lut_mask = 16'hF0CA;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs766w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y2_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode395w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode395w [3]),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [4]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs766w[0]~1 (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs766w[0]~1_combout  = (\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs766w[0]~0_combout  & 
// ((\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout ) # ((!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # (!\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs766w[0]~0_combout  & 
// (((\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & \dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1]))))

	.dataa(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datab(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs766w[0]~0_combout ),
	.datac(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datad(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs766w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs766w[0]~1 .lut_mask = 16'hB8CC;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs766w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode415w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode415w[3]~0_combout ),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode507w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [4]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb~4 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb~4_combout  = (\vga_ctrl_inst|always3~7_combout  & ((\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout ))) # 
// (!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs766w[0]~1_combout ))))

	.dataa(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs766w[0]~1_combout ),
	.datac(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.datad(\vga_ctrl_inst|always3~7_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb~4 .lut_mask = 16'hE400;
defparam \vga_ctrl_inst|vga_rgb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N23
dffeas \vga_ctrl_inst|vga_rgb[4] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|vga_rgb~4_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|vga_rgb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[4] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|vga_rgb[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneive_lcell_comb \uart_rx_inst|temp_data[5]~8 (
// Equation(s):
// \uart_rx_inst|temp_data[5]~8_combout  = (\uart_rx_inst|cnt [4]) # ((!\uart_rx_inst|cnt [6]) # (!\uart_rx_inst|cnt [5]))

	.dataa(gnd),
	.datab(\uart_rx_inst|cnt [4]),
	.datac(\uart_rx_inst|cnt [5]),
	.datad(\uart_rx_inst|cnt [6]),
	.cin(gnd),
	.combout(\uart_rx_inst|temp_data[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|temp_data[5]~8 .lut_mask = 16'hCFFF;
defparam \uart_rx_inst|temp_data[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneive_lcell_comb \uart_rx_inst|temp_data[5]~9 (
// Equation(s):
// \uart_rx_inst|temp_data[5]~9_combout  = (\uart_rx_inst|temp_data[5]~8_combout  & (((\uart_rx_inst|temp_data [5])))) # (!\uart_rx_inst|temp_data[5]~8_combout  & ((\uart_rx_inst|Decoder1~4_combout  & (\rxd~input_o )) # (!\uart_rx_inst|Decoder1~4_combout  & 
// ((\uart_rx_inst|temp_data [5])))))

	.dataa(\uart_rx_inst|temp_data[5]~8_combout ),
	.datab(\rxd~input_o ),
	.datac(\uart_rx_inst|temp_data [5]),
	.datad(\uart_rx_inst|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|temp_data[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|temp_data[5]~9 .lut_mask = 16'hE4F0;
defparam \uart_rx_inst|temp_data[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N29
dffeas \uart_rx_inst|temp_data[5] (
	.clk(\baud_select_inst|uart_clk~2clkctrl_outclk ),
	.d(\uart_rx_inst|temp_data[5]~9_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|temp_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|temp_data[5] .is_wysiwyg = "true";
defparam \uart_rx_inst|temp_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \uart_rx_inst|rec_data[5]~feeder (
// Equation(s):
// \uart_rx_inst|rec_data[5]~feeder_combout  = \uart_rx_inst|temp_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_rx_inst|temp_data [5]),
	.cin(gnd),
	.combout(\uart_rx_inst|rec_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rec_data[5]~feeder .lut_mask = 16'hFF00;
defparam \uart_rx_inst|rec_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N9
dffeas \uart_rx_inst|rec_data[5] (
	.clk(\baud_select_inst|uart_clk~2clkctrl_outclk ),
	.d(\uart_rx_inst|rec_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rec_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rec_data[5] .is_wysiwyg = "true";
defparam \uart_rx_inst|rec_data[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode385w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode385w[3]~0_combout ),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [5]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode395w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode395w [3]),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [5]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode368w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode368w [3]),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode456w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [5]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs814w[0]~0 (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs814w[0]~0_combout  = (\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout )) # 
// (!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout )))))

	.dataa(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datab(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datac(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs814w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs814w[0]~0 .lut_mask = 16'hFA0C;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs814w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode405w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode405w [3]),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [5]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs814w[0]~1 (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs814w[0]~1_combout  = (\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs814w[0]~0_combout  & 
// (((\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout ) # (!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0])))) # (!\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs814w[0]~0_combout  & 
// (\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout  & (\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0])))

	.dataa(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datab(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs814w[0]~0_combout ),
	.datac(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs814w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs814w[0]~1 .lut_mask = 16'hEC2C;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs814w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode415w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode415w[3]~0_combout ),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode507w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [5]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb~5 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb~5_combout  = (\vga_ctrl_inst|always3~7_combout  & ((\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))) # 
// (!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs814w[0]~1_combout ))))

	.dataa(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs814w[0]~1_combout ),
	.datab(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datac(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datad(\vga_ctrl_inst|always3~7_combout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb~5 .lut_mask = 16'hCA00;
defparam \vga_ctrl_inst|vga_rgb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N25
dffeas \vga_ctrl_inst|vga_rgb[5] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|vga_rgb~5_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|vga_rgb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[5] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|vga_rgb[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneive_lcell_comb \uart_rx_inst|temp_data[6]~10 (
// Equation(s):
// \uart_rx_inst|temp_data[6]~10_combout  = (\uart_rx_inst|cnt [5] & ((\uart_rx_inst|Decoder1~8_combout  & (\rxd~input_o )) # (!\uart_rx_inst|Decoder1~8_combout  & ((\uart_rx_inst|temp_data [6]))))) # (!\uart_rx_inst|cnt [5] & (((\uart_rx_inst|temp_data 
// [6]))))

	.dataa(\uart_rx_inst|cnt [5]),
	.datab(\rxd~input_o ),
	.datac(\uart_rx_inst|temp_data [6]),
	.datad(\uart_rx_inst|Decoder1~8_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|temp_data[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|temp_data[6]~10 .lut_mask = 16'hD8F0;
defparam \uart_rx_inst|temp_data[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N25
dffeas \uart_rx_inst|temp_data[6] (
	.clk(\baud_select_inst|uart_clk~2clkctrl_outclk ),
	.d(\uart_rx_inst|temp_data[6]~10_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|temp_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|temp_data[6] .is_wysiwyg = "true";
defparam \uart_rx_inst|temp_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_lcell_comb \uart_rx_inst|rec_data[6]~feeder (
// Equation(s):
// \uart_rx_inst|rec_data[6]~feeder_combout  = \uart_rx_inst|temp_data [6]

	.dataa(\uart_rx_inst|temp_data [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_rx_inst|rec_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rec_data[6]~feeder .lut_mask = 16'hAAAA;
defparam \uart_rx_inst|rec_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N1
dffeas \uart_rx_inst|rec_data[6] (
	.clk(\baud_select_inst|uart_clk~2clkctrl_outclk ),
	.d(\uart_rx_inst|rec_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rec_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rec_data[6] .is_wysiwyg = "true";
defparam \uart_rx_inst|rec_data[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode368w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode368w [3]),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode456w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [6]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode385w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode385w[3]~0_combout ),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [6]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs862w[0]~0 (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs862w[0]~0_combout  = (\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1]) # 
// (\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout )))) # (!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & 
// (!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1])))

	.dataa(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datac(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs862w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs862w[0]~0 .lut_mask = 16'hAEA4;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs862w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y2_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode395w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode395w [3]),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [6]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y6_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode405w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode405w [3]),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [6]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs862w[0]~1 (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs862w[0]~1_combout  = (\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs862w[0]~0_combout  & 
// ((\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout ))) # (!\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs862w[0]~0_combout  & 
// (\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout )))) # (!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs862w[0]~0_combout ))

	.dataa(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datab(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs862w[0]~0_combout ),
	.datac(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datad(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs862w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs862w[0]~1 .lut_mask = 16'hEC64;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs862w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode415w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode415w[3]~0_combout ),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode507w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [6]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb~6 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb~6_combout  = (\vga_ctrl_inst|always3~7_combout  & ((\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout ))) # 
// (!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs862w[0]~1_combout ))))

	.dataa(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(\vga_ctrl_inst|always3~7_combout ),
	.datac(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs862w[0]~1_combout ),
	.datad(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb~6 .lut_mask = 16'hC840;
defparam \vga_ctrl_inst|vga_rgb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N21
dffeas \vga_ctrl_inst|vga_rgb[6] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|vga_rgb~6_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|vga_rgb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[6] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|vga_rgb[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneive_lcell_comb \uart_rx_inst|temp_data[7]~11 (
// Equation(s):
// \uart_rx_inst|temp_data[7]~11_combout  = (!\uart_rx_inst|cnt [6] & (!\uart_rx_inst|cnt [5] & (!\uart_rx_inst|cnt [3] & \uart_rx_inst|cnt [7])))

	.dataa(\uart_rx_inst|cnt [6]),
	.datab(\uart_rx_inst|cnt [5]),
	.datac(\uart_rx_inst|cnt [3]),
	.datad(\uart_rx_inst|cnt [7]),
	.cin(gnd),
	.combout(\uart_rx_inst|temp_data[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|temp_data[7]~11 .lut_mask = 16'h0100;
defparam \uart_rx_inst|temp_data[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneive_lcell_comb \uart_rx_inst|temp_data[7]~12 (
// Equation(s):
// \uart_rx_inst|temp_data[7]~12_combout  = (\uart_rx_inst|temp_data[7]~11_combout  & ((\uart_rx_inst|Decoder1~5_combout  & (\rxd~input_o )) # (!\uart_rx_inst|Decoder1~5_combout  & ((\uart_rx_inst|temp_data [7]))))) # (!\uart_rx_inst|temp_data[7]~11_combout  
// & (((\uart_rx_inst|temp_data [7]))))

	.dataa(\uart_rx_inst|temp_data[7]~11_combout ),
	.datab(\rxd~input_o ),
	.datac(\uart_rx_inst|temp_data [7]),
	.datad(\uart_rx_inst|Decoder1~5_combout ),
	.cin(gnd),
	.combout(\uart_rx_inst|temp_data[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|temp_data[7]~12 .lut_mask = 16'hD8F0;
defparam \uart_rx_inst|temp_data[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N15
dffeas \uart_rx_inst|temp_data[7] (
	.clk(\baud_select_inst|uart_clk~2clkctrl_outclk ),
	.d(\uart_rx_inst|temp_data[7]~12_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|temp_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|temp_data[7] .is_wysiwyg = "true";
defparam \uart_rx_inst|temp_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
cycloneive_lcell_comb \uart_rx_inst|rec_data[7]~feeder (
// Equation(s):
// \uart_rx_inst|rec_data[7]~feeder_combout  = \uart_rx_inst|temp_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_rx_inst|temp_data [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_rx_inst|rec_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_rx_inst|rec_data[7]~feeder .lut_mask = 16'hF0F0;
defparam \uart_rx_inst|rec_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N27
dffeas \uart_rx_inst|rec_data[7] (
	.clk(\baud_select_inst|uart_clk~2clkctrl_outclk ),
	.d(\uart_rx_inst|rec_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|rec_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|rec_data[7] .is_wysiwyg = "true";
defparam \uart_rx_inst|rec_data[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y1_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode395w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode395w [3]),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [7]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode368w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode368w [3]),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode456w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [7]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs910w[0]~0 (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs910w[0]~0_combout  = (\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0] & (((\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1])))) # 
// (!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1] & (\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout )) # 
// (!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1] & ((\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout )))))

	.dataa(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datac(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.datad(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs910w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs910w[0]~0 .lut_mask = 16'hE5E0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs910w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y3_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode405w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode405w [3]),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [7]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode385w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode385w[3]~0_combout ),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode474w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [7]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneive_lcell_comb \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs910w[0]~1 (
// Equation(s):
// \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs910w[0]~1_combout  = (\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0] & ((\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs910w[0]~0_combout  & 
// (\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31~portbdataout )) # (!\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs910w[0]~0_combout  & ((\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout 
// ))))) # (!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0] & (\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs910w[0]~0_combout ))

	.dataa(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs910w[0]~0_combout ),
	.datac(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.datad(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.cin(gnd),
	.combout(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs910w[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs910w[0]~1 .lut_mask = 16'hE6C4;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs910w[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode415w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram_ip_inst|altsyncram_component|auto_generated|decode2|w_anode415w[3]~0_combout ),
	.ena1(\dpram_ip_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode507w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\uart_rx_inst|rec_data [7]}),
	.portaaddr({\dpram_wr_ctrl_inst|wr_addr [12],\dpram_wr_ctrl_inst|wr_addr [11],\dpram_wr_ctrl_inst|wr_addr [10],\dpram_wr_ctrl_inst|wr_addr [9],\dpram_wr_ctrl_inst|wr_addr [8],\dpram_wr_ctrl_inst|wr_addr [7],\dpram_wr_ctrl_inst|wr_addr [6],\dpram_wr_ctrl_inst|wr_addr [5],\dpram_wr_ctrl_inst|wr_addr [4],
\dpram_wr_ctrl_inst|wr_addr [3],\dpram_wr_ctrl_inst|wr_addr [2],\dpram_wr_ctrl_inst|wr_addr [1],\dpram_wr_ctrl_inst|wr_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\vga_ctrl_inst|addr [12],\vga_ctrl_inst|addr [11],\vga_ctrl_inst|addr [10],\vga_ctrl_inst|addr [9],\vga_ctrl_inst|addr [8],\vga_ctrl_inst|addr [7],\vga_ctrl_inst|addr [6],\vga_ctrl_inst|addr [5],\vga_ctrl_inst|addr [4],\vga_ctrl_inst|addr [3],\vga_ctrl_inst|addr [2],\vga_ctrl_inst|addr [1],
\vga_ctrl_inst|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "dpram_ip:dpram_ip_inst|altsyncram:altsyncram_component|altsyncram_eek1:auto_generated|ALTSYNCRAM";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 40000;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \vga_ctrl_inst|vga_rgb~7 (
// Equation(s):
// \vga_ctrl_inst|vga_rgb~7_combout  = (\vga_ctrl_inst|always3~7_combout  & ((\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [2] & ((\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39~portbdataout ))) # 
// (!\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [2] & (\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs910w[0]~1_combout ))))

	.dataa(\dpram_ip_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.datab(\vga_ctrl_inst|always3~7_combout ),
	.datac(\dpram_ip_inst|altsyncram_component|auto_generated|mux3|w_mux_outputs910w[0]~1_combout ),
	.datad(\dpram_ip_inst|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.cin(gnd),
	.combout(\vga_ctrl_inst|vga_rgb~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb~7 .lut_mask = 16'hC840;
defparam \vga_ctrl_inst|vga_rgb~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N19
dffeas \vga_ctrl_inst|vga_rgb[7] (
	.clk(\clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\vga_ctrl_inst|vga_rgb~7_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ctrl_inst|vga_rgb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ctrl_inst|vga_rgb[7] .is_wysiwyg = "true";
defparam \vga_ctrl_inst|vga_rgb[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N12
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Add0~4 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Add0~4_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [2] & (\seven_tube_inst|clk_div_2khz_inst|Add0~3  $ (GND))) # (!\seven_tube_inst|clk_div_2khz_inst|counter [2] & (!\seven_tube_inst|clk_div_2khz_inst|Add0~3  
// & VCC))
// \seven_tube_inst|clk_div_2khz_inst|Add0~5  = CARRY((\seven_tube_inst|clk_div_2khz_inst|counter [2] & !\seven_tube_inst|clk_div_2khz_inst|Add0~3 ))

	.dataa(\seven_tube_inst|clk_div_2khz_inst|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\seven_tube_inst|clk_div_2khz_inst|Add0~3 ),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Add0~4_combout ),
	.cout(\seven_tube_inst|clk_div_2khz_inst|Add0~5 ));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~4 .lut_mask = 16'hA50A;
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y10_N13
dffeas \seven_tube_inst|clk_div_2khz_inst|counter[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\seven_tube_inst|clk_div_2khz_inst|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|clk_div_2khz_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter[2] .is_wysiwyg = "true";
defparam \seven_tube_inst|clk_div_2khz_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N14
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Add0~6 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Add0~6_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [3] & (!\seven_tube_inst|clk_div_2khz_inst|Add0~5 )) # (!\seven_tube_inst|clk_div_2khz_inst|counter [3] & ((\seven_tube_inst|clk_div_2khz_inst|Add0~5 ) # 
// (GND)))
// \seven_tube_inst|clk_div_2khz_inst|Add0~7  = CARRY((!\seven_tube_inst|clk_div_2khz_inst|Add0~5 ) # (!\seven_tube_inst|clk_div_2khz_inst|counter [3]))

	.dataa(gnd),
	.datab(\seven_tube_inst|clk_div_2khz_inst|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\seven_tube_inst|clk_div_2khz_inst|Add0~5 ),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Add0~6_combout ),
	.cout(\seven_tube_inst|clk_div_2khz_inst|Add0~7 ));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y10_N15
dffeas \seven_tube_inst|clk_div_2khz_inst|counter[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\seven_tube_inst|clk_div_2khz_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|clk_div_2khz_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter[3] .is_wysiwyg = "true";
defparam \seven_tube_inst|clk_div_2khz_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N16
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Add0~8 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Add0~8_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [4] & (\seven_tube_inst|clk_div_2khz_inst|Add0~7  $ (GND))) # (!\seven_tube_inst|clk_div_2khz_inst|counter [4] & (!\seven_tube_inst|clk_div_2khz_inst|Add0~7  
// & VCC))
// \seven_tube_inst|clk_div_2khz_inst|Add0~9  = CARRY((\seven_tube_inst|clk_div_2khz_inst|counter [4] & !\seven_tube_inst|clk_div_2khz_inst|Add0~7 ))

	.dataa(\seven_tube_inst|clk_div_2khz_inst|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\seven_tube_inst|clk_div_2khz_inst|Add0~7 ),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Add0~8_combout ),
	.cout(\seven_tube_inst|clk_div_2khz_inst|Add0~9 ));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~8 .lut_mask = 16'hA50A;
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N6
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|counter~5 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|counter~5_combout  = (\seven_tube_inst|clk_div_2khz_inst|Add0~8_combout  & !\seven_tube_inst|clk_div_2khz_inst|Equal0~7_combout )

	.dataa(gnd),
	.datab(\seven_tube_inst|clk_div_2khz_inst|Add0~8_combout ),
	.datac(gnd),
	.datad(\seven_tube_inst|clk_div_2khz_inst|Equal0~7_combout ),
	.cin(gnd),
	.combout(\seven_tube_inst|clk_div_2khz_inst|counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter~5 .lut_mask = 16'h00CC;
defparam \seven_tube_inst|clk_div_2khz_inst|counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N7
dffeas \seven_tube_inst|clk_div_2khz_inst|counter[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\seven_tube_inst|clk_div_2khz_inst|counter~5_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|clk_div_2khz_inst|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter[4] .is_wysiwyg = "true";
defparam \seven_tube_inst|clk_div_2khz_inst|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N18
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Add0~10 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Add0~10_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [5] & (!\seven_tube_inst|clk_div_2khz_inst|Add0~9 )) # (!\seven_tube_inst|clk_div_2khz_inst|counter [5] & ((\seven_tube_inst|clk_div_2khz_inst|Add0~9 ) # 
// (GND)))
// \seven_tube_inst|clk_div_2khz_inst|Add0~11  = CARRY((!\seven_tube_inst|clk_div_2khz_inst|Add0~9 ) # (!\seven_tube_inst|clk_div_2khz_inst|counter [5]))

	.dataa(gnd),
	.datab(\seven_tube_inst|clk_div_2khz_inst|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\seven_tube_inst|clk_div_2khz_inst|Add0~9 ),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Add0~10_combout ),
	.cout(\seven_tube_inst|clk_div_2khz_inst|Add0~11 ));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y10_N19
dffeas \seven_tube_inst|clk_div_2khz_inst|counter[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\seven_tube_inst|clk_div_2khz_inst|Add0~10_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|clk_div_2khz_inst|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter[5] .is_wysiwyg = "true";
defparam \seven_tube_inst|clk_div_2khz_inst|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N20
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Add0~12 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Add0~12_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [6] & (\seven_tube_inst|clk_div_2khz_inst|Add0~11  $ (GND))) # (!\seven_tube_inst|clk_div_2khz_inst|counter [6] & 
// (!\seven_tube_inst|clk_div_2khz_inst|Add0~11  & VCC))
// \seven_tube_inst|clk_div_2khz_inst|Add0~13  = CARRY((\seven_tube_inst|clk_div_2khz_inst|counter [6] & !\seven_tube_inst|clk_div_2khz_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\seven_tube_inst|clk_div_2khz_inst|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\seven_tube_inst|clk_div_2khz_inst|Add0~11 ),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Add0~12_combout ),
	.cout(\seven_tube_inst|clk_div_2khz_inst|Add0~13 ));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N4
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|counter~4 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|counter~4_combout  = (\seven_tube_inst|clk_div_2khz_inst|Add0~12_combout  & !\seven_tube_inst|clk_div_2khz_inst|Equal0~7_combout )

	.dataa(gnd),
	.datab(\seven_tube_inst|clk_div_2khz_inst|Add0~12_combout ),
	.datac(gnd),
	.datad(\seven_tube_inst|clk_div_2khz_inst|Equal0~7_combout ),
	.cin(gnd),
	.combout(\seven_tube_inst|clk_div_2khz_inst|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter~4 .lut_mask = 16'h00CC;
defparam \seven_tube_inst|clk_div_2khz_inst|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N5
dffeas \seven_tube_inst|clk_div_2khz_inst|counter[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\seven_tube_inst|clk_div_2khz_inst|counter~4_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|clk_div_2khz_inst|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter[6] .is_wysiwyg = "true";
defparam \seven_tube_inst|clk_div_2khz_inst|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N22
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Add0~14 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Add0~14_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [7] & (!\seven_tube_inst|clk_div_2khz_inst|Add0~13 )) # (!\seven_tube_inst|clk_div_2khz_inst|counter [7] & ((\seven_tube_inst|clk_div_2khz_inst|Add0~13 ) # 
// (GND)))
// \seven_tube_inst|clk_div_2khz_inst|Add0~15  = CARRY((!\seven_tube_inst|clk_div_2khz_inst|Add0~13 ) # (!\seven_tube_inst|clk_div_2khz_inst|counter [7]))

	.dataa(\seven_tube_inst|clk_div_2khz_inst|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\seven_tube_inst|clk_div_2khz_inst|Add0~13 ),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Add0~14_combout ),
	.cout(\seven_tube_inst|clk_div_2khz_inst|Add0~15 ));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~14 .lut_mask = 16'h5A5F;
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y10_N23
dffeas \seven_tube_inst|clk_div_2khz_inst|counter[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\seven_tube_inst|clk_div_2khz_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|clk_div_2khz_inst|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter[7] .is_wysiwyg = "true";
defparam \seven_tube_inst|clk_div_2khz_inst|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N24
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Add0~16 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Add0~16_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [8] & (\seven_tube_inst|clk_div_2khz_inst|Add0~15  $ (GND))) # (!\seven_tube_inst|clk_div_2khz_inst|counter [8] & 
// (!\seven_tube_inst|clk_div_2khz_inst|Add0~15  & VCC))
// \seven_tube_inst|clk_div_2khz_inst|Add0~17  = CARRY((\seven_tube_inst|clk_div_2khz_inst|counter [8] & !\seven_tube_inst|clk_div_2khz_inst|Add0~15 ))

	.dataa(gnd),
	.datab(\seven_tube_inst|clk_div_2khz_inst|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\seven_tube_inst|clk_div_2khz_inst|Add0~15 ),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Add0~16_combout ),
	.cout(\seven_tube_inst|clk_div_2khz_inst|Add0~17 ));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~16 .lut_mask = 16'hC30C;
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N2
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|counter~3 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|counter~3_combout  = (\seven_tube_inst|clk_div_2khz_inst|Add0~16_combout  & !\seven_tube_inst|clk_div_2khz_inst|Equal0~7_combout )

	.dataa(gnd),
	.datab(\seven_tube_inst|clk_div_2khz_inst|Add0~16_combout ),
	.datac(gnd),
	.datad(\seven_tube_inst|clk_div_2khz_inst|Equal0~7_combout ),
	.cin(gnd),
	.combout(\seven_tube_inst|clk_div_2khz_inst|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter~3 .lut_mask = 16'h00CC;
defparam \seven_tube_inst|clk_div_2khz_inst|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N3
dffeas \seven_tube_inst|clk_div_2khz_inst|counter[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\seven_tube_inst|clk_div_2khz_inst|counter~3_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|clk_div_2khz_inst|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter[8] .is_wysiwyg = "true";
defparam \seven_tube_inst|clk_div_2khz_inst|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N26
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Add0~18 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Add0~18_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [9] & (!\seven_tube_inst|clk_div_2khz_inst|Add0~17 )) # (!\seven_tube_inst|clk_div_2khz_inst|counter [9] & ((\seven_tube_inst|clk_div_2khz_inst|Add0~17 ) # 
// (GND)))
// \seven_tube_inst|clk_div_2khz_inst|Add0~19  = CARRY((!\seven_tube_inst|clk_div_2khz_inst|Add0~17 ) # (!\seven_tube_inst|clk_div_2khz_inst|counter [9]))

	.dataa(gnd),
	.datab(\seven_tube_inst|clk_div_2khz_inst|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\seven_tube_inst|clk_div_2khz_inst|Add0~17 ),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Add0~18_combout ),
	.cout(\seven_tube_inst|clk_div_2khz_inst|Add0~19 ));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~18 .lut_mask = 16'h3C3F;
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N0
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|counter~2 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|counter~2_combout  = (\seven_tube_inst|clk_div_2khz_inst|Add0~18_combout  & !\seven_tube_inst|clk_div_2khz_inst|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\seven_tube_inst|clk_div_2khz_inst|Add0~18_combout ),
	.datad(\seven_tube_inst|clk_div_2khz_inst|Equal0~7_combout ),
	.cin(gnd),
	.combout(\seven_tube_inst|clk_div_2khz_inst|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter~2 .lut_mask = 16'h00F0;
defparam \seven_tube_inst|clk_div_2khz_inst|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N1
dffeas \seven_tube_inst|clk_div_2khz_inst|counter[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\seven_tube_inst|clk_div_2khz_inst|counter~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|clk_div_2khz_inst|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter[9] .is_wysiwyg = "true";
defparam \seven_tube_inst|clk_div_2khz_inst|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N28
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Add0~20 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Add0~20_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [10] & (\seven_tube_inst|clk_div_2khz_inst|Add0~19  $ (GND))) # (!\seven_tube_inst|clk_div_2khz_inst|counter [10] & 
// (!\seven_tube_inst|clk_div_2khz_inst|Add0~19  & VCC))
// \seven_tube_inst|clk_div_2khz_inst|Add0~21  = CARRY((\seven_tube_inst|clk_div_2khz_inst|counter [10] & !\seven_tube_inst|clk_div_2khz_inst|Add0~19 ))

	.dataa(gnd),
	.datab(\seven_tube_inst|clk_div_2khz_inst|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\seven_tube_inst|clk_div_2khz_inst|Add0~19 ),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Add0~20_combout ),
	.cout(\seven_tube_inst|clk_div_2khz_inst|Add0~21 ));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~20 .lut_mask = 16'hC30C;
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y10_N29
dffeas \seven_tube_inst|clk_div_2khz_inst|counter[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\seven_tube_inst|clk_div_2khz_inst|Add0~20_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|clk_div_2khz_inst|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter[10] .is_wysiwyg = "true";
defparam \seven_tube_inst|clk_div_2khz_inst|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N30
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Add0~22 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Add0~22_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [11] & (!\seven_tube_inst|clk_div_2khz_inst|Add0~21 )) # (!\seven_tube_inst|clk_div_2khz_inst|counter [11] & ((\seven_tube_inst|clk_div_2khz_inst|Add0~21 ) # 
// (GND)))
// \seven_tube_inst|clk_div_2khz_inst|Add0~23  = CARRY((!\seven_tube_inst|clk_div_2khz_inst|Add0~21 ) # (!\seven_tube_inst|clk_div_2khz_inst|counter [11]))

	.dataa(\seven_tube_inst|clk_div_2khz_inst|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\seven_tube_inst|clk_div_2khz_inst|Add0~21 ),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Add0~22_combout ),
	.cout(\seven_tube_inst|clk_div_2khz_inst|Add0~23 ));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~22 .lut_mask = 16'h5A5F;
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y10_N31
dffeas \seven_tube_inst|clk_div_2khz_inst|counter[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\seven_tube_inst|clk_div_2khz_inst|Add0~22_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|clk_div_2khz_inst|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter[11] .is_wysiwyg = "true";
defparam \seven_tube_inst|clk_div_2khz_inst|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N0
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Add0~24 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Add0~24_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [12] & (\seven_tube_inst|clk_div_2khz_inst|Add0~23  $ (GND))) # (!\seven_tube_inst|clk_div_2khz_inst|counter [12] & 
// (!\seven_tube_inst|clk_div_2khz_inst|Add0~23  & VCC))
// \seven_tube_inst|clk_div_2khz_inst|Add0~25  = CARRY((\seven_tube_inst|clk_div_2khz_inst|counter [12] & !\seven_tube_inst|clk_div_2khz_inst|Add0~23 ))

	.dataa(gnd),
	.datab(\seven_tube_inst|clk_div_2khz_inst|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\seven_tube_inst|clk_div_2khz_inst|Add0~23 ),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Add0~24_combout ),
	.cout(\seven_tube_inst|clk_div_2khz_inst|Add0~25 ));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~24 .lut_mask = 16'hC30C;
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y9_N1
dffeas \seven_tube_inst|clk_div_2khz_inst|counter[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\seven_tube_inst|clk_div_2khz_inst|Add0~24_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|clk_div_2khz_inst|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter[12] .is_wysiwyg = "true";
defparam \seven_tube_inst|clk_div_2khz_inst|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N2
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Add0~26 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Add0~26_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [13] & (!\seven_tube_inst|clk_div_2khz_inst|Add0~25 )) # (!\seven_tube_inst|clk_div_2khz_inst|counter [13] & ((\seven_tube_inst|clk_div_2khz_inst|Add0~25 ) # 
// (GND)))
// \seven_tube_inst|clk_div_2khz_inst|Add0~27  = CARRY((!\seven_tube_inst|clk_div_2khz_inst|Add0~25 ) # (!\seven_tube_inst|clk_div_2khz_inst|counter [13]))

	.dataa(gnd),
	.datab(\seven_tube_inst|clk_div_2khz_inst|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\seven_tube_inst|clk_div_2khz_inst|Add0~25 ),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Add0~26_combout ),
	.cout(\seven_tube_inst|clk_div_2khz_inst|Add0~27 ));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~26 .lut_mask = 16'h3C3F;
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y9_N3
dffeas \seven_tube_inst|clk_div_2khz_inst|counter[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\seven_tube_inst|clk_div_2khz_inst|Add0~26_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|clk_div_2khz_inst|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter[13] .is_wysiwyg = "true";
defparam \seven_tube_inst|clk_div_2khz_inst|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N4
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Add0~28 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Add0~28_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [14] & (\seven_tube_inst|clk_div_2khz_inst|Add0~27  $ (GND))) # (!\seven_tube_inst|clk_div_2khz_inst|counter [14] & 
// (!\seven_tube_inst|clk_div_2khz_inst|Add0~27  & VCC))
// \seven_tube_inst|clk_div_2khz_inst|Add0~29  = CARRY((\seven_tube_inst|clk_div_2khz_inst|counter [14] & !\seven_tube_inst|clk_div_2khz_inst|Add0~27 ))

	.dataa(\seven_tube_inst|clk_div_2khz_inst|counter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\seven_tube_inst|clk_div_2khz_inst|Add0~27 ),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Add0~28_combout ),
	.cout(\seven_tube_inst|clk_div_2khz_inst|Add0~29 ));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~28 .lut_mask = 16'hA50A;
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N6
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|counter~1 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|counter~1_combout  = (\seven_tube_inst|clk_div_2khz_inst|Add0~28_combout  & !\seven_tube_inst|clk_div_2khz_inst|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\seven_tube_inst|clk_div_2khz_inst|Add0~28_combout ),
	.datad(\seven_tube_inst|clk_div_2khz_inst|Equal0~7_combout ),
	.cin(gnd),
	.combout(\seven_tube_inst|clk_div_2khz_inst|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter~1 .lut_mask = 16'h00F0;
defparam \seven_tube_inst|clk_div_2khz_inst|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N7
dffeas \seven_tube_inst|clk_div_2khz_inst|counter[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\seven_tube_inst|clk_div_2khz_inst|counter~1_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|clk_div_2khz_inst|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter[14] .is_wysiwyg = "true";
defparam \seven_tube_inst|clk_div_2khz_inst|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N26
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Equal0~3 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Equal0~3_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [14] & (!\seven_tube_inst|clk_div_2khz_inst|counter [13] & (!\seven_tube_inst|clk_div_2khz_inst|counter [11] & !\seven_tube_inst|clk_div_2khz_inst|counter 
// [12])))

	.dataa(\seven_tube_inst|clk_div_2khz_inst|counter [14]),
	.datab(\seven_tube_inst|clk_div_2khz_inst|counter [13]),
	.datac(\seven_tube_inst|clk_div_2khz_inst|counter [11]),
	.datad(\seven_tube_inst|clk_div_2khz_inst|counter [12]),
	.cin(gnd),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Equal0~3 .lut_mask = 16'h0002;
defparam \seven_tube_inst|clk_div_2khz_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N6
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Add0~30 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Add0~30_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [15] & (!\seven_tube_inst|clk_div_2khz_inst|Add0~29 )) # (!\seven_tube_inst|clk_div_2khz_inst|counter [15] & ((\seven_tube_inst|clk_div_2khz_inst|Add0~29 ) # 
// (GND)))
// \seven_tube_inst|clk_div_2khz_inst|Add0~31  = CARRY((!\seven_tube_inst|clk_div_2khz_inst|Add0~29 ) # (!\seven_tube_inst|clk_div_2khz_inst|counter [15]))

	.dataa(gnd),
	.datab(\seven_tube_inst|clk_div_2khz_inst|counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\seven_tube_inst|clk_div_2khz_inst|Add0~29 ),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Add0~30_combout ),
	.cout(\seven_tube_inst|clk_div_2khz_inst|Add0~31 ));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~30 .lut_mask = 16'h3C3F;
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N26
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|counter~0 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|counter~0_combout  = (\seven_tube_inst|clk_div_2khz_inst|Add0~30_combout  & !\seven_tube_inst|clk_div_2khz_inst|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\seven_tube_inst|clk_div_2khz_inst|Add0~30_combout ),
	.datad(\seven_tube_inst|clk_div_2khz_inst|Equal0~7_combout ),
	.cin(gnd),
	.combout(\seven_tube_inst|clk_div_2khz_inst|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter~0 .lut_mask = 16'h00F0;
defparam \seven_tube_inst|clk_div_2khz_inst|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N27
dffeas \seven_tube_inst|clk_div_2khz_inst|counter[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\seven_tube_inst|clk_div_2khz_inst|counter~0_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|clk_div_2khz_inst|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter[15] .is_wysiwyg = "true";
defparam \seven_tube_inst|clk_div_2khz_inst|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N8
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Add0~32 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Add0~32_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [16] & (\seven_tube_inst|clk_div_2khz_inst|Add0~31  $ (GND))) # (!\seven_tube_inst|clk_div_2khz_inst|counter [16] & 
// (!\seven_tube_inst|clk_div_2khz_inst|Add0~31  & VCC))
// \seven_tube_inst|clk_div_2khz_inst|Add0~33  = CARRY((\seven_tube_inst|clk_div_2khz_inst|counter [16] & !\seven_tube_inst|clk_div_2khz_inst|Add0~31 ))

	.dataa(gnd),
	.datab(\seven_tube_inst|clk_div_2khz_inst|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\seven_tube_inst|clk_div_2khz_inst|Add0~31 ),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Add0~32_combout ),
	.cout(\seven_tube_inst|clk_div_2khz_inst|Add0~33 ));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~32 .lut_mask = 16'hC30C;
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y9_N9
dffeas \seven_tube_inst|clk_div_2khz_inst|counter[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\seven_tube_inst|clk_div_2khz_inst|Add0~32_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|clk_div_2khz_inst|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter[16] .is_wysiwyg = "true";
defparam \seven_tube_inst|clk_div_2khz_inst|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N10
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Add0~34 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Add0~34_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [17] & (!\seven_tube_inst|clk_div_2khz_inst|Add0~33 )) # (!\seven_tube_inst|clk_div_2khz_inst|counter [17] & ((\seven_tube_inst|clk_div_2khz_inst|Add0~33 ) # 
// (GND)))
// \seven_tube_inst|clk_div_2khz_inst|Add0~35  = CARRY((!\seven_tube_inst|clk_div_2khz_inst|Add0~33 ) # (!\seven_tube_inst|clk_div_2khz_inst|counter [17]))

	.dataa(\seven_tube_inst|clk_div_2khz_inst|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\seven_tube_inst|clk_div_2khz_inst|Add0~33 ),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Add0~34_combout ),
	.cout(\seven_tube_inst|clk_div_2khz_inst|Add0~35 ));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~34 .lut_mask = 16'h5A5F;
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y9_N11
dffeas \seven_tube_inst|clk_div_2khz_inst|counter[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\seven_tube_inst|clk_div_2khz_inst|Add0~34_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|clk_div_2khz_inst|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter[17] .is_wysiwyg = "true";
defparam \seven_tube_inst|clk_div_2khz_inst|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N12
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Add0~36 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Add0~36_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [18] & (\seven_tube_inst|clk_div_2khz_inst|Add0~35  $ (GND))) # (!\seven_tube_inst|clk_div_2khz_inst|counter [18] & 
// (!\seven_tube_inst|clk_div_2khz_inst|Add0~35  & VCC))
// \seven_tube_inst|clk_div_2khz_inst|Add0~37  = CARRY((\seven_tube_inst|clk_div_2khz_inst|counter [18] & !\seven_tube_inst|clk_div_2khz_inst|Add0~35 ))

	.dataa(\seven_tube_inst|clk_div_2khz_inst|counter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\seven_tube_inst|clk_div_2khz_inst|Add0~35 ),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Add0~36_combout ),
	.cout(\seven_tube_inst|clk_div_2khz_inst|Add0~37 ));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~36 .lut_mask = 16'hA50A;
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y9_N13
dffeas \seven_tube_inst|clk_div_2khz_inst|counter[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\seven_tube_inst|clk_div_2khz_inst|Add0~36_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|clk_div_2khz_inst|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter[18] .is_wysiwyg = "true";
defparam \seven_tube_inst|clk_div_2khz_inst|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N14
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Add0~38 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Add0~38_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [19] & (!\seven_tube_inst|clk_div_2khz_inst|Add0~37 )) # (!\seven_tube_inst|clk_div_2khz_inst|counter [19] & ((\seven_tube_inst|clk_div_2khz_inst|Add0~37 ) # 
// (GND)))
// \seven_tube_inst|clk_div_2khz_inst|Add0~39  = CARRY((!\seven_tube_inst|clk_div_2khz_inst|Add0~37 ) # (!\seven_tube_inst|clk_div_2khz_inst|counter [19]))

	.dataa(gnd),
	.datab(\seven_tube_inst|clk_div_2khz_inst|counter [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\seven_tube_inst|clk_div_2khz_inst|Add0~37 ),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Add0~38_combout ),
	.cout(\seven_tube_inst|clk_div_2khz_inst|Add0~39 ));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~38 .lut_mask = 16'h3C3F;
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y9_N15
dffeas \seven_tube_inst|clk_div_2khz_inst|counter[19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\seven_tube_inst|clk_div_2khz_inst|Add0~38_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|clk_div_2khz_inst|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter[19] .is_wysiwyg = "true";
defparam \seven_tube_inst|clk_div_2khz_inst|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N16
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Add0~40 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Add0~40_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [20] & (\seven_tube_inst|clk_div_2khz_inst|Add0~39  $ (GND))) # (!\seven_tube_inst|clk_div_2khz_inst|counter [20] & 
// (!\seven_tube_inst|clk_div_2khz_inst|Add0~39  & VCC))
// \seven_tube_inst|clk_div_2khz_inst|Add0~41  = CARRY((\seven_tube_inst|clk_div_2khz_inst|counter [20] & !\seven_tube_inst|clk_div_2khz_inst|Add0~39 ))

	.dataa(gnd),
	.datab(\seven_tube_inst|clk_div_2khz_inst|counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\seven_tube_inst|clk_div_2khz_inst|Add0~39 ),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Add0~40_combout ),
	.cout(\seven_tube_inst|clk_div_2khz_inst|Add0~41 ));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~40 .lut_mask = 16'hC30C;
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y9_N17
dffeas \seven_tube_inst|clk_div_2khz_inst|counter[20] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\seven_tube_inst|clk_div_2khz_inst|Add0~40_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|clk_div_2khz_inst|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter[20] .is_wysiwyg = "true";
defparam \seven_tube_inst|clk_div_2khz_inst|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N18
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Add0~42 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Add0~42_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [21] & (!\seven_tube_inst|clk_div_2khz_inst|Add0~41 )) # (!\seven_tube_inst|clk_div_2khz_inst|counter [21] & ((\seven_tube_inst|clk_div_2khz_inst|Add0~41 ) # 
// (GND)))
// \seven_tube_inst|clk_div_2khz_inst|Add0~43  = CARRY((!\seven_tube_inst|clk_div_2khz_inst|Add0~41 ) # (!\seven_tube_inst|clk_div_2khz_inst|counter [21]))

	.dataa(gnd),
	.datab(\seven_tube_inst|clk_div_2khz_inst|counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\seven_tube_inst|clk_div_2khz_inst|Add0~41 ),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Add0~42_combout ),
	.cout(\seven_tube_inst|clk_div_2khz_inst|Add0~43 ));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~42 .lut_mask = 16'h3C3F;
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y9_N19
dffeas \seven_tube_inst|clk_div_2khz_inst|counter[21] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\seven_tube_inst|clk_div_2khz_inst|Add0~42_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|clk_div_2khz_inst|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter[21] .is_wysiwyg = "true";
defparam \seven_tube_inst|clk_div_2khz_inst|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N20
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Add0~44 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Add0~44_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [22] & (\seven_tube_inst|clk_div_2khz_inst|Add0~43  $ (GND))) # (!\seven_tube_inst|clk_div_2khz_inst|counter [22] & 
// (!\seven_tube_inst|clk_div_2khz_inst|Add0~43  & VCC))
// \seven_tube_inst|clk_div_2khz_inst|Add0~45  = CARRY((\seven_tube_inst|clk_div_2khz_inst|counter [22] & !\seven_tube_inst|clk_div_2khz_inst|Add0~43 ))

	.dataa(gnd),
	.datab(\seven_tube_inst|clk_div_2khz_inst|counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\seven_tube_inst|clk_div_2khz_inst|Add0~43 ),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Add0~44_combout ),
	.cout(\seven_tube_inst|clk_div_2khz_inst|Add0~45 ));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~44 .lut_mask = 16'hC30C;
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y9_N21
dffeas \seven_tube_inst|clk_div_2khz_inst|counter[22] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\seven_tube_inst|clk_div_2khz_inst|Add0~44_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|clk_div_2khz_inst|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter[22] .is_wysiwyg = "true";
defparam \seven_tube_inst|clk_div_2khz_inst|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N30
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Equal0~1 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Equal0~1_combout  = (!\seven_tube_inst|clk_div_2khz_inst|counter [22] & (!\seven_tube_inst|clk_div_2khz_inst|counter [21] & (!\seven_tube_inst|clk_div_2khz_inst|counter [19] & !\seven_tube_inst|clk_div_2khz_inst|counter 
// [20])))

	.dataa(\seven_tube_inst|clk_div_2khz_inst|counter [22]),
	.datab(\seven_tube_inst|clk_div_2khz_inst|counter [21]),
	.datac(\seven_tube_inst|clk_div_2khz_inst|counter [19]),
	.datad(\seven_tube_inst|clk_div_2khz_inst|counter [20]),
	.cin(gnd),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \seven_tube_inst|clk_div_2khz_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N28
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Equal0~2 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Equal0~2_combout  = (!\seven_tube_inst|clk_div_2khz_inst|counter [18] & (\seven_tube_inst|clk_div_2khz_inst|counter [15] & (!\seven_tube_inst|clk_div_2khz_inst|counter [16] & !\seven_tube_inst|clk_div_2khz_inst|counter 
// [17])))

	.dataa(\seven_tube_inst|clk_div_2khz_inst|counter [18]),
	.datab(\seven_tube_inst|clk_div_2khz_inst|counter [15]),
	.datac(\seven_tube_inst|clk_div_2khz_inst|counter [16]),
	.datad(\seven_tube_inst|clk_div_2khz_inst|counter [17]),
	.cin(gnd),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Equal0~2 .lut_mask = 16'h0004;
defparam \seven_tube_inst|clk_div_2khz_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N22
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Add0~46 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Add0~46_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [23] & (!\seven_tube_inst|clk_div_2khz_inst|Add0~45 )) # (!\seven_tube_inst|clk_div_2khz_inst|counter [23] & ((\seven_tube_inst|clk_div_2khz_inst|Add0~45 ) # 
// (GND)))
// \seven_tube_inst|clk_div_2khz_inst|Add0~47  = CARRY((!\seven_tube_inst|clk_div_2khz_inst|Add0~45 ) # (!\seven_tube_inst|clk_div_2khz_inst|counter [23]))

	.dataa(\seven_tube_inst|clk_div_2khz_inst|counter [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\seven_tube_inst|clk_div_2khz_inst|Add0~45 ),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Add0~46_combout ),
	.cout(\seven_tube_inst|clk_div_2khz_inst|Add0~47 ));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~46 .lut_mask = 16'h5A5F;
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y9_N23
dffeas \seven_tube_inst|clk_div_2khz_inst|counter[23] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\seven_tube_inst|clk_div_2khz_inst|Add0~46_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|clk_div_2khz_inst|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter[23] .is_wysiwyg = "true";
defparam \seven_tube_inst|clk_div_2khz_inst|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N24
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Add0~48 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Add0~48_combout  = \seven_tube_inst|clk_div_2khz_inst|Add0~47  $ (!\seven_tube_inst|clk_div_2khz_inst|counter [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\seven_tube_inst|clk_div_2khz_inst|counter [24]),
	.cin(\seven_tube_inst|clk_div_2khz_inst|Add0~47 ),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~48 .lut_mask = 16'hF00F;
defparam \seven_tube_inst|clk_div_2khz_inst|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y9_N25
dffeas \seven_tube_inst|clk_div_2khz_inst|counter[24] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\seven_tube_inst|clk_div_2khz_inst|Add0~48_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|clk_div_2khz_inst|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|counter[24] .is_wysiwyg = "true";
defparam \seven_tube_inst|clk_div_2khz_inst|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N18
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Equal0~0 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Equal0~0_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [1] & (!\seven_tube_inst|clk_div_2khz_inst|counter [24] & (\seven_tube_inst|clk_div_2khz_inst|counter [0] & !\seven_tube_inst|clk_div_2khz_inst|counter 
// [23])))

	.dataa(\seven_tube_inst|clk_div_2khz_inst|counter [1]),
	.datab(\seven_tube_inst|clk_div_2khz_inst|counter [24]),
	.datac(\seven_tube_inst|clk_div_2khz_inst|counter [0]),
	.datad(\seven_tube_inst|clk_div_2khz_inst|counter [23]),
	.cin(gnd),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Equal0~0 .lut_mask = 16'h0020;
defparam \seven_tube_inst|clk_div_2khz_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N12
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Equal0~4 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Equal0~4_combout  = (\seven_tube_inst|clk_div_2khz_inst|Equal0~3_combout  & (\seven_tube_inst|clk_div_2khz_inst|Equal0~1_combout  & (\seven_tube_inst|clk_div_2khz_inst|Equal0~2_combout  & 
// \seven_tube_inst|clk_div_2khz_inst|Equal0~0_combout )))

	.dataa(\seven_tube_inst|clk_div_2khz_inst|Equal0~3_combout ),
	.datab(\seven_tube_inst|clk_div_2khz_inst|Equal0~1_combout ),
	.datac(\seven_tube_inst|clk_div_2khz_inst|Equal0~2_combout ),
	.datad(\seven_tube_inst|clk_div_2khz_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Equal0~4 .lut_mask = 16'h8000;
defparam \seven_tube_inst|clk_div_2khz_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N30
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Equal0~6 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Equal0~6_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [3] & (\seven_tube_inst|clk_div_2khz_inst|counter [6] & (!\seven_tube_inst|clk_div_2khz_inst|counter [4] & !\seven_tube_inst|clk_div_2khz_inst|counter 
// [5])))

	.dataa(\seven_tube_inst|clk_div_2khz_inst|counter [3]),
	.datab(\seven_tube_inst|clk_div_2khz_inst|counter [6]),
	.datac(\seven_tube_inst|clk_div_2khz_inst|counter [4]),
	.datad(\seven_tube_inst|clk_div_2khz_inst|counter [5]),
	.cin(gnd),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Equal0~6 .lut_mask = 16'h0008;
defparam \seven_tube_inst|clk_div_2khz_inst|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N24
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Equal0~5 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Equal0~5_combout  = (\seven_tube_inst|clk_div_2khz_inst|counter [8] & (!\seven_tube_inst|clk_div_2khz_inst|counter [10] & (\seven_tube_inst|clk_div_2khz_inst|counter [9] & !\seven_tube_inst|clk_div_2khz_inst|counter 
// [7])))

	.dataa(\seven_tube_inst|clk_div_2khz_inst|counter [8]),
	.datab(\seven_tube_inst|clk_div_2khz_inst|counter [10]),
	.datac(\seven_tube_inst|clk_div_2khz_inst|counter [9]),
	.datad(\seven_tube_inst|clk_div_2khz_inst|counter [7]),
	.cin(gnd),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Equal0~5 .lut_mask = 16'h0020;
defparam \seven_tube_inst|clk_div_2khz_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N0
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|Equal0~7 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|Equal0~7_combout  = (\seven_tube_inst|clk_div_2khz_inst|Equal0~4_combout  & (\seven_tube_inst|clk_div_2khz_inst|counter [2] & (\seven_tube_inst|clk_div_2khz_inst|Equal0~6_combout  & 
// \seven_tube_inst|clk_div_2khz_inst|Equal0~5_combout )))

	.dataa(\seven_tube_inst|clk_div_2khz_inst|Equal0~4_combout ),
	.datab(\seven_tube_inst|clk_div_2khz_inst|counter [2]),
	.datac(\seven_tube_inst|clk_div_2khz_inst|Equal0~6_combout ),
	.datad(\seven_tube_inst|clk_div_2khz_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\seven_tube_inst|clk_div_2khz_inst|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|Equal0~7 .lut_mask = 16'h8000;
defparam \seven_tube_inst|clk_div_2khz_inst|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N20
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|clk_out~0 (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|clk_out~0_combout  = \seven_tube_inst|clk_div_2khz_inst|clk_out~q  $ (\seven_tube_inst|clk_div_2khz_inst|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\seven_tube_inst|clk_div_2khz_inst|clk_out~q ),
	.datad(\seven_tube_inst|clk_div_2khz_inst|Equal0~7_combout ),
	.cin(gnd),
	.combout(\seven_tube_inst|clk_div_2khz_inst|clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|clk_out~0 .lut_mask = 16'h0FF0;
defparam \seven_tube_inst|clk_div_2khz_inst|clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N4
cycloneive_lcell_comb \seven_tube_inst|clk_div_2khz_inst|clk_out~feeder (
// Equation(s):
// \seven_tube_inst|clk_div_2khz_inst|clk_out~feeder_combout  = \seven_tube_inst|clk_div_2khz_inst|clk_out~0_combout 

	.dataa(gnd),
	.datab(\seven_tube_inst|clk_div_2khz_inst|clk_out~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\seven_tube_inst|clk_div_2khz_inst|clk_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|clk_out~feeder .lut_mask = 16'hCCCC;
defparam \seven_tube_inst|clk_div_2khz_inst|clk_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N5
dffeas \seven_tube_inst|clk_div_2khz_inst|clk_out (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\seven_tube_inst|clk_div_2khz_inst|clk_out~feeder_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|clk_div_2khz_inst|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|clk_out .is_wysiwyg = "true";
defparam \seven_tube_inst|clk_div_2khz_inst|clk_out .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \seven_tube_inst|clk_div_2khz_inst|clk_out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\seven_tube_inst|clk_div_2khz_inst|clk_out~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\seven_tube_inst|clk_div_2khz_inst|clk_out~clkctrl_outclk ));
// synopsys translate_off
defparam \seven_tube_inst|clk_div_2khz_inst|clk_out~clkctrl .clock_type = "global clock";
defparam \seven_tube_inst|clk_div_2khz_inst|clk_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N20
cycloneive_lcell_comb \seven_tube_inst|seg_ctrl_inst|sel~2 (
// Equation(s):
// \seven_tube_inst|seg_ctrl_inst|sel~2_combout  = (\seven_tube_inst|seg_ctrl_inst|sel [0] & (!\seven_tube_inst|seg_ctrl_inst|sel [2] & \seven_tube_inst|seg_ctrl_inst|sel [1])) # (!\seven_tube_inst|seg_ctrl_inst|sel [0] & (\seven_tube_inst|seg_ctrl_inst|sel 
// [2] & !\seven_tube_inst|seg_ctrl_inst|sel [1]))

	.dataa(gnd),
	.datab(\seven_tube_inst|seg_ctrl_inst|sel [0]),
	.datac(\seven_tube_inst|seg_ctrl_inst|sel [2]),
	.datad(\seven_tube_inst|seg_ctrl_inst|sel [1]),
	.cin(gnd),
	.combout(\seven_tube_inst|seg_ctrl_inst|sel~2_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|sel~2 .lut_mask = 16'h0C30;
defparam \seven_tube_inst|seg_ctrl_inst|sel~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N21
dffeas \seven_tube_inst|seg_ctrl_inst|sel[2] (
	.clk(\seven_tube_inst|clk_div_2khz_inst|clk_out~clkctrl_outclk ),
	.d(\seven_tube_inst|seg_ctrl_inst|sel~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|seg_ctrl_inst|sel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|sel[2] .is_wysiwyg = "true";
defparam \seven_tube_inst|seg_ctrl_inst|sel[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N10
cycloneive_lcell_comb \seven_tube_inst|seg_ctrl_inst|sel~1 (
// Equation(s):
// \seven_tube_inst|seg_ctrl_inst|sel~1_combout  = (!\seven_tube_inst|seg_ctrl_inst|sel [2] & (\seven_tube_inst|seg_ctrl_inst|sel [1] $ (\seven_tube_inst|seg_ctrl_inst|sel [0])))

	.dataa(gnd),
	.datab(\seven_tube_inst|seg_ctrl_inst|sel [2]),
	.datac(\seven_tube_inst|seg_ctrl_inst|sel [1]),
	.datad(\seven_tube_inst|seg_ctrl_inst|sel [0]),
	.cin(gnd),
	.combout(\seven_tube_inst|seg_ctrl_inst|sel~1_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|sel~1 .lut_mask = 16'h0330;
defparam \seven_tube_inst|seg_ctrl_inst|sel~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N11
dffeas \seven_tube_inst|seg_ctrl_inst|sel[1] (
	.clk(\seven_tube_inst|clk_div_2khz_inst|clk_out~clkctrl_outclk ),
	.d(\seven_tube_inst|seg_ctrl_inst|sel~1_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|seg_ctrl_inst|sel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|sel[1] .is_wysiwyg = "true";
defparam \seven_tube_inst|seg_ctrl_inst|sel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N24
cycloneive_lcell_comb \seven_tube_inst|seg_ctrl_inst|sel~0 (
// Equation(s):
// \seven_tube_inst|seg_ctrl_inst|sel~0_combout  = (!\seven_tube_inst|seg_ctrl_inst|sel [0] & ((!\seven_tube_inst|seg_ctrl_inst|sel [2]) # (!\seven_tube_inst|seg_ctrl_inst|sel [1])))

	.dataa(\seven_tube_inst|seg_ctrl_inst|sel [1]),
	.datab(gnd),
	.datac(\seven_tube_inst|seg_ctrl_inst|sel [0]),
	.datad(\seven_tube_inst|seg_ctrl_inst|sel [2]),
	.cin(gnd),
	.combout(\seven_tube_inst|seg_ctrl_inst|sel~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|sel~0 .lut_mask = 16'h050F;
defparam \seven_tube_inst|seg_ctrl_inst|sel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N25
dffeas \seven_tube_inst|seg_ctrl_inst|sel[0] (
	.clk(\seven_tube_inst|clk_div_2khz_inst|clk_out~clkctrl_outclk ),
	.d(\seven_tube_inst|seg_ctrl_inst|sel~0_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\seven_tube_inst|seg_ctrl_inst|sel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|sel[0] .is_wysiwyg = "true";
defparam \seven_tube_inst|seg_ctrl_inst|sel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N22
cycloneive_lcell_comb \baud_select_inst|Decoder0~2 (
// Equation(s):
// \baud_select_inst|Decoder0~2_combout  = (\baud_select_inst|pulse_cnt_inst|pulse_cnt [1] & (!\baud_select_inst|pulse_cnt_inst|pulse_cnt [2] & \baud_select_inst|pulse_cnt_inst|pulse_cnt [0]))

	.dataa(\baud_select_inst|pulse_cnt_inst|pulse_cnt [1]),
	.datab(\baud_select_inst|pulse_cnt_inst|pulse_cnt [2]),
	.datac(\baud_select_inst|pulse_cnt_inst|pulse_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\baud_select_inst|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|Decoder0~2 .lut_mask = 16'h2020;
defparam \baud_select_inst|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N23
dffeas \baud_select_inst|uart_baud[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_baud [18]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_baud[18] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_baud[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N24
cycloneive_lcell_comb \seven_tube_inst|seg_ctrl_inst|data_tmp[3]~0 (
// Equation(s):
// \seven_tube_inst|seg_ctrl_inst|data_tmp[3]~0_combout  = (!\seven_tube_inst|seg_ctrl_inst|sel [2] & !\clk_gen_inst|altpll_component|auto_generated|locked~combout )

	.dataa(\seven_tube_inst|seg_ctrl_inst|sel [2]),
	.datab(gnd),
	.datac(\clk_gen_inst|altpll_component|auto_generated|locked~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|data_tmp[3]~0 .lut_mask = 16'h0505;
defparam \seven_tube_inst|seg_ctrl_inst|data_tmp[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N28
cycloneive_lcell_comb \baud_select_inst|uart_baud~1 (
// Equation(s):
// \baud_select_inst|uart_baud~1_combout  = (!\baud_select_inst|pulse_cnt_inst|pulse_cnt [1] & (\baud_select_inst|pulse_cnt_inst|pulse_cnt [2] $ (\baud_select_inst|pulse_cnt_inst|pulse_cnt [0])))

	.dataa(\baud_select_inst|pulse_cnt_inst|pulse_cnt [1]),
	.datab(\baud_select_inst|pulse_cnt_inst|pulse_cnt [2]),
	.datac(\baud_select_inst|pulse_cnt_inst|pulse_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\baud_select_inst|uart_baud~1_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_baud~1 .lut_mask = 16'h1414;
defparam \baud_select_inst|uart_baud~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N29
dffeas \baud_select_inst|uart_baud[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_baud~1_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_baud [10]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_baud[10] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_baud[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N6
cycloneive_lcell_comb \baud_select_inst|uart_baud~0 (
// Equation(s):
// \baud_select_inst|uart_baud~0_combout  = (\baud_select_inst|pulse_cnt_inst|pulse_cnt [0] & (!\baud_select_inst|pulse_cnt_inst|pulse_cnt [2] & \baud_select_inst|pulse_cnt_inst|pulse_cnt [1])) # (!\baud_select_inst|pulse_cnt_inst|pulse_cnt [0] & 
// (\baud_select_inst|pulse_cnt_inst|pulse_cnt [2] & !\baud_select_inst|pulse_cnt_inst|pulse_cnt [1]))

	.dataa(\baud_select_inst|pulse_cnt_inst|pulse_cnt [0]),
	.datab(gnd),
	.datac(\baud_select_inst|pulse_cnt_inst|pulse_cnt [2]),
	.datad(\baud_select_inst|pulse_cnt_inst|pulse_cnt [1]),
	.cin(gnd),
	.combout(\baud_select_inst|uart_baud~0_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|uart_baud~0 .lut_mask = 16'h0A50;
defparam \baud_select_inst|uart_baud~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N7
dffeas \baud_select_inst|uart_baud[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|uart_baud~0_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_baud [15]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_baud[15] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_baud[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N10
cycloneive_lcell_comb \seven_tube_inst|seg_ctrl_inst|data_tmp[2]~3 (
// Equation(s):
// \seven_tube_inst|seg_ctrl_inst|data_tmp[2]~3_combout  = (\seven_tube_inst|seg_ctrl_inst|sel [1] & ((\seven_tube_inst|seg_ctrl_inst|sel [0] & (!\baud_select_inst|uart_baud [10])) # (!\seven_tube_inst|seg_ctrl_inst|sel [0] & ((\baud_select_inst|uart_baud 
// [15]))))) # (!\seven_tube_inst|seg_ctrl_inst|sel [1] & (((\seven_tube_inst|seg_ctrl_inst|sel [0]))))

	.dataa(\seven_tube_inst|seg_ctrl_inst|sel [1]),
	.datab(\baud_select_inst|uart_baud [10]),
	.datac(\seven_tube_inst|seg_ctrl_inst|sel [0]),
	.datad(\baud_select_inst|uart_baud [15]),
	.cin(gnd),
	.combout(\seven_tube_inst|seg_ctrl_inst|data_tmp[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|data_tmp[2]~3 .lut_mask = 16'h7A70;
defparam \seven_tube_inst|seg_ctrl_inst|data_tmp[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N20
cycloneive_lcell_comb \seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4 (
// Equation(s):
// \seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4_combout  = (\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~0_combout  & (\seven_tube_inst|seg_ctrl_inst|data_tmp[2]~3_combout  & ((\baud_select_inst|uart_baud [18]) # (\seven_tube_inst|seg_ctrl_inst|sel [1]))))

	.dataa(\baud_select_inst|uart_baud [18]),
	.datab(\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~0_combout ),
	.datac(\seven_tube_inst|seg_ctrl_inst|sel [1]),
	.datad(\seven_tube_inst|seg_ctrl_inst|data_tmp[2]~3_combout ),
	.cin(gnd),
	.combout(\seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4 .lut_mask = 16'hC800;
defparam \seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N14
cycloneive_lcell_comb \baud_select_inst|WideOr0~0 (
// Equation(s):
// \baud_select_inst|WideOr0~0_combout  = \baud_select_inst|pulse_cnt_inst|pulse_cnt [2] $ (((\baud_select_inst|pulse_cnt_inst|pulse_cnt [1]) # (\baud_select_inst|pulse_cnt_inst|pulse_cnt [0])))

	.dataa(\baud_select_inst|pulse_cnt_inst|pulse_cnt [1]),
	.datab(\baud_select_inst|pulse_cnt_inst|pulse_cnt [2]),
	.datac(\baud_select_inst|pulse_cnt_inst|pulse_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\baud_select_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|WideOr0~0 .lut_mask = 16'h3636;
defparam \baud_select_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N15
dffeas \baud_select_inst|uart_baud[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_baud [16]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_baud[16] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_baud[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N24
cycloneive_lcell_comb \baud_select_inst|Decoder0~1 (
// Equation(s):
// \baud_select_inst|Decoder0~1_combout  = (!\baud_select_inst|pulse_cnt_inst|pulse_cnt [0] & (\baud_select_inst|pulse_cnt_inst|pulse_cnt [2] & !\baud_select_inst|pulse_cnt_inst|pulse_cnt [1]))

	.dataa(\baud_select_inst|pulse_cnt_inst|pulse_cnt [0]),
	.datab(gnd),
	.datac(\baud_select_inst|pulse_cnt_inst|pulse_cnt [2]),
	.datad(\baud_select_inst|pulse_cnt_inst|pulse_cnt [1]),
	.cin(gnd),
	.combout(\baud_select_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|Decoder0~1 .lut_mask = 16'h0050;
defparam \baud_select_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N25
dffeas \baud_select_inst|uart_baud[20] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_baud [20]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_baud[20] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_baud[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N26
cycloneive_lcell_comb \seven_tube_inst|seg_ctrl_inst|Mux3~0 (
// Equation(s):
// \seven_tube_inst|seg_ctrl_inst|Mux3~0_combout  = (\seven_tube_inst|seg_ctrl_inst|sel [1] & (((\seven_tube_inst|seg_ctrl_inst|sel [0])))) # (!\seven_tube_inst|seg_ctrl_inst|sel [1] & ((\seven_tube_inst|seg_ctrl_inst|sel [0] & (\baud_select_inst|uart_baud 
// [16])) # (!\seven_tube_inst|seg_ctrl_inst|sel [0] & ((\baud_select_inst|uart_baud [20])))))

	.dataa(\seven_tube_inst|seg_ctrl_inst|sel [1]),
	.datab(\baud_select_inst|uart_baud [16]),
	.datac(\seven_tube_inst|seg_ctrl_inst|sel [0]),
	.datad(\baud_select_inst|uart_baud [20]),
	.cin(gnd),
	.combout(\seven_tube_inst|seg_ctrl_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|Mux3~0 .lut_mask = 16'hE5E0;
defparam \seven_tube_inst|seg_ctrl_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N16
cycloneive_lcell_comb \baud_select_inst|Decoder0~0 (
// Equation(s):
// \baud_select_inst|Decoder0~0_combout  = (\baud_select_inst|pulse_cnt_inst|pulse_cnt [1] & (!\baud_select_inst|pulse_cnt_inst|pulse_cnt [2] & !\baud_select_inst|pulse_cnt_inst|pulse_cnt [0]))

	.dataa(\baud_select_inst|pulse_cnt_inst|pulse_cnt [1]),
	.datab(\baud_select_inst|pulse_cnt_inst|pulse_cnt [2]),
	.datac(\baud_select_inst|pulse_cnt_inst|pulse_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\baud_select_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \baud_select_inst|Decoder0~0 .lut_mask = 16'h0202;
defparam \baud_select_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N17
dffeas \baud_select_inst|uart_baud[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\baud_select_inst|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(!\clk_gen_inst|altpll_component|auto_generated|locked~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\baud_select_inst|uart_baud [17]),
	.prn(vcc));
// synopsys translate_off
defparam \baud_select_inst|uart_baud[17] .is_wysiwyg = "true";
defparam \baud_select_inst|uart_baud[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N8
cycloneive_lcell_comb \seven_tube_inst|seg_ctrl_inst|Mux3~1 (
// Equation(s):
// \seven_tube_inst|seg_ctrl_inst|Mux3~1_combout  = (\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~0_combout  & ((\seven_tube_inst|seg_ctrl_inst|Mux3~0_combout  & (!\seven_tube_inst|seg_ctrl_inst|sel [1])) # (!\seven_tube_inst|seg_ctrl_inst|Mux3~0_combout  & 
// (\seven_tube_inst|seg_ctrl_inst|sel [1] & !\baud_select_inst|uart_baud [17]))))

	.dataa(\seven_tube_inst|seg_ctrl_inst|Mux3~0_combout ),
	.datab(\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~0_combout ),
	.datac(\seven_tube_inst|seg_ctrl_inst|sel [1]),
	.datad(\baud_select_inst|uart_baud [17]),
	.cin(gnd),
	.combout(\seven_tube_inst|seg_ctrl_inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|Mux3~1 .lut_mask = 16'h0848;
defparam \seven_tube_inst|seg_ctrl_inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N0
cycloneive_lcell_comb \seven_tube_inst|seg_ctrl_inst|data_tmp[1]~1 (
// Equation(s):
// \seven_tube_inst|seg_ctrl_inst|data_tmp[1]~1_combout  = (\seven_tube_inst|seg_ctrl_inst|sel [0] & (\seven_tube_inst|seg_ctrl_inst|sel [1] $ (((\baud_select_inst|uart_baud [17]))))) # (!\seven_tube_inst|seg_ctrl_inst|sel [0] & 
// (\seven_tube_inst|seg_ctrl_inst|sel [1] & (\baud_select_inst|uart_baud [18])))

	.dataa(\seven_tube_inst|seg_ctrl_inst|sel [1]),
	.datab(\seven_tube_inst|seg_ctrl_inst|sel [0]),
	.datac(\baud_select_inst|uart_baud [18]),
	.datad(\baud_select_inst|uart_baud [17]),
	.cin(gnd),
	.combout(\seven_tube_inst|seg_ctrl_inst|data_tmp[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|data_tmp[1]~1 .lut_mask = 16'h64A8;
defparam \seven_tube_inst|seg_ctrl_inst|data_tmp[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N14
cycloneive_lcell_comb \seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2 (
// Equation(s):
// \seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2_combout  = (!\seven_tube_inst|seg_ctrl_inst|sel [2] & (\seven_tube_inst|seg_ctrl_inst|data_tmp[1]~1_combout  & !\clk_gen_inst|altpll_component|auto_generated|locked~combout ))

	.dataa(\seven_tube_inst|seg_ctrl_inst|sel [2]),
	.datab(\seven_tube_inst|seg_ctrl_inst|data_tmp[1]~1_combout ),
	.datac(\clk_gen_inst|altpll_component|auto_generated|locked~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2 .lut_mask = 16'h0404;
defparam \seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N2
cycloneive_lcell_comb \seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5 (
// Equation(s):
// \seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5_combout  = (\seven_tube_inst|seg_ctrl_inst|sel [1] & (\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~0_combout  & (!\seven_tube_inst|seg_ctrl_inst|sel [0] & !\baud_select_inst|uart_baud [15])))

	.dataa(\seven_tube_inst|seg_ctrl_inst|sel [1]),
	.datab(\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~0_combout ),
	.datac(\seven_tube_inst|seg_ctrl_inst|sel [0]),
	.datad(\baud_select_inst|uart_baud [15]),
	.cin(gnd),
	.combout(\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5 .lut_mask = 16'h0008;
defparam \seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N12
cycloneive_lcell_comb \seven_tube_inst|seg_ctrl_inst|WideOr6~0 (
// Equation(s):
// \seven_tube_inst|seg_ctrl_inst|WideOr6~0_combout  = (\seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4_combout  & (!\seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2_combout  & (\seven_tube_inst|seg_ctrl_inst|Mux3~1_combout  $ 
// (!\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5_combout )))) # (!\seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4_combout  & (\seven_tube_inst|seg_ctrl_inst|Mux3~1_combout  & (\seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2_combout  $ 
// (!\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5_combout ))))

	.dataa(\seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4_combout ),
	.datab(\seven_tube_inst|seg_ctrl_inst|Mux3~1_combout ),
	.datac(\seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2_combout ),
	.datad(\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5_combout ),
	.cin(gnd),
	.combout(\seven_tube_inst|seg_ctrl_inst|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|WideOr6~0 .lut_mask = 16'h4806;
defparam \seven_tube_inst|seg_ctrl_inst|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N22
cycloneive_lcell_comb \seven_tube_inst|seg_ctrl_inst|WideOr6~1 (
// Equation(s):
// \seven_tube_inst|seg_ctrl_inst|WideOr6~1_combout  = (!\clk_gen_inst|altpll_component|auto_generated|locked~combout  & \seven_tube_inst|seg_ctrl_inst|WideOr6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk_gen_inst|altpll_component|auto_generated|locked~combout ),
	.datad(\seven_tube_inst|seg_ctrl_inst|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\seven_tube_inst|seg_ctrl_inst|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|WideOr6~1 .lut_mask = 16'h0F00;
defparam \seven_tube_inst|seg_ctrl_inst|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N0
cycloneive_lcell_comb \seven_tube_inst|seg_ctrl_inst|WideOr5~0 (
// Equation(s):
// \seven_tube_inst|seg_ctrl_inst|WideOr5~0_combout  = (\seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4_combout  & (\seven_tube_inst|seg_ctrl_inst|Mux3~1_combout  $ (\seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2_combout  $ 
// (\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5_combout )))) # (!\seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4_combout  & (\seven_tube_inst|seg_ctrl_inst|Mux3~1_combout  & (\seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2_combout  & 
// \seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5_combout )))

	.dataa(\seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4_combout ),
	.datab(\seven_tube_inst|seg_ctrl_inst|Mux3~1_combout ),
	.datac(\seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2_combout ),
	.datad(\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5_combout ),
	.cin(gnd),
	.combout(\seven_tube_inst|seg_ctrl_inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|WideOr5~0 .lut_mask = 16'hC228;
defparam \seven_tube_inst|seg_ctrl_inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N18
cycloneive_lcell_comb \seven_tube_inst|seg_ctrl_inst|WideOr5~1 (
// Equation(s):
// \seven_tube_inst|seg_ctrl_inst|WideOr5~1_combout  = (!\clk_gen_inst|altpll_component|auto_generated|locked~combout  & \seven_tube_inst|seg_ctrl_inst|WideOr5~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk_gen_inst|altpll_component|auto_generated|locked~combout ),
	.datad(\seven_tube_inst|seg_ctrl_inst|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\seven_tube_inst|seg_ctrl_inst|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|WideOr5~1 .lut_mask = 16'h0F00;
defparam \seven_tube_inst|seg_ctrl_inst|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N8
cycloneive_lcell_comb \seven_tube_inst|seg_ctrl_inst|WideOr4~0 (
// Equation(s):
// \seven_tube_inst|seg_ctrl_inst|WideOr4~0_combout  = (\seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4_combout  & (\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5_combout  & ((\seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2_combout ) # 
// (!\seven_tube_inst|seg_ctrl_inst|Mux3~1_combout )))) # (!\seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4_combout  & (!\seven_tube_inst|seg_ctrl_inst|Mux3~1_combout  & (\seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2_combout  & 
// !\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5_combout )))

	.dataa(\seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4_combout ),
	.datab(\seven_tube_inst|seg_ctrl_inst|Mux3~1_combout ),
	.datac(\seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2_combout ),
	.datad(\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5_combout ),
	.cin(gnd),
	.combout(\seven_tube_inst|seg_ctrl_inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|WideOr4~0 .lut_mask = 16'hA210;
defparam \seven_tube_inst|seg_ctrl_inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N10
cycloneive_lcell_comb \seven_tube_inst|seg_ctrl_inst|WideOr4~1 (
// Equation(s):
// \seven_tube_inst|seg_ctrl_inst|WideOr4~1_combout  = (\seven_tube_inst|seg_ctrl_inst|WideOr4~0_combout  & !\clk_gen_inst|altpll_component|auto_generated|locked~combout )

	.dataa(gnd),
	.datab(\seven_tube_inst|seg_ctrl_inst|WideOr4~0_combout ),
	.datac(\clk_gen_inst|altpll_component|auto_generated|locked~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\seven_tube_inst|seg_ctrl_inst|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|WideOr4~1 .lut_mask = 16'h0C0C;
defparam \seven_tube_inst|seg_ctrl_inst|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N20
cycloneive_lcell_comb \seven_tube_inst|seg_ctrl_inst|WideOr3~0 (
// Equation(s):
// \seven_tube_inst|seg_ctrl_inst|WideOr3~0_combout  = (\seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2_combout  & ((\seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4_combout  & (\seven_tube_inst|seg_ctrl_inst|Mux3~1_combout )) # 
// (!\seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4_combout  & (!\seven_tube_inst|seg_ctrl_inst|Mux3~1_combout  & \seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5_combout )))) # (!\seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2_combout  & 
// (!\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5_combout  & (\seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4_combout  $ (\seven_tube_inst|seg_ctrl_inst|Mux3~1_combout ))))

	.dataa(\seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4_combout ),
	.datab(\seven_tube_inst|seg_ctrl_inst|Mux3~1_combout ),
	.datac(\seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2_combout ),
	.datad(\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5_combout ),
	.cin(gnd),
	.combout(\seven_tube_inst|seg_ctrl_inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|WideOr3~0 .lut_mask = 16'h9086;
defparam \seven_tube_inst|seg_ctrl_inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N30
cycloneive_lcell_comb \seven_tube_inst|seg_ctrl_inst|WideOr3~1 (
// Equation(s):
// \seven_tube_inst|seg_ctrl_inst|WideOr3~1_combout  = (!\clk_gen_inst|altpll_component|auto_generated|locked~combout  & \seven_tube_inst|seg_ctrl_inst|WideOr3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk_gen_inst|altpll_component|auto_generated|locked~combout ),
	.datad(\seven_tube_inst|seg_ctrl_inst|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\seven_tube_inst|seg_ctrl_inst|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|WideOr3~1 .lut_mask = 16'h0F00;
defparam \seven_tube_inst|seg_ctrl_inst|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N28
cycloneive_lcell_comb \seven_tube_inst|seg_ctrl_inst|WideOr2~0 (
// Equation(s):
// \seven_tube_inst|seg_ctrl_inst|WideOr2~0_combout  = (\seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2_combout  & (((\seven_tube_inst|seg_ctrl_inst|Mux3~1_combout  & !\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5_combout )))) # 
// (!\seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2_combout  & ((\seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4_combout  & ((!\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5_combout ))) # (!\seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4_combout  & 
// (\seven_tube_inst|seg_ctrl_inst|Mux3~1_combout ))))

	.dataa(\seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4_combout ),
	.datab(\seven_tube_inst|seg_ctrl_inst|Mux3~1_combout ),
	.datac(\seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2_combout ),
	.datad(\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5_combout ),
	.cin(gnd),
	.combout(\seven_tube_inst|seg_ctrl_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|WideOr2~0 .lut_mask = 16'h04CE;
defparam \seven_tube_inst|seg_ctrl_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N26
cycloneive_lcell_comb \seven_tube_inst|seg_ctrl_inst|WideOr2~1 (
// Equation(s):
// \seven_tube_inst|seg_ctrl_inst|WideOr2~1_combout  = (!\clk_gen_inst|altpll_component|auto_generated|locked~combout  & \seven_tube_inst|seg_ctrl_inst|WideOr2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk_gen_inst|altpll_component|auto_generated|locked~combout ),
	.datad(\seven_tube_inst|seg_ctrl_inst|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\seven_tube_inst|seg_ctrl_inst|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|WideOr2~1 .lut_mask = 16'h0F00;
defparam \seven_tube_inst|seg_ctrl_inst|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N4
cycloneive_lcell_comb \seven_tube_inst|seg_ctrl_inst|WideOr1~0 (
// Equation(s):
// \seven_tube_inst|seg_ctrl_inst|WideOr1~0_combout  = (\seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4_combout  & (\seven_tube_inst|seg_ctrl_inst|Mux3~1_combout  & (\seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2_combout  $ 
// (\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5_combout )))) # (!\seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4_combout  & (!\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5_combout  & ((\seven_tube_inst|seg_ctrl_inst|Mux3~1_combout ) # 
// (\seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2_combout ))))

	.dataa(\seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4_combout ),
	.datab(\seven_tube_inst|seg_ctrl_inst|Mux3~1_combout ),
	.datac(\seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2_combout ),
	.datad(\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5_combout ),
	.cin(gnd),
	.combout(\seven_tube_inst|seg_ctrl_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|WideOr1~0 .lut_mask = 16'h08D4;
defparam \seven_tube_inst|seg_ctrl_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N2
cycloneive_lcell_comb \seven_tube_inst|seg_ctrl_inst|WideOr1~1 (
// Equation(s):
// \seven_tube_inst|seg_ctrl_inst|WideOr1~1_combout  = (\seven_tube_inst|seg_ctrl_inst|WideOr1~0_combout  & !\clk_gen_inst|altpll_component|auto_generated|locked~combout )

	.dataa(gnd),
	.datab(\seven_tube_inst|seg_ctrl_inst|WideOr1~0_combout ),
	.datac(\clk_gen_inst|altpll_component|auto_generated|locked~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\seven_tube_inst|seg_ctrl_inst|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|WideOr1~1 .lut_mask = 16'h0C0C;
defparam \seven_tube_inst|seg_ctrl_inst|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N16
cycloneive_lcell_comb \seven_tube_inst|seg_ctrl_inst|WideOr0~0 (
// Equation(s):
// \seven_tube_inst|seg_ctrl_inst|WideOr0~0_combout  = (\seven_tube_inst|seg_ctrl_inst|Mux3~1_combout  & ((\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5_combout ) # (\seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4_combout  $ 
// (\seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2_combout )))) # (!\seven_tube_inst|seg_ctrl_inst|Mux3~1_combout  & ((\seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2_combout ) # (\seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4_combout  $ 
// (\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5_combout ))))

	.dataa(\seven_tube_inst|seg_ctrl_inst|data_tmp[2]~4_combout ),
	.datab(\seven_tube_inst|seg_ctrl_inst|Mux3~1_combout ),
	.datac(\seven_tube_inst|seg_ctrl_inst|data_tmp[1]~2_combout ),
	.datad(\seven_tube_inst|seg_ctrl_inst|data_tmp[3]~5_combout ),
	.cin(gnd),
	.combout(\seven_tube_inst|seg_ctrl_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|WideOr0~0 .lut_mask = 16'hFD7A;
defparam \seven_tube_inst|seg_ctrl_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N6
cycloneive_lcell_comb \seven_tube_inst|seg_ctrl_inst|WideOr0~1 (
// Equation(s):
// \seven_tube_inst|seg_ctrl_inst|WideOr0~1_combout  = (\clk_gen_inst|altpll_component|auto_generated|locked~combout ) # (!\seven_tube_inst|seg_ctrl_inst|WideOr0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\clk_gen_inst|altpll_component|auto_generated|locked~combout ),
	.datad(\seven_tube_inst|seg_ctrl_inst|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\seven_tube_inst|seg_ctrl_inst|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \seven_tube_inst|seg_ctrl_inst|WideOr0~1 .lut_mask = 16'hF0FF;
defparam \seven_tube_inst|seg_ctrl_inst|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
