From 59857b4389c69f5729a080d1d57de8c12fc29bad Mon Sep 17 00:00:00 2001
From: Celliwig <celliwig@nym.hush.com>
Date: Sat, 1 May 2021 18:18:46 +0100
Subject: Added alternate DTS files, including dt-bindings.

---
 arch/arm64/boot/dts/Makefile                  |    1 +
 arch/arm64/boot/dts/realtek.alt/Makefile      |   36 +
 .../dts/realtek.alt/rtd-1294-giraffe-1GB.dts  |   97 ++
 .../realtek.alt/rtd-1294-giraffe-common.dtsi  |   99 ++
 .../boot/dts/realtek.alt/rtd-1294-usb.dtsi    |   37 +
 arch/arm64/boot/dts/realtek.alt/rtd-1294.dtsi |  924 +++++++++++++
 .../boot/dts/realtek.alt/rtd-1295-bist.dts    |  110 ++
 .../boot/dts/realtek.alt/rtd-1295-fpga.dts    |  131 ++
 .../realtek.alt/rtd-1295-giraffe-1.5GB.dts    |  155 +++
 .../rtd-1295-giraffe-1GB.CMAx2.dts            |  131 ++
 .../realtek.alt/rtd-1295-giraffe-1GB.SATA.dts |  125 ++
 .../dts/realtek.alt/rtd-1295-giraffe-1GB.dts  |  104 ++
 .../realtek.alt/rtd-1295-giraffe-2GB-tee.dts  |  142 ++
 .../dts/realtek.alt/rtd-1295-giraffe-2GB.dts  |  145 ++
 .../realtek.alt/rtd-1295-giraffe-common.dtsi  |  128 ++
 .../dts/realtek.alt/rtd-1295-hdmirxEDID.dtsi  |   59 +
 .../boot/dts/realtek.alt/rtd-1295-irT377.dtsi |   62 +
 .../boot/dts/realtek.alt/rtd-1295-irda.dtsi   |   51 +
 .../dts/realtek.alt/rtd-1295-milii-1GB.dts    |  144 ++
 .../dts/realtek.alt/rtd-1295-milii-2GB.dts    |  170 +++
 .../dts/realtek.alt/rtd-1295-pinctrl.dtsi     |  348 +++++
 .../realtek.alt/rtd-1295-qa-rescue-tee.dts    |  227 ++++
 .../dts/realtek.alt/rtd-1295-qa-rescue.dts    |  219 +++
 .../boot/dts/realtek.alt/rtd-1295-sata.dtsi   |   49 +
 .../boot/dts/realtek.alt/rtd-1295-usb.dtsi    |   43 +
 .../realtek.alt/rtd-1295-xen-hdmirxEDID.dtsi  |   61 +
 .../dts/realtek.alt/rtd-1295-xen-irda.dtsi    |   53 +
 .../rtd-1295-xen-pinctrl-domu.dtsi            |  344 +++++
 arch/arm64/boot/dts/realtek.alt/rtd-1295.dtsi | 1173 +++++++++++++++++
 .../realtek.alt/rtd-1296-bananapi-common.dtsi |  406 ++++++
 .../realtek.alt/rtd-1296-bananapi-w2-2GB.dts  |  356 +++++
 .../dts/realtek.alt/rtd-1296-pinnata-1GB.dts  |  104 ++
 .../realtek.alt/rtd-1296-pinnata-2GB-tee.dts  |  180 +++
 .../dts/realtek.alt/rtd-1296-pinnata-2GB.dts  |  207 +++
 .../realtek.alt/rtd-1296-pinnata-common.dtsi  |  167 +++
 .../realtek.alt/rtd-1296-qa-rescue-tee.dts    |  189 +++
 .../dts/realtek.alt/rtd-1296-qa-rescue.dts    |  212 +++
 .../dts/realtek.alt/rtd-1296-saola-1GB.dts    |  125 ++
 .../realtek.alt/rtd-1296-saola-2GB-tee.dts    |  141 ++
 .../rtd-1296-saola-2GB-xendom0.dts            |  116 ++
 .../dts/realtek.alt/rtd-1296-saola-2GB.dts    |  152 +++
 .../rtd-1296-saola-3GB-xendom0.dts            |  120 ++
 .../dts/realtek.alt/rtd-1296-saola-3GB.dts    |  159 +++
 .../realtek.alt/rtd-1296-saola-common.dtsi    |  122 ++
 .../dts/realtek.alt/rtd-1296-saola-qa-2GB.dts |  139 ++
 .../realtek.alt/rtd-1296-saola-qa-rescue.dts  |  174 +++
 .../rtd-1296-saola-xenott-3GB-tee.dts         |  614 +++++++++
 .../realtek.alt/rtd-1296-saola-xenott-3GB.dts |  578 ++++++++
 .../dts/realtek.alt/rtd-1296-saola-xenott.dts |  574 ++++++++
 .../boot/dts/realtek.alt/rtd-1296-sata.dtsi   |   90 ++
 .../dts/realtek.alt/rtd-1296-tm-f2-210.dts    |  257 ++++
 .../realtek.alt/rtd-1296-usb-xen-pass.dtsi    |   84 ++
 .../boot/dts/realtek.alt/rtd-1296-usb.dtsi    |   65 +
 .../rtd-1296-xen-saola-common.dtsi            |  100 ++
 .../realtek.alt/rtd-1296-xen-usb-domu.dtsi    |  108 ++
 .../boot/dts/realtek.alt/rtd-1296-xen.dtsi    | 1083 +++++++++++++++
 arch/arm64/boot/dts/realtek.alt/rtd-1296.dtsi | 1170 ++++++++++++++++
 .../boot/dts/realtek.alt/rtd-129x-common.dtsi |  495 +++++++
 .../dts/realtek.alt/rtd-129x-cpu-dvfs.dtsi    |   80 ++
 .../dts/realtek.alt/rtd-129x-dcsys-debug.dtsi |  141 ++
 .../realtek.alt/rtd-129x-g2227-regulator.dtsi |  101 ++
 .../dts/realtek.alt/rtd-129x-gpu-dvfs.dtsi    |   19 +
 .../dts/realtek.alt/rtd-129x-ion-1GB-lm.dtsi  |   37 +
 .../dts/realtek.alt/rtd-129x-ion-1GB.dtsi     |   46 +
 .../dts/realtek.alt/rtd-129x-ion-2GB-tee.dtsi |   82 ++
 .../dts/realtek.alt/rtd-129x-ion-2GB.dtsi     |   46 +
 .../dts/realtek.alt/rtd-129x-ramoops.dtsi     |   22 +
 .../boot/dts/realtek.alt/rtd-129x-sata.dtsi   |   18 +
 .../boot/dts/realtek.alt/rtd-129x-usb.dtsi    |  402 ++++++
 .../realtek.alt/rtd-129x-xen-common-domu.dtsi |  497 +++++++
 include/dt-bindings/clock/rtk,clock-rtd129x.h |  106 ++
 include/dt-bindings/power/rtk,power-rtd129x.h |   14 +
 include/dt-bindings/regulator/gmt,g2227.h     |   27 +
 include/dt-bindings/reset/rtk,reset-rtd129x.h |  108 ++
 include/dt-bindings/reset/rtk,reset.h         |    6 +
 include/dt-bindings/soc/rtd129x,memory.h      |   13 +
 include/soc/realtek/memory.h                  |  211 +++
 77 files changed, 15631 insertions(+)
 create mode 100644 arch/arm64/boot/dts/realtek.alt/Makefile
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1294-giraffe-1GB.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1294-giraffe-common.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1294-usb.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1294.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1295-bist.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1295-fpga.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-1.5GB.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-1GB.CMAx2.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-1GB.SATA.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-1GB.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-2GB-tee.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-2GB.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-common.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1295-hdmirxEDID.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1295-irT377.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1295-irda.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1295-milii-1GB.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1295-milii-2GB.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1295-pinctrl.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1295-qa-rescue-tee.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1295-qa-rescue.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1295-sata.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1295-usb.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1295-xen-hdmirxEDID.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1295-xen-irda.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1295-xen-pinctrl-domu.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1295.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-bananapi-common.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-bananapi-w2-2GB.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-pinnata-1GB.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-pinnata-2GB-tee.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-pinnata-2GB.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-pinnata-common.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-qa-rescue-tee.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-qa-rescue.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-1GB.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-2GB-tee.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-2GB-xendom0.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-2GB.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-3GB-xendom0.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-3GB.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-common.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-qa-2GB.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-qa-rescue.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-xenott-3GB-tee.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-xenott-3GB.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-xenott.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-sata.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-tm-f2-210.dts
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-usb-xen-pass.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-usb.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-xen-saola-common.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-xen-usb-domu.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-1296-xen.dtsi
 create mode 100755 arch/arm64/boot/dts/realtek.alt/rtd-1296.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-129x-common.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-129x-cpu-dvfs.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-129x-dcsys-debug.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-129x-g2227-regulator.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-129x-gpu-dvfs.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-129x-ion-1GB-lm.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-129x-ion-1GB.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-129x-ion-2GB-tee.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-129x-ion-2GB.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-129x-ramoops.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-129x-sata.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-129x-usb.dtsi
 create mode 100644 arch/arm64/boot/dts/realtek.alt/rtd-129x-xen-common-domu.dtsi
 create mode 100644 include/dt-bindings/clock/rtk,clock-rtd129x.h
 create mode 100644 include/dt-bindings/power/rtk,power-rtd129x.h
 create mode 100644 include/dt-bindings/regulator/gmt,g2227.h
 create mode 100644 include/dt-bindings/reset/rtk,reset-rtd129x.h
 create mode 100644 include/dt-bindings/reset/rtk,reset.h
 create mode 100644 include/dt-bindings/soc/rtd129x,memory.h
 create mode 100644 include/soc/realtek/memory.h

diff --git a/arch/arm64/boot/dts/Makefile b/arch/arm64/boot/dts/Makefile
index 9b1170658..0f6d3bb8c 100644
--- a/arch/arm64/boot/dts/Makefile
+++ b/arch/arm64/boot/dts/Makefile
@@ -21,6 +21,7 @@ subdir-y += microchip
 subdir-y += nvidia
 subdir-y += qcom
 subdir-y += realtek
+subdir-y += realtek.alt
 subdir-y += renesas
 subdir-y += rockchip
 subdir-y += socionext
diff --git a/arch/arm64/boot/dts/realtek.alt/Makefile b/arch/arm64/boot/dts/realtek.alt/Makefile
new file mode 100644
index 000000000..8864adbb7
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/Makefile
@@ -0,0 +1,36 @@
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1295-fpga.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1295-giraffe-1GB.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1295-giraffe-1GB.CMAx2.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1295-giraffe-1GB.SATA.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1295-giraffe-1.5GB.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1295-giraffe-2GB.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1295-giraffe-2GB-tee.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1295-qa-rescue.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1294-giraffe-1GB.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1296-qa-rescue.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1296-saola-1GB.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1296-saola-2GB.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1296-saola-2GB-tee.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1296-saola-3GB.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1296-saola-qa-2GB.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1296-bananapi-w2-2GB.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1296-saola-qa-rescue.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1295-milii-1GB.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1296-pinnata-1GB.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1296-pinnata-2GB.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1295-bist.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1295-milii-2GB.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1296-pinnata-2GB-tee.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1295-qa-rescue-tee.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1296-qa-rescue-tee.dtb
+
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1296-saola-2GB-xendom0.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1296-saola-3GB-xendom0.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1296-saola-xenott.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1296-saola-xenott-3GB.dtb
+#dtb-$(CONFIG_ARCH_RTD129x) += rtd-1296-saola-xenott-3GB-tee.dtb
+dtb-$(CONFIG_ARCH_RTD129x)	+= rtd-1296-tm-f2-210.dtb
+
+always-y	:= $(dtb-y)
+subdir-y	:= $(dts-dirs)
+clean-files	:= *.dtb
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1294-giraffe-1GB.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1294-giraffe-1GB.dts
new file mode 100644
index 000000000..007ecebf4
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1294-giraffe-1GB.dts
@@ -0,0 +1,97 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/* 0x00000000 ~ 0x0002ffff */
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+/* 0x0001f000 ~ 0x0001ffff */
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE;
+/* 0x01ffe000 ~ 0x02001fff */
+/memreserve/ RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE;
+/* 0x02200000 ~ 0x025fffff */
+/memreserve/ ROOTFS_NORMAL_START ROOTFS_NORMAL_SIZE;
+/* 0x10000000 ~ 0x10013fff */
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+
+#include "rtd-129x-ion-1GB.dtsi"
+#include "rtd-1294.dtsi"
+#include "rtd-1294-giraffe-common.dtsi"
+
+/ {
+	chosen {
+		linux,initrd-start = <ROOTFS_NORMAL_START>;
+		linux,initrd-end = <ROOTFS_NORMAL_END>;
+		bootargs = "earlycon=uart8250,mmio32,0x98007800 console=ttyS0,115200 init=/init androidboot.hardware=kylin androidboot.storage=emmc loglevel=4";
+	};
+
+	/*
+	 * NOTE:
+	 * <flag size base>
+	 * flag: reserved
+	 * size: unit is byte
+	 * base: unit is byte
+	 *
+	 * Array size not over 8;
+	 * You may change the max array size in KConfig,
+	 * max CMA array size is CONFIG_CMA_AREAS+1.
+	 *
+	 * If cma-region-enable is enabled<1>,
+	 * kernel driver will use cma-region-info to initial CMA memory.
+	 * s
+	 * If cma-region-enable is disabled<0>,
+	 * kernel driver will use cma= to initial CMA memory.
+	 *
+	 * if both setting is loaded, cma-region-info had higher priority.
+	 */
+	chosen {
+		cma-region-enable = <1>;
+		cma-region-info = <0x00000000 0x02000000 0x20000000>;
+		/*cma-region-info = <0x00000000 0x01000000 0x12c00000>,
+			<0x00000000 0x12c00000 0x20000000>;*/
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0x40000000>;   /* 1024 MB */
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1294-giraffe-common.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-1294-giraffe-common.dtsi
new file mode 100644
index 000000000..861b99712
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1294-giraffe-common.dtsi
@@ -0,0 +1,99 @@
+#include "rtd-1294.dtsi"
+
+/ {
+	model= "Realtek_RTD1294";
+	compatible = "Realtek,rtd-1294";
+
+	aliases {
+		serial0 = &uart0;
+	};
+
+	arch_timer {
+		clock-frequency = <27000000>;
+	};
+
+	timer0@9801B000 {
+		clock-frequency = <27000000>;
+	};
+
+	timer1@9801B000 {
+		clock-frequency = <27000000>;
+	};
+
+	serial0@98007800 {
+		clock-frequency = <27000000>;
+	};
+
+	serial1@9801B200 {
+		clock-frequency = <432000000>;
+	};
+
+	serial2@9801B400 {
+		clock-frequency = <432000000>;
+	};
+
+	chosen {
+		swiotlb-memory-reservation-size = <512>;
+		swiotlb-force = <0>;
+	};
+
+	rtk,ion {
+		compatible = "Realtek,rtk-ion";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		rtk,ion-heap@0 { /* SYSTEM_HEAP */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <0>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@1 { /* System contig */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <1>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@4 { /* DMA_HEAP */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <4>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@8 { /* Audio */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <8>;
+		};
+
+		rtk,ion-heap@7 { /* TYPE_MEDIA */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <7>;
+		};
+	};
+
+	fb {
+		compatible = "Realtek,rtk-fb";
+		buffer-cnt = <3>;
+		resolution = <1920 1080>;
+		fps = <60>;
+	};
+
+	test_vo@98005000 {
+		compatible = "Realtek,rtk1295-test_vo";
+		reg = <0x98005000 0x1000>,
+			<0x9800D000 0x1000>,
+			<0x98000000 0x1000>;
+		interrupts = <0 34 4>;
+	};
+
+	rtk_misc_gpio: rtk_misc_gpio@9801b100 {
+		gpios = <&rtk_misc_gpio 8 0 0>, /* install button, input, default N/A */
+			<&rtk_misc_gpio 100 1 1>; /* audio dac unmute , output, default high */
+	};
+
+	rfkilligpio {
+		gpios = <&rtk_iso_gpio 24 1 0>; /*bt power , output, default low */
+		status = "okay";
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1294-usb.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-1294-usb.dtsi
new file mode 100644
index 000000000..6aac41867
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1294-usb.dtsi
@@ -0,0 +1,37 @@
+
+/ {
+    /include/ "rtd-129x-usb.dtsi"
+
+	rtk_usb_power_manager {
+		compatible = "Realtek,rtd129x-usb-power-manager";
+
+		status = "okay";
+	};
+
+	dwc3_drd: rtk_dwc3_drd@98013200 {
+		compatible = "Realtek,rtd129x-dwc3-drd";
+
+		status = "okay";
+		dwc3_drd@98020000 {
+			dr_mode = "host";
+		};
+	};
+
+	dwc3_u2host: rtk_dwc3_u2host@98013E00 {
+		compatible = "Realtek,rtd129x-dwc3-u2h";
+
+		status = "okay";
+	};
+
+	ehci@98013000 {
+		compatible = "Realtek,rtd129x-ehci";
+
+		status = "okay";
+	};
+
+	ohci@98013400 {
+		compatible = "Realtek,rtd129x-ohci";
+
+		status = "okay";
+	};
+};
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1294.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-1294.dtsi
new file mode 100644
index 000000000..802ae4f90
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1294.dtsi
@@ -0,0 +1,924 @@
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include "rtd-129x-common.dtsi"
+/include/ "rtd-1295-pinctrl.dtsi"
+/include/ "rtd-1295-irT377.dtsi"
+/include/ "rtd-1294-usb.dtsi"
+/include/ "rtd-129x-dcsys-debug.dtsi"
+
+/{
+	compatible = "realtek,rtd1294";
+	interrupt-parent = <&gic>;
+	#address-cells = <1>;
+	#size-cells = <1>;
+
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		A53_0: cpu@0 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			reg = <0x0>;
+			enable-method = "rtk-spin-table";
+			cpu-release-addr = <0x0 0x9801AA44>;
+			next-level-cache = <&a53_l2>;
+			clocks = <&cc CC_PLL_SCPU>;
+			cpu-supply = <&cpu_supp>;
+			operating-points-v2 = <&cpu_opps>;
+			cooling-min-level = <0>;
+			cooling-max-level = <11>;
+			#cooling-cells = <2>;
+		};
+
+		A53_1: cpu@1 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			reg = <0x1>;
+			enable-method = "rtk-spin-table";
+			cpu-release-addr = <0x0 0x9801AA44>;
+			next-level-cache = <&a53_l2>;
+			clocks = <&cc CC_PLL_SCPU>;
+			cpu-supply = <&cpu_supp>;
+			operating-points-v2 = <&cpu_opps>;
+			cooling-min-level = <0>;
+			cooling-max-level = <11>;
+			#cooling-cells = <2>;
+		};
+
+		A53_2: cpu@2 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			reg = <0x02>;
+			enable-method = "rtk-spin-table";
+			cpu-release-addr = <0x0 0x9801AA44>;
+			next-level-cache = <&a53_l2>;
+			clocks = <&cc CC_PLL_SCPU>;
+			cpu-supply = <&cpu_supp>;
+			operating-points-v2 = <&cpu_opps>;
+			cooling-min-level = <0>;
+			cooling-max-level = <11>;
+			#cooling-cells = <2>;
+		};
+
+		A53_3: cpu@3 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			reg = <0x03>;
+			enable-method = "rtk-spin-table";
+			cpu-release-addr = <0x0 0x9801AA44>;
+			next-level-cache = <&a53_l2>;
+			clocks = <&cc CC_PLL_SCPU>;
+			cpu-supply = <&cpu_supp>;
+			operating-points-v2 = <&cpu_opps>;
+			cooling-min-level = <0>;
+			cooling-max-level = <11>;
+			#cooling-cells = <2>;
+		};
+
+		a53_l2: l2-cache {
+			compatible = "cache";
+		};
+	};
+
+	soc@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		reg = <0x98000000 0x70000>;
+		compatible = "simple-bus";
+		device_type = "soc";
+		ranges;
+	};
+
+	arch_timer {
+		compatible = "arm,armv8-timer";
+		interrupts = <1 13 0xf08>,
+			<1 14 0xf08>,
+			<1 11 0xf08>,
+			<1 10 0xf08>;
+		clock-frequency = <27000000>;
+	};
+
+	gic: interrupt-controller@FF010000 {
+		compatible = "arm,cortex-a15-gic";
+		#interrupt-cells = <3>;
+		interrupt-controller;
+		reg = <0xFF011000 0x1000>,
+			<0xFF012000 0x1000>;
+	};
+
+	pmu {
+		compatible = "arm,armv8-pmuv3";
+		interrupts = <0 48 4>;
+		interrupt-affinity = <&A53_0>,
+			<&A53_1>,
+			<&A53_2>,
+			<&A53_3>;
+	};
+
+	pinctrl: pinctrl@9801A000 {
+		compatible = "realtek,rtk129x-pinctrl";
+		reg = <0x9801A000 0x97c>,
+			<0x9804d000 0x010>,
+			<0x98012000 0x640>,
+			<0x98007000 0x340>;
+		#gpio-range-cells = <3>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&sdcard_pins_low>,
+			<&sdcard_pins_high>,
+			<&uart0_pins>,
+			<&uart1_pins>,
+			<&uart2_pins_0>,
+			<&i2c_pins_0>,
+			<&i2c_pins_1>,
+			<&i2c_pins_5>,
+			<&i2c_pins_6>,
+			<&pcie1_clk_pins>,
+			<&pcie2_clk_pins>,
+			<&rgmii0_pins>,
+			<&ir_rx_pins>,
+			<&ir_tx_pins>,
+			<&spdif_pins>,
+			<&pwm0_0_pins>,
+			<&etn_led_pins>;
+		status = "okay";
+	};
+
+	mux_intc: intc@9801B000 {
+		compatible = "Realtek,rtk-irq-mux";
+		Realtek,mux-nr = <2>;
+		#interrupt-cells = <2>;
+		interrupt-controller;
+		reg = <0x9801B000 0x100>, /* MISC_TOP MISC_ISO */
+			<0x98007000 0x100>;
+		interrupts = <0 40 4>, <0 41 4>;
+		intr-status = <0xc>, <0x0>;
+		intr-en = <0x80>, <0x40>;
+		status = "okay";
+	};
+
+	rtk_misc_gpio: rtk_misc_gpio@9801b100 {
+		compatible = "realtek,rtk-misc-gpio-irq-mux";
+		gpio-controller;
+		#gpio-cells = <3>; /*must be the same with gpiochip.of_gpio_n_cells*/
+		Realtek,gpio_base = <0>;
+		Realtek,gpio_numbers = <101>;
+		interrupt-parent = <&mux_intc>;
+		#interrupt-cells = <1>;
+		interrupt-controller;
+		interrupts = <0 19>, <0 20>; /*GPIOA_INT   GPIODA_INT*/
+		reg = <0x9801b000 0x100>,
+			<0x9801b100 0x100>; /* MISC_SYS MISC_GPIO*/
+		gpio-ranges = <&pinctrl 0 0 101>;
+		status = "okay";
+	};
+
+	rtk_iso_gpio: rtk_iso_gpio@98007100 {
+		compatible = "realtek,rtk-iso-gpio-irq-mux";
+		gpio-controller;
+		#gpio-cells = <3>;
+		Realtek,gpio_base = <101>;
+		Realtek,gpio_numbers = <35>;
+		interrupt-parent = <&mux_intc>;
+		#interrupt-cells = <1>;
+		interrupt-controller;
+		interrupts = <1 19>, <1 20>; /*GPIOA_INT   GPIODA_INT*/
+		reg = <0x98007000 0x100>,
+			<0x98007100 0x100>; /* ISO_SYS ISO_GPIO*/
+		gpio-ranges = <&pinctrl 0 101 35>;
+		status = "okay";
+	};
+
+	rbus@98000000 {
+		compatible = "realtek,uio";
+		reg = <0x98000000 0x200000>;
+		status = "okay";
+	};
+
+	md@9800b000 {
+		compatible = "realtek,md";
+		reg = <0x9800b000 0x1000>;
+		interrupts = <0 38 4>; /* 70 - 32 = 38 */
+		clocks = <&clk_en_1 CLK_EN_MD>;
+		resets = <&rst1 RSTN_MD>;
+		status = "okay";
+	};
+
+	se@9800c000 {
+		compatible = "realtek,se";
+		reg = <0x9800c000 0x1000>;
+		interrupts = <0 20 4>; /* 52 - 32 = 20 */
+		clocks = <&clk_en_1 CLK_EN_SE>;
+		resets = <&rst1 RSTN_SE>;
+		power-domains = <&pd0 PD_SRAM_DISP_SE>;
+		status = "okay";
+	};
+
+	refclk@9801b540 {
+		compatible = "realtek,uio";
+		reg = <0x9801b000 0x1000>;
+		status = "okay";
+	};
+
+	hdmitx@9800D000 {
+		compatible = "realtek,rtd129x-hdmitx";
+		reg = <0x9800d000 0x560>, /* HDMITX */
+			<0x98007200 0x4>; /* I2C1_REQ_CTRL */
+		gpio-hpd-detect = <&rtk_iso_gpio 6 0 0>; /* Hotplug detect pin */
+		clocks = <&clk_en_1 CLK_EN_HDMI>;
+		clock-names = "clk_en_hdmi";
+		resets = <&rst1 RSTN_HDMI>;
+		reset-names = "rstn_hdmi";
+		status = "okay";
+
+		scdc_rr {
+			enable-scdc-rr = <0>;
+			interrupt-parent = <&mux_intc>;
+			#interrupt-cells = <1>;
+			interrupt-controller;
+			interrupts = <1 31>;
+		};
+	};
+
+	hdcptx@9800D000 {
+		compatible = "realtek,rtk129x-hdcptx";
+		reg = <0x9800d000 0x400>;
+		interrupts = <0 31 4>; /*gen Ri*/
+		status = "okay";
+	};
+
+	uart0: serial0@98007800 {
+		compatible = "snps,dw-apb-uart";
+		interrupt-parent = <&mux_intc>;
+		reg = <0x98007800 0x400>,
+			<0x98007000 0x100>;
+		interrupts-st-mask = <0x4>;
+		interrupts = <1 2>;
+		reg-shift = <2>;
+		reg-io-width = <4>;
+		clocks = <&iclk_en CLK_EN_MISC_UR0>;
+		clock-frequency = <27000000>; /* This value must be override by the board. */
+		status = "okay";
+	};
+
+	uart1: serial1@9801B200 {
+		compatible = "snps,dw-apb-uart";
+		interrupt-parent = <&mux_intc>;
+		reg = <0x9801B200 0x100>,
+			<0x9801B00c 0x100>;
+		interrupts-st-mask = <0x8>;
+		interrupts = <0 3>, <0 5>; /*UR1_INT and UR1_TO_INT*/
+		reg-shift = <2>;
+		reg-io-width = <4>;
+		clocks = <&clk_en_2 CLK_EN_UR1>;
+		resets = <&rst2 RSTN_UR1>;
+		/* This value must be overriden by the board. */
+		clock-frequency = <0>;
+		status = "okay";
+	};
+
+	uart2: serial2@9801B400 {
+		compatible = "snps,dw-apb-uart";
+		interrupt-parent = <&mux_intc>;
+		reg = <0x9801B400 0x100>,
+			<0x9801B00c 0x100>;
+		interrupts-st-mask = <0x100>;
+		interrupts = <0 8>, <0 13>; /*UR2_INT and UR2_TO_INT*/
+		reg-shift = <2>;
+		reg-io-width = <4>;
+		clocks = <&clk_en_2 CLK_EN_UR2>;
+		resets = <&rst2 RSTN_UR2>;
+		/* This value must be overriden by the board. */
+		clock-frequency = <0>;
+		status = "disabled"; /* Disable UR2 first since we don't use it now */
+	};
+
+	nic: gmac@98016000 {
+		compatible = "Realtek,r8168";
+		reg = <0x98016000 0x1000>,
+			<0x98007000 0x1000>;
+		interrupts = <0 22 4>;
+		rtl-config = <1>;
+		mac-version = <42>; /* RTL_GIGA_MAC_VER_42 */
+		rtl-features = <2>; /* BIT(2) GMii */
+		output-mode = <0>; /* 0:embedded PHY, 1:RGMII to MAC, 2:RGMII to PHY */
+		rgmii-voltage = <1>; /* 1:1.8V, 2: 2.5V, 3:3.3V */
+		rgmii-tx-delay = <0>; /* 0: 0ns, 1: 2ns */
+		rgmii-rx-delay = <0>; /* 0: 0ns, 1: 2ns */
+		ext-phy-id = <1>; /* 0 ~ 31, only valid when output-mode = 2 */
+		clocks = <&iclk_en CLK_EN_ETN_250M>,
+			<&iclk_en CLK_EN_ETN_SYS>;
+		clock-names = "etn_250m",
+			"etn_sys";
+		resets = <&irst IRSTN_GMAC>,
+			<&irst IRSTN_GPHY>;
+		reset-names = "gmac",
+			"gphy";
+		status = "okay";
+	};
+
+	timer0@9801B000 {
+		compatible = "realtek,rtk-timer0";
+		reg = <0x9801B000 0x600>,
+			<0xFF018000 0x10>;
+		interrupts = <0 17 4>;
+		clock-frequency = <27000000>;
+		status = "okay";
+	};
+
+	timer1@9801B000 {
+		compatible = "realtek,rtk-timer1";
+		reg = <0x9801B000 0x600>,
+			<0xFF018000 0x10>;
+		interrupts = <0 18 4>;
+		clock-frequency = <27000000>;
+		status = "okay";
+	};
+
+	pcie@9804E000 {
+		compatible = "realtek,rtk-pcie-slot1";
+		reg = <0x9804E000 0x00001000
+			0x9804F000 0x00001000
+			0x9801C600 0x00000100
+			0x9801A000 0x00000300
+			0x98012000 0x00001000>;
+		interrupt-names = "rtk-pcie1-intr";
+		#interrupt-cells = <1>;
+		interrupt-map-mask = <0 0 0 0>;
+		interrupt-map = <0 0 0 0 &gic GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
+		bus-range = <0x00 0xff>;
+		linux,pci-domain = <0>;
+		device_type = "pci";
+		gpios = <&rtk_misc_gpio 18 1 0 >;
+		#size-cells = <2>;
+		#address-cells = <3>;
+		num-lanes = <1>;
+		ranges = <0x02000000 0x00000000 0xC0000000  0xC0000000 0x00000000 0x01000000
+			0x01000000 0x00000000 0x00030000  0x00030000 0x00000000 0x00010000>;
+		resets = <&rst2 RSTN_PCIE0>,
+			<&rst2 RSTN_PCIE0_CORE>,
+			<&rst2 RSTN_PCIE0_POWER>,
+			<&rst2 RSTN_PCIE0_NONSTITCH>,
+			<&rst2 RSTN_PCIE0_STITCH>,
+			<&rst2 RSTN_PCIE0_PHY>,
+			<&rst4 RSTN_PCIE0_PHY_MDIO>;
+		reset-names = "rstn",
+			"core",
+			"power",
+			"nonstitch",
+			"stitch",
+			"phy",
+			"phy_mdio";
+		clocks = <&clk_en_1 CLK_EN_PCIE0>;
+		status = "okay";
+		phys_a = <0x31810801>,
+			<0xB2001101>,
+			<0x00100001>;
+		phys_b = <0x00000003>,
+			<0x00900001>,
+			<0x40080401>,
+			<0x5AC10801>,
+			<0x32b40f01>,
+			<0x72001101>;
+	};
+
+	sdio@98010A00 {
+		compatible = "Realtek,rtk1295-sdio";
+		gpios = <&rtk_iso_gpio 23 1 1>;
+		reg = <0x98010c00 0x200>,
+			<0x98000000 0x200000>;
+		interrupts = <0 45 4>;
+		clocks = <&clk_en_1 CLK_EN_SDIO>,
+			<&clk_en_1 CLK_EN_SDIO_IP>;
+		clock-names = "sdio",
+			"sdio_ip";
+		resets = <&rst2 RSTN_SDIO>;
+		status = "okay";
+	};
+
+	sdmmc@98010400 {
+		compatible = "Realtek,rtk1295-sdmmc";
+		gpios = <&rtk_misc_gpio 99 1 0>; /*sd power , output, default high  (poweroff) */
+		reg = <0x98000000 0x400>, /* CRT */
+			<0x98010400 0x200>, /* SDMMC */
+			<0x9801A000 0x400>, /* BS2 */
+			<0x98012000 0xa00>, /* EMMC */
+			<0x98010A00 0x40>; /* SDIO */
+		interrupts = <0 44 4>;
+		clocks = <&clk_en_1 CLK_EN_CR>,
+			<&clk_en_1 CLK_EN_SD_IP>;
+		clock-names = "cr",
+			"sd_ip";
+		status = "okay";
+	};
+
+	emmc@98012000 {
+		compatible = "Realtek,rtk1295-emmc";
+		reg = <0x98012000 0xa00>, /*EMMC*/
+			<0x98000000 0x600>, /*CRT */
+			<0x9801A000 0x80>, /*SB2*/
+			<0x9801B000 0x150>; /*MISC*/
+		interrupts = <0 42 4>;
+		speed-step = <2>; /* 0: sdr50, 1: ddr50, 2: hs200, 3: hs400 */
+		clocks = <&clk_en_1 CLK_EN_EMMC>,
+			<&clk_en_1 CLK_EN_EMMC_IP>,
+			<&clk_en_1 CLK_EN_CR>;
+		clock-names = "emmc",
+			"emmc_ip",
+			"cr";
+		resets = <&rst2 RSTN_EMMC>;
+		reset-names = "emmc";
+		status = "okay";
+		pddrive_nf_s0 = <1 0x77 0x77 0x77 0x33>; /* pddrive_nf0, pddrive_nf1, pddrive_nf2, pddrive_nf3, pddrive_nf4 ; for sdr50 */
+		pddrive_nf_s2 = <1 0xbb 0xbb 0xbb 0x33>; /* pddrive_nf0, pddrive_nf1, pddrive_nf2, pddrive_nf3, pddrive_nf4 ; for hs200 */
+		phase_tuning = <0 0>; /* arg0: tx tuning switch, arg1: rx tuning switch*/
+	};
+
+	pu_pll@98000000 {
+		compatible = "Realtek,rtk1295-pu_pll";
+		reg = <0x98000000 0x200>;
+	};
+
+	jpeg@9803e000 {
+		compatible = "Realtek,rtk1295-jpeg";
+		reg = <0x9803e000 0x1000>,
+			<0x98000000 0x200>,
+			<0x98007000 0x30>;
+		interrupts = <0 52 4>;
+		clocks = <&clk_en_2 CLK_EN_JPEG>;
+		clock-names = "jpeg";
+		resets = <&rst2 RSTN_JPEG>;
+		status = "okay";
+	};
+
+	ve1@98040000 {
+		compatible = "Realtek,rtk1295-ve1";
+		reg = <0x98040000 0x8000>,
+			<0x98000000 0x200>,
+			<0x98007000 0x30>;
+		interrupts = <0 53 4>, <0 54 4>;
+		clocks = <&cc CC_CLK_VE1>,
+			<&cc CC_CLK_VE2>;
+		clock-names = "clk_ve1",
+			"clk_ve2";
+		resets = <&rst1 RSTN_VE1>,
+			<&rst1 RSTN_VE2>;
+		reset-names = "ve1",
+			"ve2";
+		status = "okay";
+	};
+
+	ve3@98048000 {
+		compatible = "Realtek,rtk1295-ve3";
+		reg = <0x98048000 0x4000>,
+			<0x98000000 0x200>,
+			<0x98007000 0x30>;
+		interrupts = <0 55 4>;
+		clocks = <&cc CC_CLK_VE3>;
+		resets = <&rst1 RSTN_VE3>;
+		status = "okay";
+	};
+
+	scpu_wrapper@9801d000 {
+		compatible = "Realtek,rtk-scpu_wrapper";
+		reg = <0x9801d000 0x500>;
+		interrupts = <0 46 4>;
+		status = "okay";
+	};
+
+	sb2@9801a000 {
+		compatible = "Realtek,rtk-sb2";
+		reg = <0x9801a000 0x900>;
+		interrupts = <0 36 4>;
+		status = "okay";
+	};
+
+	rpc@9801a104 {
+		compatible = "Realtek,rtk-rpc";
+		reg = <0x9801a104 0xc>, /* rpc intr en */
+			<0x01ffe000 0x4000>, /* rpc ring buffer */
+			<0x0001f000 0x1000>, /* rpc common */
+			<0x9801a020 0x4>; /* rbus sync */
+		interrupts = <0 33 4>;
+		status = "okay";
+	};
+
+	irda@98007400 {
+		compatible = "Realtek,rtk-irda";
+		interrupt-parent = <&mux_intc>;
+		reg = <0x98007000 0x400>,
+			<0x98007400 0x100>;
+		interrupts = <1 5>;
+		resets = <&irst IRSTN_IR>;
+		clocks = <&iclk_en CLK_EN_MISC_IR>;
+		status = "okay";
+	};
+
+	rtc@0x9801B600 {
+		compatible = "realtek,rtk-rtc";
+		reg = <0x9801B600 0x100>,
+			<0x98000000 0x100>,
+			<0x98007000 0x100>;
+		rtc-base-year = <2014>;
+		clocks = <&clk_en_2 CLK_EN_MISC_RTC>;
+		status = "okay";
+	};
+
+	watchdog@0x98007680 {
+		compatible = "realtek,rtk-watchdog";
+		reg = <0x98007680 0x100>;
+		timeout-sec = <20>;
+		status = "okay";
+	};
+
+	i2c_0: i2c@0x98007D00 {
+		compatible = "realtek,rtk-i2c";
+		reg = <0x98007D00 0x400>;
+		interrupt-parent = <&mux_intc>;
+		interrupts = <1 8>;
+		i2c-num = <0>;
+		status = "okay";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clocks = <&iclk_en CLK_EN_I2C0>;
+	};
+
+	i2c_1: i2c@0x98007C00 {
+		compatible = "realtek,rtk-i2c";
+		reg = <0x98007C00 0x400>;
+		interrupt-parent = <&mux_intc>;
+		interrupts = <1 11>;
+		i2c-num = <1>;
+		status = "okay";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clocks = <&iclk_en CLK_EN_I2C1>;
+	};
+
+	i2c_2: i2c@0x9801B700 {
+		compatible = "realtek,rtk-i2c";
+		reg = <0x9801B700 0x400>;
+		interrupt-parent = <&mux_intc>;
+		interrupts = <0 26>;
+		i2c-num = <2>;
+		status = "okay";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clocks = <&clk_en_2 CLK_EN_MISC_I2C_2>;
+	};
+
+	i2c_3: i2c@0x9801B900 {
+		compatible = "realtek,rtk-i2c";
+		reg = <0x9801B900 0x400>;
+		interrupt-parent = <&mux_intc>;
+		interrupts = <0 23>;
+		i2c-num = <3>;
+		status = "okay";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clocks = <&clk_en_2 CLK_EN_MISC_I2C_3>;
+	};
+
+	i2c_4: i2c@0x9801BA00 {
+		compatible = "realtek,rtk-i2c";
+		reg = <0x9801BA00 0x400>;
+		interrupt-parent = <&mux_intc>;
+		interrupts = <0 15>;
+		i2c-num = <4>;
+		status = "okay";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clocks = <&clk_en_2 CLK_EN_MISC_I2C_4>;
+	};
+
+	i2c_5: i2c@0x9801BB00 {
+		compatible = "realtek,rtk-i2c";
+		reg = <0x9801BB00 0x400>;
+		interrupt-parent = <&mux_intc>;
+		interrupts = <0 14>;
+		i2c-num = <5>;
+		status = "okay";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clocks = <&clk_en_2 CLK_EN_MISC_I2C_5>;
+	};
+
+	spi_0: spi@9801BD00 {
+		compatible = "Realtek,rtk129x-spi";
+		reg = <0x9801BD00 50>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&gspi_pins>;
+		spi-cs-gpio = <&rtk_misc_gpio 6 1 1>;
+		clocks = <&clk_en_1 CLK_EN_GSPI>;
+		resets = <&rst1 RSTN_GSPI>;
+		status = "disabled";
+	};
+
+	pwm: pwm@980070D0 {
+		compatible = "Realtek,rtd1295-pwm";
+		#pwm-cells = <2>;
+		reg = <0x980070D0 0xC>;
+		status = "okay";
+		pwm_0 {
+			enable = <0>;
+			clkout_div = <0xff>; //default OCD: from 0x0 to 0xff
+			clksrc_div = <0x1>; //default OSD: from 0x0 to 0xf
+			duty_rate = <5>; //default duty_rate 0 ~ 100
+		};
+		pwm_1 {
+			enable = <1>;
+			clkout_div = <0xff>; //default OCD: from 0x0 to 0xff
+			clksrc_div = <0x1>; //default OSD: from 0x0 to 0xf
+			duty_rate = <50>; //default duty_rate 0 ~ 100
+		};
+		pwm_2 {
+			enable = <0>;
+			clkout_div = <0xff>; //default OCD: from 0x0 to 0xff
+			clksrc_div = <0x1>; //default OSD: from 0x0 to 0xf
+			duty_rate = <50>; //default duty_rate 0 ~ 100
+		};
+		pwm_3 {
+			enable = <0>;
+			clkout_div = <0xff>; //default OCD: from 0x0 to 0xff
+			clksrc_div = <0x1>; //default OSD: from 0x0 to 0xf
+			duty_rate = <50>; //default duty_rate 0 ~ 100
+		};
+	};
+
+	rtk-lsadc@0x98012800 {
+		compatible = "Realtek,rtk-lsadc";
+		interrupt-parent = <&mux_intc>;
+		interrupts = <0 21>, <0 22>; /* LSADC0_INT, LSADC1_INT */
+		reg = <0x9801B00C 0x4>, /* MISC_ISR */
+			<0x98012800 0x200>, /* LSADC */
+			<0x9800034C 0x4>; /* LSADC_PG */
+		status = "disabled";
+		clk_gating_en = <1>, /* LSADC0 0:disable; 1:enable */
+			<1>; /* LSADC1 0:disable; 1:enable */
+
+		rtk-lsadc0-pad0 {
+			//compatible = "Realtek,rtk-lsadc0-pad0";
+			activate = <1>; /* 0:in-activate; 1:activate */
+			ctrl_mode = <0>; /* 0:Voltage mode; 1:Current mode*/
+			sw_idx = <0>; /* 0:External input pin 0; 1:External input pin 1 */
+			voltage_threshold = <32>; /* 8 bit : 0 ~ 255 */
+		};
+
+		rtk-lsadc0-pad1 {
+			//compatible = "Realtek,rtk-lsadc0-pad1";
+			activate = <1>; /* 0:in-activate; 1:activate */
+			ctrl_mode = <0>; /* 0:Voltage mode; 1:Current mode*/
+			sw_idx = <0>; /* 0:External input pin 0; 1:External input pin 1 */
+			voltage_threshold = <16>; /* 8 bit : 0 ~ 255 */
+		};
+
+		rtk-lsadc1-pad0 {
+			//compatible = "Realtek,rtk-lsadc1-pad0";
+			activate = <1>; /* 0:in-activate; 1:activate */
+			ctrl_mode = <0>; /* 0:Voltage mode; 1:Current mode*/
+			sw_idx = <0>; /* 0:VDD; 1:GND */
+			voltage_threshold = <32>; /* 8 bit : 0 ~ 255 */
+			detect_range_ctrl = <1>; /* 0:0V ~ 1.024V; 1:0.5V ~ 1.524V */
+		};
+
+		rtk-lsadc1-pad1 {
+			//compatible = "Realtek,rtk-lsadc1-pad1";
+			activate = <1>; /* 0: in-activate; 1:activate */
+			ctrl_mode = <0>; /* 0: Voltage mode; 1:Current mode*/
+			sw_idx = <0>; /* 0:VDD; 1:GND */
+			voltage_threshold = <16>; /* 8 bit : 0 ~ 255 */
+			detect_range_ctrl = <1>; /* 0:0V ~ 1.024V; 1:0.5V ~ 1.524V */
+		};
+	};
+
+	rfkill: rfkilligpio {
+		compatible = "realtek,rfkill";
+		gpios = <&rtk_iso_gpio 24 1 0>; /*bt power , output, default low */
+		status = "disabled";
+	};
+
+	rtk-gpio-regulator {
+		compatible = "rtkgpio-regulator";
+		gpios = <&rtk_iso_gpio 16 1 0>, <&rtk_iso_gpio 17 1 1>;
+		//status = "disabled";
+		status = "okay";
+		vdd: rtkgpio_regulator {
+			regulator-min-microvolt = <850000>;
+			regulator-max-microvolt = <1050000>;
+		};
+	};
+
+	cec0@98037800 {
+		compatible = "Realtek,rtk-cec0";
+		reg = <0x98037800 0xe0>,<0x98007000 0x100>,<0x98037500 0x100>;
+		interrupts = <0 26 4>;
+		module-enable = <1>;
+		clocks = <&cc CC_CLK_SYS>,
+			<&iclk_en CLK_EN_CBUS_OSC>,
+			<&iclk_en CLK_EN_CBUS_SYS>,
+			<&iclk_en CLK_EN_CBUSTX_SYS>,
+			<&iclk_en CLK_EN_CBUSRX_SYS>;
+		clock-names = "sys",
+			"cbus_osc",
+			"cbus_sys",
+			"cbustx_sys",
+			"cbusrx_sys";
+		resets = <&irst IRSTN_CBUS>,
+			<&irst IRSTN_CBUSTX>,
+			<&irst IRSTN_CBUSRX>;
+		reset-names = "cbus",
+			"cbustx",
+			"cbusrx";
+		status = "okay";
+	};
+
+	power-management@0 {
+		compatible = "Realtek,power-management";
+		system-power-controller;
+		reg = <0x98000000 0x1800>, /* CRT */
+			<0x98006000 0x1000>, /* AIO */
+			<0x98007000 0x1000>, /* ISO */
+			<0x98018000 0x2000>, /* TVE */
+			<0x9801A000 0x1000>, /* SB2 */
+			<0x9801B000 0x1000>; /* MISC */
+		suspend-mode = <0>; // 0:SUSPEND_TO_RAM, 1:SUSPEND_TO_COOLBOOT, 2:SUSPEND_TO_WFI
+		pwms = <&pwm 0 37878>;
+		status = "okay";
+	};
+
+	mcp@0 {
+		compatible = "Realtek,rtk-mcp";
+		reg = <0x98015000 0x1000>,
+			<0x98014000 0x1000>;
+		status = "okay";
+	};
+
+	rtk_boot {
+		compatible = "Realtek,rtk_boot";
+		resume-entry-addr = <0x00021000>;
+		status = "okay";
+	};
+
+	cpu_tm: thermal-sensor@9801D150 {
+		compatible = "realtek,rtd129x-thermal-sensor";
+		reg = <0x9801D150 0x1C>;
+		#thermal-sensor-cells = <0>;
+
+		userspace-trip = <&cpu_userspace 30000>;
+		status = "okay";
+	};
+
+	cr_tm: thermal-sensor@980124B4 {
+		compatible = "realtek,rtd129x-thermal-sensor";
+		reg = <0x980124B4 0x1C>;
+		#thermal-sensor-cells = <0>;
+		status = "okay";
+	};
+
+	gpu: gpu@98050000 {
+		compatible = "arm,mali-midgard";
+		reg = <0x98050000 0xffff>;
+		interrupts = <0 67 4>, <0 68 4>, <0 66 4>;
+		interrupt-names = "JOB", "MMU", "GPU";
+		clocks = <&cc CC_CLK_GPU>;
+		clock-names = "clk_mali";
+		resets = <&rst1 RSTN_GPU>;
+		mali-supply = <&gpu_supp>;
+		#cooling-cells = <2>;
+		status = "okay";
+		power-model {
+			compatible = "arm,mali-simple-power-model";
+			static-coefficient = <2427750>;
+			dynamic-coefficient = <4687>;
+			ts = <20000 2000 (-20) 2>;
+			thermal-zone = "cpu-thermal";
+		};
+	};
+
+	audio-in-device {
+		compatible = "realtek,audio-in";
+		status = "disabled";
+	};
+
+	audio-out-devices {
+		compatible = "realtek,audio-out";
+		status = "okay";
+		dac {
+			compatible = "dac";
+			status = "okay";
+		};
+		spdif {
+			compatible = "spdif";
+			status = "okay";
+		};
+		i2s {
+			compatible = "i2s";
+			status = "okay";
+		};
+		hdmi {
+			compatible = "hdmi";
+			status = "okay";
+		};
+		global {
+			compatible = "global";
+			status = "okay";
+		};
+	};
+
+	busfreq {
+		compatible = "realtek,rtd129x-busfreq";
+		enable = <1>;
+		polling-ms = <1000>;
+		clocks = <&cc CC_PLL_BUS_H>;
+		status = "okay";
+
+		clk-0 {
+			clocks = <&cc CC_CLK_SYS>;
+			rate = <128 256>;
+		};
+		clk-1 {
+			clocks = <&cc CC_PLL_BUS_H>;
+			rate = <200 459>;
+		};
+	};
+
+	dvfs: dvfs {
+		compatible = "realtek,rtd129x-dvfs";
+		status = "okay";
+		l2-supply = <&l2_supp>;
+	};
+
+	thermal-zones {
+		cpu_thermal: cpu-thermal {
+			polling-delay-passive = <250>;
+			polling-delay = <1000>;
+			thermal-sensors = <&cpu_tm>;
+
+			trips {
+				cpu_alert0: cpu-alert0 {
+					temperature = <105000>;
+					hysteresis = <3000>;
+					type = "passive";
+				};
+				cpu_alert1: cpu-alert1 {
+					temperature = <115000>;
+					hysteresis = <3000>;
+					type = "passive";
+				};
+				cpu_crit: cpu-crit {
+					temperature = <130000>;
+					hysteresis = <2000>;
+					type = "critical";
+				};
+				gpu_alert0: gpu-alert0 {
+					temperature = <95000>;
+					hysteresis = <4000>;
+					type = "passive";
+				};
+				gpu_alert1: gpu-alert1 {
+					temperature = <100000>;
+					hysteresis = <4000>;
+					type = "passive";
+				};
+				cpu_userspace: cpu-userspace {
+					temperature = <150000>;
+					hysteresis = <0>;
+					type = "passive";
+				};
+			};
+
+			cooling-maps {
+				map0 {
+					trip = <&cpu_alert0>;
+					cooling-device = <&A53_0 1 6>;
+				};
+				map1 {
+					trip = <&cpu_alert1>;
+					cooling-device = <&A53_0 7 11>;
+				};
+				map2 {
+					trip = <&gpu_alert0>;
+					cooling-device = <&gpu 2 2>;
+				};
+				map3 {
+					trip = <&gpu_alert1>;
+					cooling-device = <&gpu 5 5>;
+				};
+				map4 {
+					trip = <&cpu_userspace>;
+					cooling-device = <&A53_0 9 9>;
+				};
+			};
+		};
+
+		cr-thermal {
+			polling-delay-passive = <0>;
+			polling-delay = <0>;
+			thermal-sensors = <&cr_tm>;
+		};
+	};
+};
+
+#include "rtd-129x-g2227-regulator.dtsi"
+#include "rtd-129x-gpu-dvfs.dtsi"
+#include "rtd-129x-cpu-dvfs.dtsi"
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1295-bist.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1295-bist.dts
new file mode 100644
index 000000000..1246fe219
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1295-bist.dts
@@ -0,0 +1,110 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/* 0x00000000 ~ 0x0002ffff */
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+/* 0x0001f000 ~ 0x0001ffff */
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE;
+/* 0x01ffe000 ~ 0x02001fff */
+/memreserve/ RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE;
+/* 0x02200000 ~ 0x025fffff */
+/memreserve/ ROOTFS_NORMAL_START ROOTFS_NORMAL_SIZE;
+/* 0x10000000 ~ 0x10013fff */
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+
+#include "rtd-129x-ion-1GB-lm.dtsi"
+#include "rtd-1295.dtsi"
+#include "rtd-1295-giraffe-common.dtsi"
+
+/ {
+	chosen {
+		linux,initrd-start = <ROOTFS_BIST_START>;
+		linux,initrd-end = <ROOTFS_BIST_END>;
+		bootargs = "earlycon=uart8250, mmio32,0x98007800 console=ttyS0,115200 init=/init androidboot.hardware=kylin androidboot.storage=emmc loglevel=4 androidboot.selinux=permissive";
+	};
+
+	/*
+	 * NOTE:
+	 * <flag size base>
+	 * flag: reserved
+	 * size: unit is byte
+	 * base: unit is byte
+	 *
+	 * Array size not over 8;
+	 * You may change the max array size in KConfig,
+	 * max CMA array size is CONFIG_CMA_AREAS+1.
+	 *
+	 * If cma-region-enable is enabled<1>,
+	 * kernel driver will use cma-region-info to initial CMA memory.
+	 *
+	 * If cma-region-enable is disabled<0>,
+	 * kernel driver will use cma= to initial CMA memory.
+	 *
+	 * if both setting is loaded, cma-region-info had higher priority.
+	 */
+	chosen {
+		cma-region-enable = <1>;
+		cma-region-info = <0x00000000 0x02000000 0x20000000>;
+		/*cma-region-info = <0x00000000 0x01000000 0x12c00000>,
+			<0x00000000 0x12c00000 0x20000000>;*/
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0x40000000>; /* 1024 MB */
+	};
+
+	firmware {
+		optee {
+			compatible = "linaro,optee-tz";
+			method = "smc";
+		};
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	fb {
+		compatible = "Realtek,rtk-fb";
+		buffer-cnt = <3>;
+		resolution = <720 480>;
+		fps = <60>;
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1295-fpga.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1295-fpga.dts
new file mode 100644
index 000000000..c7bf0ea53
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1295-fpga.dts
@@ -0,0 +1,131 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/* 0x00000000 ~ 0x0002ffff */
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+/* 0x0001f000 ~ 0x0001ffff */
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE;
+/* 0x01ffe000 ~ 0x02001fff */
+/memreserve/ RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE;
+/* 0x02600000 ~ 0x031fffff */
+/memreserve/ ION_AUDIO_HEAP_PHYS ION_AUDIO_HEAP_SIZE;
+/* 0x03200000 ~ 0x0e9fffff */
+/memreserve/ ION_MEDIA_HEAP_PHYS1 ION_MEDIA_HEAP_SIZE1;
+/* 0x10000000 ~ 0x10013fff */
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+/* 0x1fc00000 ~ 0x1fc00fff */
+/memreserve/ ACPU_BOOTCODE_PHYS ACPU_BOOTCODE_SIZE;
+/* 0x11000000 ~ 0x181fffff */
+/memreserve/ ION_MEDIA_HEAP_PHYS2 ION_MEDIA_HEAP_SIZE2;
+
+#include "rtd-1295.dtsi"
+
+/ {
+	model= "Realtek_RTD1295";
+	compatible = "Realtek,rtd-1295";
+
+	aliases {
+		serial0 = &uart0;
+	};
+
+	chosen {
+		bootargs = "earlycon=uart8250, mmio32,0x98007800 console=ttyS0,115200 loglevel=7 cma=16m@64m";
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0x20000000>; /* 512 MB */
+	};
+
+	timer0 {
+		clock-frequency = <33000000>;
+	};
+
+	uart0: serial0@98007800 {
+		clock-frequency = <33000000>;
+	};
+
+	rtk,ion {
+		compatible = "Realtek,rtk-ion";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		rtk,ion-heap@0 { /* SYSTEM_HEAP */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <0>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@1 { /* System contig */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <1>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@4 { /* DMA_HEAP */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <4>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@8 { /* Audio */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <8>;
+			rtk,memory-reserve = <
+				ION_AUDIO_HEAP_PHYS
+				ION_AUDIO_HEAP_SIZE
+				ION_AUDIO_HEAP_FLAG>;
+		};
+
+		rtk,ion-heap@7 { /* TYPE_MEDIA */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <7>;
+			rtk,memory-reserve = <
+				ION_MEDIA_HEAP_PHYS1
+				ION_MEDIA_HEAP_SIZE1
+				ION_MEDIA_HEAP_FLAG1
+				ION_MEDIA_HEAP_PHYS2
+				ION_MEDIA_HEAP_SIZE2
+				ION_MEDIA_HEAP_FLAG2>;
+		};
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+};
+
+&A53_0 {
+	/delete-property/ cpu-supply;
+	/delete-property/ operating-points-v2;
+};
+&A53_1 {
+	/delete-property/ cpu-supply;
+	/delete-property/ operating-points-v2;
+};
+&A53_2 {
+	/delete-property/ cpu-supply;
+	/delete-property/ operating-points-v2;
+};
+&A53_3 {
+	/delete-property/ cpu-supply;
+	/delete-property/ operating-points-v2;
+};
+&gpu {
+	/delete-property/ mali-supply;
+};
+/{
+	/delete-node/ dvfs;
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-1.5GB.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-1.5GB.dts
new file mode 100644
index 000000000..e419a6349
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-1.5GB.dts
@@ -0,0 +1,155 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/* 0x00000000 ~ 0x0002ffff */
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+/* 0x0001f000 ~ 0x0001ffff */
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE;
+/* 0x01ffe000 ~ 0x02001fff */
+/memreserve/ RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE;
+/* 0x02200000 ~ 0x025fffff */
+/memreserve/ ROOTFS_NORMAL_START ROOTFS_NORMAL_SIZE;
+/* 0x02600000 ~ 0x031fffff */
+/memreserve/ ION_AUDIO_HEAP_PHYS ION_AUDIO_HEAP_SIZE;
+/* 0x03200000 ~ 0x0e9fffff */
+/memreserve/ ION_MEDIA_HEAP_PHYS1 ION_MEDIA_HEAP_SIZE1;
+/* 0x10000000 ~ 0x10013fff */
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+/* 0x11000000 ~ 0x181fffff */
+/memreserve/ ION_MEDIA_HEAP_PHYS2 ION_MEDIA_HEAP_SIZE2;
+/* Reserved 4KB for 1.5GB  */
+/memreserve/ HW_LIMITATION_START HW_LIMITATION_SIZE;
+
+#include "rtd-1295.dtsi"
+#include "rtd-1295-giraffe-common.dtsi"
+
+/ {
+	chosen {
+		linux,initrd-start = <ROOTFS_NORMAL_START>;
+		linux,initrd-end = <ROOTFS_NORMAL_END>;
+		bootargs = "earlycon=uart8250,mmio32,0x98007800 console=ttyS0,115200 init=/init androidboot.hardware=kylin androidboot.storage=emmc loglevel=4";
+	};
+
+	/*
+	 * NOTE:
+	 * <flag size base>
+	 * flag: reserved
+	 * size: unit is byte
+	 * base: unit is byte
+	 *
+	 * Array size not over 8;
+	 * You may change the max array size in KConfig,
+	 * max CMA array size is CONFIG_CMA_AREAS+1.
+	 *
+	 * If cma-region-enable is enabled<1>,
+	 * kernel driver will use cma-region-info to initial CMA memory.
+	 *
+	 * If cma-region-enable is disabled<0>,
+	 * kernel driver will use cma= to initial CMA memory.
+	 *
+	 * if both setting is loaded, cma-region-info had higher priority.
+	 */
+	chosen {
+		cma-region-enable = <1>;
+		cma-region-info = <0x00000000 0x02000000 0x20000000>;
+		/*cma-region-info = <0x00000000 0x01000000 0x12c00000>,
+			<0x00000000 0x12c00000 0x20000000>;*/
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0x60000000>; /* 1536 MB */
+	};
+
+	firmware {
+		optee {
+			compatible = "linaro,optee-tz";
+			method = "smc";
+		};
+	};
+
+	rtk,ion {
+		rtk,ion-heap@8 { /* Audio */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <8>;
+			rtk,memory-reserve = <
+				ION_AUDIO_HEAP_PHYS
+				ION_AUDIO_HEAP_SIZE
+				ION_AUDIO_HEAP_FLAG>;
+		};
+
+		rtk,ion-heap@7 {/* TYPE_MEDIA */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <7>;
+			rtk,memory-reserve = <
+				ION_MEDIA_HEAP_PHYS1
+				ION_MEDIA_HEAP_SIZE1
+				ION_MEDIA_HEAP_FLAG1
+				ION_MEDIA_HEAP_PHYS2
+				ION_MEDIA_HEAP_SIZE2
+				ION_MEDIA_HEAP_FLAG2>;
+		};
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		tee_reserved: tee {
+			no-map;
+			size = <0x00F00000>;
+			alloc-ranges = <0x10100000 0x00F00000>;
+		};
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-1GB.CMAx2.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-1GB.CMAx2.dts
new file mode 100644
index 000000000..5e92a42eb
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-1GB.CMAx2.dts
@@ -0,0 +1,131 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE; /* 0x00000000 ~ 0x0002ffff */
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE; /* 0x0001f000 ~ 0x0001ffff */
+/memreserve/ RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE; /* 0x01ffe000 ~ 0x02001fff */
+/memreserve/ ROOTFS_NORMAL_START ROOTFS_NORMAL_SIZE; /* 0x02200000 ~ 0x025fffff */
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE; /* 0x10000000 ~ 0x10013fff */
+
+#include "rtd-129x-ion-1GB-lm.dtsi"
+#include "rtd-1295.dtsi"
+#include "rtd-1295-giraffe-common.dtsi"
+
+/ {
+	chosen {
+		linux,initrd-start = <ROOTFS_NORMAL_START>;
+		linux,initrd-end = <ROOTFS_NORMAL_END>;
+		bootargs = "earlycon=uart8250,mmio32,0x98007800 console=ttyS0,115200 init=/init androidboot.hardware=kylin androidboot.storage=emmc loglevel=4";
+	};
+
+	/*
+	 * NOTE:
+	 * <flag size base>
+	 * flag: reserved
+	 * size: unit is byte
+	 * base: unit is byte
+	 *
+	 * Array size not over 8;
+	 * You may change the max array size in KConfig,
+	 * max CMA array size is CONFIG_CMA_AREAS+1.
+	 *
+	 * If cma-region-enable is enabled<1>,
+	 * kernel driver will use cma-region-info to initial CMA memory.
+	 *
+	 * If cma-region-enable is disabled<0>,
+	 * kernel driver will use cma= to initial CMA memory.
+	 *
+	 * if both setting is loaded, cma-region-info had higher priority.
+	 */
+	chosen {
+		cma-region-enable = <0>;
+		cma-region-info = <0x00000000 0x02000000 0x20000000>;
+		/*cma-region-info = <0x00000000 0x01000000 0x12c00000>,
+			<0x00000000 0x12c00000 0x20000000>;*/
+	};
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0x40000000>; /* 1024 MB */
+	};
+
+	firmware {
+		optee {
+			compatible = "linaro,optee-tz";
+			method = "smc";
+		};
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		linux,ion_media_heap1_in_cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x09400000>; /* size 148MB */
+			alignment = <0x00100000>;
+			alloc-ranges = <0x11000000 0x09400000>; /* offset 272MB, size 148MB */
+			linux,contiguous-region;
+		};
+
+		linux,default_cma {
+			compatible = "shared-dma-pool";
+			linux,cma-default;
+			reusable;
+			size = <0x00800000>; /* size 8MB */
+			alignment = <0x00100000>;
+			alloc-ranges = <0x20000000 0x00800000>; /* offset 512MB, size 8MB */
+			linux,contiguous-region;
+		};
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-1GB.SATA.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-1GB.SATA.dts
new file mode 100644
index 000000000..2ba7cccdf
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-1GB.SATA.dts
@@ -0,0 +1,125 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/* 0x00000000 ~ 0x0002ffff */
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+/* 0x0001f000 ~ 0x0001ffff */
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE;
+/* 0x01ffe000 ~ 0x02001fff */
+/memreserve/ RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE;
+/* 0x02200000 ~ 0x025fffff */
+/memreserve/ ROOTFS_NORMAL_START ROOTFS_NORMAL_SIZE;
+/* 0x02600000 ~ 0x031fffff */
+/memreserve/ ION_AUDIO_HEAP_PHYS ION_AUDIO_HEAP_SIZE;
+/* 0x03200000 ~ 0x0e9fffff */
+/memreserve/ ION_MEDIA_HEAP_PHYS1 ION_MEDIA_HEAP_SIZE1;
+/* 0x10000000 ~ 0x10013fff */
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+/* 0x11000000 ~ 0x181fffff */
+/memreserve/ ION_MEDIA_HEAP_PHYS2 ION_MEDIA_HEAP_SIZE2;
+
+#include "rtd-1295.dtsi"
+#include "rtd-1295-giraffe-common.dtsi"
+
+/ {
+	chosen {
+		linux,initrd-start = <ROOTFS_NORMAL_START>;
+		linux,initrd-end = <ROOTFS_NORMAL_END>;
+		bootargs ="earlycon=uart8250,mmio32,0x98007800 console=ttyS0,115200 init=/init androidboot.hardware=kylin androidboot.storage=sata loglevel=4";
+	};
+
+	/*
+	 * NOTE:
+	 * <flag size base>
+	 * flag: reserved
+	 * size: unit is byte
+	 * base: unit is byte
+	 *
+	 * Array size not over 8;
+	 * You may change the max array size in KConfig,
+	 * max CMA array size is CONFIG_CMA_AREAS+1.
+	 *
+	 * If cma-region-enable is enabled<1>,
+	 * kernel driver will use cma-region-info to initial CMA memory.
+	 *
+	 * If cma-region-enable is disabled<0>,
+	 * kernel driver will use cma= to initial CMA memory.
+	 *
+	 * if both setting is loaded, cma-region-info had higher priority.
+	 */
+	chosen {
+		cma-region-enable = <1>;
+		cma-region-info = <0x00000000 0x02000000 0x20000000>;
+		/*cma-region-info = <0x00000000 0x01000000 0x12c00000>,
+			<0x00000000 0x12c00000 0x20000000>;*/
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0x40000000>; /* 1024 MB */
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	rtk,ion {
+
+		rtk,ion-heap@8 { /* Audio */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <8>;
+			rtk,memory-reserve = <
+				ION_AUDIO_HEAP_PHYS
+				ION_AUDIO_HEAP_SIZE
+				ION_AUDIO_HEAP_FLAG>;
+		};
+
+		rtk,ion-heap@7 { /* TYPE_MEDIA */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <7>;
+			rtk,memory-reserve = <
+				ION_MEDIA_HEAP_PHYS1
+				ION_MEDIA_HEAP_SIZE1
+				ION_MEDIA_HEAP_FLAG1
+				ION_MEDIA_HEAP_PHYS2
+				ION_MEDIA_HEAP_SIZE2
+				ION_MEDIA_HEAP_FLAG2>;
+		};
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-1GB.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-1GB.dts
new file mode 100644
index 000000000..a80686bc0
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-1GB.dts
@@ -0,0 +1,104 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/* 0x00000000 ~ 0x0002ffff */
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+/* 0x0001f000 ~ 0x0001ffff */
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE;
+/* 0x01ffe000 ~ 0x02001fff */
+/memreserve/ RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE;
+/* 0x02200000 ~ 0x025fffff */
+/memreserve/ ROOTFS_NORMAL_START ROOTFS_NORMAL_SIZE;
+/* 0x10000000 ~ 0x10013fff */
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+
+#include "rtd-129x-ion-1GB.dtsi"
+#include "rtd-1295.dtsi"
+#include "rtd-1295-giraffe-common.dtsi"
+
+/ {
+	chosen {
+		linux,initrd-start = <ROOTFS_NORMAL_START>;
+		linux,initrd-end = <ROOTFS_NORMAL_END>;
+		bootargs = "earlycon=uart8250,mmio32,0x98007800 console=ttyS0,115200 init=/init androidboot.hardware=kylin androidboot.storage=emmc loglevel=4";
+	};
+
+	/*
+	 * NOTE:
+	 * <flag size base>
+	 * flag: reserved
+	 * size: unit is byte
+	 * base: unit is byte
+	 *
+	 * Array size not over 8;
+	 * You may change the max array size in KConfig,
+	 * max CMA array size is CONFIG_CMA_AREAS+1.
+	 *
+	 * If cma-region-enable is enabled<1>,
+	 * kernel driver will use cma-region-info to initial CMA memory.
+	 *
+	 * If cma-region-enable is disabled<0>,
+	 * kernel driver will use cma= to initial CMA memory.
+	 *
+	 * if both setting is loaded, cma-region-info had higher priority.
+	 */
+	chosen {
+		cma-region-enable = <1>;
+		cma-region-info = <0x00000000 0x02000000 0x20000000>;
+		/*cma-region-info = <0x00000000 0x01000000 0x12c00000>,
+			<0x00000000 0x12c00000 0x20000000>;*/
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0x40000000>; /* 1024 MB */
+	};
+
+	firmware {
+		optee {
+			compatible = "linaro,optee-tz";
+			method = "smc";
+		};
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-2GB-tee.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-2GB-tee.dts
new file mode 100644
index 000000000..c09359b97
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-2GB-tee.dts
@@ -0,0 +1,142 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE;
+/memreserve/ RPC_RINGBUF_PHYS	 RPC_RINGBUF_SIZE;
+/memreserve/ ROOTFS_NORMAL_START ROOTFS_NORMAL_SIZE;
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+/memreserve/ TEE_OS_PHYS TEE_OS_SIZE;
+
+#include "rtd-129x-ion-2GB-tee.dtsi"
+#include "rtd-1295.dtsi"
+#include "rtd-1295-giraffe-common.dtsi"
+
+/ {
+	chosen {
+		linux,initrd-start = <ROOTFS_NORMAL_START>;
+		linux,initrd-end = <ROOTFS_NORMAL_END>;
+		bootargs ="earlycon=uart8250,mmio32,0x98007800 console=ttyS0,115200 init=/init androidboot.hardware=kylin androidboot.storage=emmc loglevel=4";
+	};
+
+	/*
+	 * NOTE:
+	 * <flag size base>
+	 * flag: reserved
+	 * size: unit is byte
+	 * base: unit is byte
+	 *
+	 * Array size not over 8;
+	 * You may change the max array size in KConfig,
+	 * max CMA array size is CONFIG_CMA_AREAS+1.
+	 *
+	 * If cma-region-enable is enabled<1>,
+	 * kernel driver will use cma-region-info to initial CMA memory.
+	 *
+	 * If cma-region-enable is disabled<0>,
+	 * kernel driver will use cma= to initial CMA memory.
+	 *
+	 * if both setting is loaded, cma-region-info had higher priority.
+	 */
+	chosen {
+		cma-region-enable = <1>;
+		cma-region-info = <0x00000000 0x02000000 0x20000000>;
+		/*cma-region-info = <0x00000000 0x01000000 0x12c00000>,
+			<0x00000000 0x12c00000 0x20000000>;*/
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0x80000000>; /* 2048 MB */
+	};
+
+	firmware {
+        android {
+            compatible = "android,firmware";
+            fstab {
+                compatible = "android,fstab";
+                system {
+                    compatible = "android,system";
+                    dev = "/dev/block/platform/98012000.emmc/by-name/system";
+                    type = "ext4";
+                    mnt_flags = "ro,noatime";
+                    fsmgr_flags = "wait";
+                };
+                vendor {
+                    compatible = "android,vendor";
+                    dev = "/dev/block/platform/98012000.emmc/by-name/vendor";
+                    type = "ext4";
+                    mnt_flags = "ro,noatime";
+                    fsmgr_flags = "wait";
+                };
+            };
+        };
+		optee {
+			compatible = "linaro,optee-tz";
+			method = "smc";
+		};
+	};
+
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		tee_reserved: tee {
+			no-map;
+			size = <0x04100000>;
+			alloc-ranges = <0x10100000 0x04100000>;
+		};
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-2GB.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-2GB.dts
new file mode 100644
index 000000000..d9769eecd
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-2GB.dts
@@ -0,0 +1,145 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/* 0x00000000 ~ 0x0002ffff */
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+/* 0x0001f000 ~ 0x0001ffff */
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE;
+/* 0x01ffe000 ~ 0x02001fff */
+/memreserve/ RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE;
+/* 0x02200000 ~ 0x025fffff */
+/memreserve/ ROOTFS_NORMAL_START ROOTFS_NORMAL_SIZE;
+/* 0x10000000 ~ 0x10013fff */
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+
+#include "rtd-129x-ion-2GB.dtsi"
+#include "rtd-1295.dtsi"
+#include "rtd-1295-giraffe-common.dtsi"
+
+/ {
+	chosen {
+		linux,initrd-start = <ROOTFS_NORMAL_START>;
+		linux,initrd-end = <ROOTFS_NORMAL_END>;
+		bootargs = "earlycon=uart8250,mmio32,0x98007800 console=ttyS0,115200 init=/init androidboot.hardware=kylin androidboot.storage=emmc loglevel=4";
+	};
+
+	/*
+	 * NOTE:
+	 * <flag size base>
+	 * flag: reserved
+	 * size: unit is byte
+	 * base: unit is byte
+	 *
+	 * Array size not over 8;
+	 * You may change the max array size in KConfig,
+	 * max CMA array size is CONFIG_CMA_AREAS+1.
+	 *
+	 * If cma-region-enable is enabled<1>,
+	 * kernel driver will use cma-region-info to initial CMA memory.
+	 *
+	 * If cma-region-enable is disabled<0>,
+	 * kernel driver will use cma= to initial CMA memory.
+	 *
+	 * if both setting is loaded, cma-region-info had higher priority.
+	 */
+	chosen {
+		cma-region-enable = <1>;
+		cma-region-info = <0x00000000 0x02000000 0x20000000>;
+		/*cma-region-info = <0x00000000 0x01000000 0x12c00000>,
+			<0x00000000 0x12c00000 0x20000000>;*/
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0x80000000>; /* 2048 MB */
+	};
+
+	firmware {
+        android {
+            compatible = "android,firmware";
+            fstab {
+                compatible = "android,fstab";
+                system {
+                    compatible = "android,system";
+                    dev = "/dev/block/platform/98012000.emmc/by-name/system";
+                    type = "ext4";
+                    mnt_flags = "ro,noatime";
+                    fsmgr_flags = "wait";
+                };
+                vendor {
+                    compatible = "android,vendor";
+                    dev = "/dev/block/platform/98012000.emmc/by-name/vendor";
+                    type = "ext4";
+                    mnt_flags = "ro,noatime";
+                    fsmgr_flags = "wait";
+                };
+            };
+        };
+		optee {
+			compatible = "linaro,optee-tz";
+			method = "smc";
+		};
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		tee_reserved: tee {
+			no-map;
+			size = <0x00F00000>;
+			alloc-ranges = <0x10100000 0x00F00000>;
+		};
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-common.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-common.dtsi
new file mode 100644
index 000000000..d49f5289c
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1295-giraffe-common.dtsi
@@ -0,0 +1,128 @@
+#include "rtd-1295.dtsi"
+
+/ {
+	model= "Realtek_RTD1295";
+	compatible = "Realtek,rtd-1295";
+
+	aliases {
+		serial0 = &uart0;
+	};
+
+	arch_timer {
+		clock-frequency = <27000000>;
+	};
+
+	timer0@9801B000 {
+		clock-frequency = <27000000>;
+	};
+
+	timer1@9801B000 {
+		clock-frequency = <27000000>;
+	};
+
+	serial0@98007800 {
+		clock-frequency = <27000000>;
+	};
+
+	serial1@9801B200 {
+		clock-frequency = <432000000>;
+	};
+
+	serial2@9801B400 {
+		clock-frequency = <432000000>;
+	};
+
+	chosen {
+		/*  512: 1MB */
+		/* 2048: 4MB */
+		swiotlb-memory-reservation-size = <512>;
+		/* 0: SWIOTLB_NORMAL */
+		/* 1: SWIOTLB_FORCE */
+		/* 2: SWIOTLB_NO_FORCE */
+		swiotlb-force = <0>;
+	};
+
+	rtk,ion {
+		compatible = "Realtek,rtk-ion";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		rtk,ion-heap@0 { /* SYSTEM_HEAP */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <0>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@1 { /* System contig */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <1>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@4 { /* DMA_HEAP */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <4>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@8 { /* Audio */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <8>;
+		};
+
+		rtk,ion-heap@7 { /* TYPE_MEDIA */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <7>;
+		};
+	};
+
+	fb {
+		compatible = "Realtek,rtk-fb";
+		buffer-cnt = <3>;
+		resolution = <1920 1080>;
+		fps = <60>;
+	};
+
+	test_vo@98005000 {
+		compatible = "Realtek,rtk1295-test_vo";
+		reg = <0x98005000 0x1000>,
+			<0x9800D000 0x1000>,
+			<0x98000000 0x1000>;
+		interrupts = <0 34 4>;
+	};
+
+	/* audio dac unmute , output, default high */
+	rtk_misc_gpio: rtk_misc_gpio@9801b100 {
+		gpios = <&rtk_misc_gpio 8 0 0>, /* install button */
+			<&rtk_misc_gpio 100 1 1>; /* audio dac unmute */
+	};
+
+	rfkill: rfkilligpio {
+		gpios = <&rtk_iso_gpio 24 1 0>; /* bt power */
+		status = "okay";
+	};
+
+	/*
+	 * Suspend GPIO control
+	 * 
+	 * [wakeup-gpio-list]
+	 * rtk_iso_gpio 14: BT wakeup host pin 
+	 * rtk_iso_gpio 33: WiFi wakeup host pin
+	 * 
+	 * [wakeup-gpio-enable]
+	 * Wakeup from BT: <1>enabele 
+	 * Wakeup from WiFi: <0> disable
+	 * 
+	 * [wakeup-gpio-activity]
+	 * BT pin: <1>active high
+	 * WIFI pin: <1>active high
+	 */
+	power-management@0 {
+		compatible = "Realtek,power-management";
+		wakeup-gpio-list = <&rtk_iso_gpio 14 0 0>,
+			<&rtk_iso_gpio 33 0 0>;
+		wakeup-gpio-enable = <1>, <0>;
+		wakeup-gpio-activity = <1>, <1>;
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1295-hdmirxEDID.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-1295-hdmirxEDID.dtsi
new file mode 100644
index 000000000..821da2f5d
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1295-hdmirxEDID.dtsi
@@ -0,0 +1,59 @@
+/*
+ * rtd-1295-hdmirxEDID.dtsi - HDMI Rx EDID table for REALTEK 1295 SoC
+ */
+
+/{
+	hdmirx@98034000 {
+		Realtek,edid-table = <
+			0x00 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0x00 0x4A 0x8B 0x95
+			0x12 0x00 0x00 0x00 0x00 0xFF 0x1A 0x01 0x03 0x81 0x46
+			0x27 0x78 0x8A 0xA5 0x8E 0xA6 0x54 0x4A 0x9C 0x26 0x12
+			0x45 0x46 0x21 0x08 0x00 0xD1 0xC0 0x81 0xC0 0x01 0x01
+			0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x02
+			0x3A 0x80 0x18 0x71 0x38 0x2D 0x40 0x58 0x2C 0x45 0x00
+			0x20 0xC2 0x31 0x00 0x00 0x1E 0x01 0x1D 0x00 0x72 0x51
+			0xD0 0x1E 0x20 0x6E 0x28 0x55 0x00 0x20 0xC2 0x31 0x00
+			0x00 0x1E 0x00 0x00 0x00 0xFD 0x00 0x32 0x4B 0x18 0x3C
+			0x0B 0x00 0x0A 0x20 0x20 0x20 0x20 0x20 0x20 0x00 0x00
+			0x00 0xFC 0x00 0x52 0x54 0x44 0x31 0x32 0x39 0x35 0x0A
+			0x20 0x20 0x20 0x20 0x20 0x01 0xAC 0x02 0x03 0x29 0x71
+			0x83 0x01 0x00 0x00 0x6E 0x03 0x0C 0x00 0x10 0x00 0x00
+			0x3C 0x20 0x00 0x80 0x01 0x02 0x03 0x04 0x49 0x90 0x1F
+			0x22 0x20 0x05 0x14 0x04 0x11 0x02 0x23 0x09 0x7F 0x07
+			0xE3 0x05 0x03 0x00 0x02 0x3A 0x80 0x18 0x71 0x38 0x2D
+			0x40 0x58 0x2C 0x45 0x00 0x20 0xC2 0x31 0x00 0x00 0x1E
+			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
+			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
+			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
+			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
+			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
+			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
+			0x00 0x00 0x7F>;
+
+		Realtek,edid2p0-table = <
+			0x00 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0x00 0x4A 0x8B 0x95
+			0x12 0x00 0x00 0x00 0x00 0xFF 0x1A 0x01 0x03 0x81 0x46
+			0x27 0x78 0x8A 0xA5 0x8E 0xA6 0x54 0x4A 0x9C 0x26 0x12
+			0x45 0x46 0x21 0x08 0x00 0xD1 0xC0 0x81 0xC0 0x01 0x01
+			0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x02
+			0x3A 0x80 0x18 0x71 0x38 0x2D 0x40 0x58 0x2C 0x45 0x00
+			0x20 0xC2 0x31 0x00 0x00 0x1E 0x01 0x1D 0x00 0x72 0x51
+			0xD0 0x1E 0x20 0x6E 0x28 0x55 0x00 0x20 0xC2 0x31 0x00
+			0x00 0x1E 0x00 0x00 0x00 0xFD 0x00 0x32 0x4B 0x18 0x3C
+			0x0B 0x00 0x0A 0x20 0x20 0x20 0x20 0x20 0x20 0x00 0x00
+			0x00 0xFC 0x00 0x52 0x54 0x44 0x31 0x32 0x39 0x35 0x0A
+			0x20 0x20 0x20 0x20 0x20 0x01 0xAC 0x02 0x03 0x3A 0x71
+			0x83 0x01 0x00 0x00 0x6E 0x03 0x0C 0x00 0x10 0x00 0x00
+			0x3C 0x20 0x00 0x80 0x01 0x02 0x03 0x04 0x67 0xD8 0x5D
+			0xC4 0x01 0x77 0x80 0x00 0x4F 0x5D 0x5E 0x5F 0x60 0x61
+			0x62 0x90 0x1F 0x22 0x20 0x05 0x14 0x04 0x11 0x02 0x23
+			0x09 0x7F 0x07 0xE3 0x05 0x03 0x00 0xE2 0x0F 0x18 0x08
+			0xE8 0x00 0x30 0xF2 0x70 0x5A 0x80 0xB0 0x58 0x8A 0x00
+			0x20 0xC2 0x31 0x00 0x00 0x1E 0x00 0x00 0x00 0x00 0x00
+			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
+			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
+			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
+			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
+			0x00 0x00 0x8F>;
+	};
+};
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1295-irT377.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-1295-irT377.dtsi
new file mode 100644
index 000000000..00b299ac6
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1295-irT377.dtsi
@@ -0,0 +1,62 @@
+/*
+ * rtd-1295-irT377.dtsi - IRDA remote Device Tree Include file for REALTEK 1295 family SoC
+ */
+
+/ {
+	/*
+	 * IR RX protocol:
+	 * NEC = 1,  RC5 = 2, SHARP = 3, SONY = 4, C03 = 5,
+	 * RC6 = 6, RAW_NEC = 7, RCA = 8, PANASONIC = 9, KONKA=10,
+	 * RAW_RC6 = 11, RC6_MODE_6, TOSHIBA = 13
+	 * ----------------
+	 * IR RX protocol:
+	 * NEC_TX = 1, RC5_TX = 2, SHARP_TX = 3, SONY_TX = 4, C03_TX = 5
+	 * RC6_TX = 6, RCA_TX = 7, PANASONIC_TX = 8, KONKA_TX=9
+	 */
+	irda@98007400 {
+		Realtek,irrx-protocol = <1>;
+		Realtek,irtx-protocol = <1>;
+
+		Realtek,cust-code = <0x7F80>;
+		Realtek,scancode-msk = <0x00FF0000>;
+		Realtek,custcode-msk = <0x0000FFFF>;
+		Realtek,keymap-tbl = <
+			//scancode keycode
+			0x18 116 //KEY_POWER //POWER
+			0x5A 353 //KEY_SELECT //SOURCE
+			0x58 154 //KEY_CYCLEWINDOWS //PIP
+			0x1A 377 //KEY_TV //TV SYSTEM
+			0x14 102 //KEY_HOME //HOME
+			0x56 357 //KEY_OPTION //OPTION MENU
+			0x54 358 //KEY_INFO //MEDIA_INFO
+			0x19 232 //KEY_REPLY //REPEAT
+			0x57 158 //KEY_BACK //RETURN
+			0x55 207 //KEY_PLAY //PLAY/PAUSE
+			0x17 128 //KEY_STOP //STOP
+			0x15 372 //KEY_ZOOM //ZOOM_IN
+			0x4F 168 //KEY_REWIND //FR
+			0x4D 103 //KEY_UP //UP
+			0x16 208 //KEY_FASTFORWARD //FF
+			0x0C 105 //KEY_LEFT //LEFT
+			0x4C 352 //KEY_OK //OK
+			0x0E 106 //KEY_RIGHT //RIGHT
+			0x08 412 //KEY_PREVIOUS //PREVIOUS
+			0x48 108 //KEY_DOWN //DOWN
+			0x09 407 //KEY_NEXT //NEXT
+			0x4B 114 //KEY_VOLUMEDOWN //VOL-
+			0x49 115 //KEY_VOLUMEUP //VOL+
+			0x0B 532 //KEY_TOUCHPAD_OFF //CURSOR
+			0x0A 531 //KEY_TOUCHPAD_ON //GESTURE
+			0xEEEE 0 //REL_X //mouse X-axi 0xEEEE : REL event type
+			0xEEEE 1 //REL_Y //mouse Y-axi 0xEEEE : REL event type
+			0xFFFF 272 //BTN_LEFT //mouse left key	0xFFFF : KEY event type
+			0xFFFF 113 //KEY_MUTE //mute key in AirFunAPP 0xFFFF : KEY event type
+			>;
+		/*
+		 *  IR detect interval, NEC default=50ms, should less than 100ms,
+		 * and bigger than 9ms
+		 */
+		Realtek,reg-ir-dpir = <50>;
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1295-irda.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-1295-irda.dtsi
new file mode 100644
index 000000000..a61baba65
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1295-irda.dtsi
@@ -0,0 +1,51 @@
+/*
+ * rtd-1295-irda.dtsi - IRDA remote Device Tree Include file for REALTEK 1295 family SoC
+ */
+
+/ {
+	irda@98007400 {
+		irda_rx0 {
+			irrx-protocol = "NEC";
+			transcode-mode = <1>;
+
+			cust-code = <0x7F80>;
+			scancode-msk = <0x00FF0000>;  
+			custcode-msk = <0x0000FFFF>;  
+			keymap-tbl = <
+			// scancode	keycode
+				0x18 	116		//KEY_POWER		//POWER
+				0x5A 	353		//KEY_SELECT		//SOURCE
+				0x58 	154		//KEY_CYCLEWINDOWS	//PIP
+				0x1A 	377		//KEY_TV		//TV SYSTEM
+				0x14 	102		//KEY_HOME		//HOME
+				0x56 	357		//KEY_OPTION		//OPTION MENU
+				0x54	358		//KEY_INFO		//MEDIA_INFO
+				0x19 	232		//KEY_REPLY		//REPEAT
+				0x57 	158		//KEY_BACK		//RETURN
+				0x55 	207		//KEY_PLAY		//PLAY/PAUSE
+				0x17 	128		//KEY_STOP		//STOP
+				0x15 	372		//KEY_ZOOM		//ZOOM_IN
+				0x4F 	168		//KEY_REWIND		//FR
+				0x4D 	103		//KEY_UP		//UP
+				0x16 	208		//KEY_FASTFORWARD	//FF
+				0x0C 	105		//KEY_LEFT		//LEFT
+				0x4C 	352		//KEY_OK		//OK
+				0x0E 	106		//KEY_RIGHT		//RIGHT
+				0x08 	412		//KEY_PREVIOUS		//PREVIOUS
+				0x48 	108		//KEY_DOWN		//DOWN
+				0x09 	407		//KEY_NEXT		//NEXT
+				0x4B 	114		//KEY_VOLUMEDOWN	//VOL-
+				0x49 	115		//KEY_VOLUMEUP		//VOL+
+				0x0B 	532		//KEY_TOUCHPAD_OFF	//CURSOR
+				0x0A 	531		//KEY_TOUCHPAD_ON	//GESTURE
+				0xEEEE	0		//REL_X			//mouse X-axi	0xEEEE : REL event type
+				0xEEEE	1		//REL_Y			//mouse Y-axi	0xEEEE : REL event type
+				0xFFFF	272		//BTN_LEFT		//mouse left key	0xFFFF : KEY event type
+				0xFFFF	113     	//KEY_MUTE 		//mute key in AirFunAPP	0xFFFF : KEY event type	
+           		>; 
+			reg-ir-dpir = <50>;	/*IR detect interval, NEC default=50ms, should less than 100ms, and bigger than 9ms*/
+			sample-rate = <40>;
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1295-milii-1GB.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1295-milii-1GB.dts
new file mode 100644
index 000000000..84a96ad0b
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1295-milii-1GB.dts
@@ -0,0 +1,144 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/* 0x00000000 ~ 0x0002ffff */
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+/* 0x0001f000 ~ 0x0001ffff */
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE;
+/* 0x01ffe000 ~ 0x02001fff */
+/memreserve/ RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE;
+/* 0x02200000 ~ 0x025fffff */
+/memreserve/ ROOTFS_NORMAL_START ROOTFS_NORMAL_SIZE;
+/* 0x10000000 ~ 0x10013fff */
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+
+#include "rtd-129x-ion-1GB.dtsi"
+#include "rtd-1295.dtsi"
+#include "rtd-1295-giraffe-common.dtsi"
+
+/ {
+	chosen {
+		linux,initrd-start = <ROOTFS_NORMAL_START>;
+		linux,initrd-end = <ROOTFS_NORMAL_END>;
+		bootargs = "earlycon=uart8250,mmio32,0x98007800 console=ttyS0,115200 init=/init androidboot.hardware=kylin androidboot.storage=emmc loglevel=4";
+	};
+
+	/*
+	 * NOTE:
+	 * <flag size base>
+	 * flag: reserved
+	 * size: unit is byte
+	 * base: unit is byte
+	 *
+	 * Array size not over 8;
+	 * You may change the max array size in KConfig,
+	 * max CMA array size is CONFIG_CMA_AREAS+1.
+	 *
+	 * If cma-region-enable is enabled<1>,
+	 * kernel driver will use cma-region-info to initial CMA memory.
+	 *
+	 * If cma-region-enable is disabled<0>,
+	 * kernel driver will use cma= to initial CMA memory.
+	 *
+	 * if both setting is loaded, cma-region-info had higher priority.
+	 */
+	chosen {
+		cma-region-enable = <1>;
+		cma-region-info = <0x00000000 0x02000000 0x20000000>;
+		/*cma-region-info = <0x00000000 0x01000000 0x12c00000>,
+			<0x00000000 0x12c00000 0x20000000>;*/
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0x40000000>; /* 1024 MB */
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	hdmirx@98034000 {
+		status = "disabled";
+	};
+
+	gmac@98016000 {
+		status = "disabled";
+	};
+
+	gmac@98060000 {
+		status = "disabled";
+	};
+
+	sdio@98010A00 {
+		status = "disabled";
+	};
+
+	sdmmc@98010400 {
+		status = "disabled";
+	};
+
+	pcie2@9803B000 {
+		speed-mode = <0>;
+	};
+
+	/* USB P2 */
+	ehci@98013000 {
+		status = "disabled";
+	};
+
+	ohci@98013400 {
+		status = "disabled";
+	};
+
+	sata@9803F000 {
+		status = "disabled";
+	};
+
+	i2c@0x98007D00 {
+		pmic@12 {
+			ldo2 {
+				regulator-state-mem {
+					regulator-on-in-suspend;
+				};
+			};
+		};
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1295-milii-2GB.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1295-milii-2GB.dts
new file mode 100644
index 000000000..5739c9dd3
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1295-milii-2GB.dts
@@ -0,0 +1,170 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/* 0x00000000 ~ 0x00030000 */
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+/* 0x0001f000 ~ 0x0001ffff */
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE;
+/* 0x02900000 ~ 0x08cfffff */
+/memreserve/ ION_MEDIA_HEAP_PHYS1 ION_MEDIA_HEAP_SIZE1;
+/* 0x01b00000 ~ 0x01efffff */
+/memreserve/ ACPU_FIREWARE_PHYS ACPU_FIREWARE_SIZE;
+/* 0x02600000 ~ 0x028fffff */
+/memreserve/ ION_AUDIO_HEAP_PHYS ION_AUDIO_HEAP_SIZE;
+/* 0x01ffe000 ~ 0x02001fff */
+/memreserve/ RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE;
+/* 0x11000000 ~ 0x141fffff */
+/memreserve/ ION_MEDIA_HEAP_PHYS2 ION_MEDIA_HEAP_SIZE2;
+/* 0x10000000 ~ 0x10013fff */
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+/* RootFS */
+/memreserve/ ROOTFS_NORMAL_START ROOTFS_NORMAL_SIZE;
+
+#include "rtd-1295.dtsi"
+#include "rtd-1295-giraffe-common.dtsi"
+
+/ {
+	chosen {
+		linux,initrd-start = <ROOTFS_NORMAL_START>;
+		linux,initrd-end = <ROOTFS_NORMAL_END>;
+		bootargs = "earlycon=uart8250,mmio32,0x98007800 console=ttyS0,115200 init=/init androidboot.hardware=kylin androidboot.storage=emmc loglevel=4";
+	};
+
+	/*
+	 * NOTE:
+	 * <flag size base>
+	 * flag: reserved
+	 * size: unit is byte
+	 * base: unit is byte
+	 *
+	 * Array size not over 8;
+	 * You may change the max array size in KConfig,
+	 * max CMA array size is CONFIG_CMA_AREAS+1.
+	 *
+	 * If cma-region-enable is enabled<1>,
+	 * kernel driver will use cma-region-info to initial CMA memory.
+	 *
+	 * If cma-region-enable is disabled<0>,
+	 * kernel driver will use cma= to initial CMA memory.
+	 *
+	 * if both setting is loaded, cma-region-info had higher priority.
+	 */
+	chosen {
+		cma-region-enable = <1>;
+		cma-region-info = <0x00000000 0x02000000 0x20000000>;
+		/*cma-region-info = <0x00000000 0x01000000 0x12c00000>,
+			<0x00000000 0x12c00000 0x20000000>;*/
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0x80000000>; /* 1024 MB */
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	rtk,ion {
+		rtk,ion-heap@8 { /* Audio */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <8>;
+			rtk,memory-reserve = <
+				ION_AUDIO_HEAP_PHYS
+				ION_AUDIO_HEAP_SIZE
+				ION_AUDIO_HEAP_FLAG>;
+		};
+
+		rtk,ion-heap@7 { /* TYPE_MEDIA */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <7>;
+			rtk,memory-reserve = <
+				ION_MEDIA_HEAP_PHYS1
+				ION_MEDIA_HEAP_SIZE1
+				ION_MEDIA_HEAP_FLAG1
+				ION_MEDIA_HEAP_PHYS2
+				ION_MEDIA_HEAP_SIZE2
+				ION_MEDIA_HEAP_FLAG2>;
+		};
+	};
+
+	hdmirx@98034000 {
+		status = "disabled";
+	};
+
+	gmac@98016000 {
+		status = "disabled";
+	};
+
+	gmac@98060000 {
+		status = "disabled";
+	};
+
+	sdio@98010A00 {
+		status = "disabled";
+	};
+
+	sdmmc@98010400 {
+		status = "disabled";
+	};
+
+	pcie2@9803B000 {
+		speed-mode = <0>;
+	};
+
+	/* USB P2 */
+	ehci@98013000 {
+		status = "disabled";
+	};
+
+	ohci@98013400 {
+		status = "disabled";
+	};
+
+	sata@9803F000 {
+		status = "disabled";
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+};
+
+&vd18_supp {
+	/delete-property/ regulator-state-mem;
+	regulator-state-mem {
+		regulator-on-in-suspend;
+	};
+};
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1295-pinctrl.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-1295-pinctrl.dtsi
new file mode 100644
index 000000000..eec6c5d9b
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1295-pinctrl.dtsi
@@ -0,0 +1,348 @@
+
+/ {
+	pinctrl@9801A000 {
+		sdcard_pins_low: sdcard_low {
+			realtek,pins= "mmc_data_3",
+				"mmc_data_2",
+				"mmc_data_1",
+				"mmc_data_0",
+				"mmc_clk",
+				"mmc_cmd";
+			realtek,function="sd_card";
+			realtek,pull_en = <1>;
+			realtek,pull_sel = <0>;
+		};
+
+		sdcard_pins_high: sdcard_high {
+			realtek,pins="mmc_cd", "mmc_wp";
+			realtek,function="sd_card";
+			realtek,pull_en = <1>;
+			realtek,pull_sel = <1>;
+		};
+
+		sdio_pins: sdio_pins {
+			realtek,pins = "sdio_cmd",
+				"sdio_data_0",
+				"sdio_data_1",
+				"sdio_data_2",
+				"sdio_data_3",
+				"sdio_clk";
+			realtek,function = "sdio";
+		};
+
+		uart0_pins: uart0_pins {
+			realtek,pins = "ur0_rx",
+				"ur0_tx";
+			realtek,function = "uart0";
+		};
+
+		uart1_pins: uart1_pins {
+			realtek,pins = "ur1_rx",
+				"ur1_tx",
+				"ur1_cts_n",
+				"ur1_rts_n";
+			realtek,function = "uart1";
+		};
+
+		uart2_pins_0: uart2_pins_0 {
+			realtek,pins = "ur2_loc",
+				"iso_gpio_2",
+				"iso_gpio_3",
+				"iso_gpio_4",
+				"iso_gpio_5";
+			realtek,function = "uart2_0";//iso_2_3_4_5
+		};
+
+		uart2_pins_1: uart2_pins_1 {
+			realtek,pins ="ur2_loc",
+				"iso_gpio_23",
+				"iso_gpio_24",
+				"iso_gpio_33",
+				"iso_gpio_34";
+			realtek,function = "uart2_1";//iso_23_24_33_34
+		};
+
+		i2c_pins_0: i2c_pins_0 {
+			realtek,pins = "i2c_scl_0",
+				"i2c_sda_0";
+			realtek,function = "i2c0";
+		};
+
+		i2c_pins_1: i2c_pins_1 {
+			realtek,pins = "i2c_scl_1",
+				"i2c_sda_1";
+			realtek,function = "i2c1";
+			realtek,pull_sel = <0>;
+		};
+
+		i2c_pins_2: i2c_pins_2 {
+			realtek,pins = "tp1_clk",
+				"tp1_sync";
+			realtek,function = "i2c2";
+			realtek,pull_sel = <0>;
+		};
+
+		i2c_pins_3: i2c_pins_3 {
+			realtek,pins = "tp1_data",
+				"tp1_valid";
+			realtek,function = "i2c3";
+			realtek,pull_sel = <0>;
+		};
+
+		i2c_pins_4: i2c_pins_4 {
+			realtek,pins = "i2c_sda_4",
+				"i2c_scl_4";
+			realtek,function = "i2c4";
+			realtek,pull_sel = <0>;
+		};
+
+		i2c_pins_5: i2c_pins_5 {
+			realtek,pins = "i2c_sda_5",
+				"i2c_scl_5";
+			realtek,function = "i2c5";
+			realtek,pull_sel = <0>;
+		};
+
+		i2c_pins_6: i2c_pins_6 {
+			realtek,pins = "i2c_scl_6",
+				"i2c_sda_6";
+			realtek,function = "i2c6";
+			realtek,pull_sel = <0>;
+		};
+
+		spi_pins_loc_spi: spi_pins_loc_spi {
+			realtek,pins = "gpio_0",
+				"gpio_1",
+				"gpio_2",
+				"gpio_3",
+				"sf_en";
+			realtek,function = "spi";
+		};
+
+		spi_pins_loc_gpio: spi_pins_loc_gpio {
+			realtek,pins = "gpio_0",
+				"gpio_1",
+				"gpio_2",
+				"gpio_3",
+				"sf_en";
+			realtek,function = "gpio";
+		};
+
+		gspi_pins: gspi_pins {
+			realtek,pins = "gpio_4",
+				"gpio_5",
+				"gpio_6",
+				"gpio_7";
+			realtek,function = "gspi";
+		};
+
+		tp0_loc_tp0_pins: tp0_loc_tp0_pins {
+			realtek,pins = "tp0_loc",
+				"tp0_data",
+				"tp0_sync",
+				"tp0_valid",
+				"tp0_clk";
+			realtek,function = "tp0_loc_tp0";
+		};
+
+		tp0_loc_rgmii_pins: tp0_loc_rgmii_pins {
+			realtek,pins = "tp0_loc",
+				"rgmii0_txd_0",
+				"rgmii0_txd_1",
+				"rgmii0_txd_2",
+				"rgmii0_txd_3";
+			realtek,function = "tp0_loc_rgmii0_tx";
+		};
+
+		tp1_loc_tp1_pins: tp1_loc_tp1_pins {
+			realtek,pins = "tp1_loc",
+				"tp1_data",
+				"tp1_sync",
+				"tp1_valid",
+				"tp1_clk";
+			realtek,function = "tp1_loc_tp1";
+		};
+
+		tp1_loc_rgmii_pins: tp1_loc_rgmii_pins {
+			realtek,pins = "tp1_loc",
+				"rgmii0_rxd_0",
+				"rgmii0_rxd_1",
+				"rgmii0_rxd_2",
+				"rgmii0_rxd_3";
+			realtek,function = "tp1_loc_rgmii0_rx";
+		};
+
+		ir_rx_pins: ir_rx_pins {
+			realtek,pins = "ir_rx";
+			realtek,function = "ir_rx";
+		};
+
+		ir_tx_pins: ir_tx_pins {
+			realtek,pins = "ir_tx";
+			realtek,function = "ir_tx";
+		};
+
+		spdif_pins: spdif_pins {
+			realtek,pins = "spdif";
+			realtek,function = "spdif_out";
+		};
+
+		i2s_out_4pins: i2s_out_4pins {
+			realtek,pins ="ao_lrck",
+				"ao_bck",
+				"aock",
+				"ao_sd_0";
+			realtek,function = "ao";
+		};
+
+		i2s_out_6pins: i2s_out_6pins {
+			realtek,pins = "ao_lrck",
+				"ao_bck",
+				"aock",
+				"ao_sd_0",
+				"ao_sd_1",
+				"ao_sd_2";
+			realtek,function = "ao";
+		};
+
+		etn_led_pins: etn_led_pins {
+			realtek,pins = "etn_led_link",
+				"etn_led_rxtx";
+			realtek,function = "etn_led";
+		};
+
+		mdio_pins: mdio_pins {
+			realtek,pins = "rgmii0_mdio",
+				"rgmii0_mdc";
+			realtek,function = "rgmii";
+		};
+
+		rgmii0_pins: rgmii0_pins {
+			realtek,pins = "rgmii0_txc",
+				"rgmii0_tx_ctl",
+				"rgmii0_txd_0",
+				"rgmii0_txd_1",
+				"rgmii0_txd_2",
+				"rgmii0_txd_3",
+				"rgmii0_rxc",
+				"rgmii0_rx_ctl",
+				"rgmii0_rxd_0",
+				"rgmii0_rxd_1",
+				"rgmii0_rxd_2",
+				"rgmii0_rxd_3",
+				"rgmii0_mdio",
+				"rgmii0_mdc";
+			realtek,function = "rgmii";
+		};
+
+		rgmii1_pins: rgmii1_pins {
+			realtek,pins = "rgmii1_txc",
+				"rgmii1_tx_ctl",
+				"rgmii1_txd_0",
+				"rgmii1_txd_1",
+				"rgmii1_txd_2",
+				"rgmii1_txd_3",
+				"rgmii1_rxc",
+				"rgmii1_rx_ctl",
+				"rgmii1_rxd_0",
+				"rgmii1_rxd_1",
+				"rgmii1_rxd_2",
+				"rgmii1_rxd_3";
+			realtek,function = "rgmii";
+		};
+
+		pcie1_clk_pins: pcie1_clk_pins {
+			realtek,pins = "pcie_clkreq_0";
+			realtek,function = "pcie";
+		};
+
+		pcie2_clk_pins: pcie2_clk_pins {
+			realtek,pins = "pcie_clkreq_1";
+			realtek,function = "pcie";
+		};
+
+		scpu_ejtag_pins_loc_gpio: scpu_ejtag_pins_loc_gpio {
+			realtek,pins = "gpio_4",
+				"gpio_5",
+				"gpio_6",
+				"gpio_7",
+				"gpio_8",
+				"ejtag_scpu_loc";
+			realtek,function = "scpu_ejtag_loc_gpio";
+		};
+
+		scpu_ejtag_pins_loc_cr: scpu_ejtag_pins_loc_cr {
+			realtek,pins = "mmc_cmd",
+				"mmc_clk",
+				"mmc_wp",
+				"mmc_data_0",
+				"mmc_data_3",
+				"ejtag_scpu_loc";
+			realtek,function = "scpu_ejtag_loc_cr";
+		};
+
+		acpu_ejtag_pins_loc_iso: acpu_ejtag_pins_loc_iso {
+			realtek,pins = "iso_gpio_4",
+				"iso_gpio_5",
+				"iso_gpio_7",
+				"iso_gpio_2",
+				"iso_gpio_3",
+				"ejtag_avcpu_loc";
+			realtek,function = "acpu_ejtag_loc_iso";
+		};
+
+		dc_fan_sensor_pins: dc_fan_sensor_pins {
+			realtek,pins = "gpio_9";
+			realtek,function = "dc_fan_sensor";
+		};
+
+		pwm0_0_pins: pwm0_0_pins {
+			realtek,pins = "iso_gpio_21";
+			realtek,function = "pwm";
+		};
+
+		pwm0_1_pins: pwm0_1_pins {
+			realtek,pins = "etn_led_link";
+			realtek,function = "pwm";
+		};
+
+		pwm1_0_pins: pwm1_0_pins {
+			realtek,pins = "iso_gpio_22";
+			realtek,function = "pwm";
+		};
+
+		pwm1_1_pins: pwm1_1_pins {
+			realtek,pins = "etn_led_rxtx";
+			realtek,function = "pwm";
+		};
+
+		pwm2_0_pins: pwm2_0_pins {
+			realtek,pins = "iso_gpio_23";
+			realtek,function = "pwm";
+		};
+
+		pwm2_1_pins: pwm2_1_pins {
+			realtek,pins = "nat_led_0";
+			realtek,function = "pwm";
+		};
+
+		pwm3_0_pins: pwm3_0_pins {
+			realtek,pins = "iso_gpio_24";
+			realtek,function = "pwm";
+		};
+
+		pwm3_1_pins: pwm3_1_pins {
+			realtek,pins = "nat_led_1";
+			realtek,function = "pwm";
+		};
+
+		smart_card_pins: smart_card_pins {
+			realtek,pins = "nat_led_0",
+				"nat_led_1",
+				"nat_led_2",
+				"nat_led_3";
+			realtek,function = "sc";
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1295-qa-rescue-tee.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1295-qa-rescue-tee.dts
new file mode 100644
index 000000000..ae0c6da94
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1295-qa-rescue-tee.dts
@@ -0,0 +1,227 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/* 0x00000000 ~ 0x0002ffff */
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+/* 0x0001f000 ~ 0x0001ffff */
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE;
+/* 0x01ffe000 ~ 0x02001fff */
+/memreserve/ RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE;
+/* 0x02200000 ~ 0x02dfffff */
+/memreserve/ ROOTFS_RESCUE_START ROOTFS_RESCUE_SIZE;
+/memreserve/ 0x03000000 0x00100000;
+/memreserve/ 0x03100000 0x06000000;
+/* 0x10000000 ~ 0x10013fff */
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+/* 0x1fc00000 ~ 0x1fc00fff */
+/memreserve/ ACPU_BOOTCODE_PHYS ACPU_BOOTCODE_SIZE;
+/* Framebuffer */
+/memreserve/ 0x22000000 0x17BB000;
+/* TEE OS */
+/memreserve/ TEE_OS_PHYS TEE_OS_SIZE;
+/* ION SECURE AUDIO BUFFER */
+/memreserve/ 0x32800000 0x00300000;
+/* ION SECURE BUFFER */
+/memreserve/ 0x32b00000 0x12c00000;
+
+
+
+#include "rtd-1295.dtsi"
+
+/ {
+	model= "Realtek_RTD1295";
+	compatible = "Realtek,rtd-1295";
+
+	aliases {
+		serial0 = &uart0;
+	};
+
+	chosen {
+		linux,initrd-start = <ROOTFS_RESCUE_START>;
+		linux,initrd-end = <ROOTFS_RESCUE_END>;
+		bootargs ="earlycon=uart8250,mmio32,0x98007800 console=ttyS0,115200 cma=64m@576m init=/init androidboot.hardware=kylin androidboot.storage=emmc loglevel=4";
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0x40000000>; /* 1024 MB */
+	};
+
+	firmware {
+		optee {
+			compatible = "linaro,optee-tz";
+			method = "smc";
+		};
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	timer {
+		clock-frequency = <27000000>;
+	};
+
+	timer0 {
+		clock-frequency = <27000000>;
+	};
+
+	timer1 {
+		clock-frequency = <27000000>;
+	};
+
+	serial0@98007800 {
+		clock-frequency = <27000000>;
+	};
+
+	rtk,ion {
+		compatible = "Realtek,rtk-ion";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		rtk,ion-heap@0 { /* SYSTEM_HEAP */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <0>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@1 { /* System contig */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <1>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@4 { /* DMA_HEAP */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <4>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@8 { /* Audio */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <8>;
+			rtk,memory-reserve = <
+				0x03000000
+				0x00100000
+				ION_AUDIO_HEAP_FLAG>;
+		};
+
+		rtk,ion-heap@7 { /* TYPE_MEDIA */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <7>;
+			rtk,memory-reserve = <
+				0x03100000
+				0x06000000
+				ION_MEDIA_HEAP_FLAG1>;
+		};
+	};
+
+	fb@0 {
+		compatible = "Realtek,rtk-fb";
+		reg = <0x22000000 0xA8C000>;
+		buffer-cnt = <3>;
+		resolution = <1920 1080>;
+		fps = <60>;
+	};
+
+	test_vo@98005000 {
+		compatible = "Realtek,rtk1295-test_vo";
+		reg = <0x98005000 0x1000>,
+			<0x9800D000 0x1000>,
+			<0x98000000 0x1000>;
+		//interrupts = <0 31 4>;
+		interrupts = <0 34 4>;
+	};
+
+	rtk_misc_gpio: rtk_misc_gpio@9801b100 {
+		gpios = <&rtk_misc_gpio 8 0 0>, /* install button, input, default N/A */
+			<&rtk_misc_gpio 100 1 1>; /* audio dac unmute , output, default high */
+	};
+
+	rtk_iso_gpio: rtk_iso_gpio@98007100 {
+		gpios = <&rtk_iso_gpio 21 1 0>; /* igpio21, output, default low */
+	};
+
+	serial1@9801B200 {
+		status = "disabled";
+	};
+
+	hdmirx@98034000 {
+		status = "disabled";
+	};
+
+	sdmmc@98010400 {
+		status = "disabled";
+	};
+
+	md@9800b000 {
+		status = "disabled";
+	};
+
+	se@9800c000 {
+		status = "disabled";
+	};
+
+	rtc@9801B600 {
+		status = "disabled";
+	};
+
+	jpeg@9803e000 {
+		status = "disabled";
+	};
+
+	ve1@98040000 {
+		status = "disabled";
+	};
+
+	ve3@98048000 {
+		status = "disabled";
+	};
+
+	gpu@98050000 {
+		status = "disabled";
+	};
+
+	power_control {
+		dc1_pll {
+			status = "disabled";
+		} ;
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1295-qa-rescue.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1295-qa-rescue.dts
new file mode 100644
index 000000000..ec770833c
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1295-qa-rescue.dts
@@ -0,0 +1,219 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/* 0x00000000 ~ 0x0002ffff */
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+/* 0x0001f000 ~ 0x0001ffff */
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE;
+/* 0x01ffe000 ~ 0x02001fff */
+/memreserve/ RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE;
+/* 0x02200000 ~ 0x02dfffff */
+/memreserve/ ROOTFS_RESCUE_START ROOTFS_RESCUE_SIZE;
+/memreserve/ 0x03000000 0x00100000;
+/memreserve/ 0x03100000 0x06000000;
+/* 0x10000000 ~ 0x10013fff */
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+/* 0x1fc00000 ~ 0x1fc00fff */
+/memreserve/ ACPU_BOOTCODE_PHYS ACPU_BOOTCODE_SIZE;
+/* Framebuffer */
+/memreserve/ 0x22000000 0x17BB000;
+
+#include "rtd-1295.dtsi"
+
+/ {
+	model= "Realtek_RTD1295";
+	compatible = "Realtek,rtd-1295";
+
+	aliases {
+		serial0 = &uart0;
+	};
+
+	chosen {
+		linux,initrd-start = <ROOTFS_RESCUE_START>;
+		linux,initrd-end = <ROOTFS_RESCUE_END>;
+		bootargs ="earlycon=uart8250,mmio32,0x98007800 console=ttyS0,115200 cma=64m@576m init=/init androidboot.hardware=kylin androidboot.storage=emmc loglevel=4";
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0x40000000>; /* 1024 MB */
+	};
+
+	firmware {
+		optee {
+			compatible = "linaro,optee-tz";
+			method = "smc";
+		};
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	timer {
+		clock-frequency = <27000000>;
+	};
+
+	timer0 {
+		clock-frequency = <27000000>;
+	};
+
+	timer1 {
+		clock-frequency = <27000000>;
+	};
+
+	serial0@98007800 {
+		clock-frequency = <27000000>;
+	};
+
+	rtk,ion {
+		compatible = "Realtek,rtk-ion";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		rtk,ion-heap@0 { /* SYSTEM_HEAP */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <0>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@1 { /* System contig */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <1>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@4 { /* DMA_HEAP */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <4>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@8 { /* Audio */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <8>;
+			rtk,memory-reserve = <
+				0x03000000
+				0x00100000
+				ION_AUDIO_HEAP_FLAG>;
+		};
+
+		rtk,ion-heap@7 { /* TYPE_MEDIA */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <7>;
+			rtk,memory-reserve = <
+				0x03100000
+				0x06000000
+				ION_MEDIA_HEAP_FLAG1>;
+		};
+	};
+
+	fb@0 {
+		compatible = "Realtek,rtk-fb";
+		reg = <0x22000000 0xA8C000>;
+		buffer-cnt = <3>;
+		resolution = <1920 1080>;
+		fps = <60>;
+	};
+
+	test_vo@98005000 {
+		compatible = "Realtek,rtk1295-test_vo";
+		reg = <0x98005000 0x1000>,
+			<0x9800D000 0x1000>,
+			<0x98000000 0x1000>;
+		//interrupts = <0 31 4>;
+		interrupts = <0 34 4>;
+	};
+
+	rtk_misc_gpio: rtk_misc_gpio@9801b100 {
+		gpios = <&rtk_misc_gpio 8 0 0>, /* install button, input, default N/A */
+			<&rtk_misc_gpio 100 1 1>; /* audio dac unmute , output, default high */
+	};
+
+	rtk_iso_gpio: rtk_iso_gpio@98007100 {
+		gpios = <&rtk_iso_gpio 21 1 0>; /* igpio21, output, default low */
+	};
+
+	serial1@9801B200 {
+		status = "disabled";
+	};
+
+	hdmirx@98034000 {
+		status = "disabled";
+	};
+
+	sdmmc@98010400 {
+		status = "disabled";
+	};
+
+	md@9800b000 {
+		status = "disabled";
+	};
+
+	se@9800c000 {
+		status = "disabled";
+	};
+
+	rtc@9801B600 {
+		status = "disabled";
+	};
+
+	jpeg@9803e000 {
+		status = "disabled";
+	};
+
+	ve1@98040000 {
+		status = "disabled";
+	};
+
+	ve3@98048000 {
+		status = "disabled";
+	};
+
+	gpu@98050000 {
+		status = "disabled";
+	};
+
+	power_control {
+		dc1_pll {
+			status = "disabled";
+		} ;
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1295-sata.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-1295-sata.dtsi
new file mode 100644
index 000000000..1c40c1196
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1295-sata.dtsi
@@ -0,0 +1,49 @@
+/ {
+	/include/ "rtd-129x-sata.dtsi"
+
+	sata_phy: sata_phy@9803FF60 {
+		clocks = <&clk_en_1 7>;
+		sata-phy@0 {
+			reg = <0>;
+			resets = <&rst1 10>;
+			reset-names = "rstn_sata_phy_pow_0";
+			spread-spectrum = <0>;
+			phy-param = <0x00001111>, <0x00005111>, <0x00009111>,
+					<0x336a0511>, <0x336a4511>, <0x336a8511>,
+					<0xE0700111>, <0xE05C4111>, <0xE04A8111>,
+					<0x00150611>, <0x00154611>, <0x00158611>,
+					<0xC6000A11>, <0xC6004A11>, <0xC6008A11>,
+					<0x70000211>, <0x70004211>, <0x70008211>,
+					<0xC6600A11>, <0xC6604A11>, <0xC6608A11>,
+					<0x20041911>, <0x20045911>, <0x20049911>,
+					<0x94aa2011>, <0x94aa6011>, <0x94aaa011>,
+					<0x17171511>, <0x17175511>, <0x17179511>,
+					<0x07701611>, <0x07705611>, <0x07709611>,
+					<0x40002a11>, <0x40006a11>, <0x4000aa11>,
+					<0x27710311>, <0x27684311>, <0x27648311>,
+					<0x29001011>, <0x29005011>, <0x29009011>,
+					<0x40000C11>, <0x40004C11>, <0x40008C11>,
+					<0x00271711>, <0x00275711>, <0x00279711>;
+			/delete-property/ phy-param;
+			tx-driving = <2>;
+			
+			tx-driving-tbl = // user can define tx driving here //
+					<0x94a72011>, <0x94a76011>, <0x94a7a011>,
+					<0x587a2111>, <0x587a6111>, <0x587aa111>;
+			/delete-property/ tx-driving-tbl;
+		};
+	};
+	
+	ahci_sata: sata@9803F000 {
+		clocks = <&clk_en_1 2>, <&clk_en_1 7>;
+		sata-port@0 {
+			reg = <0>;
+			phys = <&sata_phy 0>;
+			resets = <&rst1 5>, <&rst1 7>, <&rst1 10>;
+			reset-names = "rstn_sata_0",
+					"rstn_sata_phy_0",
+					"rstn_sata_phy_pow_0";
+			gpios = <&rtk_misc_gpio 16 1 1>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1295-usb.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-1295-usb.dtsi
new file mode 100644
index 000000000..01695b79c
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1295-usb.dtsi
@@ -0,0 +1,43 @@
+
+/ {
+	/include/ "rtd-129x-usb.dtsi"
+
+	rtk_usb_power_manager@0 {
+		compatible = "Realtek,usb-manager";
+
+		status = "okay";
+	};
+
+	dwc3_drd: rtk_dwc3_drd@98013200 {
+		compatible = "Realtek,dwc3";
+		status = "okay";
+
+		dwc3_drd@98020000 {
+			dr_mode = "peripheral"; /*host, peripheral*/
+		};
+
+		rtk_dwc3_drd_type_c@0 {
+			compatible = "Realtek,dwc3-type_c";
+			drd_mode; //depend on dr_mode = "peripheral"
+		};
+
+	};
+
+	dwc3_u2host: rtk_dwc3_u2host@98013E00 {
+		compatible = "Realtek,dwc3";
+
+		status = "okay";
+	};
+
+	ehci@98013000 {
+		compatible = "Realtek,rtd129x-ehci";
+
+		status = "okay";
+	};
+
+	ohci@98013400 {
+		compatible = "Realtek,rtd129x-ohci";
+
+		status = "okay";
+	};
+};
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1295-xen-hdmirxEDID.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-1295-xen-hdmirxEDID.dtsi
new file mode 100644
index 000000000..b4a653d6b
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1295-xen-hdmirxEDID.dtsi
@@ -0,0 +1,61 @@
+/*
+ * rtd-1295-hdmirxEDID.dtsi - HDMI Rx EDID table for REALTEK 1295 SoC
+ */
+
+/{
+	passthrough{
+	hdmirx@98034000 {
+		Realtek,edid-table = <
+			0x00 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0x00 0x4A 0x8B 0x95
+			0x12 0x00 0x00 0x00 0x00 0xFF 0x1A 0x01 0x03 0x81 0x46
+			0x27 0x78 0x8A 0xA5 0x8E 0xA6 0x54 0x4A 0x9C 0x26 0x12
+			0x45 0x46 0x21 0x08 0x00 0xD1 0xC0 0x81 0xC0 0x01 0x01
+			0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x02
+			0x3A 0x80 0x18 0x71 0x38 0x2D 0x40 0x58 0x2C 0x45 0x00
+			0x20 0xC2 0x31 0x00 0x00 0x1E 0x01 0x1D 0x00 0x72 0x51
+			0xD0 0x1E 0x20 0x6E 0x28 0x55 0x00 0x20 0xC2 0x31 0x00
+			0x00 0x1E 0x00 0x00 0x00 0xFD 0x00 0x32 0x4B 0x18 0x3C
+			0x0B 0x00 0x0A 0x20 0x20 0x20 0x20 0x20 0x20 0x00 0x00
+			0x00 0xFC 0x00 0x52 0x54 0x44 0x31 0x32 0x39 0x35 0x0A
+			0x20 0x20 0x20 0x20 0x20 0x01 0xAC 0x02 0x03 0x29 0x71
+			0x83 0x01 0x00 0x00 0x6E 0x03 0x0C 0x00 0x10 0x00 0x00
+			0x3C 0x20 0x00 0x80 0x01 0x02 0x03 0x04 0x49 0x90 0x1F
+			0x22 0x20 0x05 0x14 0x04 0x11 0x02 0x23 0x09 0x7F 0x07
+			0xE3 0x05 0x03 0x00 0x02 0x3A 0x80 0x18 0x71 0x38 0x2D
+			0x40 0x58 0x2C 0x45 0x00 0x20 0xC2 0x31 0x00 0x00 0x1E
+			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
+			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
+			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
+			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
+			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
+			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
+			0x00 0x00 0x7F>;
+
+		Realtek,edid2p0-table = <
+			0x00 0xFF 0xFF 0xFF 0xFF 0xFF 0xFF 0x00 0x4A 0x8B 0x95
+			0x12 0x00 0x00 0x00 0x00 0xFF 0x1A 0x01 0x03 0x81 0x46
+			0x27 0x78 0x8A 0xA5 0x8E 0xA6 0x54 0x4A 0x9C 0x26 0x12
+			0x45 0x46 0x21 0x08 0x00 0xD1 0xC0 0x81 0xC0 0x01 0x01
+			0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x02
+			0x3A 0x80 0x18 0x71 0x38 0x2D 0x40 0x58 0x2C 0x45 0x00
+			0x20 0xC2 0x31 0x00 0x00 0x1E 0x01 0x1D 0x00 0x72 0x51
+			0xD0 0x1E 0x20 0x6E 0x28 0x55 0x00 0x20 0xC2 0x31 0x00
+			0x00 0x1E 0x00 0x00 0x00 0xFD 0x00 0x32 0x4B 0x18 0x3C
+			0x0B 0x00 0x0A 0x20 0x20 0x20 0x20 0x20 0x20 0x00 0x00
+			0x00 0xFC 0x00 0x52 0x54 0x44 0x31 0x32 0x39 0x35 0x0A
+			0x20 0x20 0x20 0x20 0x20 0x01 0xAC 0x02 0x03 0x3A 0x71
+			0x83 0x01 0x00 0x00 0x6E 0x03 0x0C 0x00 0x10 0x00 0x00
+			0x3C 0x20 0x00 0x80 0x01 0x02 0x03 0x04 0x67 0xD8 0x5D
+			0xC4 0x01 0x77 0x80 0x00 0x4F 0x5D 0x5E 0x5F 0x60 0x61
+			0x62 0x90 0x1F 0x22 0x20 0x05 0x14 0x04 0x11 0x02 0x23
+			0x09 0x7F 0x07 0xE3 0x05 0x03 0x00 0xE2 0x0F 0x18 0x08
+			0xE8 0x00 0x30 0xF2 0x70 0x5A 0x80 0xB0 0x58 0x8A 0x00
+			0x20 0xC2 0x31 0x00 0x00 0x1E 0x00 0x00 0x00 0x00 0x00
+			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
+			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
+			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
+			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
+			0x00 0x00 0x8F>;
+	};
+	}; /* passthrough */
+};
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1295-xen-irda.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-1295-xen-irda.dtsi
new file mode 100644
index 000000000..bcb1f8a2f
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1295-xen-irda.dtsi
@@ -0,0 +1,53 @@
+/*
+ * rtd-1295-irda.dtsi - IRDA remote Device Tree Include file for REALTEK 1295 family SoC
+ */
+
+/ {
+	passthrough {
+	irda@98007400 {
+		irda_rx0 {
+			irrx-protocol = "NEC";
+			transcode-mode = <1>;
+
+			cust-code = <0x7F80>;
+			scancode-msk = <0x00FF0000>;  
+			custcode-msk = <0x0000FFFF>;  
+			keymap-tbl = <
+			// scancode	keycode
+				0x18 	116		//KEY_POWER		//POWER
+				0x5A 	353		//KEY_SELECT		//SOURCE
+				0x58 	154		//KEY_CYCLEWINDOWS	//PIP
+				0x1A 	377		//KEY_TV		//TV SYSTEM
+				0x14 	102		//KEY_HOME		//HOME
+				0x56 	357		//KEY_OPTION		//OPTION MENU
+				0x54	358		//KEY_INFO		//MEDIA_INFO
+				0x19 	232		//KEY_REPLY		//REPEAT
+				0x57 	158		//KEY_BACK		//RETURN
+				0x55 	207		//KEY_PLAY		//PLAY/PAUSE
+				0x17 	128		//KEY_STOP		//STOP
+				0x15 	372		//KEY_ZOOM		//ZOOM_IN
+				0x4F 	168		//KEY_REWIND		//FR
+				0x4D 	103		//KEY_UP		//UP
+				0x16 	208		//KEY_FASTFORWARD	//FF
+				0x0C 	105		//KEY_LEFT		//LEFT
+				0x4C 	352		//KEY_OK		//OK
+				0x0E 	106		//KEY_RIGHT		//RIGHT
+				0x08 	412		//KEY_PREVIOUS		//PREVIOUS
+				0x48 	108		//KEY_DOWN		//DOWN
+				0x09 	407		//KEY_NEXT		//NEXT
+				0x4B 	114		//KEY_VOLUMEDOWN	//VOL-
+				0x49 	115		//KEY_VOLUMEUP		//VOL+
+				0x0B 	532		//KEY_TOUCHPAD_OFF	//CURSOR
+				0x0A 	531		//KEY_TOUCHPAD_ON	//GESTURE
+				0xEEEE	0		//REL_X			//mouse X-axi	0xEEEE : REL event type
+				0xEEEE	1		//REL_Y			//mouse Y-axi	0xEEEE : REL event type
+				0xFFFF	272		//BTN_LEFT		//mouse left key	0xFFFF : KEY event type
+				0xFFFF	113     	//KEY_MUTE 		//mute key in AirFunAPP	0xFFFF : KEY event type	
+           		>; 
+			reg-ir-dpir = <50>;	/*IR detect interval, NEC default=50ms, should less than 100ms, and bigger than 9ms*/
+			sample-rate = <40>;
+		};
+	};
+	}; /* passthrough */
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1295-xen-pinctrl-domu.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-1295-xen-pinctrl-domu.dtsi
new file mode 100644
index 000000000..79fdfc8f5
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1295-xen-pinctrl-domu.dtsi
@@ -0,0 +1,344 @@
+
+/ {
+	passthrough {
+	pinctrl@9801A000 {
+		sdcard_pins_low: sdcard_low {
+			realtek,pins= "mmc_data_3",
+				"mmc_data_2",
+				"mmc_data_1",
+				"mmc_data_0",
+				"mmc_clk",
+				"mmc_cmd";
+			realtek,function="sd_card";
+			realtek,pull_en = <1>;
+			realtek,pull_sel = <0>;
+		};
+
+		sdcard_pins_high: sdcard_high {
+			realtek,pins="mmc_cd", "mmc_wp";
+			realtek,function="sd_card";
+			realtek,pull_en = <1>;
+			realtek,pull_sel = <1>;
+		};
+
+		sdio_pins: sdio_pins {
+			realtek,pins = "sdio_cmd",
+				"sdio_data_0",
+				"sdio_data_1",
+				"sdio_data_2",
+				"sdio_data_3",
+				"sdio_clk";
+			realtek,function = "sdio";
+		};
+
+		uart0_pins: uart0_pins {
+			realtek,pins = "ur0_rx",
+				"ur0_tx";
+			realtek,function = "uart0";
+		};
+
+		uart1_pins: uart1_pins {
+			realtek,pins = "ur1_rx",
+				"ur1_tx",
+				"ur1_cts_n",
+				"ur1_rts_n";
+			realtek,function = "uart1";
+		};
+
+		uart2_pins_0: uart2_pins_0 {
+			realtek,pins = "ur2_loc",
+				"iso_gpio_2",
+				"iso_gpio_3",
+				"iso_gpio_4",
+				"iso_gpio_5";
+			realtek,function = "uart2_0";//iso_2_3_4_5
+		};
+
+		uart2_pins_1: uart2_pins_1 {
+			realtek,pins ="ur2_loc",
+				"iso_gpio_23",
+				"iso_gpio_24",
+				"iso_gpio_33",
+				"iso_gpio_34";
+			realtek,function = "uart2_1";//iso_23_24_33_34
+		};
+
+		i2c_pins_0: i2c_pins_0 {
+			realtek,pins = "i2c_scl_0",
+				"i2c_sda_0";
+			realtek,function = "i2c0";
+		};
+
+		i2c_pins_1: i2c_pins_1 {
+			realtek,pins = "i2c_scl_1",
+				"i2c_sda_1";
+			realtek,function = "i2c1";
+		};
+
+		i2c_pins_2: i2c_pins_2 {
+			realtek,pins = "tp1_clk",
+				"tp1_sync";
+			realtek,function = "i2c2";
+		};
+
+		i2c_pins_3: i2c_pins_3 {
+			realtek,pins = "tp1_data",
+				"tp1_valid";
+			realtek,function = "i2c3";
+		};
+
+		i2c_pins_4: i2c_pins_4 {
+			realtek,pins = "i2c_sda_4",
+				"i2c_scl_4";
+			realtek,function = "i2c4";
+		};
+
+		i2c_pins_5: i2c_pins_5 {
+			realtek,pins = "i2c_sda_5",
+				"i2c_scl_5";
+			realtek,function = "i2c5";
+		};
+
+		i2c_pins_6: i2c_pins_6 {
+			realtek,pins = "i2c_scl_6",
+				"i2c_sda_6";
+			realtek,function = "i2c6";
+		};
+
+		spi_pins_loc_spi: spi_pins_loc_spi {
+			realtek,pins = "gpio_0",
+				"gpio_1",
+				"gpio_2",
+				"gpio_3",
+				"sf_en";
+			realtek,function = "spi";
+		};
+
+		spi_pins_loc_gpio: spi_pins_loc_gpio {
+			realtek,pins = "gpio_0",
+				"gpio_1",
+				"gpio_2",
+				"gpio_3",
+				"sf_en";
+			realtek,function = "gpio";
+		};
+
+		gspi_pins: gspi_pins {
+			realtek,pins = "gpio_4",
+				"gpio_5",
+				"gpio_6",
+				"gpio_7";
+			realtek,function = "gspi";
+		};
+
+		tp0_loc_tp0_pins: tp0_loc_tp0_pins {
+			realtek,pins = "tp0_loc",
+				"tp0_data",
+				"tp0_sync",
+				"tp0_valid",
+				"tp0_clk";
+			realtek,function = "tp0_loc_tp0";
+		};
+
+		tp0_loc_rgmii_pins: tp0_loc_rgmii_pins {
+			realtek,pins = "tp0_loc",
+				"rgmii0_txd_0",
+				"rgmii0_txd_1",
+				"rgmii0_txd_2",
+				"rgmii0_txd_3";
+			realtek,function = "tp0_loc_rgmii0_tx";
+		};
+
+		tp1_loc_tp1_pins: tp1_loc_tp1_pins {
+			realtek,pins = "tp1_loc",
+				"tp1_data",
+				"tp1_sync",
+				"tp1_valid",
+				"tp1_clk";
+			realtek,function = "tp1_loc_tp1";
+		};
+
+		tp1_loc_rgmii_pins: tp1_loc_rgmii_pins {
+			realtek,pins = "tp1_loc",
+				"rgmii0_rxd_0",
+				"rgmii0_rxd_1",
+				"rgmii0_rxd_2",
+				"rgmii0_rxd_3";
+			realtek,function = "tp1_loc_rgmii0_rx";
+		};
+
+		ir_rx_pins: ir_rx_pins {
+			realtek,pins = "ir_rx";
+			realtek,function = "ir_rx";
+		};
+
+		ir_tx_pins: ir_tx_pins {
+			realtek,pins = "ir_tx";
+			realtek,function = "ir_tx";
+		};
+
+		spdif_pins: spdif_pins {
+			realtek,pins = "spdif";
+			realtek,function = "spdif_out";
+		};
+
+		i2s_out_4pins: i2s_out_4pins {
+			realtek,pins ="ao_lrck",
+				"ao_bck",
+				"aock",
+				"ao_sd_0";
+			realtek,function = "ao";
+		};
+
+		i2s_out_6pins: i2s_out_6pins {
+			realtek,pins = "ao_lrck",
+				"ao_bck",
+				"aock",
+				"ao_sd_0",
+				"ao_sd_1",
+				"ao_sd_2";
+			realtek,function = "ao";
+		};
+
+		etn_led_pins: etn_led_pins {
+			realtek,pins = "etn_led_link",
+				"etn_led_rxtx";
+			realtek,function = "etn_led";
+		};
+
+		mdio_pins: mdio_pins {
+			realtek,pins = "rgmii0_mdio",
+				"rgmii0_mdc";
+			realtek,function = "rgmii";
+		};
+
+		rgmii0_pins: rgmii0_pins {
+			realtek,pins = "rgmii0_txc",
+				"rgmii0_tx_ctl",
+				"rgmii0_txd_0",
+				"rgmii0_txd_1",
+				"rgmii0_txd_2",
+				"rgmii0_txd_3",
+				"rgmii0_rxc",
+				"rgmii0_rx_ctl",
+				"rgmii0_rxd_0",
+				"rgmii0_rxd_1",
+				"rgmii0_rxd_2",
+				"rgmii0_rxd_3",
+				"rgmii0_mdio",
+				"rgmii0_mdc";
+			realtek,function = "rgmii";
+		};
+
+		rgmii1_pins: rgmii1_pins {
+			realtek,pins = "rgmii1_txc",
+				"rgmii1_tx_ctl",
+				"rgmii1_txd_0",
+				"rgmii1_txd_1",
+				"rgmii1_txd_2",
+				"rgmii1_txd_3",
+				"rgmii1_rxc",
+				"rgmii1_rx_ctl",
+				"rgmii1_rxd_0",
+				"rgmii1_rxd_1",
+				"rgmii1_rxd_2",
+				"rgmii1_rxd_3";
+			realtek,function = "rgmii";
+		};
+
+		pcie1_clk_pins: pcie1_clk_pins {
+			realtek,pins = "pcie_clkreq_0";
+			realtek,function = "pcie";
+		};
+
+		pcie2_clk_pins: pcie2_clk_pins {
+			realtek,pins = "pcie_clkreq_1";
+			realtek,function = "pcie";
+		};
+
+		scpu_ejtag_pins_loc_gpio: scpu_ejtag_pins_loc_gpio {
+			realtek,pins = "gpio_4",
+				"gpio_5",
+				"gpio_6",
+				"gpio_7",
+				"gpio_8",
+				"ejtag_scpu_loc";
+			realtek,function = "scpu_ejtag_loc_gpio";
+		};
+
+		scpu_ejtag_pins_loc_cr: scpu_ejtag_pins_loc_cr {
+			realtek,pins = "mmc_cmd",
+				"mmc_clk",
+				"mmc_wp",
+				"mmc_data_0",
+				"mmc_data_3",
+				"ejtag_scpu_loc";
+			realtek,function = "scpu_ejtag_loc_cr";
+		};
+
+		acpu_ejtag_pins_loc_iso: acpu_ejtag_pins_loc_iso {
+			realtek,pins = "iso_gpio_4",
+				"iso_gpio_5",
+				"iso_gpio_7",
+				"iso_gpio_2",
+				"iso_gpio_3",
+				"ejtag_avcpu_loc";
+			realtek,function = "acpu_ejtag_loc_iso";
+		};
+
+		dc_fan_sensor_pins: dc_fan_sensor_pins {
+			realtek,pins = "gpio_9";
+			realtek,function = "dc_fan_sensor";
+		};
+
+		pwm0_0_pins: pwm0_0_pins {
+			realtek,pins = "iso_gpio_21";
+			realtek,function = "pwm";
+		};
+
+		pwm0_1_pins: pwm0_1_pins {
+			realtek,pins = "etn_led_link";
+			realtek,function = "pwm";
+		};
+
+		pwm1_0_pins: pwm1_0_pins {
+			realtek,pins = "iso_gpio_22";
+			realtek,function = "pwm";
+		};
+
+		pwm1_1_pins: pwm1_1_pins {
+			realtek,pins = "etn_led_rxtx";
+			realtek,function = "pwm";
+		};
+
+		pwm2_0_pins: pwm2_0_pins {
+			realtek,pins = "iso_gpio_23";
+			realtek,function = "pwm";
+		};
+
+		pwm2_1_pins: pwm2_1_pins {
+			realtek,pins = "nat_led_0";
+			realtek,function = "pwm";
+		};
+
+		pwm3_0_pins: pwm3_0_pins {
+			realtek,pins = "iso_gpio_24";
+			realtek,function = "pwm";
+		};
+
+		pwm3_1_pins: pwm3_1_pins {
+			realtek,pins = "nat_led_1";
+			realtek,function = "pwm";
+		};
+
+		smart_card_pins: smart_card_pins {
+			realtek,pins = "nat_led_0",
+				"nat_led_1",
+				"nat_led_2",
+				"nat_led_3";
+			realtek,function = "sc";
+		};
+	};
+	}; /* passthrough */
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1295.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-1295.dtsi
new file mode 100644
index 000000000..23822f5ac
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1295.dtsi
@@ -0,0 +1,1173 @@
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include "rtd-129x-common.dtsi"
+/include/ "rtd-1295-pinctrl.dtsi"
+/include/ "rtd-1295-irda.dtsi"
+/include/ "rtd-1295-usb.dtsi"
+/include/ "rtd-1295-sata.dtsi"
+/include/ "rtd-1295-hdmirxEDID.dtsi"
+/include/ "rtd-129x-dcsys-debug.dtsi"
+
+/{
+	compatible = "realtek,rtd1295";
+	interrupt-parent = <&gic>;
+	#address-cells = <1>;
+	#size-cells = <1>;
+
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		A53_0: cpu@0 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			reg = <0x0>;
+			enable-method = "rtk-spin-table";
+			cpu-release-addr = <0x0 0x9801AA44>;
+			next-level-cache = <&a53_l2>;
+			clocks = <&cc CC_PLL_SCPU>;
+			cpu-supply = <&cpu_supp>;
+			operating-points-v2 = <&cpu_opps>;
+			cooling-min-level = <0>;
+			cooling-max-level = <11>;
+			#cooling-cells = <2>;
+		};
+
+		A53_1: cpu@1 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			reg = <0x1>;
+			enable-method = "rtk-spin-table";
+			cpu-release-addr = <0x0 0x9801AA44>;
+			next-level-cache = <&a53_l2>;
+			clocks = <&cc CC_PLL_SCPU>;
+			cpu-supply = <&cpu_supp>;
+			operating-points-v2 = <&cpu_opps>;
+			cooling-min-level = <0>;
+			cooling-max-level = <11>;
+			#cooling-cells = <2>;
+		};
+
+		A53_2: cpu@2 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			reg = <0x02>;
+			enable-method = "rtk-spin-table";
+			cpu-release-addr = <0x0 0x9801AA44>;
+			next-level-cache = <&a53_l2>;
+			clocks = <&cc CC_PLL_SCPU>;
+			cpu-supply = <&cpu_supp>;
+			operating-points-v2 = <&cpu_opps>;
+			cooling-min-level = <0>;
+			cooling-max-level = <11>;
+			#cooling-cells = <2>;
+		};
+
+		A53_3: cpu@3 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			reg = <0x03>;
+			enable-method = "rtk-spin-table";
+			cpu-release-addr = <0x0 0x9801AA44>;
+			next-level-cache = <&a53_l2>;
+			clocks = <&cc CC_PLL_SCPU>;
+			cpu-supply = <&cpu_supp>;
+			operating-points-v2 = <&cpu_opps>;
+			cooling-min-level = <0>;
+			cooling-max-level = <11>;
+			#cooling-cells = <2>;
+		};
+
+		a53_l2: l2-cache {
+			compatible = "cache";
+		};
+	};
+
+	soc@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		reg = <0x98000000 0x70000>;
+		compatible = "simple-bus";
+		device_type = "soc";
+		ranges;
+	};
+
+	arch_timer {
+		compatible = "arm,armv8-timer";
+		interrupts = <1 13 0xf08>,
+			<1 14 0xf08>,
+			<1 11 0xf08>,
+			<1 10 0xf08>;
+		clock-frequency = <27000000>;
+	};
+
+	gic: interrupt-controller@FF010000 {
+		compatible = "arm,cortex-a15-gic";
+		#interrupt-cells = <3>;
+		interrupt-controller;
+		reg = <0xFF011000 0x1000>,
+			<0xFF012000 0x1000>;
+	};
+
+	pmu {
+		compatible = "arm,armv8-pmuv3";
+		interrupts = <0 48 4>;
+		interrupt-affinity = <&A53_0>,
+			<&A53_1>,
+			<&A53_2>,
+			<&A53_3>;
+	};
+
+	pinctrl: pinctrl@9801A000 {
+		compatible = "realtek,rtk129x-pinctrl";
+		reg = <0x9801A000 0x97c>,
+			<0x9804d000 0x010>,
+			<0x98012000 0x640>,
+			<0x98007000 0x340>;
+		#gpio-range-cells = <3>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&i2c_pins_6>,
+			<&spdif_pins>,
+			<&spi_pins_loc_gpio>,
+			<&sdcard_pins_low>,
+			<&sdcard_pins_high>;
+		status = "okay";
+	};
+
+	mux_intc: intc@9801B000 {
+		compatible = "Realtek,rtk-irq-mux";
+		Realtek,mux-nr = <2>;
+		#interrupt-cells = <2>;
+		interrupt-controller;
+		reg = <0x9801B000 0x100>, /* MISC_TOP MISC_ISO */
+			<0x98007000 0x100>;
+		interrupts = <0 40 4>, <0 41 4>;
+		intr-status = <0xc>, <0x0>;
+		intr-en = <0x80>, <0x40>;
+		status = "okay";
+	};
+
+	rtk_misc_gpio: rtk_misc_gpio@9801b100 {
+		compatible = "realtek,rtk-misc-gpio-irq-mux";
+		gpio-controller;
+		#gpio-cells = <3>; /*must be the same with gpiochip.of_gpio_n_cells*/
+		Realtek,gpio_base = <0>;
+		Realtek,gpio_numbers = <101>;
+		interrupt-parent = <&mux_intc>;
+		#interrupt-cells = <1>;
+		interrupt-controller;
+		interrupts = <0 19>, <0 20>; /*GPIOA_INT   GPIODA_INT*/
+		reg = <0x9801b000 0x100>,
+			<0x9801b100 0x100>; /* MISC_SYS MISC_GPIO*/
+		gpio-ranges = <&pinctrl 0 0 101>;
+		status = "okay";
+	};
+
+	rtk_iso_gpio: rtk_iso_gpio@98007100 {
+		compatible = "realtek,rtk-iso-gpio-irq-mux";
+		gpio-controller;
+		#gpio-cells = <3>;
+		Realtek,gpio_base = <101>;
+		Realtek,gpio_numbers = <35>;
+		interrupt-parent = <&mux_intc>;
+		#interrupt-cells = <1>;
+		interrupt-controller;
+		interrupts = <1 19>, <1 20>; /*GPIOA_INT   GPIODA_INT*/
+		reg = <0x98007000 0x100>,
+			<0x98007100 0x100>; /* ISO_SYS ISO_GPIO*/
+		gpio-ranges = <&pinctrl 0 101 35>;
+		status = "okay";
+	};
+
+	rbus@98000000 {
+		compatible = "realtek,uio";
+		reg = <0x98000000 0x200000>;
+		status = "okay";
+	};
+
+	md@9800b000 {
+		compatible = "realtek,md";
+		reg = <0x9800b000 0x1000>;
+		interrupts = <0 38 4>; /* 70 - 32 = 38 */
+		clocks = <&clk_en_1 CLK_EN_MD>;
+		resets = <&rst1 RSTN_MD>;
+		status = "okay";
+	};
+
+	se@9800c000 {
+		compatible = "realtek,se";
+		reg = <0x9800c000 0x1000>;
+		interrupts = <0 20 4>; /* 52 - 32 = 20 */
+		clocks = <&clk_en_1 CLK_EN_SE>;
+		resets = <&rst1 RSTN_SE>;
+		power-domains = <&pd0 PD_SRAM_DISP_SE>;
+		status = "okay";
+	};
+
+	refclk@9801b540 {
+		compatible = "realtek,uio";
+		reg = <0x9801b000 0x1000>;
+		status = "okay";
+	};
+
+	hdmitx@9800D000 {
+		compatible = "realtek,rtd129x-hdmitx";
+		reg = <0x9800d000 0x560>, /* HDMITX */
+			<0x98007200 0x4>; /* I2C1_REQ_CTRL */
+		gpio-hpd-detect = <&rtk_iso_gpio 6 0 0>; /* Hotplug detect pin */
+		clocks = <&clk_en_1 CLK_EN_HDMI>;
+		clock-names = "clk_en_hdmi";
+		resets = <&rst1 RSTN_HDMI>;
+		reset-names = "rstn_hdmi";
+		status = "okay";
+
+		scdc_rr {
+			enable-scdc-rr = <0>;
+			interrupt-parent = <&mux_intc>;
+			#interrupt-cells = <1>;
+			interrupt-controller;
+			interrupts = <1 31>;
+		};
+	};
+
+	hdcptx@9800D000 {
+		compatible = "realtek,rtk129x-hdcptx";
+		reg = <0x9800d000 0x400>;
+		interrupts = <0 31 4>; /*gen Ri*/
+		status = "okay";
+	};
+
+	hdmirx@98034000 {
+		compatible = "Realtek,rtk-mipi-top";
+		reg = <0x98037000 0xE0>,
+			<0x98034000 0xF54>,
+			<0x98035F00 0x2C>,
+			<0x98037700 0x98>,
+			<0x98004000 0xF0>,
+			<0x98004100 0x104>;
+		interrupts = <0 23 4>;
+		gpio-rx-hpd-ctrl = <&rtk_iso_gpio 22 1 0>;
+		//gpio-5v-detect = <&rtk_iso_gpio 21 0 0>;
+		clocks = <&clk_en_2 CLK_EN_HDMIRX>,
+			<&clk_en_1 CLK_EN_MIPI>,
+			<&clk_en_2 CLK_EN_CBUS_TX>,
+			<&iclk_en CLK_EN_CBUS_OSC>,
+			<&iclk_en CLK_EN_CBUS_SYS>,
+			<&iclk_en CLK_EN_CBUSTX_SYS>,
+			<&iclk_en CLK_EN_CBUSRX_SYS>,
+			<&clk_en_1 CLK_EN_TP>,
+			<&clk_en_1 CLK_EN_CP>;
+		clock-names = "hdmirx",
+			"mipi",
+			"cbus_tx",
+			"cbus_osc",
+			"cbus_sys",
+			"cbustx_sys",
+			"cbusrx_sys",
+			"tp",
+			"cp";
+		resets = <&rst4 RSTN_HDMIRX>,
+			<&rst4 RSTN_HDMIRX_WRAP>,
+			<&rst1 RSTN_MIPI>,
+			<&rst2 RSTN_CBUS_TX>,
+			<&irst IRSTN_CBUS>,
+			<&irst IRSTN_CBUSTX>,
+			<&irst IRSTN_CBUSRX>,
+			<&rst1 RSTN_TP>,
+			<&rst1 RSTN_CP>;
+		reset-names = "hdmirx",
+			"hdmirx_wrap",
+			"mipi",
+			"cbus_tx",
+			"cbus",
+			"cbustx",
+			"cbusrx",
+			"tp",
+			"cp";
+		power-domains = <&pd0 PD_SRAM_DISP_HDMIRX>;
+		status = "okay";
+	};
+
+	uart0: serial0@98007800 {
+		compatible = "snps,dw-apb-uart";
+		interrupt-parent = <&mux_intc>;
+		reg = <0x98007800 0x400>,
+			<0x98007000 0x100>;
+		interrupts-st-mask = <0x4>;
+		interrupts = <1 2>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&uart0_pins>;
+		reg-shift = <2>;
+		reg-io-width = <4>;
+		clocks = <&iclk_en CLK_EN_MISC_UR0>;
+		clock-frequency = <27000000>; /* This value must be override by the board. */
+		status = "okay";
+	};
+
+	uart1: serial1@9801B200 {
+		compatible = "snps,dw-apb-uart";
+		interrupt-parent = <&mux_intc>;
+		reg = <0x9801B200 0x100>,
+			<0x9801B00c 0x100>;
+		interrupts-st-mask = <0x8>;
+		interrupts = <0 3>, <0 5>; /*UR1_INT and UR1_TO_INT*/
+		pinctrl-names = "default";
+		pinctrl-0 = <&uart1_pins>;
+		reg-shift = <2>;
+		reg-io-width = <4>;
+		clocks = <&clk_en_2 CLK_EN_UR1>;
+		resets = <&rst2 RSTN_UR1>;
+		/* This value must be overriden by the board. */
+		clock-frequency = <0>;
+		status = "okay";
+	};
+
+	uart2: serial2@9801B400 {
+		compatible = "snps,dw-apb-uart";
+		interrupt-parent = <&mux_intc>;
+		reg = <0x9801B400 0x100>,
+			<0x9801B00c 0x100>;
+		interrupts-st-mask = <0x100>;
+		interrupts = <0 8>, <0 13>; /*UR2_INT and UR2_TO_INT*/
+		pinctrl-names = "default";
+		pinctrl-0 = <&uart2_pins_0>;
+		reg-shift = <2>;
+		reg-io-width = <4>;
+		clocks = <&clk_en_2 CLK_EN_UR2>;
+		resets = <&rst2 RSTN_UR2>;
+		/* This value must be overriden by the board. */
+		clock-frequency = <0>;
+		status = "disabled"; /* Disable UR2 first since we don't use it now */
+	};
+
+	nic: gmac@98016000 {
+		compatible = "Realtek,r8168";
+		reg = <0x98016000 0x1000>,
+			<0x98007000 0x1000>;
+		interrupts = <0 22 4>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&rgmii0_pins>,
+			<&etn_led_pins>;
+		rtl-config = <1>;
+		mac-version = <42>; /* RTL_GIGA_MAC_VER_42 */
+		rtl-features = <2>; /* BIT(2) GMii */
+		output-mode = <0>; /* 0:embedded PHY, 1:RGMII to MAC, 2:RGMII to PHY */
+		rgmii-voltage = <1>; /* 1:1.8V, 2: 2.5V, 3:3.3V */
+		rgmii-tx-delay = <0>; /* 0: 0ns, 1: 2ns */
+		rgmii-rx-delay = <0>; /* 0: 0ns, 1: 2ns */
+		ext-phy-id = <1>; /* 0 ~ 31, only valid when output-mode = 2 */
+		clocks = <&iclk_en CLK_EN_ETN_250M>,
+			<&iclk_en CLK_EN_ETN_SYS>;
+		clock-names = "etn_250m",
+			"etn_sys";
+		resets = <&irst IRSTN_GMAC>,
+			<&irst IRSTN_GPHY>;
+		reset-names = "gmac",
+			"gphy";
+		status = "okay";
+	};
+
+	hwnat: gmac@98060000 {
+		compatible = "Realtek,rtd1295-hwnat";
+		reg = <0x98060000 0x170000>, /* NAT */
+			<0x98000000 0x20000>, /* CLK SYS */
+			<0x9803FF00 0x100>; /* SATA Wrapper */
+		interrupts = <0 24 4>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&rgmii0_pins>;
+		offload_enable = <0>; /* 0:disable, 1:enable HW NAT offload */
+		rgmii_voltage = <1>; /* 1:1.8V, 2: 2.5V, 3:3.3V */
+		rgmii_enable = <1>; /* 0:disable, 1:enable */
+		mac0_enable = <0>; /* 0:disable, 1:enable */
+		mac0_mode = <1>; /* 0:RGMII, 1:SGMII */
+		mac5_conn_to = <0>; /* 0:PHY, 1:MAC */
+		mac0_phy_id = <3>; /* PHY ID 2 for RGMII, 3 for SGMII */
+		mac4_phy_id = <4>;
+		mac5_phy_id = <1>;
+
+		clocks = <&cc CC_PLL_DDSA>,
+			<&clk_en_1 CLK_EN_SATA_0>,
+			<&clk_en_1 CLK_EN_SATA_ALIVE_0>,
+			<&clk_en_2 CLK_EN_SATA_1>,
+			<&clk_en_2 CLK_EN_SATA_ALIVE_1>,
+			<&cc CC_PLL_DDSB>,
+			<&iclk_en CLK_EN_ETN_250M>,
+			<&iclk_en CLK_EN_ETN_SYS>;
+		clock-names = "pll_ddsa",
+			"sata_0",
+			"sata_alive_0",
+			"sata_1",
+			"sata_alive_1",
+			"pll_ddab",
+			"nat",
+			"etn_250m",
+			"etn_sys";
+		resets = <&rst1 RSTN_SATA_0>,
+			<&rst1 RSTN_SATA_PHY_0>,
+			<&rst1 RSTN_SATA_PHY_POW_0>,
+			<&rst1 SATA_FUNC_EXIST_0>,
+			<&rst2 RSTN_SDS_PHY>,
+			<&rst1 RSTN_NAT>,
+			<&irst IRSTN_GMAC>,
+			<&irst IRSTN_GPHY>;
+		reset-names = "sata_0",
+			"sata_phy_0",
+			"sata_phy_pow_0",
+			"sata_func_exist_0",
+			"rstn_sds_phy",
+			"nat",
+			"gmac",
+			"gphy";
+		power-domains = <&pd0 PD_SRAM_NAT>;
+		status = "disabled";
+	};
+
+	timer0@9801B000 {
+		compatible = "realtek,rtk-timer0";
+		reg = <0x9801B000 0x600>,
+			<0xFF018000 0x10>;
+		interrupts = <0 17 4>;
+		clock-frequency = <27000000>;
+		status = "okay";
+	};
+
+	timer1@9801B000 {
+		compatible = "realtek,rtk-timer1";
+		reg = <0x9801B000 0x600>,
+			<0xFF018000 0x10>;
+		interrupts = <0 18 4>;
+		clock-frequency = <27000000>;
+		status = "okay";
+	};
+
+	pcie@9804E000 {
+		compatible = "realtek,rtk-pcie-slot1";
+		reg = <0x9804E000 0x00001000
+			0x9804F000 0x00001000
+			0x9801C600 0x00000100
+			0x9801A000 0x00000300
+			0x98012000 0x00001000>;
+		interrupt-names = "rtk-pcie1-intr";
+		#interrupt-cells = <1>;
+		interrupt-map-mask = <0 0 0 0>;
+		interrupt-map = <0 0 0 0 &gic GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pcie1_clk_pins>;
+		bus-range = <0x00 0xff>;
+		linux,pci-domain = <0>;
+		device_type = "pci";
+		gpios = <&rtk_misc_gpio 18 1 0 >;
+		#size-cells = <2>;
+		#address-cells = <3>;
+		num-lanes = <1>;
+		ranges = <0x02000000 0x00000000 0xC0000000  0xC0000000 0x00000000 0x01000000
+			0x01000000 0x00000000 0x00030000  0x00030000 0x00000000 0x00010000>;
+		resets = <&rst2 RSTN_PCIE0>,
+			<&rst2 RSTN_PCIE0_CORE>,
+			<&rst2 RSTN_PCIE0_POWER>,
+			<&rst2 RSTN_PCIE0_NONSTITCH>,
+			<&rst2 RSTN_PCIE0_STITCH>,
+			<&rst2 RSTN_PCIE0_PHY>,
+			<&rst4 RSTN_PCIE0_PHY_MDIO>;
+		reset-names = "rstn",
+			"core",
+			"power",
+			"nonstitch",
+			"stitch",
+			"phy",
+			"phy_mdio";
+		clocks = <&clk_en_1 CLK_EN_PCIE0>;
+		status = "okay";
+		phys_a = <0x31810801>,
+			<0xB2001101>,
+			<0x00100001>;
+		phys_b = <0x00000003>,
+			<0x00900001>,
+			<0x40080401>,
+			<0x5AC10801>,
+			<0x32b40f01>,
+			<0x72001101>;
+	};
+
+	pcie2@9803B000 {
+		compatible = "realtek,rtk-pcie-slot2";
+		reg = <0x9803B000 0x00001000
+			0x9803C000 0x00001000
+			0x9801C600 0x00000100
+			0x9801A000 0x00000300
+			0x98012000 0x00001000>;
+		interrupt-names = "rtk-pcie2-intr";
+		#interrupt-cells = <1>;
+		interrupt-map-mask = <0 0 0 0>;
+		interrupt-map = <0 0 0 0 &gic GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pcie2_clk_pins>;
+		bus-range = <0x00 0xff>;
+		linux,pci-domain = <1>;
+		device_type = "pci";
+		gpios = <&rtk_misc_gpio 20 1 0>;
+		#size-cells = <2>;
+		#address-cells = <3>;
+		num-lanes = <1>;
+		ranges = <0x02000000 0x00000000 0xC1000000  0xC1000000 0x00000000 0x01000000
+			0x01000000 0x00000000 0x00040000  0x00040000 0x00000000 0x00010000>;
+		speed-mode = <0>; // 0:GEN1, 1:GEN2
+		resets = <&rst2 RSTN_PCIE1>,
+			<&rst2 RSTN_PCIE1_CORE>,
+			<&rst2 RSTN_PCIE1_POWER>,
+			<&rst2 RSTN_PCIE1_NONSTITCH>,
+			<&rst2 RSTN_PCIE1_STITCH>,
+			<&rst2 RSTN_PCIE1_PHY>,
+			<&rst4 RSTN_PCIE1_PHY_MDIO>;
+		reset-names = "rstn",
+			"core",
+			"power",
+			"nonstitch",
+			"stitch",
+			"phy",
+			"phy_mdio";
+		clocks = <&clk_en_2 CLK_EN_PCIE1>;
+		status = "okay";
+		phys = <0x00000003>, /* #Write soft reset */
+			<0x27E90301>,
+			<0x52F50401>, /* #F code,close SSC */
+			<0xead70501>, /* #modify N code */
+			<0x000c0601>, /* #modify CMU ICP(TX jitter) */
+			<0xa6530a01>, /* #modify CMU RS(tx jitter) */
+			<0xC4662001>, /* #modify AMP */
+			<0x8EA01B01>,
+			<0x8EA05B01>,
+			<0xa84a0101>, /* #modify Rx parameter */
+			<0xb8032b01>, /* #clk driving */
+			<0x27e94301>, /* #EQ */
+			<0x52f54401>, /* #F code,close SSC */
+			<0xead74501>, /* #modify N code */
+			<0x000c4601>, /* #modify CMU ICP(TX jitter) */
+			<0xa6534a01>, /* #modify CMU RS(tx jitter) */
+			<0xd4776001>, /* #modify AMP */
+			<0xa84a4101>, /* #modify Rx parameter */
+			<0xa8036b01>, /* #clk driving */
+			<0x01225a01>,
+			<0x521C0901>, /* #for calibration bit[9]=1" */
+			<0x501C0901>, /* #for calibration bit[9]=0" */
+			<0x521C0901>, /* #for calibration bit[9]=1" */
+			<0x08282401>,
+			<0x08286401>;
+	};
+
+	sdio@98010A00 {
+		compatible = "Realtek,rtk1295-sdio";
+		gpios = <&rtk_iso_gpio 23 1 1>;
+		reg = <0x98010c00 0x200>,
+			<0x98000000 0x200000>;
+		interrupts = <0 45 4>;
+		clocks = <&clk_en_1 CLK_EN_SDIO>,
+			<&clk_en_1 CLK_EN_SDIO_IP>;
+		clock-names = "sdio",
+			"sdio_ip";
+		resets = <&rst2 RSTN_SDIO>;
+		status = "okay";
+	};
+
+	sdmmc@98010400 {
+		compatible = "Realtek,rtk1295-sdmmc";
+		gpios = <&rtk_misc_gpio 99 1 0>; /*sd power , output, default high  (poweroff) */
+		reg = <0x98000000 0x400>, /* CRT */
+			<0x98010400 0x200>, /* SDMMC */
+			<0x9801A000 0x400>, /* BS2 */
+			<0x98012000 0xa00>, /* EMMC */
+			<0x98010A00 0x40>; /* SDIO */
+		interrupts = <0 44 4>;
+		/*pinctrl-names = "default";
+		pinctrl-0 = <&sdcard_pins_low>,
+			<&sdcard_pins_high>;*/
+		resets = <&rst2 RSTN_CR>;
+		clocks = <&clk_en_1 CLK_EN_CR>,
+			<&clk_en_1 CLK_EN_SD_IP>;
+		clock-names = "cr",
+			"sd_ip";
+		status = "okay";
+	};
+
+	emmc@98012000 {
+		compatible = "Realtek,rtk1295-emmc";
+		reg = <0x98012000 0xa00>, /*EMMC*/
+			<0x98000000 0x600>, /*CRT */
+			<0x9801A000 0x80>, /*SB2*/
+			<0x9801B000 0x150>, /*MISC*/
+			<0x9801a954 0x20>;  /*SB2_DBG*/
+		interrupts = <0 42 4>;
+		speed-step = <2>; /* 0: sdr50, 1: ddr50, 2: hs200, 3: hs400 */
+		clocks = <&clk_en_1 CLK_EN_EMMC>,
+			<&clk_en_1 CLK_EN_EMMC_IP>,
+			<&clk_en_1 CLK_EN_CR>;
+		clock-names = "emmc",
+			"emmc_ip",
+			"cr";
+		resets = <&rst2 RSTN_EMMC>;
+		reset-names = "emmc";
+		status = "okay";
+		pddrive_nf_s0 = <1 0x77 0x77 0x77 0x33>; /* pddrive_nf0, pddrive_nf1, pddrive_nf2, pddrive_nf3, pddrive_nf4 ; for sdr50 */
+		pddrive_nf_s2 = <1 0xbb 0xbb 0xbb 0x33>; /* pddrive_nf0, pddrive_nf1, pddrive_nf2, pddrive_nf3, pddrive_nf4 ; for hs200 */
+		pddrive_nf_s3 = <1 0xff 0x99 0xaa 0x33>; /* pddrive_nf0, pddrive_nf1, pddrive_nf2, pddrive_nf3, pddrive_nf4 ; for hs400 */
+		phase_tuning = <0 0>; /* arg0: tx tuning switch, arg1: rx tuning switch*/
+		dqs_tuning = <1>;
+	};
+
+	pu_pll@98000000 {
+		compatible = "Realtek,rtk1295-pu_pll";
+		reg = <0x98000000 0x200>;
+	};
+
+	jpeg@9803e000 {
+		compatible = "Realtek,rtk1295-jpeg";
+		reg = <0x9803e000 0x1000>,
+			<0x98000000 0x200>,
+			<0x98007000 0x30>;
+		interrupts = <0 52 4>;
+		clocks = <&clk_en_2 CLK_EN_JPEG>;
+		clock-names = "jpeg";
+		resets = <&rst2 RSTN_JPEG>;
+		status = "okay";
+	};
+
+	ve1@98040000 {
+		compatible = "Realtek,rtk1295-ve1";
+		reg = <0x98040000 0x8000>,
+			<0x98000000 0x200>,
+			<0x98007000 0x30>;
+		interrupts = <0 53 4>, <0 54 4>;
+		clocks = <&cc CC_CLK_VE1>,
+			<&cc CC_CLK_VE2>;
+		clock-names = "clk_ve1",
+			"clk_ve2";
+		resets = <&rst1 RSTN_VE1>,
+			<&rst1 RSTN_VE2>;
+		reset-names = "ve1",
+			"ve2";
+		status = "okay";
+	};
+
+	ve3@98048000 {
+		compatible = "Realtek,rtk1295-ve3";
+		reg = <0x98048000 0x4000>,
+			<0x98000000 0x200>,
+			<0x98007000 0x30>;
+		interrupts = <0 55 4>;
+		clocks = <&cc CC_CLK_VE3>;
+		resets = <&rst1 RSTN_VE3>;
+		status = "okay";
+	};
+
+	scpu_wrapper@9801d000 {
+		compatible = "Realtek,rtk-scpu_wrapper";
+		reg = <0x9801d000 0x500>;
+		interrupts = <0 46 4>;
+		status = "okay";
+	};
+
+	sb2@9801a000 {
+		compatible = "Realtek,rtk-sb2";
+		reg = <0x9801a000 0x900>;
+		interrupts = <0 36 4>;
+		status = "okay";
+	};
+
+	rpc@9801a104 {
+		compatible = "Realtek,rtk-rpc";
+		reg = <0x9801a104 0xc>, /* rpc intr en */
+			<0x01ffe000 0x4000>, /* rpc ring buffer */
+			<0x0001f000 0x1000>, /* rpc common */
+			<0x9801a020 0x4>; /* rbus sync */
+		interrupts = <0 33 4>;
+		status = "okay";
+	};
+
+	irda@98007400 {
+		compatible = "Realtek,rtk-irda";
+		interrupt-parent = <&mux_intc>;
+		reg = <0x98007000 0x400>,
+			<0x98007400 0x100>;
+		interrupts = <1 5>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&ir_rx_pins>,
+			<&ir_tx_pins>;
+		resets = <&irst IRSTN_IR>;
+		clocks = <&iclk_en CLK_EN_MISC_IR>;
+		status = "okay";
+	};
+
+	rtc@9801B600 {
+		compatible = "realtek,rtk-rtc";
+		reg = <0x9801B600 0x100>,
+			<0x98000000 0x100>,
+			<0x98007000 0x100>;
+		rtc-base-year = <2014>;
+		clocks = <&clk_en_2 CLK_EN_MISC_RTC>;
+		status = "okay";
+	};
+
+	watchdog@0x98007680 {
+		compatible = "realtek,rtk-watchdog";
+		reg = <0x98007680 0x100>;
+		rst-oe = <0>; /* 0:input, 1:output */
+		timeout-sec = <20>;
+		status = "okay";
+	};
+
+	rtk-rstctrl@0x98007000 {
+		compatible = "Realtek,rtk-rstctrl";
+		reg = <0x98007600 0x100>;
+		rst-reg-offset = <0x40>;
+	};
+
+	i2c_0: i2c@0x98007D00 {
+		compatible = "realtek,rtk-i2c";
+		reg = <0x98007D00 0x400>;
+		interrupt-parent = <&mux_intc>;
+		interrupts = <1 8>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&i2c_pins_0>;
+		i2c-num = <0>;
+		status = "okay";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clocks = <&iclk_en CLK_EN_I2C0>;
+	};
+
+	i2c_1: i2c@0x98007C00 {
+		compatible = "realtek,rtk-i2c";
+		reg = <0x98007C00 0x400>;
+		interrupt-parent = <&mux_intc>;
+		interrupts = <1 11>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&i2c_pins_1>;
+		i2c-num = <1>;
+		status = "okay";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clocks = <&iclk_en CLK_EN_I2C1>;
+	};
+
+	i2c_2: i2c@0x9801B700 {
+		compatible = "realtek,rtk-i2c";
+		reg = <0x9801B700 0x400>;
+		interrupt-parent = <&mux_intc>;
+		interrupts = <0 26>;
+		i2c-num = <2>;
+		status = "okay";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clocks = <&clk_en_2 CLK_EN_MISC_I2C_2>;
+	};
+
+	i2c_3: i2c@0x9801B900 {
+		compatible = "realtek,rtk-i2c";
+		reg = <0x9801B900 0x400>;
+		interrupt-parent = <&mux_intc>;
+		interrupts = <0 23>;
+		i2c-num = <3>;
+		status = "okay";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clocks = <&clk_en_2 CLK_EN_MISC_I2C_3>;
+	};
+
+	i2c_4: i2c@0x9801BA00 {
+		compatible = "realtek,rtk-i2c";
+		reg = <0x9801BA00 0x400>;
+		interrupt-parent = <&mux_intc>;
+		interrupts = <0 15>;
+		i2c-num = <4>;
+		status = "okay";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clocks = <&clk_en_2 CLK_EN_MISC_I2C_4>;
+	};
+
+	i2c_5: i2c@0x9801BB00 {
+		compatible = "realtek,rtk-i2c";
+		reg = <0x9801BB00 0x400>;
+		interrupt-parent = <&mux_intc>;
+		interrupts = <0 14>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&i2c_pins_5>;
+		i2c-num = <5>;
+		status = "okay";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clocks = <&clk_en_2 CLK_EN_MISC_I2C_5>;
+	};
+
+	spi_0: spi@9801BD00 {
+		compatible = "Realtek,rtk129x-spi";
+		reg = <0x9801BD00 50>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&gspi_pins>;
+		spi-cs-gpio = <&rtk_misc_gpio 6 1 1>;
+		clocks = <&clk_en_1 CLK_EN_GSPI>;
+		resets = <&rst1 RSTN_GSPI>;
+		status = "disabled";
+	};
+
+	pwm: pwm@980070D0 {
+		compatible = "Realtek,rtd1295-pwm";
+		#pwm-cells = <2>;
+		reg = <0x980070D0 0xC>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pwm0_0_pins>;
+		status = "okay";
+		pwm_0 {
+			enable = <0>;
+			clkout_div = <0xff>; //default OCD: from 0x0 to 0xff
+			clksrc_div = <0x1>; //default OSD: from 0x0 to 0xf
+			duty_rate = <5>; //default duty_rate 0 ~ 100
+		};
+		pwm_1 {
+			enable = <1>;
+			clkout_div = <0xff>; //default OCD: from 0x0 to 0xff
+			clksrc_div = <0x1>; //default OSD: from 0x0 to 0xf
+			duty_rate = <50>; //default duty_rate 0 ~ 100
+		};
+		pwm_2 {
+			enable = <0>;
+			clkout_div = <0xff>; //default OCD: from 0x0 to 0xff
+			clksrc_div = <0x1>; //default OSD: from 0x0 to 0xf
+			duty_rate = <50>; //default duty_rate 0 ~ 100
+		};
+		pwm_3 {
+			enable = <0>;
+			clkout_div = <0xff>; //default OCD: from 0x0 to 0xff
+			clksrc_div = <0x1>; //default OSD: from 0x0 to 0xf
+			duty_rate = <50>; //default duty_rate 0 ~ 100
+		};
+	};
+
+	rtk_fan: rtk_fan@9801BC00 {
+		compatible = "Realtek,rtd129x-fan";
+		reg = <0x9801BC00 0x14>, <0x9801A910 0x4>;
+		interrupt-parent = <&mux_intc>;
+		interrupts = <0 29>;
+		status = "disabled";
+
+		pwms = <&pwm 1 37878>; // (1) pwm node (2) pwm id (3) out period_ns (1/26400 ns)
+
+		timer_target = <0x100000>;
+		fan_debounce = <0x0>;// 0x0~0x7
+		clocks = <&clk_en_2 CLK_EN_FAN>;
+		resets = <&rst4 RSTN_FAN>;
+	};
+
+	rtk-lsadc@0x98012800 {
+		compatible = "Realtek,rtk-lsadc";
+		interrupt-parent = <&mux_intc>;
+		interrupts = <0 21>, <0 22>; /* LSADC0_INT, LSADC1_INT */
+		reg = <0x9801B00C 0x4>, /* MISC_ISR */
+			<0x98012800 0x200>, /* LSADC */
+			<0x9800034C 0x4>; /* LSADC_PG */
+		status = "disabled";
+		clk_gating_en = <1>, /* LSADC0 0:disable; 1:enable */
+						<1>; /* LSADC1 0:disable; 1:enable */
+		vdd_mux_sel = <0>; /* 0:VDD1; 1:VDD2 */
+		vdd_mux1 = <0>; /* 0 ~ 15: VDD_IN source selection */
+		vdd_mux2 = <0>; /* 0 ~ 15: VDD_IN source selection */
+		vdd_mux_en = <1>; /* 0:disable; 1:enable */
+
+		rtk-lsadc0-pad0 {
+			//compatible = "Realtek,rtk-lsadc0-pad0";
+			activate = <1>; /* 0:in-activate; 1:activate */
+			ctrl_mode = <0>; /* 0:Voltage mode; 1:Current mode*/
+			sw_idx = <0>; /* 0:External input pin 0; 1:External input pin 1 */
+			voltage_threshold = <32>; /* 8 bit : 0 ~ 255 */
+		};
+
+		rtk-lsadc0-pad1 {
+			//compatible = "Realtek,rtk-lsadc0-pad1";
+			activate = <1>; /* 0:in-activate; 1:activate */
+			ctrl_mode = <0>; /* 0:Voltage mode; 1:Current mode*/
+			sw_idx = <1>; /* 0:External input pin 0; 1:External input pin 1 */
+			voltage_threshold = <16>; /* 8 bit : 0 ~ 255 */
+		};
+
+		rtk-lsadc1-pad0 {
+			//compatible = "Realtek,rtk-lsadc1-pad0";
+			activate = <1>; /* 0:in-activate; 1:activate */
+			ctrl_mode = <0>; /* 0:Voltage mode; 1:Current mode*/
+			sw_idx = <0>; /* 0:VDD; 1:GND */
+			voltage_threshold = <32>; /* 8 bit : 0 ~ 255 */
+			detect_range_ctrl = <0>; /* 0:0V ~ 1.024V; 1:0.5V ~ 1.524V */
+		};
+
+		rtk-lsadc1-pad1 {
+			//compatible = "Realtek,rtk-lsadc1-pad1";
+			activate = <1>; /* 0: in-activate; 1:activate */
+			ctrl_mode = <0>; /* 0: Voltage mode; 1:Current mode*/
+			sw_idx = <0>; /* 0:VDD; 1:GND */
+			voltage_threshold = <16>; /* 8 bit : 0 ~ 255 */
+			detect_range_ctrl = <1>; /* 0:0V ~ 1.024V; 1:0.5V ~ 1.524V */
+		};
+	};
+
+	cec0@98037800 {
+		compatible = "Realtek,rtk-cec0";
+		reg = <0x98037800 0xe0>,
+			<0x98007000 0x100>,
+			<0x98037500 0x100>;
+		interrupts = <0 26 4>;
+		module-enable = <1>;
+		clocks = <&cc CC_CLK_SYS>,
+			<&iclk_en CLK_EN_CBUS_OSC>,
+			<&iclk_en CLK_EN_CBUS_SYS>,
+			<&iclk_en CLK_EN_CBUSTX_SYS>,
+			<&iclk_en CLK_EN_CBUSRX_SYS>;
+		clock-names = "sys",
+			"cbus_osc",
+			"cbus_sys",
+			"cbustx_sys",
+			"cbusrx_sys";
+		resets = <&irst IRSTN_CBUS>,
+			<&irst IRSTN_CBUSTX>,
+			<&irst IRSTN_CBUSRX>;
+		reset-names = "cbus",
+			"cbustx",
+			"cbusrx";
+		status = "okay";
+	};
+
+	rfkill: rfkilligpio {
+		compatible = "realtek,rfkill";
+		gpios = <&rtk_iso_gpio 24 1 0>; /*bt power , output, default low */
+		status = "disabled";
+	};
+
+	rtk-gpio-regulator {
+		compatible = "rtkgpio-regulator";
+		gpios = <&rtk_iso_gpio 16 1 0>, <&rtk_iso_gpio 17 1 1>;
+		//status = "disabled";
+		status = "okay";
+		vdd: rtkgpio_regulator {
+			regulator-min-microvolt = <850000>;
+			regulator-max-microvolt = <1050000>;
+		};
+	};
+
+	power-management@0 {
+		compatible = "Realtek,power-management";
+		system-power-controller;
+		reg = <0x98000000 0x1800>, /* CRT */
+			<0x98006000 0x1000>, /* AIO */
+			<0x98007000 0x1000>, /* ISO */
+			<0x98018000 0x2000>, /* TVE */
+			<0x9801A000 0x1000>, /* SB2 */
+			<0x9801B000 0x1000>; /* MISC */
+		suspend-mode = <0>; // 0:SUSPEND_TO_RAM, 1:SUSPEND_TO_COOLBOOT, 2:SUSPEND_TO_WFI
+		pwms = <&pwm 0 37878>;
+		status = "okay";
+	};
+
+	rng@9801AA00 {
+		compatible = "Realtek,rtk-rng";
+		reg = <0x9801AA00 0x48>;
+	};
+
+	smartcard@9801BE00 {
+		compatible = "Realtek,rtk-smc";
+		interrupt-parent = <&mux_intc>;
+		interrupts = <0 24>; /* SC0_INT*/
+		reg = <0x9801B000 0x100>, /* MISC interrupt */
+			<0x9801BE00 0x28>; /* SmartCard */
+		smc-num = <0>;
+		clocks = <&clk_en_2 CLK_EN_MISC_SC>;
+		resets = <&rst2 RSTN_MISC_SC>;
+		status = "okay";
+		lsic_control{
+			gpios = <&rtk_misc_gpio 11 1 0>, /* pin cmd_vcc , default low */
+				<&rtk_misc_gpio 12 1 0>; /* pin pwr_sel , default 0 */
+			cmd_vcc_en = <1>;
+			cmd_vcc_polarity = <0>; /* low active */
+			pwr_sel_en = <1>;
+			pwr_sel_polarity = <1>; /* high actve 1: 5v */
+		};
+	};
+
+	mcp@0 {
+		compatible = "Realtek,rtk-mcp";
+		reg = <0x98015000 0x1000>,
+			<0x98014000 0x1000>;
+		status = "okay";
+	};
+
+	rtk_fw_dbg_info {
+		compatible = "Realtek,rtk_fw_dbg_info";
+		status = "okay";
+	};
+
+	rtk_boot {
+		compatible = "Realtek,rtk_boot";
+		resume-entry-addr = <0x00021000>;
+		status = "okay";
+	};
+
+	cpu_tm: thermal-sensor@9801D150 {
+		compatible = "realtek,rtd129x-thermal-sensor";
+		reg = <0x9801D150 0x1C>;
+		#thermal-sensor-cells = <0>;
+
+		userspace-trip = <&cpu_userspace 30000>;
+		status = "okay";
+	};
+
+	cr_tm: thermal-sensor@980124B4 {
+		compatible = "realtek,rtd129x-thermal-sensor";
+		reg = <0x980124B4 0x1C>;
+		#thermal-sensor-cells = <0>;
+		status = "okay";
+	};
+
+	gpu: gpu@98050000 {
+		compatible = "arm,mali-midgard";
+		reg = <0x98050000 0xffff>;
+		interrupts = <0 67 4>, <0 68 4>, <0 66 4>;
+		interrupt-names = "JOB", "MMU", "GPU";
+		clocks = <&cc CC_CLK_GPU>;
+		clock-names = "clk_mali";
+		resets = <&rst1 RSTN_GPU>;
+		mali-supply = <&gpu_supp>;
+		#cooling-cells = <2>;
+		status = "okay";
+		power-model {
+			compatible = "arm,mali-simple-power-model";
+			static-coefficient = <2427750>;
+			dynamic-coefficient = <4687>;
+			ts = <20000 2000 (-20) 2>;
+			thermal-zone = "cpu-thermal";
+		};
+	};
+
+	audio-in-device {
+		compatible = "realtek,audio-in";
+		status = "disabled";
+	};
+
+	audio-out-devices {
+		compatible = "realtek,audio-out";
+		status = "okay";
+		dac {
+			compatible = "dac";
+			status = "okay";
+		};
+		spdif {
+			compatible = "spdif";
+			status = "okay";
+		};
+		i2s {
+			compatible = "i2s";
+			status = "okay";
+		};
+		hdmi {
+			compatible = "hdmi";
+			status = "okay";
+		};
+		global {
+			compatible = "global";
+			status = "okay";
+		};
+	};
+
+	busfreq {
+		compatible = "realtek,rtd129x-busfreq";
+		enable = <1>;
+		polling-ms = <1000>;
+		clocks = <&cc CC_PLL_BUS_H>;
+		status = "okay";
+
+		clk-0 {
+			clocks = <&cc CC_CLK_SYS>;
+			rate = <128 256>;
+		};
+		clk-1 {
+			clocks = <&cc CC_PLL_BUS_H>;
+			rate = <200 459>;
+		};
+	};
+
+	dvfs: dvfs {
+		compatible = "realtek,rtd129x-dvfs";
+		status = "okay";
+		l2-supply = <&l2_supp>;
+	};
+
+	thermal-zones {
+		cpu_thermal: cpu-thermal {
+			polling-delay-passive = <250>;
+			polling-delay = <1000>;
+			thermal-sensors = <&cpu_tm>;
+
+			trips {
+				cpu_alert0: cpu-alert0 {
+					temperature = <105000>;
+					hysteresis = <3000>;
+					type = "passive";
+				};
+				cpu_alert1: cpu-alert1 {
+					temperature = <115000>;
+					hysteresis = <3000>;
+					type = "passive";
+				};
+				cpu_crit: cpu-crit {
+					temperature = <130000>;
+					hysteresis = <2000>;
+					type = "critical";
+				};
+				gpu_alert0: gpu-alert0 {
+					temperature = <95000>;
+					hysteresis = <4000>;
+					type = "passive";
+				};
+				gpu_alert1: gpu-alert1 {
+					temperature = <100000>;
+					hysteresis = <4000>;
+					type = "passive";
+				};
+				cpu_userspace: cpu-userspace {
+					temperature = <150000>;
+					hysteresis = <0>;
+					type = "passive";
+				};
+			};
+
+			cooling-maps {
+				map0 {
+					trip = <&cpu_alert0>;
+					cooling-device = <&A53_0 1 6>;
+				};
+				map1 {
+					trip = <&cpu_alert1>;
+					cooling-device = <&A53_0 7 11>;
+				};
+				map2 {
+					trip = <&gpu_alert0>;
+					cooling-device = <&gpu 2 2>;
+				};
+				map3 {
+					trip = <&gpu_alert1>;
+					cooling-device = <&gpu 5 5>;
+				};
+				map4 {
+					trip = <&cpu_userspace>;
+					cooling-device = <&A53_0 9 9>;
+				};
+			};
+		};
+
+		cr-thermal {
+			polling-delay-passive = <0>;
+			polling-delay = <0>;
+			thermal-sensors = <&cr_tm>;
+		};
+	};
+};
+
+#include "rtd-129x-g2227-regulator.dtsi"
+#include "rtd-129x-gpu-dvfs.dtsi"
+#include "rtd-129x-cpu-dvfs.dtsi"
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-bananapi-common.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-1296-bananapi-common.dtsi
new file mode 100644
index 000000000..c536b34c2
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-bananapi-common.dtsi
@@ -0,0 +1,406 @@
+#include "rtd-1296.dtsi"
+
+/ {
+	model= "Sinovoip_Bananapi";
+	compatible = "Realtek,rtd-1296";
+
+	aliases {
+		serial0 = &uart0;
+	};
+
+	pinctrl@9801A000 {
+		pinctrl-names = "default";
+		pinctrl-0 = <&sdcard_pins_low>,
+			<&sdcard_pins_high>,
+			<&sdio_pins>,
+			<&uart0_pins>,
+			<&uart1_pins>,
+			<&uart2_pins_0>,
+			<&i2s_out_4pins>,
+			<&gspi_pins>,
+			<&pcie1_clk_pins>,
+			<&pcie2_clk_pins>,
+			<&rgmii0_pins>,
+			<&rgmii1_pins>,
+			<&ir_rx_pins>,
+			<&ir_tx_pins>,
+			<&spdif_pins>,
+			<&pwm0_0_pins>,
+			<&pwm0_1_pins>,
+			<&pwm1_0_pins>,
+			<&pwm1_1_pins>,
+			<&pwm2_0_pins>,
+			<&pwm2_1_pins>,
+			<&pwm3_0_pins>,
+			<&pwm3_1_pins>,
+			<&etn_led_pins>,
+			<&dc_fan_sensor_pins>,
+			<&smart_card_pins>;
+		status = "disabled";
+        };
+
+	rtk_misc_gpio@9801b100 {
+		compatible = "realtek,rtk-misc-gpio-irq-mux";
+		status = "disabled";
+	};
+
+	arch_timer {
+		clock-frequency = <27000000>;
+	};
+
+	timer0@9801B000 {
+		clock-frequency = <27000000>;
+	};
+
+	timer1@9801B000 {
+		clock-frequency = <27000000>;
+	};
+
+	serial0@98007800 {
+		compatible = "snps,dw-apb-uart";
+		clock-frequency = <27000000>;
+		status = "disabled";
+	};
+
+	serial1@9801B200 {
+		compatible = "snps,dw-apb-uart";
+		clock-frequency = <432000000>;
+		status = "disabled";
+	};
+
+	serial2@9801B400 {
+		compatible = "snps,dw-apb-uart";
+		clock-frequency = <432000000>;
+		status = "disabled";
+	};
+
+	chosen {
+		swiotlb-memory-reservation-size = <512>;
+		swiotlb-force = <0>;
+	};
+
+	rtk,ion {
+		compatible = "Realtek,rtk-ion";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		rtk,ion-heap@0 { /* SYSTEM_HEAP */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <0>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@1 { /* System contig */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <1>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@4 { /* DMA_HEAP */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <4>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@8 { /* Audio */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <8>;
+		};
+
+		rtk,ion-heap@7 { /* TYPE_MEDIA */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <7>;
+		};
+	};
+
+	fb {
+		compatible = "Realtek,rtk-fb";
+		buffer-cnt = <3>;
+		resolution = <1920 1080>;
+		fps = <60>;
+	};
+
+	test_vo@98005000 {
+		compatible = "Realtek,rtk1295-test_vo";
+		reg = <0x98005000 0x1000>,
+			<0x9800D000 0x1000>,
+			<0x98000000 0x1000>;
+		interrupts = <0 34 4>;
+	};
+
+	hdmitx@9800D000 {
+		compatible = "realtek,rtd129x-hdmitx";
+		status = "disabled";
+
+		gpio-hpd-detect = <&rtk_iso_gpio 6 0 0>; /* Hotplug detect pin */
+	};
+
+	hdcptx@9800D000 {
+		compatible = "realtek,rtk129x-hdcptx";
+		status = "disabled";
+        };
+
+	hdmirx@98034000 {
+		compatible = "Realtek,rtk-mipi-top";
+		status = "disabled";
+
+		gpio-rx-hpd-ctrl = <&rtk_iso_gpio 22 1 0>;
+		gpio-5v-detect = <&rtk_iso_gpio 22 0 0>;
+	};
+
+	dptx@9803D000 {
+		compatible = "Realtek,rtk-dptx";
+		status = "disabled";
+
+		dp_hpd {
+			gpios = <&rtk_iso_gpio 7 0 0>; /*HPD, input, default N/A */
+			interrupt-parent = <&rtk_iso_gpio>;
+			interrupts = <7>; /*HPD*/
+		};
+	};
+
+	nic: gmac@98016000 {
+		compatible = "Realtek,r8168";
+		status = "disabled";
+	};
+
+	hwnat: gmac@98060000 {
+		compatible = "Realtek,rtd1295-hwnat";
+		status = "disabled";
+	};
+
+	pcie@9804E000 {
+		compatible = "realtek,rtk-pcie-slot1";
+		status = "disabled";
+
+		gpios = <&rtk_misc_gpio 16 1 0 >;  /* pcie1 rst */
+	};
+
+	pcie2@9803B000 {
+		compatible = "realtek,rtk-pcie-slot2";
+		status = "disabled";
+
+		gpios = <&rtk_misc_gpio 19 1 0>;  /* pcie2 rst */
+		speed-mode = <1>;
+	};
+
+	sdio@98010A00 {
+		compatible = "Realtek,rtk1295-sdio";
+		status = "disabled";
+
+		gpios = <&rtk_iso_gpio 23 1 1>;  /* sdio rst */ 
+	};
+
+	sdmmc@98010400 {
+		compatible = "Realtek,rtk1295-sdmmc";
+		status = "disabled";
+
+		/*sd power , output, default high  (poweroff) */
+		gpios = <&rtk_misc_gpio 99 1 0>;
+	};
+
+	/*
+	 * pddrive_nf0, pddrive_nf1, pddrive_nf2, pddrive_nf3, pddrive_nf4 ; for sdr50
+	 * pddrive_nf0, pddrive_nf1, pddrive_nf2, pddrive_nf3, pddrive_nf4 ; for hs200
+	 */
+	emmc@98012000 {
+		compatible = "Realtek,rtk1295-emmc";
+		pddrive_nf_s0 = <0x77 0x77 0x77 0x77 0x77>;
+		pddrive_nf_s2 = <0xbb 0xbb 0xbb 0xbb 0xbb>;
+		phase_tuning = <1 1>; /* BPI arg0: tx tuning switch, arg1: rx tuning switch*/
+	};
+
+	irda@98007400 {
+		compatible = "Realtek,rtk-irda";
+		status = "disabled";
+	};
+
+	i2c_0: i2c@0x98007D00 {
+		compatible = "realtek,rtk-i2c";
+		status = "disabled";
+
+		pmic@12 {
+			/* enable pmic poweroff */
+			system-power-controller;
+		};
+        };
+
+	i2c_1: i2c@0x98007C00 {
+		compatible = "realtek,rtk-i2c";
+		status = "disabled";
+	};
+
+	i2c_2: i2c@0x9801B700 {
+		compatible = "realtek,rtk-i2c";
+		status = "disabled";
+	};
+
+	i2c_3: i2c@0x9801B900 {
+		compatible = "realtek,rtk-i2c";
+		status = "disabled";
+	};
+
+        i2c_4: i2c@0x9801BA00 {
+		compatible = "realtek,rtk-i2c";
+		status = "disabled";
+	};
+
+        i2c_5: i2c@0x9801BB00 {
+		compatible = "realtek,rtk-i2c";
+		status = "disabled";
+	};
+
+	spi@9801BD00 {
+		compatible = "Realtek,rtk129x-spi";
+		status = "disabled";
+
+		spi-cs-gpio = <&rtk_misc_gpio 6 1 1>;
+	};
+
+	pwm@980070D0 {
+		compatible = "Realtek,rtd1295-pwm";
+		status = "disabled";
+
+		pwm_0 {
+			enable = <0>;
+		};
+		pwm_1 {
+			enable = <0>;
+		};
+		pwm_2 {
+			enable = <0>;
+		};
+		pwm_3 {
+			enable = <0>;
+		};
+        };
+
+	rtk-lsadc@0x98012800 {
+		compatible = "Realtek,rtk-lsadc";
+		status = "disabled";
+
+		rtk-lsadc0-pad0 {
+			activate = <0>;
+		};
+
+		rtk-lsadc0-pad1 {
+			activate = <0>;
+		};
+
+		rtk-lsadc1-pad0 {
+			activate = <0>;
+		};
+
+		rtk-lsadc1-pad1 {
+			activate = <0>;
+		};
+	};
+
+	rfkilligpio{
+		compatible = "realtek,rfkill";
+		status = "disabled";
+
+		gpios = <&rtk_iso_gpio 24 1 0>; /* bt power */
+	};
+
+        power-management@0  {
+		compatible = "Realtek,power-management";
+		-system-power-controller;
+		wakeup-gpio-list = <&rtk_iso_gpio 30 0 0>; /* power key */
+		wakeup-gpio-enable = <1>;
+		wakeup-gpio-activity =<1>;
+		pwms;
+		status = "disabled";
+	};
+
+	rtk-gpio-regulator {
+		compatible = "rtkgpio-regulator";
+		status = "disabled";
+	};
+
+	audio-in-device {
+		compatible = "realtek,audio-in";
+		status = "disabled";
+	};
+
+	audio-out-devices {
+		compatible = "realtek,audio-out";
+		status = "disabled";
+
+		dac {
+			compatible = "dac";
+			status = "disabled";
+		};
+		spdif {
+			compatible = "spdif";
+			status = "disabled";
+		};
+		i2s {
+			compatible = "i2s";
+			status = "disabled";
+		};
+		hdmi {
+			compatible = "hdmi";
+			status = "disabled";
+		};
+		global {
+			compatible = "global";
+			status = "disabled";
+		};
+	};
+
+	rtk_usb_power_manager@0 {
+		compatible = "Realtek,usb-manager";
+		status = "disabled";
+
+		realtek,port0-power-gpio;
+                realtek,port1-power-gpio;
+                realtek,port2-power-gpio;
+		realtek,port3-power-gpio;
+                realtek,port0_switch_ctrl-gpio;
+	};
+
+	sata_phy: sata_phy@9803FF60 {
+		compatible = "Realtek,rtk-sata-phy";
+		status = "disabled";
+        };
+
+	ahci_sata: sata@9803F000 {
+		compatible = "Realtek,ahci-sata";
+		status = "disabled";
+        };
+
+	rtk-leds {
+		compatible = "Realtek,rtk-leds";
+		led-num = <3>;
+
+		/* red */
+		led1 = <&rtk_iso_gpio 27 1 0>;
+		led1-trigger = "default-on";
+		led1-active-low = <1>;
+
+		/* green */
+		led2 = <&rtk_misc_gpio 97 1 0>;
+                led2-trigger = "heartbeat";
+                led2-active-low = <1>;
+
+		/* blue */
+		led3 = <&rtk_misc_gpio 98 1 0>;
+                led3-trigger = "default-on";
+                led3-active-low = <1>;
+
+		status = "disabled";
+	};
+
+	gpio-keys {
+		compatible = "gpio-keys";
+		status = "disabled";
+
+		power-button {
+			label = "Power Button";
+			gpios = <&rtk_iso_gpio 30 0 1>;
+			linux,code = <116>;
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-bananapi-w2-2GB.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1296-bananapi-w2-2GB.dts
new file mode 100644
index 000000000..6caefe0ff
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-bananapi-w2-2GB.dts
@@ -0,0 +1,356 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/* 0x00000000 ~ 0x0002ffff */
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+ /* 0x0001f000 ~ 0x0001ffff */
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE ;
+/* 0x01ffe000 ~ 0x02001fff */
+/memreserve/ RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE;
+/* 0x02200000 ~ 0x025fffff */
+/memreserve/ ROOTFS_NORMAL_START ROOTFS_NORMAL_SIZE;
+/* 0x02600000 ~ 0x031fffff */
+/memreserve/ ION_AUDIO_HEAP_PHYS ION_AUDIO_HEAP_SIZE ;
+/* 0x03200000 ~ 0x0e9fffff */
+/memreserve/ ION_MEDIA_HEAP_PHYS1  ION_MEDIA_HEAP_SIZE1;
+/* 0x10000000 ~ 0x10013fff */
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+ /* 0x11000000 ~ 0x181fffff */
+/memreserve/ ION_MEDIA_HEAP_PHYS2 ION_MEDIA_HEAP_SIZE2	;
+
+#include "rtd-1296-bananapi-common.dtsi"
+
+/ {
+	chosen {
+		linux,initrd-start = <ROOTFS_NORMAL_START>;
+		linux,initrd-end = <ROOTFS_NORMAL_END>;
+		bootargs = "earlycon=uart8250,mmio32,0x98007800 console=ttyS0,115200 init=/init androidboot.hardware=kylin androidboot.storage=emmc loglevel=4";
+	};
+
+	/*
+	 * NOTE:
+	 * <flag size base>
+	 * flag: reserved
+	 * size: unit is byte
+	 * base: unit is byte
+	 *
+	 * Array size not over 8;
+	 * You may change the max array size in KConfig,
+	 * max CMA array size is CONFIG_CMA_AREAS+1.
+	 *
+	 * If cma-region-enable is enabled<1>,
+	 * kernel driver will use cma-region-info to initial CMA memory.
+	 *
+	 * If cma-region-enable is disabled<0>,
+	 * kernel driver will use cma= to initial CMA memory.
+	 *
+	 * if both setting is loaded, cma-region-info had higher priority.
+	 */
+	chosen {
+		cma-region-enable = <1>;
+		cma-region-info = <0x00000000 0x02000000 0x20000000>;
+		/*cma-region-info = <0x00000000 0x01000000 0x12c00000>,
+			<0x00000000 0x12c00000 0x20000000>;*/
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0x80000000>; /* 2048 MB */
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	rtk,ion {
+		rtk,ion-heap@8 { /* Audio */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <8>;
+			rtk,memory-reserve = <
+				ION_AUDIO_HEAP_PHYS
+				ION_AUDIO_HEAP_SIZE
+				ION_AUDIO_HEAP_FLAG>;
+		};
+
+		rtk,ion-heap@7 { /* TYPE_MEDIA */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <7>;
+			rtk,memory-reserve = <
+				ION_MEDIA_HEAP_PHYS1
+				ION_MEDIA_HEAP_SIZE1
+				ION_MEDIA_HEAP_FLAG1
+				ION_MEDIA_HEAP_PHYS2
+				ION_MEDIA_HEAP_SIZE2
+				ION_MEDIA_HEAP_FLAG2>;
+		};
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+
+	pinctrl@9801A000 {
+		pinctrl-names = "default";
+		pinctrl-0 = <&sdcard_pins_low>,
+			<&sdcard_pins_high>,
+			<&sdio_pins>,
+			<&uart0_pins>,
+			<&uart1_pins>,
+			<&uart2_pins_0>,
+			<&gspi_pins>,
+			<&pcie1_clk_pins>,
+			<&pcie2_clk_pins>,
+			<&rgmii0_pins>,
+			<&rgmii1_pins>,
+			<&ir_rx_pins>,
+			<&ir_tx_pins>,
+			<&spdif_pins>,
+			<&pwm0_0_pins>,
+			<&etn_led_pins>,
+			<&dc_fan_sensor_pins>;
+
+		status = "okay";
+
+		etn_led_pins: etn_led_pins {
+			realtek,pins = "nat_led_2",
+				"nat_led_0";
+			realtek,function = "nat_led";
+		};
+
+		dc_fan_sensor_pins: dc_fan_sensor_pins {
+			realtek,pins = "gpio_15";
+			realtek,function = "dc_fan_sensor";
+		};
+	};
+
+	rtk_misc_gpio@9801b100 {
+		status = "okay";
+        };
+
+	hdmitx@9800D000 {
+		status = "okay";
+	};
+
+	hdcptx@9800D000 {
+		status = "okay";
+	};
+
+	dptx@9803D000 {
+		status = "okay";
+	};
+
+	serial0@98007800 {
+		status = "okay";
+	};
+
+	serial1@9801B200 {
+		status = "okay";
+	};
+
+	serial2@9801B400 {
+		status = "okay";
+	};
+
+	nic: gmac@98016000 {
+		status = "okay";
+	};
+
+	pcie@9804E000 {
+		status = "okay";
+	};
+
+	pcie2@9803B000 {
+		status = "okay";
+	};
+
+	sdmmc@98010400 {
+		status = "okay";
+        };
+
+	irda@98007400 {
+		status = "okay";
+
+		irda_rx0 {
+			irrx-protocol = "NEC";
+			transcode-mode = <1>;
+
+			cust-code = <0x7F80>;
+			scancode-msk = <0x00FF0000>;
+			custcode-msk = <0x0000FFFF>;
+
+			/* <scancode, keycode> */
+			keymap-tbl = <
+				0x18    116             //KEY_POWER             //POWER
+				0x14    102             //KEY_HOME              //HOME
+				0x57    158             //KEY_BACK              //RETURN
+				0x4D    103             //KEY_UP                //UP
+				0x0C    105             //KEY_LEFT              //LEFT
+				0x4C    352             //KEY_OK                //OK
+				0x0E    106             //KEY_RIGHT             //RIGHT
+				0x48    108             //KEY_DOWN              //DOWN
+				0x4B    114             //KEY_VOLUMEDOWN        //VOL-
+				0x49    115             //KEY_VOLUMEUP          //VOL+
+                        >;
+			reg-ir-dpir = <50>;     /*IR detect interval, NEC default=50ms, should less than 100ms, and bigger than 9ms*/
+			sample-rate = <40>;
+		};
+	};
+
+	i2c_0: i2c@0x98007D00 {
+		status = "okay";
+	};
+
+        i2c_1: i2c@0x98007C00 {
+		status = "okay";
+	};
+
+        i2c_2: i2c@0x9801B700 {
+		status = "okay";
+	};
+
+        i2c_3: i2c@0x9801B900 {
+		status = "okay";
+	};
+
+        i2c_4: i2c@0x9801BA00 {
+		status = "okay";
+	};
+
+        i2c_5: i2c@0x9801BB00 {
+		status = "okay";
+
+		eeprom@52 {
+			compatible = "atmel,24c32";
+			status = "disabled";
+			reg = <0x52>;
+			pagesize = <32>; 
+		}; 
+	};
+
+	spi@9801BD00 {
+		status = "okay";
+	};
+
+	pwm@980070D0 {
+		status = "okay";
+
+		pwm_0 {
+			enable = <1>;
+		};
+	};
+
+	rtk-lsadc@0x98012800 {
+		status = "okay";
+
+		rtk-lsadc0-pad0 {
+			activate = <0>; /* 0:in-activate; 1:activate */
+			sw_idx = <0>; /* 0:External input pin 0; 1:External input pin 1 */
+			voltage_threshold = <32>; /* 8 bit : 0 ~ 255 */
+		};
+
+		rtk-lsadc0-pad1 {
+			activate = <1>; /* 0:in-activate; 1:activate */
+			sw_idx = <1>; /* 0:External input pin 0; 1:External input pin 1 */
+			voltage_threshold = <16>; /* 8 bit : 0 ~ 255 */
+		};
+
+		rtk-lsadc1-pad0 {
+			activate = <1>; /* 0:in-activate; 1:activate */
+			sw_idx = <0>; /* 0:VDD; 1:GND */
+			voltage_threshold = <32>; /* 8 bit : 0 ~ 255 */
+			detect_range_ctrl = <0>; /* 0:0V ~ 1.024V; 1:0.5V ~ 1.524V */
+		};
+
+		rtk-lsadc1-pad1 {
+			activate = <1>; /* 0: in-activate; 1:activate */
+			sw_idx = <0>; /* 0:VDD; 1:GND */
+			voltage_threshold = <16>; /* 8 bit : 0 ~ 255 */
+			detect_range_ctrl = <1>; /* 0:0V ~ 1.024V; 1:0.5V ~ 1.524V */
+		};
+	};
+
+	rfkilligpio{
+		status = "okay";
+	};
+
+	power-management@0  {
+		wakeup-gpio-list = <&rtk_iso_gpio 30 0 0>, /* power key */
+				<&rtk_iso_gpio 32 0 0>,    /* bt wake */
+				<&rtk_iso_gpio 33 0 0>;    /* wifi wake */
+		wakeup-gpio-enable = <1>, <0>, <0>;
+		wakeup-gpio-activity =<1>, <1>, <1>;
+		status = "okay";
+	};
+
+	audio-out-devices {
+		status = "okay";
+
+		dac {
+			status = "okay";
+		};
+		spdif {
+			status = "okay";
+		};
+		hdmi {
+			status = "okay";
+		};
+		global {
+			status = "okay";
+		};
+	};
+
+	rtk_usb_power_manager@0 {
+		status = "okay";
+                realtek,port2-power-gpio = <&rtk_misc_gpio 18 1 0>;
+		realtek,port3-power-gpio = <&rtk_misc_gpio 20 1 0>;
+        };
+
+	sata_phy: sata_phy@9803FF60 {
+		status = "okay";
+	};
+
+        ahci_sata: sata@9803F000 {
+		status = "okay";
+	};
+
+	rtk-leds {
+		status = "okay";
+	};
+
+	gpio-keys {
+		status = "okay";
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-pinnata-1GB.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1296-pinnata-1GB.dts
new file mode 100644
index 000000000..90e4feca3
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-pinnata-1GB.dts
@@ -0,0 +1,104 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/* 0x00000000 ~ 0x0002ffff */
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+/* 0x0001f000 ~ 0x0001ffff */
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE;
+/* 0x01ffe000 ~ 0x02001fff */
+/memreserve/ RPC_RINGBUF_PHYS	 RPC_RINGBUF_SIZE;
+/* 0x02200000 ~ 0x025fffff */
+/memreserve/ ROOTFS_NORMAL_START ROOTFS_NORMAL_SIZE;
+/* 0x10000000 ~ 0x10013fff */
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+
+#include "rtd-129x-ion-1GB.dtsi"
+#include "rtd-1296.dtsi"
+#include "rtd-1296-pinnata-common.dtsi"
+
+/ {
+	chosen {
+		linux,initrd-start = <ROOTFS_NORMAL_START>;
+		linux,initrd-end = <ROOTFS_NORMAL_END>;
+		bootargs = "earlycon=uart8250,mmio32,0x98007800 console=ttyS0,115200 init=/init androidboot.hardware=kylin androidboot.storage=emmc loglevel=4";
+	};
+
+	/*
+	 * NOTE:
+	 * <flag size base>
+	 * flag: reserved
+	 * size: unit is byte
+	 * base: unit is byte
+	 *
+	 * Array size not over 8;
+	 * You may change the max array size in KConfig,
+	 * max CMA array size is CONFIG_CMA_AREAS+1.
+	 *
+	 * If cma-region-enable is enabled<1>,
+	 * kernel driver will use cma-region-info to initial CMA memory.
+	 *
+	 * If cma-region-enable is disabled<0>,
+	 * kernel driver will use cma= to initial CMA memory.
+	 *
+	 * if both setting is loaded, cma-region-info had higher priority.
+	 */
+	chosen {
+		cma-region-enable = <1>;
+		cma-region-info = <0x00000000 0x02000000 0x20000000>;
+		/*cma-region-info = <0x00000000 0x01000000 0x12c00000>,
+			<0x00000000 0x12c00000 0x20000000>;*/
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0x40000000>; /* 1024 MB */
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	fb {
+		compatible = "Realtek,rtk-fb";
+		buffer-cnt = <3>;
+		resolution = <720 480>;
+		fps = <60>;
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-pinnata-2GB-tee.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1296-pinnata-2GB-tee.dts
new file mode 100644
index 000000000..d0567a5a4
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-pinnata-2GB-tee.dts
@@ -0,0 +1,180 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE;
+/memreserve/ RPC_RINGBUF_PHYS	 RPC_RINGBUF_SIZE;
+/memreserve/ ROOTFS_NORMAL_START ROOTFS_NORMAL_SIZE;
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+/memreserve/ TEE_OS_PHYS TEE_OS_SIZE;
+
+#include "rtd-129x-ion-2GB-tee.dtsi"
+#include "rtd-1296.dtsi"
+#include "rtd-1296-pinnata-common.dtsi"
+
+/ {
+	chosen {
+		linux,initrd-start = <ROOTFS_NORMAL_START>;
+		linux,initrd-end = <ROOTFS_NORMAL_END>;
+		bootargs = "earlycon=uart8250,mmio32,0x98007800 console=ttyS0,115200 init=/init androidboot.hardware=kylin androidboot.storage=emmc loglevel=4";
+	};
+
+	/*
+	 * NOTE:
+	 * <flag size base>
+	 * flag: reserved
+	 * size: unit is byte
+	 * base: unit is byte
+	 *
+	 * Array size not over 8;
+	 * You may change the max array size in KConfig,
+	 * max CMA array size is CONFIG_CMA_AREAS+1.
+	 *
+	 * If cma-region-enable is enabled<1>,
+	 * kernel driver will use cma-region-info to initial CMA memory.
+	 *
+	 * If cma-region-enable is disabled<0>,
+	 * kernel driver will use cma= to initial CMA memory.
+	 *
+	 * if both setting is loaded, cma-region-info had higher priority.
+	 */
+	chosen {
+		cma-region-enable = <1>;
+		cma-region-info = <0x00000000 0x02000000 0x20000000>;
+		/*cma-region-info = <0x00000000 0x01000000 0x12c00000>,
+			<0x00000000 0x12c00000 0x20000000>;*/
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0x80000000>; /* 2048 MB */
+	};
+
+	firmware {
+        android {
+            compatible = "android,firmware";
+            fstab {
+                compatible = "android,fstab";
+                system {
+                    compatible = "android,system";
+                    dev = "/dev/block/platform/98012000.emmc/by-name/system";
+                    type = "ext4";
+                    mnt_flags = "ro,noatime";
+                    fsmgr_flags = "wait";
+                };
+                vendor {
+                    compatible = "android,vendor";
+                    dev = "/dev/block/platform/98012000.emmc/by-name/vendor";
+                    type = "ext4";
+                    mnt_flags = "ro,noatime";
+                    fsmgr_flags = "wait";
+                };
+            };
+        };
+		optee {
+			compatible = "linaro,optee-tz";
+			method = "smc";
+		};
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+		tee_reserved: tee {
+                        no-map;
+                        size = <0x04100000>;
+                        alloc-ranges = <0x10100000 0x04100000>;
+                };
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	rtk_dwc3_drd@98013200 {
+		status = "disabled";
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+	
+	alc5680_sound {
+		compatible = "Realtek,rtk-alc5680";
+		gpios =
+			<&rtk_misc_gpio 6 1 1>,  /* chip sel, output, default high */
+			<&rtk_misc_gpio 54 1 0>; /* reset pin, output, default low */	
+		status = "okay";
+	};
+};
+
+&i2c_4 {
+		adc3x01_codec01: codec@18 {
+			compatible = "ti,tlv320adc3x01";
+			reg = <0x18>;
+			status = "disabled";
+		};
+		
+		adc3x01_codec02: codec@19 {
+			compatible = "ti,tlv320adc3x01";
+			reg = <0x19>;
+			status = "disabled";
+		};
+		
+		adc3x01_codec03: codec@1a {
+			compatible = "ti,tlv320adc3x01";
+			reg = <0x1a>;
+			status = "disabled";
+		};
+		
+		adc3x01_codec04: codec@1b {
+			compatible = "ti,tlv320adc3x01";
+			reg = <0x1b>;
+			status = "disabled";
+		};
+		
+		alc5680_codec: codec@2d {
+			compatible = "rtk,alc5680";
+			reg = <0x2d>;
+			status = "okay";
+		};
+		
+		alc5640_codec: codec@1c {
+			compatible = "rtk,alc5640";
+			reg = <0x1c>;
+			status = "okay";
+		};
+		
+		fl3236_led: led@3c {
+			compatible = "rtk,fl3236";
+			reg = <0x3c>;
+			status = "okay";
+		};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-pinnata-2GB.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1296-pinnata-2GB.dts
new file mode 100644
index 000000000..d50a32c53
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-pinnata-2GB.dts
@@ -0,0 +1,207 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/* 0x00000000 ~ 0x0002ffff */
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+ /* 0x0001f000 ~ 0x0001ffff */
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE;
+/* 0x01ffe000 ~ 0x02001fff */
+/memreserve/ RPC_RINGBUF_PHYS	 RPC_RINGBUF_SIZE;
+ /* 0x02200000 ~ 0x025fffff */
+/memreserve/ ROOTFS_NORMAL_START ROOTFS_NORMAL_SIZE;
+/* 0x02600000 ~ 0x031fffff */
+/memreserve/ ION_AUDIO_HEAP_PHYS ION_AUDIO_HEAP_SIZE;
+/* 0x03200000 ~ 0x0e9fffff */
+/memreserve/ ION_MEDIA_HEAP_PHYS1 ION_MEDIA_HEAP_SIZE1;
+ /* 0x10000000 ~ 0x10013fff */
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+/* 0x11000000 ~ 0x181fffff */
+/memreserve/ ION_MEDIA_HEAP_PHYS2 ION_MEDIA_HEAP_SIZE2;
+
+#include "rtd-1296.dtsi"
+#include "rtd-1296-pinnata-common.dtsi"
+
+/ {
+	chosen {
+		linux,initrd-start = <ROOTFS_NORMAL_START>;
+		linux,initrd-end = <ROOTFS_NORMAL_END>;
+		bootargs = "earlycon=uart8250,mmio32,0x98007800 console=ttyS0,115200 init=/init androidboot.hardware=kylin androidboot.storage=emmc loglevel=4";
+	};
+
+	/*
+	 * NOTE:
+	 * <flag size base>
+	 * flag: reserved
+	 * size: unit is byte
+	 * base: unit is byte
+	 *
+	 * Array size not over 8;
+	 * You may change the max array size in KConfig,
+	 * max CMA array size is CONFIG_CMA_AREAS+1.
+	 *
+	 * If cma-region-enable is enabled<1>,
+	 * kernel driver will use cma-region-info to initial CMA memory.
+	 *
+	 * If cma-region-enable is disabled<0>,
+	 * kernel driver will use cma= to initial CMA memory.
+	 *
+	 * if both setting is loaded, cma-region-info had higher priority.
+	 */
+	chosen {
+		cma-region-enable = <1>;
+		cma-region-info = <0x00000000 0x02000000 0x20000000>;
+		/*cma-region-info = <0x00000000 0x01000000 0x12c00000>,
+			<0x00000000 0x12c00000 0x20000000>;*/
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0x80000000>; /* 2048 MB */
+	};
+
+	firmware {
+        android {
+            compatible = "android,firmware";
+            fstab {
+                compatible = "android,fstab";
+                system {
+                    compatible = "android,system";
+                    dev = "/dev/block/platform/98012000.emmc/by-name/system";
+                    type = "ext4";
+                    mnt_flags = "ro,noatime";
+                    fsmgr_flags = "wait";
+                };
+                vendor {
+                    compatible = "android,vendor";
+                    dev = "/dev/block/platform/98012000.emmc/by-name/vendor";
+                    type = "ext4";
+                    mnt_flags = "ro,noatime";
+                    fsmgr_flags = "wait";
+                };
+            };
+        };
+		optee {
+			compatible = "linaro,optee-tz";
+			method = "smc";
+		};
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	rtk,ion {
+		rtk,ion-heap@8 { /* Audio */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <8>;
+			rtk,memory-reserve = <
+				ION_AUDIO_HEAP_PHYS
+				ION_AUDIO_HEAP_SIZE
+				ION_AUDIO_HEAP_FLAG>;
+		};
+
+		rtk,ion-heap@7 { /* TYPE_MEDIA */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <7>;
+			rtk,memory-reserve = <
+				ION_MEDIA_HEAP_PHYS1
+				ION_MEDIA_HEAP_SIZE1
+				ION_MEDIA_HEAP_FLAG1
+				ION_MEDIA_HEAP_PHYS2
+				ION_MEDIA_HEAP_SIZE2
+				ION_MEDIA_HEAP_FLAG2>;
+		};
+	};
+
+	rtk_dwc3_drd@98013200 {
+		status = "disabled";
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+	
+	alc5680_sound {
+		compatible = "Realtek,rtk-alc5680";
+		gpios =
+			<&rtk_misc_gpio 6 1 1>,  /* chip sel, output, default high */
+			<&rtk_misc_gpio 54 1 0>; /* reset pin, output, default low */	
+		status = "okay";
+	};
+};
+
+&i2c_4 {
+		adc3x01_codec01: codec@18 {
+			compatible = "ti,tlv320adc3x01";
+			reg = <0x18>;
+			status = "disabled";
+		};
+		
+		adc3x01_codec02: codec@19 {
+			compatible = "ti,tlv320adc3x01";
+			reg = <0x19>;
+			status = "disabled";
+		};
+		
+		adc3x01_codec03: codec@1a {
+			compatible = "ti,tlv320adc3x01";
+			reg = <0x1a>;
+			status = "disabled";
+		};
+		
+		adc3x01_codec04: codec@1b {
+			compatible = "ti,tlv320adc3x01";
+			reg = <0x1b>;
+			status = "disabled";
+		};
+		
+		alc5680_codec: codec@2d {
+			compatible = "rtk,alc5680";
+			reg = <0x2d>;
+			status = "okay";
+		};
+		
+		alc5640_codec: codec@1c {
+			compatible = "rtk,alc5640";
+			reg = <0x1c>;
+			status = "okay";
+		};
+		
+		fl3236_led: led@3c {
+			compatible = "rtk,fl3236";
+			reg = <0x3c>;
+			status = "okay";
+		};
+};
\ No newline at end of file
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-pinnata-common.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-1296-pinnata-common.dtsi
new file mode 100644
index 000000000..fec04ee1a
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-pinnata-common.dtsi
@@ -0,0 +1,167 @@
+#include "rtd-1296.dtsi"
+
+/ {
+	model= "Realtek_RTD1296";
+	compatible = "Realtek,rtd-1296";
+
+	aliases {
+		serial0 = &uart0;
+	};
+
+	timer {
+		clock-frequency = <27000000>;
+	};
+
+	timer0 {
+		clock-frequency = <27000000>;
+	};
+
+	timer1 {
+		clock-frequency = <27000000>;
+	};
+
+	serial0 {
+		clock-frequency = <27000000>;
+	};
+
+	serial1@9801B200 {
+		clock-frequency = <432000000>;
+	};
+
+	serial2@9801B400 {
+		clock-frequency = <432000000>;
+	};
+
+	chosen {
+		swiotlb-memory-reservation-size = <512>;
+		swiotlb-force = <0>;
+	};
+
+	rtk,ion {
+		compatible = "Realtek,rtk-ion";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		rtk,ion-heap@0 { /* SYSTEM_HEAP */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <0>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@1 { /* System contig */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <1>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@4 { /* DMA_HEAP */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <4>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@8 { /* Audio */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <8>;
+		};
+
+		rtk,ion-heap@7 { /* TYPE_MEDIA */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <7>;
+		};
+	};
+
+	fb {
+		compatible = "Realtek,rtk-fb";
+		buffer-cnt = <3>;
+		resolution = <1920 1080>;
+		fps = <60>;
+	};
+
+	test_vo@98005000 {
+		compatible = "Realtek,rtk1295-test_vo";
+		reg = <0x98005000 0x1000>,
+			<0x9800D000 0x1000>,
+			<0x98000000 0x1000>;
+		interrupts = <0 34 4>;
+	};
+
+	rtk_misc_gpio: rtk_misc_gpio@9801b100 {
+		gpios = <&rtk_misc_gpio 8 0 0>, /* install button */
+			<&rtk_misc_gpio 16 1 1>, /* HV_EN, enable regulator */
+			<&rtk_misc_gpio 100 1 1>, /* audio dac unmute */
+			<&rtk_misc_gpio 21 1 0>, /* LED*/
+			<&rtk_misc_gpio 22 1 0>; /* LED*/
+	};
+
+	rtk_iso_gpio: rtk_iso_gpio@98007100 {
+		gpios =<&rtk_iso_gpio 22 1 0>; /* LED */
+	};
+
+	hdmitx@9800D000 {
+		compatible = "realtek,rtd129x-hdmitx";
+		gpio-i2s-ctrl = <&rtk_misc_gpio 23 1 0>; /* I2S output control */
+	};
+
+	i2c_5: i2c@0x9801BB00 {
+		compatible = "realtek,rtk-i2c";
+		status = "disabled"; /* disable rts5400 */
+	};
+
+	gpio_cmd {
+		compatible = "gpio-cmds";
+
+		/*5679_gpio2 =
+			<&rtk_misc_gpio 18 0 0>; /* 5679_GPIO2 */
+		/*5679_gpio3 =
+			<&rtk_misc_gpio 54 0 0>; /* 5679_GPIO3 */
+		/*5679_gpio12 =
+			<&rtk_misc_gpio 61 0 0>; /* 5679_GPIO12 */
+		/*5679_gpio13 =
+			<&rtk_misc_gpio 62 0 0>; /* 5679_GPIO13 */
+		/*5679_ldo =
+			<&rtk_misc_gpio 23 0 1>; /* 5679_LDO */
+
+		status = "okay";
+
+		button {
+			gpios = <&rtk_iso_gpio 34 0 0>; /* igpio34, ALc_IRQ */
+		};
+	};
+
+	 alc5279@0 {
+		compatible = "alc5279";
+		reg	 = <0x9804d008 0x4>; /* DISP_MUXPAD0 */
+		muxpad0 = <0x281540>;
+		status  = "okay";
+	};
+
+	rfkilligpio {
+		gpios = <&rtk_iso_gpio 24 1 0>; /*bt power */
+		status = "okay";
+	};
+
+	/*
+	 * Suspend GPIO control
+	 *
+	 * [wakeup-gpio-list]
+	 * rtk_iso_gpio 14: BT wakeup host pin
+	 * rtk_iso_gpio 33: WiFi wakeup host pin
+	 *
+	 * [wakeup-gpio-enable]
+	 * Wakeup from BT: <0>disabele
+	 * Wakeup from WiFi: <1> enable
+	 *
+	 * [wakeup-gpio-activity]
+	 * BT pin: <1>active high
+	 * WIFI pin: <0>active low
+	 */
+	power-management {
+		compatible = "Realtek,power-management";
+		wakeup-gpio-list = <&rtk_iso_gpio 14 0 0>,
+			<&rtk_iso_gpio 33 0 0>;
+		wakeup-gpio-enable = <0>, <1>;
+		wakeup-gpio-activity = <1>, <0>;
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-qa-rescue-tee.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1296-qa-rescue-tee.dts
new file mode 100644
index 000000000..5f642878e
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-qa-rescue-tee.dts
@@ -0,0 +1,189 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/* 0x00000000 ~ 0x0002ffff */
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+/* 0x0001f000 ~ 0x0001ffff */
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE;
+/* 0x01ffe000 ~ 0x02001fff */
+/memreserve/ RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE;
+/* 0x02200000 ~ 0x02dfffff */
+/memreserve/ ROOTFS_RESCUE_START ROOTFS_RESCUE_SIZE;
+/memreserve/ 0x03000000 0x00100000;
+/memreserve/ 0x03100000 0x06000000;
+/* 0x10000000 ~ 0x10013fff */
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+/* 0x1fc00000 ~ 0x1fc00fff */
+/memreserve/ ACPU_BOOTCODE_PHYS ACPU_BOOTCODE_SIZE;
+/* Framebuffer */
+/memreserve/ 0x22000000 0x17BB000;
+/* TEE OS */
+/memreserve/ TEE_OS_PHYS TEE_OS_SIZE;
+/* ION SECURE AUDIO BUFFER */
+/memreserve/ 0x32800000 0x00300000;
+/* ION SECURE BUFFER */
+/memreserve/ 0x32b00000 0x12c00000;
+
+
+
+
+#include "rtd-1296.dtsi"
+
+/ {
+	model= "Realtek_RTD1296";
+	compatible = "Realtek,rtd-1296";
+
+	aliases {
+		serial0 = &uart0;
+	};
+
+	chosen {
+		linux,initrd-start = <ROOTFS_RESCUE_START>;
+		linux,initrd-end = <ROOTFS_RESCUE_END>;
+		bootargs = "earlycon=uart8250,mmio32,0x98007800 console=ttyS0,115200 cma=64m@576m init=/init androidboot.hardware=kylin loglevel=4";
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0x40000000>; /* 1024 MB */
+	};
+	firmware {
+                optee {
+                        compatible = "linaro,optee-tz";
+                        method = "smc";
+                };
+        };
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	timer {
+		clock-frequency = <27000000>;
+	};
+
+	timer0 {
+		clock-frequency = <27000000>;
+	};
+
+	timer1 {
+		clock-frequency = <27000000>;
+	};
+
+	serial0 {
+		clock-frequency = <27000000>;
+	};
+
+	rtk,ion {
+		compatible = "Realtek,rtk-ion";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		rtk,ion-heap@0 { /* SYSTEM_HEAP */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <0>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@1 { /* System contig */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <1>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@4 { /* DMA_HEAP */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <4>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@8 { /* Audio */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <8>;
+			rtk,memory-reserve = <
+				0x03000000
+				0x00100000
+				ION_AUDIO_HEAP_FLAG>;
+		};
+
+		rtk,ion-heap@7 { /* TYPE_MEDIA */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <7>;
+			rtk,memory-reserve = <
+				0x03100000
+				0x06000000
+				ION_MEDIA_HEAP_FLAG1>;
+		};
+	};
+
+	fb@0 {
+		compatible = "Realtek,rtk-fb";
+		reg = <0x22000000 0xA8C000>;
+		buffer-cnt = <3>;
+		resolution = <1920 1080>;
+		fps = <60>;
+	};
+
+	test_vo@98005000 {
+		compatible = "Realtek,rtk1295-test_vo";
+		reg = <0x98005000 0x1000>,
+			<0x9800D000 0x1000>,
+			<0x98000000 0x1000>;
+		//interrupts = <0 31 4>;
+		interrupts = <0 34 4>;
+	};
+
+	rtk_misc_gpio: rtk_misc_gpio@9801b100 {
+		gpios = <&rtk_misc_gpio 8 0 0>, /* install button */
+			<&rtk_misc_gpio 100 1 1>; /* audio dac unmute */
+	};
+
+	rtk_iso_gpio: rtk_iso_gpio@98007100 {
+		gpios =<&rtk_iso_gpio 21 1 0>;  /* igpio21, output, default low */
+	};
+
+	/* 
+	 * pddrive_nf0, pddrive_nf1, pddrive_nf2, pddrive_nf3, pddrive_nf4 ; for sdr50
+	 * pddrive_nf0, pddrive_nf1, pddrive_nf2, pddrive_nf3, pddrive_nf4 ; for hs200
+	 */
+	 emmc@98012000 {
+		compatible = "Realtek,rtk1295-emmc";
+		pddrive_nf_s0 = <0x77 0x77 0x77 0x77 0x77>;
+		pddrive_nf_s2 = <0xbb 0xbb 0xbb 0xbb 0xbb>;
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-qa-rescue.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1296-qa-rescue.dts
new file mode 100644
index 000000000..121f80abe
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-qa-rescue.dts
@@ -0,0 +1,212 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/* 0x00000000 ~ 0x0002ffff */
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+/* 0x0001f000 ~ 0x0001ffff */
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE;
+/* 0x01ffe000 ~ 0x02001fff */
+/memreserve/ RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE;
+/* 0x02200000 ~ 0x02dfffff */
+/memreserve/ ROOTFS_RESCUE_START ROOTFS_RESCUE_SIZE;
+/memreserve/ 0x03000000  0x00100000;
+/memreserve/ 0x03100000 0x06000000;
+/* 0x10000000 ~ 0x10013fff */
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+/* 0x1fc00000 ~ 0x1fc00fff */
+/memreserve/ ACPU_BOOTCODE_PHYS ACPU_BOOTCODE_SIZE;
+/* Framebuffer */
+/memreserve/ 0x22000000	 0x17BB000 ;
+
+#include "rtd-1296.dtsi"
+
+/ {
+	model= "Realtek_RTD1295";
+	compatible = "Realtek,FPGA_v7", "Realtek,rtd-1295";
+
+	aliases {
+		serial0 = &uart0;
+	};
+
+	chosen {
+		linux,initrd-start = <ROOTFS_RESCUE_START>;
+		linux,initrd-end = <ROOTFS_RESCUE_END>;
+		bootargs = "earlycon=uart8250,mmio32,0x98007800 console=ttyS0,115200 cma=64m@576m init=/init androidboot.hardware=kylin androidboot.storage=emmc loglevel=4";
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0x40000000>; /* 1024 MB */
+	};
+
+	firmware {
+		optee {
+			compatible = "linaro,optee-tz";
+			method = "smc";
+		};
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	timer {
+		clock-frequency = <27000000>;
+	};
+
+	timer0 {
+		clock-frequency = <27000000>;
+	};
+
+	timer1 {
+		clock-frequency = <27000000>;
+	};
+
+	uart0: serial0@98007800 {
+		clock-frequency = <27000000>;
+	};
+
+	rtk,ion {
+		compatible = "Realtek,rtk-ion";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		rtk,ion-heap@0 { /* SYSTEM_HEAP */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <0>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@1 { /* System contig */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <1>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@4 { /* DMA_HEAP */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <4>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@8 { /* Audio */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <8>;
+			rtk,memory-reserve = <
+				0x03000000
+				0x00100000
+				ION_AUDIO_HEAP_FLAG>;
+		};
+
+		rtk,ion-heap@7 { /* TYPE_MEDIA */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <7>;
+			rtk,memory-reserve = <
+				0x03100000
+				0x06000000
+				ION_MEDIA_HEAP_FLAG1>;
+		};
+	};
+
+	fb@0 {
+		compatible = "Realtek,rtk-fb";
+		reg = <0x22000000 0xA8C000>;
+		buffer-cnt = <3>;
+		resolution = <1920 1080>;
+		fps = <60>;
+	};
+
+	test_vo@98005000 {
+		compatible = "Realtek,rtk1295-test_vo";
+		reg = <0x98005000 0x1000>,
+			<0x9800D000 0x1000>,
+			<0x98000000 0x1000>;
+		//interrupts = <0 31 4>;
+		interrupts = <0 34 4>;
+	};
+
+	rtk_misc_gpio: rtk_misc_gpio@9801b100 {
+		gpios = <&rtk_misc_gpio 8 0 0>, /* install button, input, default N/A */
+			<&rtk_misc_gpio 100 1 1>; /* audio dac unmute , output, default high */
+	};
+
+	rtk_iso_gpio: rtk_iso_gpio@98007100 {
+		gpios =<&rtk_iso_gpio 21 1 0>; /* igpio21, output, default low */
+	};
+
+	serial1@9801B200 {
+		status = "disabled";
+	};
+
+	hdmirx@98034000 {
+		status = "disabled";
+	};
+
+	sdmmc@98010400 {
+		status = "disabled";
+	};
+
+	md@9800b000 {
+		status = "disabled";
+	};
+
+	se@9800c000 {
+		status = "disabled";
+	};
+
+	rtc@9801B600 {
+		status = "disabled";
+	};
+
+	jpeg@9803e000 {
+		status = "disabled";
+	};
+
+	ve1@98040000 {
+		status = "disabled";
+	};
+
+	ve3@98048000 {
+		status = "disabled";
+	};
+
+	gpu@98050000 {
+		status = "disabled";
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-1GB.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-1GB.dts
new file mode 100644
index 000000000..3e8747f30
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-1GB.dts
@@ -0,0 +1,125 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+ /* 0x00000000 ~ 0x0002ffff */
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+/* 0x0001f000 ~ 0x0001ffff */
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE;
+/* 0x01ffe000 ~ 0x02001fff */
+/memreserve/ RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE;
+ /* 0x02200000 ~ 0x025fffff */
+/memreserve/ ROOTFS_NORMAL_START ROOTFS_NORMAL_SIZE;
+/* 0x02600000 ~ 0x031fffff */
+/memreserve/ ION_AUDIO_HEAP_PHYS ION_AUDIO_HEAP_SIZE;
+/* 0x03200000 ~ 0x0e9fffff */
+/memreserve/ ION_MEDIA_HEAP_PHYS1 ION_MEDIA_HEAP_SIZE1;
+ /* 0x10000000 ~ 0x10013fff */
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+/* 0x11000000 ~ 0x181fffff */
+/memreserve/ ION_MEDIA_HEAP_PHYS2 ION_MEDIA_HEAP_SIZE2;
+
+#include "rtd-1296.dtsi"
+#include "rtd-1296-saola-common.dtsi"
+
+/ {
+	chosen {
+		linux,initrd-start = <ROOTFS_NORMAL_START>;
+		linux,initrd-end = <ROOTFS_NORMAL_END>;
+		bootargs = "earlycon=uart8250,mmio32,0x98007800 console=ttyS0,115200 init=/init androidboot.hardware=kylin androidboot.storage=emmc loglevel=4";
+	};
+
+	/*
+	 * NOTE:
+	 * <flag size base>
+	 * flag: reserved
+	 * size: unit is byte
+	 * base: unit is byte
+	 *
+	 * Array size not over 8;
+	 * You may change the max array size in KConfig,
+	 * max CMA array size is CONFIG_CMA_AREAS+1.
+	 *
+	 * If cma-region-enable is enabled<1>,
+	 * kernel driver will use cma-region-info to initial CMA memory.
+	 *
+	 * If cma-region-enable is disabled<0>,
+	 * kernel driver will use cma= to initial CMA memory.
+	 *
+	 * if both setting is loaded, cma-region-info had higher priority.
+	 */
+	chosen {
+		cma-region-enable = <1>;
+		cma-region-info = <0x00000000 0x02000000 0x20000000>;
+		/*cma-region-info = <0x00000000 0x01000000 0x12c00000>,
+			<0x00000000 0x12c00000 0x20000000>;*/
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0x40000000>; /* 1024 MB */
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	rtk,ion {
+		rtk,ion-heap@8 { /* Audio */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <8>;
+			rtk,memory-reserve = <
+				ION_AUDIO_HEAP_PHYS
+				ION_AUDIO_HEAP_SIZE
+				ION_AUDIO_HEAP_FLAG>;
+		};
+
+		rtk,ion-heap@7 { /* TYPE_MEDIA */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <7>;
+			rtk,memory-reserve = <
+				ION_MEDIA_HEAP_PHYS1
+				ION_MEDIA_HEAP_SIZE1
+				ION_MEDIA_HEAP_FLAG1
+				ION_MEDIA_HEAP_PHYS2
+				ION_MEDIA_HEAP_SIZE2
+				ION_MEDIA_HEAP_FLAG2>;
+		};
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-2GB-tee.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-2GB-tee.dts
new file mode 100644
index 000000000..e664acb38
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-2GB-tee.dts
@@ -0,0 +1,141 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE;
+/memreserve/ RPC_RINGBUF_PHYS  RPC_RINGBUF_SIZE;
+/memreserve/ ROOTFS_NORMAL_START ROOTFS_NORMAL_SIZE;
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+/memreserve/ TEE_OS_PHYS TEE_OS_SIZE;
+
+#include "rtd-129x-ion-2GB-tee.dtsi"
+#include "rtd-1296.dtsi"
+#include "rtd-1296-saola-common.dtsi"
+
+/ {
+	chosen {
+		linux,initrd-start = <ROOTFS_NORMAL_START>;
+		linux,initrd-end = <ROOTFS_NORMAL_END>;
+		bootargs = "earlycon=uart8250,mmio32,0x98007800 console=ttyS0,115200 init=/init androidboot.hardware=kylin androidboot.storage=emmc loglevel=4";
+	};
+
+	/*
+	 * NOTE:
+	 * <flag size base>
+	 * flag: reserved
+	 * size: unit is byte
+	 * base: unit is byte
+	 *
+	 * Array size not over 8;
+	 * You may change the max array size in KConfig,
+	 * max CMA array size is CONFIG_CMA_AREAS+1.
+	 *
+	 * If cma-region-enable is enabled<1>,
+	 * kernel driver will use cma-region-info to initial CMA memory.
+	 *
+	 * If cma-region-enable is disabled<0>,
+	 * kernel driver will use cma= to initial CMA memory.
+	 *
+	 * if both setting is loaded, cma-region-info had higher priority.
+	 */
+	chosen {
+		cma-region-enable = <1>;
+		cma-region-info = <0x00000000 0x02000000 0x20000000>;
+		/*cma-region-info = <0x00000000 0x01000000 0x12c00000>,
+			<0x00000000 0x12c00000 0x20000000>;*/
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0x80000000>; /* 2048 MB */
+	};
+
+	firmware {
+        android {
+            compatible = "android,firmware";
+            fstab {
+                compatible = "android,fstab";
+                system {
+                    compatible = "android,system";
+                    dev = "/dev/block/platform/98012000.emmc/by-name/system";
+                    type = "ext4";
+                    mnt_flags = "ro,noatime";
+                    fsmgr_flags = "wait";
+                };
+                vendor {
+                    compatible = "android,vendor";
+                    dev = "/dev/block/platform/98012000.emmc/by-name/vendor";
+                    type = "ext4";
+                    mnt_flags = "ro,noatime";
+                    fsmgr_flags = "wait";
+                };
+            };
+        };
+		optee {
+			compatible = "linaro,optee-tz";
+			method = "smc";
+		};
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		tee_reserved: tee {
+			no-map;
+			size = <0x04100000>;
+			alloc-ranges = <0x10100000 0x04100000>;
+		};
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-2GB-xendom0.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-2GB-xendom0.dts
new file mode 100644
index 000000000..f37c3c2b3
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-2GB-xendom0.dts
@@ -0,0 +1,116 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/* 0x00000000 ~ 0x0002ffff */
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+/* 0x0001f000 ~ 0x0001ffff */
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE;
+/* 0x01ffe000 ~ 0x02001fff */
+/memreserve/ RPC_RINGBUF_PHYS	 RPC_RINGBUF_SIZE;
+/* 0x02600000 ~ 0x031fffff */
+/memreserve/ ION_AUDIO_HEAP_PHYS ION_AUDIO_HEAP_SIZE;
+/* 0x03200000 ~ 0x0e9fffff */
+/memreserve/ ION_MEDIA_HEAP_PHYS1  ION_MEDIA_HEAP_SIZE1;
+/* 0x10000000 ~ 0x10013fff */
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+/* 0x11000000 ~ 0x181fffff */
+/memreserve/ ION_MEDIA_HEAP_PHYS2 ION_MEDIA_HEAP_SIZE2;
+
+/* "rtd-1296-xen.dtsi" already include from following commont.dtsi */
+
+#include "rtd-1296-xen-saola-common.dtsi"
+
+
+
+/ {
+	chosen {
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+		bootargs = "console=dtuart dtuart=serial0 dom0_mem=256MB dom0_max_vcpus=2 sync_console=true";
+
+		module@04000000 {
+			compatible = "xen,linux-zimage", "xen,multiboot-module";
+			reg = <0x04000000 0x01000000>;
+			bootargs = "console=hvc0 debug loglevel=4 swiotlb=512 clk_ignore_unused";
+		};
+	};
+
+	rtk_xen_mempool@0 {
+		reg = <0x0 0x6c000000>;
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0x80000000>; /* 2048 MB */
+	};
+
+	firmware {
+        android {
+            compatible = "android,firmware";
+            fstab {
+                compatible = "android,fstab";
+                system {
+                    compatible = "android,system";
+                    dev = "/dev/block/platform/98012000.emmc/by-name/system";
+                    type = "ext4";
+                    mnt_flags = "ro,noatime";
+                    fsmgr_flags = "wait";
+                };
+                vendor {
+                    compatible = "android,vendor";
+                    dev = "/dev/block/platform/98012000.emmc/by-name/vendor";
+                    type = "ext4";
+                    mnt_flags = "ro,noatime";
+                    fsmgr_flags = "wait";
+                };
+            };
+        };
+		optee {
+			compatible = "linaro,optee-tz";
+			method = "smc";
+		};
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	/* no need of ion under normal dom0 */
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-2GB.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-2GB.dts
new file mode 100644
index 000000000..58c632151
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-2GB.dts
@@ -0,0 +1,152 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/* 0x00000000 ~ 0x0002ffff */
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+/* 0x0001f000 ~ 0x0001ffff */
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE;
+/* 0x01ffe000 ~ 0x02001fff */
+/memreserve/ RPC_RINGBUF_PHYS	 RPC_RINGBUF_SIZE;
+/* 0x02200000 ~ 0x025fffff */
+/memreserve/ ROOTFS_NORMAL_START ROOTFS_NORMAL_SIZE;
+/* 0x02600000 ~ 0x031fffff */
+/memreserve/ ION_AUDIO_HEAP_PHYS ION_AUDIO_HEAP_SIZE;
+/* 0x03200000 ~ 0x0e9fffff */
+/memreserve/ ION_MEDIA_HEAP_PHYS1  ION_MEDIA_HEAP_SIZE1;
+/* 0x10000000 ~ 0x10013fff */
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+/* 0x11000000 ~ 0x181fffff */
+/memreserve/ ION_MEDIA_HEAP_PHYS2 ION_MEDIA_HEAP_SIZE2;
+
+#include "rtd-1296.dtsi"
+#include "rtd-1296-saola-common.dtsi"
+
+/ {
+	chosen {
+		linux,initrd-start = <ROOTFS_NORMAL_START>;
+		linux,initrd-end = <ROOTFS_NORMAL_END>;
+		bootargs = "earlycon=uart8250,mmio32,0x98007800 console=ttyS0,115200 init=/init androidboot.hardware=kylin androidboot.storage=emmc loglevel=4";
+	};
+
+	/*
+	 * NOTE:
+	 * <flag size base>
+	 * flag: reserved
+	 * size: unit is byte
+	 * base: unit is byte
+	 *
+	 * Array size not over 8;
+	 * You may change the max array size in KConfig,
+	 * max CMA array size is CONFIG_CMA_AREAS+1.
+	 *
+	 * If cma-region-enable is enabled<1>,
+	 * kernel driver will use cma-region-info to initial CMA memory.
+	 *
+	 * If cma-region-enable is disabled<0>,
+	 * kernel driver will use cma= to initial CMA memory.
+	 *
+	 * if both setting is loaded, cma-region-info had higher priority.
+	 */
+	chosen {
+		cma-region-enable = <1>;
+		cma-region-info = <0x00000000 0x02000000 0x20000000>;
+		/*cma-region-info = <0x00000000 0x01000000 0x12c00000>,
+			<0x00000000 0x12c00000 0x20000000>;*/
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0x80000000>; /* 2048 MB */
+	};
+
+	firmware {
+        android {
+            compatible = "android,firmware";
+            fstab {
+                compatible = "android,fstab";
+                system {
+                    compatible = "android,system";
+                    dev = "/dev/block/platform/98012000.emmc/by-name/system";
+                    type = "ext4";
+                    mnt_flags = "ro,noatime";
+                    fsmgr_flags = "wait";
+                };
+                vendor {
+                    compatible = "android,vendor";
+                    dev = "/dev/block/platform/98012000.emmc/by-name/vendor";
+                    type = "ext4";
+                    mnt_flags = "ro,noatime";
+                    fsmgr_flags = "wait";
+                };
+            };
+        };
+		optee {
+			compatible = "linaro,optee-tz";
+			method = "smc";
+		};
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	rtk,ion {
+		rtk,ion-heap@8 { /* Audio */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <8>;
+			rtk,memory-reserve = <
+				ION_AUDIO_HEAP_PHYS
+				ION_AUDIO_HEAP_SIZE
+				ION_AUDIO_HEAP_FLAG>;
+	};
+
+	rtk,ion-heap@7 { /* TYPE_MEDIA */
+		compatible = "Realtek,rtk-ion-reserve";
+			reg = <7>;
+			rtk,memory-reserve = <
+				ION_MEDIA_HEAP_PHYS1
+				ION_MEDIA_HEAP_SIZE1
+				ION_MEDIA_HEAP_FLAG1
+				ION_MEDIA_HEAP_PHYS2
+				ION_MEDIA_HEAP_SIZE2
+				ION_MEDIA_HEAP_FLAG2>;
+		};
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-3GB-xendom0.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-3GB-xendom0.dts
new file mode 100644
index 000000000..1154c1df4
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-3GB-xendom0.dts
@@ -0,0 +1,120 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/* 0x00000000 ~ 0x0002ffff */
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+/* 0x0001f000 ~ 0x0001ffff */
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE;
+/* 0x01ffe000 ~ 0x02001fff */
+/memreserve/ RPC_RINGBUF_PHYS	 RPC_RINGBUF_SIZE;
+/* 0x02600000 ~ 0x031fffff */
+/memreserve/ ION_AUDIO_HEAP_PHYS ION_AUDIO_HEAP_SIZE;
+/* 0x03200000 ~ 0x0e9fffff */
+/memreserve/ ION_MEDIA_HEAP_PHYS1  ION_MEDIA_HEAP_SIZE1;
+/* 0x10000000 ~ 0x10013fff */
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+/* 0x11000000 ~ 0x181fffff */
+/memreserve/ ION_MEDIA_HEAP_PHYS2 ION_MEDIA_HEAP_SIZE2;
+/* 0x7fff0000 ~ 0x7fffffff */
+/memreserve/ HW_LIMITATION_3GB_START HW_LIMITATION_3GB_SIZE;
+/* 0x80000000 ~ 0x80007fff */
+/memreserve/ HW_SECURE_RAM_START HW_SECURE_RAM_SIZE;
+/* 0x88100000 ~ 0x8A0FFFFF */
+/memreserve/ HW_NOR_REMAP_START HW_NOR_REMAP_SIZE;
+
+/* "rtd-1296-xen.dtsi" already include from following commont.dtsi */
+#include "rtd-1296-xen-saola-common.dtsi"
+
+
+/ {
+	chosen {
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+		bootargs = "console=dtuart dtuart=serial0 dom0_mem=256MB dom0_max_vcpus=2 sync_console=true";
+
+		module@04000000 {
+			compatible = "xen,linux-zimage", "xen,multiboot-module";
+			reg = <0x04000000 0x01000000>;
+			bootargs = "console=hvc0 debug loglevel=4 swiotlb=512 clk_ignore_unused";
+		};
+	};
+
+	rtk_xen_mempool@0 {
+		reg = <0x0 0xa8000000>;
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0xc0000000>; /* 3072 MB */
+	};
+
+	firmware {
+        android {
+            compatible = "android,firmware";
+            fstab {
+                compatible = "android,fstab";
+                system {
+                    compatible = "android,system";
+                    dev = "/dev/block/platform/98012000.emmc/by-name/system";
+                    type = "ext4";
+                    mnt_flags = "ro,noatime";
+                    fsmgr_flags = "wait";
+                };
+                vendor {
+                    compatible = "android,vendor";
+                    dev = "/dev/block/platform/98012000.emmc/by-name/vendor";
+                    type = "ext4";
+                    mnt_flags = "ro,noatime";
+                    fsmgr_flags = "wait";
+                };
+            };
+        };
+		optee {
+			compatible = "linaro,optee-tz";
+			method = "smc";
+		};
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	/* no need of ion under normal dom0 */
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-3GB.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-3GB.dts
new file mode 100644
index 000000000..aa97113a7
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-3GB.dts
@@ -0,0 +1,159 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/* 0x00000000 ~ 0x0002ffff */
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+/* 0x0001f000 ~ 0x0001ffff */
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE;
+/* 0x01ffe000 ~ 0x02001fff */
+/memreserve/ RPC_RINGBUF_PHYS	 RPC_RINGBUF_SIZE;
+/* 0x02200000 ~ 0x025fffff */
+/memreserve/ ROOTFS_NORMAL_START ROOTFS_NORMAL_SIZE;
+/* 0x02600000 ~ 0x031fffff */
+/memreserve/ ION_AUDIO_HEAP_PHYS ION_AUDIO_HEAP_SIZE;
+/* 0x03200000 ~ 0x0e9fffff */
+/memreserve/ ION_MEDIA_HEAP_PHYS1  ION_MEDIA_HEAP_SIZE1;
+/* 0x10000000 ~ 0x10013fff */
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+/* 0x11000000 ~ 0x181fffff */
+/memreserve/ ION_MEDIA_HEAP_PHYS2 ION_MEDIA_HEAP_SIZE2;
+/* 0x7fff0000 ~ 0x7fffffff */
+/memreserve/ HW_LIMITATION_3GB_START HW_LIMITATION_3GB_SIZE;
+/* 0x80000000 ~ 0x80007fff */
+/memreserve/ HW_SECURE_RAM_START HW_SECURE_RAM_SIZE;
+/* 0x88100000 ~ 0x8A0FFFFF */
+/memreserve/ HW_NOR_REMAP_START HW_NOR_REMAP_SIZE;
+
+#include "rtd-1296.dtsi"
+#include "rtd-1296-saola-common.dtsi"
+
+/ {
+	chosen {
+		linux,initrd-start = <ROOTFS_NORMAL_START>;
+		linux,initrd-end = <ROOTFS_NORMAL_END>;
+		bootargs = "earlycon=uart8250,mmio32,0x98007800 console=ttyS0,115200 init=/init androidboot.hardware=kylin androidboot.storage=emmc loglevel=4";
+	};
+
+	/*
+	 * NOTE:
+	 * <flag size base>
+	 * flag: reserved
+	 * size: unit is byte
+	 * base: unit is byte
+	 *
+	 * Array size not over 8;
+	 * You may change the max array size in KConfig,
+	 * max CMA array size is CONFIG_CMA_AREAS+1.
+	 *
+	 * If cma-region-enable is enabled<1>,
+	 * kernel driver will use cma-region-info to initial CMA memory.
+	 *
+	 * If cma-region-enable is disabled<0>,
+	 * kernel driver will use cma= to initial CMA memory.
+	 *
+	 * if both setting is loaded, cma-region-info had higher priority.
+	 */
+	chosen {
+		cma-region-enable = <1>;
+		cma-region-info = <0x00000000 0x02000000 0x20000000>;
+		/*cma-region-info = <0x00000000 0x01000000 0x12c00000>,
+			<0x00000000 0x12c00000 0x20000000>;*/
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0xc0000000>; /* 3072 MB */
+	};
+
+	firmware {
+		android {
+			compatible = "android,firmware";
+			fstab {
+				compatible = "android,fstab";
+				system {
+					compatible = "android,system";
+					dev = "/dev/block/platform/98012000.emmc/by-name/system";
+					type = "ext4";
+					mnt_flags = "ro,noatime";
+					fsmgr_flags = "wait";
+				};
+				vendor {
+					compatible = "android,vendor";
+					dev = "/dev/block/platform/98012000.emmc/by-name/vendor";
+					type = "ext4";
+					mnt_flags = "ro,noatime";
+					fsmgr_flags = "wait";
+				};
+			};
+		};
+		optee {
+			compatible = "linaro,optee-tz";
+			method = "smc";
+		};
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+			no-map;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	rtk,ion {
+		rtk,ion-heap@8 { /* Audio */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <8>;
+			rtk,memory-reserve = <
+				ION_AUDIO_HEAP_PHYS
+				ION_AUDIO_HEAP_SIZE
+				ION_AUDIO_HEAP_FLAG>;
+	};
+
+	rtk,ion-heap@7 { /* TYPE_MEDIA */
+		compatible = "Realtek,rtk-ion-reserve";
+			reg = <7>;
+			rtk,memory-reserve = <
+				ION_MEDIA_HEAP_PHYS1
+				ION_MEDIA_HEAP_SIZE1
+				ION_MEDIA_HEAP_FLAG1
+				ION_MEDIA_HEAP_PHYS2
+				ION_MEDIA_HEAP_SIZE2
+				ION_MEDIA_HEAP_FLAG2>;
+		};
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-common.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-common.dtsi
new file mode 100644
index 000000000..a0bcb02ea
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-common.dtsi
@@ -0,0 +1,122 @@
+#include "rtd-1296.dtsi"
+
+/ {
+	model= "Realtek_RTD1296";
+	compatible = "Realtek,rtd-1296";
+
+	aliases {
+		serial0 = &uart0;
+	};
+
+	arch_timer {
+		clock-frequency = <27000000>;
+	};
+
+	timer0@9801B000 {
+		clock-frequency = <27000000>;
+	};
+
+	timer1@9801B000 {
+		clock-frequency = <27000000>;
+	};
+
+	serial0@98007800 {
+		clock-frequency = <27000000>;
+	};
+
+	serial1@9801B200 {
+		clock-frequency = <432000000>;
+	};
+
+	serial2@9801B400 {
+		clock-frequency = <432000000>;
+	};
+
+	chosen {
+		swiotlb-memory-reservation-size = <512>;
+		swiotlb-force = <0>;
+	};
+
+	rtk,ion {
+		compatible = "Realtek,rtk-ion";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		rtk,ion-heap@0 { /* SYSTEM_HEAP */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <0>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@1 { /* System contig */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <1>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@4 { /* DMA_HEAP */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <4>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@8 { /* Audio */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <8>;
+		};
+
+		rtk,ion-heap@7 { /* TYPE_MEDIA */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <7>;
+		};
+	};
+
+	fb {
+		compatible = "Realtek,rtk-fb";
+		buffer-cnt = <3>;
+		resolution = <1920 1080>;
+		fps = <60>;
+	};
+
+	test_vo@98005000 {
+		compatible = "Realtek,rtk1295-test_vo";
+		reg = <0x98005000 0x1000>,
+			<0x9800D000 0x1000>,
+			<0x98000000 0x1000>;
+		interrupts = <0 34 4>;
+	};
+
+	rtk_misc_gpio: rtk_misc_gpio@9801b100 {
+		gpios = <&rtk_misc_gpio 8 0 0>, /* install button */
+			<&rtk_misc_gpio 100 1 1>; /* audio dac unmute */
+	};
+
+	rfkilligpio{
+		gpios = <&rtk_iso_gpio 24 1 0>; /* bt power */
+		status = "okay";
+	};
+
+	/*
+	 * Suspend GPIO control
+	 *
+	 * [wakeup-gpio-list]
+	 * rtk_iso_gpio 14: BT wakeup host pin
+	 * rtk_iso_gpio 33: WiFi wakeup host pin
+	 *
+	 * [wakeup-gpio-enable]
+	 * Wakeup from BT: <0>disabele
+	 * Wakeup from WiFi: <1> enable
+	 *
+	 * [wakeup-gpio-activity]
+	 * BT pin: <1>active high
+	 * WIFI pin: <0>active low
+	 */
+	power-management@0  {
+		compatible = "Realtek,power-management";
+		wakeup-gpio-list = <&rtk_iso_gpio 14 0 0>,
+			<&rtk_iso_gpio 33 0 0>;
+		wakeup-gpio-enable = <0>, <1>;
+		wakeup-gpio-activity =<1>, <0>;
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-qa-2GB.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-qa-2GB.dts
new file mode 100644
index 000000000..4c6211c91
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-qa-2GB.dts
@@ -0,0 +1,139 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/* 0x00000000 ~ 0x0002ffff */
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+ /* 0x0001f000 ~ 0x0001ffff */
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE ;
+/* 0x01ffe000 ~ 0x02001fff */
+/memreserve/ RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE;
+/* 0x02200000 ~ 0x025fffff */
+/memreserve/ ROOTFS_NORMAL_START ROOTFS_NORMAL_SIZE;
+/* 0x02600000 ~ 0x031fffff */
+/memreserve/ ION_AUDIO_HEAP_PHYS ION_AUDIO_HEAP_SIZE ;
+/* 0x03200000 ~ 0x0e9fffff */
+/memreserve/ ION_MEDIA_HEAP_PHYS1  ION_MEDIA_HEAP_SIZE1;
+/* 0x10000000 ~ 0x10013fff */
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+ /* 0x11000000 ~ 0x181fffff */
+/memreserve/ ION_MEDIA_HEAP_PHYS2 ION_MEDIA_HEAP_SIZE2	;
+
+#include "rtd-1296.dtsi"
+#include "rtd-1296-saola-common.dtsi"
+
+/ {
+	chosen {
+		linux,initrd-start = <ROOTFS_NORMAL_START>;
+		linux,initrd-end = <ROOTFS_NORMAL_END>;
+		bootargs = "earlycon=uart8250,mmio32,0x98007800 console=ttyS0,115200 init=/init androidboot.hardware=kylin androidboot.storage=emmc loglevel=4";
+	};
+
+	/*
+	 * NOTE:
+	 * <flag size base>
+	 * flag: reserved
+	 * size: unit is byte
+	 * base: unit is byte
+	 *
+	 * Array size not over 8;
+	 * You may change the max array size in KConfig,
+	 * max CMA array size is CONFIG_CMA_AREAS+1.
+	 *
+	 * If cma-region-enable is enabled<1>,
+	 * kernel driver will use cma-region-info to initial CMA memory.
+	 *
+	 * If cma-region-enable is disabled<0>,
+	 * kernel driver will use cma= to initial CMA memory.
+	 *
+	 * if both setting is loaded, cma-region-info had higher priority.
+	 */
+	chosen {
+		cma-region-enable = <1>;
+		cma-region-info = <0x00000000 0x02000000 0x20000000>;
+		/*cma-region-info = <0x00000000 0x01000000 0x12c00000>,
+			<0x00000000 0x12c00000 0x20000000>;*/
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0x80000000>; /* 2048 MB */
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	rtk,ion {
+		rtk,ion-heap@8 { /* Audio */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <8>;
+			rtk,memory-reserve = <
+				ION_AUDIO_HEAP_PHYS
+				ION_AUDIO_HEAP_SIZE
+				ION_AUDIO_HEAP_FLAG>;
+		};
+
+		rtk,ion-heap@7 { /* TYPE_MEDIA */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <7>;
+			rtk,memory-reserve = <
+				ION_MEDIA_HEAP_PHYS1
+				ION_MEDIA_HEAP_SIZE1
+				ION_MEDIA_HEAP_FLAG1
+				ION_MEDIA_HEAP_PHYS2
+				ION_MEDIA_HEAP_SIZE2
+				ION_MEDIA_HEAP_FLAG2>;
+		};
+	};
+
+	/*
+	 * pddrive_nf0, pddrive_nf1, pddrive_nf2, pddrive_nf3, pddrive_nf4 ; for sdr50
+	 * pddrive_nf0, pddrive_nf1, pddrive_nf2, pddrive_nf3, pddrive_nf4 ; for hs200
+	 */
+	emmc@98012000 {
+		compatible = "Realtek,rtk1295-emmc";
+		pddrive_nf_s0 = <0x77 0x77 0x77 0x77 0x77>;
+		pddrive_nf_s2 = <0xbb 0xbb 0xbb 0xbb 0xbb>;
+	};
+
+	dptx@9803D000 {
+		status = "disabled";
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-qa-rescue.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-qa-rescue.dts
new file mode 100644
index 000000000..5722c6fec
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-qa-rescue.dts
@@ -0,0 +1,174 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/* 0x00000000 ~ 0x0002ffff */
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+/* 0x0001f000 ~ 0x0001ffff */
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE;
+/* 0x01ffe000 ~ 0x02001fff */
+/memreserve/ RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE;
+/* 0x02200000 ~ 0x02dfffff */
+/memreserve/ ROOTFS_RESCUE_START ROOTFS_RESCUE_SIZE;
+/memreserve/ 0x03000000 0x00100000;
+/memreserve/ 0x03100000 0x06000000;
+/* 0x10000000 ~ 0x10013fff */
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+/* 0x1fc00000 ~ 0x1fc00fff */
+/memreserve/ ACPU_BOOTCODE_PHYS ACPU_BOOTCODE_SIZE;
+/* Framebuffer */
+/memreserve/ 0x22000000 0x17BB000;
+
+#include "rtd-1296.dtsi"
+
+/ {
+	model= "Realtek_RTD1296";
+	compatible = "Realtek,rtd-1296";
+
+	aliases {
+		serial0 = &uart0;
+	};
+
+	chosen {
+		linux,initrd-start = <ROOTFS_RESCUE_START>;
+		linux,initrd-end = <ROOTFS_RESCUE_END>;
+		bootargs = "earlycon=uart8250,mmio32,0x98007800 console=ttyS0,115200 cma=64m@576m init=/init androidboot.hardware=kylin loglevel=4";
+	};
+
+	memory@0 {
+		device_type = "memory";
+		reg = <0 0x40000000>; /* 1024 MB */
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	timer {
+		clock-frequency = <27000000>;
+	};
+
+	timer0 {
+		clock-frequency = <27000000>;
+	};
+
+	timer1 {
+		clock-frequency = <27000000>;
+	};
+
+	serial0 {
+		clock-frequency = <27000000>;
+	};
+
+	rtk,ion {
+		compatible = "Realtek,rtk-ion";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		rtk,ion-heap@0 { /* SYSTEM_HEAP */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <0>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@1 { /* System contig */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <1>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@4 { /* DMA_HEAP */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <4>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@8 { /* Audio */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <8>;
+			rtk,memory-reserve = <
+				0x03000000
+				0x00100000
+				ION_AUDIO_HEAP_FLAG>;
+		};
+
+		rtk,ion-heap@7 { /* TYPE_MEDIA */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <7>;
+			rtk,memory-reserve = <
+				0x03100000
+				0x06000000
+				ION_MEDIA_HEAP_FLAG1>;
+		};
+	};
+
+	fb@0 {
+		compatible = "Realtek,rtk-fb";
+		reg = <0x22000000 0xA8C000>;
+		buffer-cnt = <3>;
+		resolution = <1920 1080>;
+		fps = <60>;
+	};
+
+	test_vo@98005000 {
+		compatible = "Realtek,rtk1295-test_vo";
+		reg = <0x98005000 0x1000>,
+			<0x9800D000 0x1000>,
+			<0x98000000 0x1000>;
+		//interrupts = <0 31 4>;
+		interrupts = <0 34 4>;
+	};
+
+	rtk_misc_gpio: rtk_misc_gpio@9801b100 {
+		gpios = <&rtk_misc_gpio 8 0 0>, /* install button */
+			<&rtk_misc_gpio 100 1 1>; /* audio dac unmute */
+	};
+
+	rtk_iso_gpio: rtk_iso_gpio@98007100 {
+		gpios =<&rtk_iso_gpio 21 1 0>;  /* igpio21, output, default low */
+	};
+
+	/* 
+	 * pddrive_nf0, pddrive_nf1, pddrive_nf2, pddrive_nf3, pddrive_nf4 ; for sdr50
+	 * pddrive_nf0, pddrive_nf1, pddrive_nf2, pddrive_nf3, pddrive_nf4 ; for hs200
+	 */
+	 emmc@98012000 {
+		compatible = "Realtek,rtk1295-emmc";
+		pddrive_nf_s0 = <0x77 0x77 0x77 0x77 0x77>;
+		pddrive_nf_s2 = <0xbb 0xbb 0xbb 0xbb 0xbb>;
+	};
+
+	rtk_avcpu {
+		compatible = "Realtek,rtk-avcpu";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		crt@0 {
+			reg = <0x98000000 0x200000>;
+		};
+
+		rpc@0 {
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-xenott-3GB-tee.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-xenott-3GB-tee.dts
new file mode 100644
index 000000000..390d2e749
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-xenott-3GB-tee.dts
@@ -0,0 +1,614 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/memreserve/ TEE_OS_PHYS TEE_OS_SIZE;
+
+#include "rtd-129x-ion-2GB-tee.dtsi"
+#include "rtd-129x-xen-common-domu.dtsi"
+#include "rtd-1295-xen-hdmirxEDID.dtsi"
+#include "rtd-1296-xen-usb-domu.dtsi"
+/include/ "rtd-1295-xen-pinctrl-domu.dtsi"
+/include/ "rtd-1295-xen-irda.dtsi"
+
+#define MEDIA_REQ_SIZE_3        (0x03000000) // 48M
+#define ION_MEDIA_HEAP_PHYS3   (MEM_SLOT(5, PHYS, MEDIA_REQ_SIZE_3))
+#define ION_MEDIA_HEAP_SIZE3   (MEM_SLOT(5, SIZE, MEDIA_REQ_SIZE_3))
+#define ION_MEDIA_HEAP_FLAG3   (MEM_SLOT(5, FLAG, MEDIA_REQ_SIZE_3) | RTK_FLAG_VE_SPEC)
+
+#define SECURE_AUDIO_SIZE       (0x00200000) // 2M
+#define SECURE_MD_SIZE          (0x00100000) // 1M
+
+#define ION_SECURE_AUDIO_PHYS_0  (0x32800000)
+#define ION_SECURE_AUDIO_SIZE_0  (SECURE_AUDIO_SIZE)
+#define ION_SECURE_AUDIO_FLAG_0  (RTK_FLAG_SECURE_AUDIO)
+
+#define ION_SECURE_MD_PHYS_0     (ION_SECURE_AUDIO_PHYS_0 + SECURE_AUDIO_SIZE)
+#define ION_SECURE_MD_SIZE_0     (SECURE_MD_SIZE)
+
+
+
+/{
+	/* #*cells are here to keep DTC happy */
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	aliases {
+		serial1 = &uart1;
+		i2c1 = &i2c_1;
+		i2c2 = &i2c_2;
+		i2c3 = &i2c_3;
+		i2c4 = &i2c_4;
+		i2c5 = &i2c_5;
+	};
+
+	/*
+	 * Do not add other settings here other than CMA info since XEN only
+	 * bypass CMA properties
+	 */
+	chosen {
+		compatible = "Realtek,rtk1295-cma_info", "Realtek,DomU-cma_info";
+		cma-region-enable = <1>;
+		cma-region-info = <0x00000000 0x02000000 0x20000000>;
+	};
+
+	/* Extra node add by RTK so DTB could control reserve memory */
+	reserved-memory {
+		ranges;
+		#address-cells = <2>;
+		#size-cells = <2>;
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <0x0 RBUS_BASE_PHYS 0x0 RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+			no-map;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <0x0 RPC_COMM_PHYS 0x0 RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <0x0 RPC_RINGBUF_PHYS 0x0 RPC_RINGBUF_SIZE>;
+		};
+
+		phys_resv@0 {
+			reg = <0x0 SYS_BOOTCODE_MEMBASE 0x0 SYS_BOOTCODE_MEMSIZE>,
+			      <0x0 RPC_COMM_PHYS 0x0 RPC_COMM_SIZE>,
+			      <0x0 RPC_RINGBUF_PHYS 0x0 RPC_RINGBUF_SIZE>,
+			      <0x0 ION_AUDIO_HEAP_PHYS 0x0 ION_AUDIO_HEAP_SIZE>,
+			      <0x0 ION_MEDIA_HEAP_PHYS1 0x0 ION_MEDIA_HEAP_SIZE1>,
+			      <0x0 ACPU_IDMEM_PHYS 0x0 ACPU_IDMEM_SIZE>,
+			      <0x0 ION_MEDIA_HEAP_PHYS2 0x0 ION_MEDIA_HEAP_SIZE2>,
+			      <0x0 HW_LIMITATION_3GB_START 0x0 HW_LIMITATION_3GB_SIZE>,
+			      <0x0 HW_SECURE_RAM_START 0x0 HW_SECURE_RAM_SIZE>,
+			      <0x0 ION_SECURE_HEAP_PHYS 0x0 ION_SECURE_HEAP_SIZE>,
+			      <0x0 ION_MEDIA_HEAP_PHYS3 0x0 ION_MEDIA_HEAP_SIZE3>,
+			      <0x0 ION_SECURE_AUDIO_PHYS_0 0x0 ION_SECURE_AUDIO_SIZE_0>,
+			      <0x0 ION_SECURE_MD_PHYS_0 0x0 ION_SECURE_MD_SIZE_0>,
+			      <0x0 HW_NOR_REMAP_START 0x0 HW_NOR_REMAP_SIZE>;
+		};
+
+		Tee_reserved: tee@0 {
+			no-map;
+			reg = <0x0 0x10100000 0x0 0x04100000>;
+		};
+	};
+
+	passthrough {
+		compatible = "simple-bus";
+		ranges;
+		#address-cells = <2>;
+		#size-cells = <2>;
+
+		firmware {
+			android {
+				compatible = "android,firmware";
+
+				fstab {
+					compatible = "android,fstab";
+
+					/* 51712 is MAJOR number of xenblk defined under include/uapi/linux/major.h */
+					system {
+						compatible = "android,system";
+						dev = "/dev/block/vbd/51712/by-name/system";
+						type = "ext4";
+						mnt_flags = "ro,noatime";
+						fsmgr_flags = "wait";
+					};
+					vendor {
+						compatible = "android,vendor";
+						dev = "/dev/block/vbd/51712/by-name/vendor";
+						type = "ext4";
+						mnt_flags = "ro,noatime";
+						fsmgr_flags = "wait";
+					};
+				};
+			};
+			optee {
+				compatible = "linaro,optee-tz";
+				method = "smc";
+			};
+		};
+
+		pinctrl: pinctrl@9801A000 {
+			compatible = "realtek,rtk129x-pinctrl";
+			reg = <0x0 0x9801A000 0x0 0x97c>,
+			      <0x0 0x9804d000 0x0 0x010>,
+			      <0x0 0x98012000 0x0 0x640>,
+			      <0x0 0x98007000 0x0 0x340>;
+			#gpio-range-cells = <3>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&sdcard_pins_low>,
+				    <&sdcard_pins_high>;
+			status = "okay";
+		};
+
+		mux_intc: intc@9801B000 {
+			compatible = "Realtek,rtk-irq-mux";
+			Realtek,mux-nr = <2>;
+			#interrupt-cells = <2>;
+			interrupt-controller;
+			reg = <0x0 0x9801B000 0x0 0x100>, /* MISC_TOP MISC_ISO */
+			      <0x0 0x98007000 0x0 0x100>;
+			interrupts = <0 40 4>, <0 41 4>;
+			intr-status = <0xc>, <0x0>;
+			intr-en = <0x80>, <0x40>;
+			status = "okay";
+		};
+
+		rtk_misc_gpio: rtk_misc_gpio@9801b100 {
+			compatible = "realtek,rtk-misc-gpio-irq-mux";
+			gpio-controller;
+			#gpio-cells = <3>; /*must be the same with gpiochip.of_gpio_n_cells*/
+			Realtek,gpio_base = <0>;
+			Realtek,gpio_numbers = <101>;
+			interrupt-parent = <&mux_intc>;
+			#interrupt-cells = <1>;
+			interrupt-controller;
+			interrupts = <0 19>, <0 20>; /*GPIOA_INT   GPIODA_INT*/
+			reg = <0x0 0x9801b000 0x0 0x100>,
+			      <0x0 0x9801b100 0x0 0x100>; /* MISC_SYS MISC_GPIO*/
+			gpio-ranges = <&pinctrl 0 0 101>;
+			status = "okay";
+		};
+
+		rtk_iso_gpio: rtk_iso_gpio@98007100 {
+			compatible = "realtek,rtk-iso-gpio-irq-mux";
+			gpio-controller;
+			#gpio-cells = <3>;
+			Realtek,gpio_base = <101>;
+			Realtek,gpio_numbers = <35>;
+			interrupt-parent = <&mux_intc>;
+			#interrupt-cells = <1>;
+			interrupt-controller;
+			interrupts = <1 19>, <1 20>; /*GPIOA_INT   GPIODA_INT*/
+			reg = <0x0 0x98007000 0x0 0x100>,
+			      <0x0 0x98007100 0x0 0x100>; /* ISO_SYS ISO_GPIO*/
+			gpio-ranges = <&pinctrl 0 101 35>;
+			status = "okay";
+		};
+
+		rfkill: rfkilligpio {
+			compatible = "Realtek,rfkill";
+			gpios = <&rtk_iso_gpio 24 1 0>; /*bt power , output, default low */
+			status = "okay";
+		};
+
+		rtk,ion {
+			compatible = "Realtek,rtk-ion";
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			rtk,ion-heap@0 { /* SYSTEM_HEAP */
+				compatible = "Realtek,rtk-ion-reserve";
+				reg = <0>;
+				rtk,memory-reservation-size = <0x0>;
+			};
+
+			rtk,ion-heap@1 { /* System contig */
+				compatible = "Realtek,rtk-ion-reserve";
+				reg = <1>;
+				rtk,memory-reservation-size = <0x0>;
+			};
+
+			rtk,ion-heap@4 { /* DMA_HEAP */
+				compatible = "Realtek,rtk-ion-reserve";
+				reg = <4>;
+				rtk,memory-reservation-size = <0x0>;
+			};
+
+			rtk,ion-heap@9 {    /* Secure */
+            compatible = "Realtek,rtk-ion-reserve";
+            reg = <9>;
+            rtk,memory-reserve = <
+                ION_SECURE_HEAP_PHYS 
+                ION_SECURE_HEAP_SIZE 
+                ION_SECURE_HEAP_FLAG
+                ION_SECURE_AUDIO_PHYS_0 
+                ION_SECURE_AUDIO_SIZE_0 
+                ION_SECURE_AUDIO_FLAG_0>;
+            };
+
+			rtk,ion-heap@8 { /* Audio */
+				compatible = "Realtek,rtk-ion-reserve";
+				reg = <8>;
+				rtk,memory-reserve = <
+					ION_AUDIO_HEAP_PHYS
+					ION_AUDIO_HEAP_SIZE
+					ION_AUDIO_HEAP_FLAG>;
+			};
+
+			rtk,ion-heap@7 { /* TYPE_MEDIA */
+				compatible = "Realtek,rtk-ion-reserve";
+				reg = <7>;
+				rtk,memory-reserve = <
+					ION_MEDIA_HEAP_PHYS1
+					ION_MEDIA_HEAP_SIZE1
+					ION_MEDIA_HEAP_FLAG1
+					ION_MEDIA_HEAP_PHYS2
+					ION_MEDIA_HEAP_SIZE2
+					ION_MEDIA_HEAP_FLAG2
+					ION_MEDIA_HEAP_PHYS3
+					ION_MEDIA_HEAP_SIZE3
+					ION_MEDIA_HEAP_FLAG3>;
+			};
+		}; /* rtk,ion */
+
+		fb {
+			compatible = "Realtek,rtk-fb";
+			buffer-cnt = <3>;
+			resolution = <1920 1080>;
+			fps = <60>;
+		};
+
+		rbus@98000000 {
+			compatible = "realtek,uio";
+			reg = <0x0 0x98000000 0x0 0x200000>;
+		};
+
+		md@9800b000 {
+			compatible = "realtek,md";
+			reg = <0x0 0x9800b000 0x0 0x1000>;
+			interrupts = <0 38 4>; /* 70 - 32 = 38 */
+			clocks = <&clk_en_1 CLK_EN_MD>;
+			resets = <&rst1 RSTN_MD>;
+		};
+
+		se@9800c000 {
+			compatible = "realtek,se";
+			reg = <0x0 0x9800c000 0x0 0x1000>;
+			interrupts = <0 20 4>; /* 52 - 32 = 20 */
+			clocks = <&clk_en_1 CLK_EN_SE>;
+			resets = <&rst1 RSTN_SE>;
+			power-domains = <&pd0 PD_SRAM_DISP_SE>;
+		};
+
+		refclk@9801b540 {
+			compatible = "realtek,uio";
+			reg = <0x0 0x9801b000 0x0 0x1000>;
+		};
+
+		hdmitx@9800D000 {
+			compatible = "realtek,rtd129x-hdmitx";
+			reg = <0x0 0x9800d000 0x0 0x560>, /* HDMITX */
+			      <0x0 0x98007200 0x0 0x4>; /* I2C1_REQ_CTRL */
+			gpio-hpd-detect = <&rtk_iso_gpio 6 0 0>; /* Hotplug detect pin */
+			clocks = <&clk_en_1 CLK_EN_HDMI>;
+			clock-names = "clk_en_hdmi";
+			resets = <&rst1 RSTN_HDMI>;
+			reset-names = "rstn_hdmi";
+
+			scdc_rr {
+				enable-scdc-rr = <0>;
+				interrupt-parent = <&mux_intc>;
+				#interrupt-cells = <1>;
+				interrupt-controller;
+				interrupts = <1 31>;
+			};
+		};
+
+		hdcptx@9800D000 {
+			compatible = "realtek,rtk129x-hdcptx";
+			reg = <0x0 0x9800d000 0x0 0x400>;
+			interrupts = <0 31 4>; /*gen Ri*/
+		};
+
+		hdmirx@98034000 {
+			compatible = "Realtek,rtk-mipi-top";
+			reg = <0x0 0x98037000 0x0 0xE0>,
+			      <0x0 0x98034000 0x0 0xF54>,
+			      <0x0 0x98035F00 0x0 0x2C>,
+			      <0x0 0x98037700 0x0 0x98>,
+			      <0x0 0x98004000 0x0 0xF0>,
+			      <0x0 0x98004100 0x0 0x104>;
+			interrupts = <0 23 4>;
+			gpio-rx-hpd-ctrl = <&rtk_iso_gpio 22 1 0>;
+			power-saving = <0>; /* 1:ON,0:OFF; Turn off RX when cable unplugged */
+			clocks = <&clk_en_2 CLK_EN_HDMIRX>,
+			         <&clk_en_1 CLK_EN_MIPI>,
+			         <&clk_en_2 CLK_EN_CBUS_TX>,
+			         <&iclk_en CLK_EN_CBUS_OSC>,
+			         <&iclk_en CLK_EN_CBUS_SYS>,
+			         <&iclk_en CLK_EN_CBUSTX_SYS>,
+			         <&iclk_en CLK_EN_CBUSRX_SYS>,
+			         <&clk_en_1 CLK_EN_TP>,
+			         <&clk_en_1 CLK_EN_CP>;
+			clock-names = "hdmirx",
+				      "mipi",
+				      "cbus_tx",
+				      "cbus_osc",
+				      "cbus_sys",
+				      "cbustx_sys",
+				      "cbusrx_sys",
+				      "tp",
+				      "cp";
+			resets = <&rst4 RSTN_HDMIRX>,
+				 <&rst4 RSTN_HDMIRX_WRAP>,
+				 <&rst1 RSTN_MIPI>,
+				 <&rst2 RSTN_CBUS_TX>,
+				 <&irst IRSTN_CBUS>,
+				 <&irst IRSTN_CBUSTX>,
+				 <&irst IRSTN_CBUSRX>,
+				 <&rst1 RSTN_TP>,
+				 <&rst1 RSTN_CP>;
+			reset-names = "hdmirx",
+				      "hdmirx_wrap",
+				      "mipi",
+				      "cbus_tx",
+				      "cbus",
+				      "cbustx",
+				      "cbusrx",
+				      "tp",
+				      "cp";
+			power-domains = <&pd0 PD_SRAM_DISP_HDMIRX>;
+		};
+
+		uart1: serial1@9801B200 {
+			compatible = "snps,dw-apb-uart";
+			interrupt-parent = <&mux_intc>;
+			reg = <0x0 0x9801B200 0x0 0x100>,
+			      <0x0 0x9801B00c 0x0 0x100>;
+			interrupts-st-mask = <0x8>;
+			interrupts = <0 3>, <0 5>; /*UR1_INT and UR1_TO_INT*/
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			clocks = <&clk_en_2 CLK_EN_UR1>;
+			resets = <&rst2 RSTN_UR1>;
+			/* This value must be overriden by the board. */
+			clock-frequency = <432000000>;
+		};
+
+		uart2: serial2@9801B400 {
+			compatible = "snps,dw-apb-uart";
+			interrupt-parent = <&mux_intc>;
+			reg = <0x0 0x9801B400 0x0 0x100>,
+			      <0x0 0x9801B00c 0x0 0x100>;
+			interrupts-st-mask = <0x100>;
+			interrupts = <0 8>, <0 13>; /*UR2_INT and UR2_TO_INT*/
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			clocks = <&clk_en_2 CLK_EN_UR2>;
+			resets = <&rst2 RSTN_UR2>;
+			/* This value must be overriden by the board. */
+			clock-frequency = <432000000>;
+		};
+
+		sdmmc@98010400 {
+			compatible = "Realtek,rtk1295-sdmmc";
+			gpios = <&rtk_misc_gpio 99 1 0>; /*sd power , output, default high  (poweroff) */
+			reg = <0x0 0x98000000 0x0 0x400>, /* CRT */
+			      <0x0 0x98010400 0x0 0x200>, /* SDMMC */
+			      <0x0 0x9801A000 0x0 0x400>, /* BS2 */
+			      <0x0 0x98012000 0x0 0xa00>, /* EMMC */
+			      <0x0 0x98010A00 0x0 0x40>; /* SDIO */
+			interrupts = <0 44 4>;
+			clocks = <&clk_en_1 CLK_EN_CR>,
+				 <&clk_en_1 CLK_EN_SD_IP>;
+			clock-names = "cr",
+				      "sd_ip";
+		};
+
+		pu_pll@98000000 {
+			compatible = "Realtek,rtk1295-pu_pll";
+			reg = <0x0 0x98000000 0x0 0x200>;
+		};
+
+		jpeg@9803e000 {
+			compatible = "Realtek,rtk1295-jpeg";
+			reg = <0x0 0x9803e000 0x0 0x1000>,
+			      <0x0 0x98000000 0x0 0x200>,
+			      <0x0 0x98007000 0x0 0x30>;
+			interrupts = <0 52 4>;
+			clocks = <&clk_en_2 CLK_EN_JPEG>;
+			clock-names = "jpeg";
+			resets = <&rst2 RSTN_JPEG>;
+		};
+
+		ve1@98040000 {
+			compatible = "Realtek,rtk1295-ve1";
+			reg = <0x0 0x98040000 0x0 0x8000>,
+			      <0x0 0x98000000 0x0 0x200>,
+			      <0x0 0x98007000 0x0 0x30>;
+			interrupts = <0 53 4>, <0 54 4>;
+			clocks = <&cc CC_CLK_VE1>,
+				 <&cc CC_CLK_VE2>;
+			clock-names = "clk_ve1",
+				      "clk_ve2";
+			resets = <&rst1 RSTN_VE1>,
+				 <&rst1 RSTN_VE2>;
+			reset-names = "ve1",
+				      "ve2";
+		};
+
+		ve3@98048000 {
+			compatible = "Realtek,rtk1295-ve3";
+			reg = <0x0 0x98048000 0x0 0x4000>,
+			      <0x0 0x98000000 0x0 0x200>,
+			      <0x0 0x98007000 0x0 0x30>;
+			interrupts = <0 55 4>;
+			clocks = <&cc CC_CLK_VE3>;
+			resets = <&rst1 RSTN_VE3>;
+		};
+
+		rpc@9801a104 {
+			compatible = "Realtek,rtk-rpc";
+			reg = <0x0 0x9801a104 0x0 0xc>, /* rpc intr en */
+			      <0x0 0x01ffe000 0x0 0x4000>, /* rpc ring buffer */
+			      <0x0 0x0001f000 0x0 0x1000>, /* rpc common */
+			      <0x0 0x9801a020 0x0 0x4>; /* rbus sync */
+			interrupts = <0 33 4>;
+		};
+
+		irda@98007400 {
+			compatible = "Realtek,rtk-irda";
+			interrupt-parent = <&mux_intc>;
+			reg = <0x0 0x98007000 0x0 0X400>,
+			      <0x0 0x98007400 0x0 0x100>;
+			interrupts = <1 5>;
+			resets = <&irst IRSTN_IR>;
+			clocks = <&iclk_en CLK_EN_MISC_IR>;
+			status = "okay";
+		};
+
+		regulators {
+			compatible = "xen,vreg";
+
+			gpu_supp: dcdc3 {
+				regulator-compatible = "dcdc3";
+				regulator-init-microvolt = <1000000>;
+			};
+		};
+
+		i2c_1: i2c@0x98007C00 {
+			compatible = "realtek,rtk-i2c";
+			reg = <0x0 0x98007C00 0x0 0x400>;
+			interrupt-parent = <&mux_intc>;
+			interrupts = <1 11>;
+			i2c-num = <1>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clocks = <&iclk_en CLK_EN_I2C1>;
+		};
+
+		i2c_2: i2c@0x9801B700 {
+			compatible = "realtek,rtk-i2c";
+			reg = <0x0 0x9801B700 0x0 0x400>;
+			interrupt-parent = <&mux_intc>;
+			interrupts = <0 26>;
+			i2c-num = <2>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clocks = <&clk_en_2 CLK_EN_MISC_I2C_2>;
+		};
+
+		i2c_3: i2c@0x9801B900 {
+			compatible = "realtek,rtk-i2c";
+			reg = <0x0 0x9801B900 0x0 0x400>;
+			interrupt-parent = <&mux_intc>;
+			interrupts = <0 23>;
+			i2c-num = <3>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clocks = <&clk_en_2 CLK_EN_MISC_I2C_3>;
+		};
+
+		i2c_4: i2c@0x9801BA00 {
+			compatible = "realtek,rtk-i2c";
+			reg = <0x0 0x9801BA00 0x0 0x400>;
+			interrupt-parent = <&mux_intc>;
+			interrupts = <0 15>;
+			i2c-num = <4>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clocks = <&clk_en_2 CLK_EN_MISC_I2C_4>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&i2c_pins_4>;
+		};
+
+		i2c_5: i2c@0x9801BB00 {
+			compatible = "realtek,rtk-i2c";
+			reg = <0x0 0x9801BB00 0x0 0x400>;
+			interrupt-parent = <&mux_intc>;
+			interrupts = <0 14>;
+			i2c-num = <5>;
+			status = "okay";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clocks = <&clk_en_2 CLK_EN_MISC_I2C_5>;
+
+			rts5400@6A {
+				compatible = "rtk-rts5400";
+				reg = <0x6A>;
+				realtek,12v-power-gpio = <&rtk_misc_gpio 16 1 0>; /*1296 u3host power, output, default low */
+			};
+		};
+
+		dptx@9803D000 {
+			compatible = "Realtek,rtk129x-dptx";
+			reg = <0x0 0x9803D000 0x0 0x1000>,
+			      <0x0 0x98000000 0x0 0x1000>,
+			      <0x0 0x98009400 0x0 0x600>,
+			      <0x0 0x98005000 0x0 0x1000>;
+			interrupts = <0 29 4>; /*gen Ri*/
+			clocks = <&clk_en_1 CLK_EN_TVE>,
+				 <&clk_en_1 CLK_EN_VO>,
+				 <&clk_en_1 CLK_EN_LVDS>;
+			resets = <&irst IRSTN_DP>,
+				 <&rst1 RSTN_TVE>,
+				 <&rst1 RSTN_VO>,
+				 <&rst1 RSTN_LVDS>;
+			reset-names = "dp",
+				      "tve",
+				      "vo",
+				      "lvds";
+			dp_hpd {
+				gpios = <&rtk_iso_gpio 7 0 0>; /*HPD, input, default N/A */
+				interrupt-parent = <&rtk_iso_gpio>;
+				interrupts = <7>; /*HPD*/
+			};
+		};
+
+		gpu: gpu@98050000 {
+			compatible = "arm,mali-midgard";
+			reg = <0x0 0x98050000 0x0 0xffff>;
+			interrupts = <0 67 4>, <0 68 4>, <0 66 4>;
+			interrupt-names = "JOB", "MMU", "GPU";
+			clocks = <&cc CC_CLK_GPU>;
+			clock-names = "clk_mali";
+			resets = <&rst1 RSTN_GPU>;
+			mali-supply = <&gpu_supp>;
+			#cooling-cells = <2>;
+			status = "okay";
+			power-model {
+				compatible = "arm,mali-simple-power-model";
+				static-coefficient = <2427750>;
+				dynamic-coefficient = <4687>;
+				ts = <20000 2000 (-20) 2>;
+				thermal-zone = "cpu-thermal";
+			};
+		};
+
+		uctrl {
+			compatible = "realtek,userspace-control";
+			clocks = <&clk_en_1 CLK_EN_TP>,
+				<&clk_en_1 CLK_EN_MD>,
+				<&clk_en_1 CLK_EN_SE>;
+			clock-names = "tp", "md", "se";
+			resets = <&rst1 RSTN_TP>,
+				<&rst1 RSTN_MD>,
+				<&rst1 RSTN_SE>;
+			reset-names = "tp", "md", "se";
+		};
+
+		pmu {
+			compatible = "arm,armv8-pmuv3";
+			interrupts = <0 48 4>;
+		};
+	}; /* passthrough */
+};
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-xenott-3GB.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-xenott-3GB.dts
new file mode 100644
index 000000000..69d431030
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-xenott-3GB.dts
@@ -0,0 +1,578 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/memreserve/ TEE_OS_PHYS TEE_OS_SIZE;
+
+#include "rtd-129x-ion-2GB-tee.dtsi"
+#include "rtd-129x-xen-common-domu.dtsi"
+#include "rtd-1295-xen-hdmirxEDID.dtsi"
+#include "rtd-1296-xen-usb-domu.dtsi"
+/include/ "rtd-1295-xen-pinctrl-domu.dtsi"
+/include/ "rtd-1295-xen-irda.dtsi"
+
+/{
+	/* #*cells are here to keep DTC happy */
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	aliases {
+		serial1 = &uart1;
+		i2c1 = &i2c_1;
+		i2c2 = &i2c_2;
+		i2c3 = &i2c_3;
+		i2c4 = &i2c_4;
+		i2c5 = &i2c_5;
+	};
+
+	/*
+	 * Do not add other settings here other than CMA info since XEN only
+	 * bypass CMA properties
+	 */
+	chosen {
+		compatible = "Realtek,rtk1295-cma_info", "Realtek,DomU-cma_info";
+		cma-region-enable = <1>;
+		cma-region-info = <0x00000000 0x02000000 0x20000000>;
+	};
+
+	/* Extra node add by RTK so DTB could control reserve memory */
+	reserved-memory {
+		ranges;
+		#address-cells = <2>;
+		#size-cells = <2>;
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <0x0 RBUS_BASE_PHYS 0x0 RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+			no-map;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <0x0 RPC_COMM_PHYS 0x0 RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <0x0 RPC_RINGBUF_PHYS 0x0 RPC_RINGBUF_SIZE>;
+		};
+
+		phys_resv@0 {
+			reg = <0x0 SYS_BOOTCODE_MEMBASE 0x0 SYS_BOOTCODE_MEMSIZE>,
+			      <0x0 RPC_COMM_PHYS 0x0 RPC_COMM_SIZE>,
+			      <0x0 RPC_RINGBUF_PHYS 0x0 RPC_RINGBUF_SIZE>,
+			      <0x0 ION_AUDIO_HEAP_PHYS 0x0 ION_AUDIO_HEAP_SIZE>,
+			      <0x0 ION_MEDIA_HEAP_PHYS1 0x0 ION_MEDIA_HEAP_SIZE1>,
+			      <0x0 ACPU_IDMEM_PHYS 0x0 ACPU_IDMEM_SIZE>,
+			      <0x0 ION_MEDIA_HEAP_PHYS2 0x0 ION_MEDIA_HEAP_SIZE2>,
+			      <0x0 HW_LIMITATION_3GB_START 0x0 HW_LIMITATION_3GB_SIZE>,
+			      <0x0 HW_SECURE_RAM_START 0x0 HW_SECURE_RAM_SIZE>,
+			      <0x0 HW_NOR_REMAP_START 0x0 HW_NOR_REMAP_SIZE>;
+		};
+
+		Tee_reserved: tee@0 {
+			no-map;
+			reg = <0x0 0x10100000 0x0 0x00F00000>;
+		};
+	};
+
+	passthrough {
+		compatible = "simple-bus";
+		ranges;
+		#address-cells = <2>;
+		#size-cells = <2>;
+
+		firmware {
+			android {
+				compatible = "android,firmware";
+
+				fstab {
+					compatible = "android,fstab";
+
+					/* 51712 is MAJOR number of xenblk defined under include/uapi/linux/major.h */
+					system {
+						compatible = "android,system";
+						dev = "/dev/block/vbd/51712/by-name/system";
+						type = "ext4";
+						mnt_flags = "ro,noatime";
+						fsmgr_flags = "wait";
+					};
+					vendor {
+						compatible = "android,vendor";
+						dev = "/dev/block/vbd/51712/by-name/vendor";
+						type = "ext4";
+						mnt_flags = "ro,noatime";
+						fsmgr_flags = "wait";
+					};
+				};
+			};
+			optee {
+				compatible = "linaro,optee-tz";
+				method = "smc";
+			};
+		};
+
+		pinctrl: pinctrl@9801A000 {
+			compatible = "realtek,rtk129x-pinctrl";
+			reg = <0x0 0x9801A000 0x0 0x97c>,
+			      <0x0 0x9804d000 0x0 0x010>,
+			      <0x0 0x98012000 0x0 0x640>,
+			      <0x0 0x98007000 0x0 0x340>;
+			#gpio-range-cells = <3>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&sdcard_pins_low>,
+				    <&sdcard_pins_high>;
+			status = "okay";
+		};
+
+		mux_intc: intc@9801B000 {
+			compatible = "Realtek,rtk-irq-mux";
+			Realtek,mux-nr = <2>;
+			#interrupt-cells = <2>;
+			interrupt-controller;
+			reg = <0x0 0x9801B000 0x0 0x100>, /* MISC_TOP MISC_ISO */
+			      <0x0 0x98007000 0x0 0x100>;
+			interrupts = <0 40 4>, <0 41 4>;
+			intr-status = <0xc>, <0x0>;
+			intr-en = <0x80>, <0x40>;
+			status = "okay";
+		};
+
+		rtk_misc_gpio: rtk_misc_gpio@9801b100 {
+			compatible = "realtek,rtk-misc-gpio-irq-mux";
+			gpio-controller;
+			#gpio-cells = <3>; /*must be the same with gpiochip.of_gpio_n_cells*/
+			Realtek,gpio_base = <0>;
+			Realtek,gpio_numbers = <101>;
+			interrupt-parent = <&mux_intc>;
+			#interrupt-cells = <1>;
+			interrupt-controller;
+			interrupts = <0 19>, <0 20>; /*GPIOA_INT   GPIODA_INT*/
+			reg = <0x0 0x9801b000 0x0 0x100>,
+			      <0x0 0x9801b100 0x0 0x100>; /* MISC_SYS MISC_GPIO*/
+			gpio-ranges = <&pinctrl 0 0 101>;
+			status = "okay";
+		};
+
+		rtk_iso_gpio: rtk_iso_gpio@98007100 {
+			compatible = "realtek,rtk-iso-gpio-irq-mux";
+			gpio-controller;
+			#gpio-cells = <3>;
+			Realtek,gpio_base = <101>;
+			Realtek,gpio_numbers = <35>;
+			interrupt-parent = <&mux_intc>;
+			#interrupt-cells = <1>;
+			interrupt-controller;
+			interrupts = <1 19>, <1 20>; /*GPIOA_INT   GPIODA_INT*/
+			reg = <0x0 0x98007000 0x0 0x100>,
+			      <0x0 0x98007100 0x0 0x100>; /* ISO_SYS ISO_GPIO*/
+			gpio-ranges = <&pinctrl 0 101 35>;
+			status = "okay";
+		};
+
+		rfkill: rfkilligpio {
+			compatible = "Realtek,rfkill";
+			gpios = <&rtk_iso_gpio 24 1 0>; /*bt power , output, default low */
+			status = "okay";
+		};
+
+		rtk,ion {
+			compatible = "Realtek,rtk-ion";
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			rtk,ion-heap@0 { /* SYSTEM_HEAP */
+				compatible = "Realtek,rtk-ion-reserve";
+				reg = <0>;
+				rtk,memory-reservation-size = <0x0>;
+			};
+
+			rtk,ion-heap@1 { /* System contig */
+				compatible = "Realtek,rtk-ion-reserve";
+				reg = <1>;
+				rtk,memory-reservation-size = <0x0>;
+			};
+
+			rtk,ion-heap@4 { /* DMA_HEAP */
+				compatible = "Realtek,rtk-ion-reserve";
+				reg = <4>;
+				rtk,memory-reservation-size = <0x0>;
+			};
+
+			rtk,ion-heap@8 { /* Audio */
+				compatible = "Realtek,rtk-ion-reserve";
+				reg = <8>;
+				rtk,memory-reserve = <
+					ION_AUDIO_HEAP_PHYS
+					ION_AUDIO_HEAP_SIZE
+					ION_AUDIO_HEAP_FLAG>;
+			};
+
+			rtk,ion-heap@7 { /* TYPE_MEDIA */
+				compatible = "Realtek,rtk-ion-reserve";
+				reg = <7>;
+				rtk,memory-reserve = <
+					ION_MEDIA_HEAP_PHYS1
+					ION_MEDIA_HEAP_SIZE1
+					ION_MEDIA_HEAP_FLAG1
+					ION_MEDIA_HEAP_PHYS2
+					ION_MEDIA_HEAP_SIZE2
+					ION_MEDIA_HEAP_FLAG2>;
+			};
+		}; /* rtk,ion */
+
+		fb {
+			compatible = "Realtek,rtk-fb";
+			buffer-cnt = <3>;
+			resolution = <1920 1080>;
+			fps = <60>;
+		};
+
+		rbus@98000000 {
+			compatible = "realtek,uio";
+			reg = <0x0 0x98000000 0x0 0x200000>;
+		};
+
+		md@9800b000 {
+			compatible = "realtek,md";
+			reg = <0x0 0x9800b000 0x0 0x1000>;
+			interrupts = <0 38 4>; /* 70 - 32 = 38 */
+			clocks = <&clk_en_1 CLK_EN_MD>;
+			resets = <&rst1 RSTN_MD>;
+		};
+
+		se@9800c000 {
+			compatible = "realtek,se";
+			reg = <0x0 0x9800c000 0x0 0x1000>;
+			interrupts = <0 20 4>; /* 52 - 32 = 20 */
+			clocks = <&clk_en_1 CLK_EN_SE>;
+			resets = <&rst1 RSTN_SE>;
+			power-domains = <&pd0 PD_SRAM_DISP_SE>;
+		};
+
+		refclk@9801b540 {
+			compatible = "realtek,uio";
+			reg = <0x0 0x9801b000 0x0 0x1000>;
+		};
+
+		hdmitx@9800D000 {
+			compatible = "realtek,rtd129x-hdmitx";
+			reg = <0x0 0x9800d000 0x0 0x560>, /* HDMITX */
+			      <0x0 0x98007200 0x0 0x4>; /* I2C1_REQ_CTRL */
+			gpio-hpd-detect = <&rtk_iso_gpio 6 0 0>; /* Hotplug detect pin */
+			clocks = <&clk_en_1 CLK_EN_HDMI>;
+			clock-names = "clk_en_hdmi";
+			resets = <&rst1 RSTN_HDMI>;
+			reset-names = "rstn_hdmi";
+
+			scdc_rr {
+				enable-scdc-rr = <0>;
+				interrupt-parent = <&mux_intc>;
+				#interrupt-cells = <1>;
+				interrupt-controller;
+				interrupts = <1 31>;
+			};
+		};
+
+		hdcptx@9800D000 {
+			compatible = "realtek,rtk129x-hdcptx";
+			reg = <0x0 0x9800d000 0x0 0x400>;
+			interrupts = <0 31 4>; /*gen Ri*/
+		};
+
+		hdmirx@98034000 {
+			compatible = "Realtek,rtk-mipi-top";
+			reg = <0x0 0x98037000 0x0 0xE0>,
+			      <0x0 0x98034000 0x0 0xF54>,
+			      <0x0 0x98035F00 0x0 0x2C>,
+			      <0x0 0x98037700 0x0 0x98>,
+			      <0x0 0x98004000 0x0 0xF0>,
+			      <0x0 0x98004100 0x0 0x104>;
+			interrupts = <0 23 4>;
+			gpio-rx-hpd-ctrl = <&rtk_iso_gpio 22 1 0>;
+			power-saving = <0>; /* 1:ON,0:OFF; Turn off RX when cable unplugged */
+			clocks = <&clk_en_2 CLK_EN_HDMIRX>,
+			         <&clk_en_1 CLK_EN_MIPI>,
+			         <&clk_en_2 CLK_EN_CBUS_TX>,
+			         <&iclk_en CLK_EN_CBUS_OSC>,
+			         <&iclk_en CLK_EN_CBUS_SYS>,
+			         <&iclk_en CLK_EN_CBUSTX_SYS>,
+			         <&iclk_en CLK_EN_CBUSRX_SYS>,
+			         <&clk_en_1 CLK_EN_TP>,
+			         <&clk_en_1 CLK_EN_CP>;
+			clock-names = "hdmirx",
+				      "mipi",
+				      "cbus_tx",
+				      "cbus_osc",
+				      "cbus_sys",
+				      "cbustx_sys",
+				      "cbusrx_sys",
+				      "tp",
+				      "cp";
+			resets = <&rst4 RSTN_HDMIRX>,
+				 <&rst4 RSTN_HDMIRX_WRAP>,
+				 <&rst1 RSTN_MIPI>,
+				 <&rst2 RSTN_CBUS_TX>,
+				 <&irst IRSTN_CBUS>,
+				 <&irst IRSTN_CBUSTX>,
+				 <&irst IRSTN_CBUSRX>,
+				 <&rst1 RSTN_TP>,
+				 <&rst1 RSTN_CP>;
+			reset-names = "hdmirx",
+				      "hdmirx_wrap",
+				      "mipi",
+				      "cbus_tx",
+				      "cbus",
+				      "cbustx",
+				      "cbusrx",
+				      "tp",
+				      "cp";
+			power-domains = <&pd0 PD_SRAM_DISP_HDMIRX>;
+		};
+
+		uart1: serial1@9801B200 {
+			compatible = "snps,dw-apb-uart";
+			interrupt-parent = <&mux_intc>;
+			reg = <0x0 0x9801B200 0x0 0x100>,
+			      <0x0 0x9801B00c 0x0 0x100>;
+			interrupts-st-mask = <0x8>;
+			interrupts = <0 3>, <0 5>; /*UR1_INT and UR1_TO_INT*/
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			clocks = <&clk_en_2 CLK_EN_UR1>;
+			resets = <&rst2 RSTN_UR1>;
+			/* This value must be overriden by the board. */
+			clock-frequency = <432000000>;
+		};
+
+		uart2: serial2@9801B400 {
+			compatible = "snps,dw-apb-uart";
+			interrupt-parent = <&mux_intc>;
+			reg = <0x0 0x9801B400 0x0 0x100>,
+			      <0x0 0x9801B00c 0x0 0x100>;
+			interrupts-st-mask = <0x100>;
+			interrupts = <0 8>, <0 13>; /*UR2_INT and UR2_TO_INT*/
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			clocks = <&clk_en_2 CLK_EN_UR2>;
+			resets = <&rst2 RSTN_UR2>;
+			/* This value must be overriden by the board. */
+			clock-frequency = <432000000>;
+		};
+
+		sdmmc@98010400 {
+			compatible = "Realtek,rtk1295-sdmmc";
+			gpios = <&rtk_misc_gpio 99 1 0>; /*sd power , output, default high  (poweroff) */
+			reg = <0x0 0x98000000 0x0 0x400>, /* CRT */
+			      <0x0 0x98010400 0x0 0x200>, /* SDMMC */
+			      <0x0 0x9801A000 0x0 0x400>, /* BS2 */
+			      <0x0 0x98012000 0x0 0xa00>, /* EMMC */
+			      <0x0 0x98010A00 0x0 0x40>; /* SDIO */
+			interrupts = <0 44 4>;
+			clocks = <&clk_en_1 CLK_EN_CR>,
+				 <&clk_en_1 CLK_EN_SD_IP>;
+			clock-names = "cr",
+				      "sd_ip";
+		};
+
+		pu_pll@98000000 {
+			compatible = "Realtek,rtk1295-pu_pll";
+			reg = <0x0 0x98000000 0x0 0x200>;
+		};
+
+		jpeg@9803e000 {
+			compatible = "Realtek,rtk1295-jpeg";
+			reg = <0x0 0x9803e000 0x0 0x1000>,
+			      <0x0 0x98000000 0x0 0x200>,
+			      <0x0 0x98007000 0x0 0x30>;
+			interrupts = <0 52 4>;
+			clocks = <&clk_en_2 CLK_EN_JPEG>;
+			clock-names = "jpeg";
+			resets = <&rst2 RSTN_JPEG>;
+		};
+
+		ve1@98040000 {
+			compatible = "Realtek,rtk1295-ve1";
+			reg = <0x0 0x98040000 0x0 0x8000>,
+			      <0x0 0x98000000 0x0 0x200>,
+			      <0x0 0x98007000 0x0 0x30>;
+			interrupts = <0 53 4>, <0 54 4>;
+			clocks = <&cc CC_CLK_VE1>,
+				 <&cc CC_CLK_VE2>;
+			clock-names = "clk_ve1",
+				      "clk_ve2";
+			resets = <&rst1 RSTN_VE1>,
+				 <&rst1 RSTN_VE2>;
+			reset-names = "ve1",
+				      "ve2";
+		};
+
+		ve3@98048000 {
+			compatible = "Realtek,rtk1295-ve3";
+			reg = <0x0 0x98048000 0x0 0x4000>,
+			      <0x0 0x98000000 0x0 0x200>,
+			      <0x0 0x98007000 0x0 0x30>;
+			interrupts = <0 55 4>;
+			clocks = <&cc CC_CLK_VE3>;
+			resets = <&rst1 RSTN_VE3>;
+		};
+
+		rpc@9801a104 {
+			compatible = "Realtek,rtk-rpc";
+			reg = <0x0 0x9801a104 0x0 0xc>, /* rpc intr en */
+			      <0x0 0x01ffe000 0x0 0x4000>, /* rpc ring buffer */
+			      <0x0 0x0001f000 0x0 0x1000>, /* rpc common */
+			      <0x0 0x9801a020 0x0 0x4>; /* rbus sync */
+			interrupts = <0 33 4>;
+		};
+
+		irda@98007400 {
+			compatible = "Realtek,rtk-irda";
+			interrupt-parent = <&mux_intc>;
+			reg = <0x0 0x98007000 0x0 0X400>,
+			      <0x0 0x98007400 0x0 0x100>;
+			interrupts = <1 5>;
+			resets = <&irst IRSTN_IR>;
+			clocks = <&iclk_en CLK_EN_MISC_IR>;
+			status = "okay";
+		};
+
+		regulators {
+			compatible = "xen,vreg";
+
+			gpu_supp: dcdc3 {
+				regulator-compatible = "dcdc3";
+				regulator-init-microvolt = <1000000>;
+			};
+		};
+
+		i2c_1: i2c@0x98007C00 {
+			compatible = "realtek,rtk-i2c";
+			reg = <0x0 0x98007C00 0x0 0x400>;
+			interrupt-parent = <&mux_intc>;
+			interrupts = <1 11>;
+			i2c-num = <1>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clocks = <&iclk_en CLK_EN_I2C1>;
+		};
+
+		i2c_2: i2c@0x9801B700 {
+			compatible = "realtek,rtk-i2c";
+			reg = <0x0 0x9801B700 0x0 0x400>;
+			interrupt-parent = <&mux_intc>;
+			interrupts = <0 26>;
+			i2c-num = <2>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clocks = <&clk_en_2 CLK_EN_MISC_I2C_2>;
+		};
+
+		i2c_3: i2c@0x9801B900 {
+			compatible = "realtek,rtk-i2c";
+			reg = <0x0 0x9801B900 0x0 0x400>;
+			interrupt-parent = <&mux_intc>;
+			interrupts = <0 23>;
+			i2c-num = <3>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clocks = <&clk_en_2 CLK_EN_MISC_I2C_3>;
+		};
+
+		i2c_4: i2c@0x9801BA00 {
+			compatible = "realtek,rtk-i2c";
+			reg = <0x0 0x9801BA00 0x0 0x400>;
+			interrupt-parent = <&mux_intc>;
+			interrupts = <0 15>;
+			i2c-num = <4>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clocks = <&clk_en_2 CLK_EN_MISC_I2C_4>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&i2c_pins_4>;
+		};
+
+		i2c_5: i2c@0x9801BB00 {
+			compatible = "realtek,rtk-i2c";
+			reg = <0x0 0x9801BB00 0x0 0x400>;
+			interrupt-parent = <&mux_intc>;
+			interrupts = <0 14>;
+			i2c-num = <5>;
+			status = "okay";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clocks = <&clk_en_2 CLK_EN_MISC_I2C_5>;
+
+			rts5400@6A {
+				compatible = "rtk-rts5400";
+				reg = <0x6A>;
+				realtek,12v-power-gpio = <&rtk_misc_gpio 16 1 0>; /*1296 u3host power, output, default low */
+			};
+		};
+
+		dptx@9803D000 {
+			compatible = "Realtek,rtk129x-dptx";
+			reg = <0x0 0x9803D000 0x0 0x1000>,
+			      <0x0 0x98000000 0x0 0x1000>,
+			      <0x0 0x98009400 0x0 0x600>,
+			      <0x0 0x98005000 0x0 0x1000>;
+			interrupts = <0 29 4>; /*gen Ri*/
+			clocks = <&clk_en_1 CLK_EN_TVE>,
+				 <&clk_en_1 CLK_EN_VO>,
+				 <&clk_en_1 CLK_EN_LVDS>;
+			resets = <&irst IRSTN_DP>,
+				 <&rst1 RSTN_TVE>,
+				 <&rst1 RSTN_VO>,
+				 <&rst1 RSTN_LVDS>;
+			reset-names = "dp",
+				      "tve",
+				      "vo",
+				      "lvds";
+			dp_hpd {
+				gpios = <&rtk_iso_gpio 7 0 0>; /*HPD, input, default N/A */
+				interrupt-parent = <&rtk_iso_gpio>;
+				interrupts = <7>; /*HPD*/
+			};
+		};
+
+		gpu: gpu@98050000 {
+			compatible = "arm,mali-midgard";
+			reg = <0x0 0x98050000 0x0 0xffff>;
+			interrupts = <0 67 4>, <0 68 4>, <0 66 4>;
+			interrupt-names = "JOB", "MMU", "GPU";
+			clocks = <&cc CC_CLK_GPU>;
+			clock-names = "clk_mali";
+			resets = <&rst1 RSTN_GPU>;
+			mali-supply = <&gpu_supp>;
+			#cooling-cells = <2>;
+			status = "okay";
+			power-model {
+				compatible = "arm,mali-simple-power-model";
+				static-coefficient = <2427750>;
+				dynamic-coefficient = <4687>;
+				ts = <20000 2000 (-20) 2>;
+				thermal-zone = "cpu-thermal";
+			};
+		};
+
+		uctrl {
+			compatible = "realtek,userspace-control";
+			clocks = <&clk_en_1 CLK_EN_TP>,
+				<&clk_en_1 CLK_EN_MD>,
+				<&clk_en_1 CLK_EN_SE>;
+			clock-names = "tp", "md", "se";
+			resets = <&rst1 RSTN_TP>,
+				<&rst1 RSTN_MD>,
+				<&rst1 RSTN_SE>;
+			reset-names = "tp", "md", "se";
+		};
+
+		pmu {
+			compatible = "arm,armv8-pmuv3";
+			interrupts = <0 48 4>;
+		};
+	}; /* passthrough */
+};
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-xenott.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-xenott.dts
new file mode 100644
index 000000000..9e1722004
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-saola-xenott.dts
@@ -0,0 +1,574 @@
+/dts-v1/;
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/memreserve/ TEE_OS_PHYS TEE_OS_SIZE;
+
+#include "rtd-129x-ion-2GB-tee.dtsi"
+#include "rtd-129x-xen-common-domu.dtsi"
+#include "rtd-1295-xen-hdmirxEDID.dtsi"
+#include "rtd-1296-xen-usb-domu.dtsi"
+/include/ "rtd-1295-xen-pinctrl-domu.dtsi"
+/include/ "rtd-1295-xen-irda.dtsi"
+
+/{
+	/* #*cells are here to keep DTC happy */
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	aliases {
+		serial1 = &uart1;
+		i2c1 = &i2c_1;
+		i2c2 = &i2c_2;
+		i2c3 = &i2c_3;
+		i2c4 = &i2c_4;
+		i2c5 = &i2c_5;
+	};
+
+	/*
+	 * Do not add other settings here other than CMA info since XEN only
+	 * bypass CMA properties
+	 */
+	chosen {
+		compatible = "Realtek,rtk1295-cma_info", "Realtek,DomU-cma_info";
+		cma-region-enable = <1>;
+		cma-region-info = <0x00000000 0x02000000 0x20000000>;
+	};
+
+	/* Extra node add by RTK so DTB could control reserve memory */
+	reserved-memory {
+		ranges;
+		#address-cells = <2>;
+		#size-cells = <2>;
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <0x0 RBUS_BASE_PHYS 0x0 RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <0x0 RPC_COMM_PHYS 0x0 RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <0x0 RPC_RINGBUF_PHYS 0x0 RPC_RINGBUF_SIZE>;
+		};
+
+		phys_resv@0 {
+			reg = <0x0 SYS_BOOTCODE_MEMBASE 0x0 SYS_BOOTCODE_MEMSIZE>,
+			      <0x0 RPC_COMM_PHYS 0x0 RPC_COMM_SIZE>,
+			      <0x0 RPC_RINGBUF_PHYS 0x0 RPC_RINGBUF_SIZE>,
+			      <0x0 ION_AUDIO_HEAP_PHYS 0x0 ION_AUDIO_HEAP_SIZE>,
+			      <0x0 ION_MEDIA_HEAP_PHYS1 0x0 ION_MEDIA_HEAP_SIZE1>,
+			      <0x0 ACPU_IDMEM_PHYS 0x0 ACPU_IDMEM_SIZE>,
+			      <0x0 ION_MEDIA_HEAP_PHYS2 0x0 ION_MEDIA_HEAP_SIZE2>;
+		};
+
+		Tee_reserved: tee@0 {
+			no-map;
+			reg = <0x0 0x10100000 0x0 0x00F00000>;
+		};
+	};
+
+	passthrough {
+		compatible = "simple-bus";
+		ranges;
+		#address-cells = <2>;
+		#size-cells = <2>;
+
+		firmware {
+			android {
+				compatible = "android,firmware";
+
+				fstab {
+					compatible = "android,fstab";
+
+					/* 51712 is MAJOR number of xenblk defined under include/uapi/linux/major.h */
+					system {
+						compatible = "android,system";
+						dev = "/dev/block/vbd/51712/by-name/system";
+						type = "ext4";
+						mnt_flags = "ro,noatime";
+						fsmgr_flags = "wait";
+					};
+					vendor {
+						compatible = "android,vendor";
+						dev = "/dev/block/vbd/51712/by-name/vendor";
+						type = "ext4";
+						mnt_flags = "ro,noatime";
+						fsmgr_flags = "wait";
+					};
+				};
+			};
+			optee {
+				compatible = "linaro,optee-tz";
+				method = "smc";
+			};
+		};
+
+		pinctrl: pinctrl@9801A000 {
+			compatible = "realtek,rtk129x-pinctrl";
+			reg = <0x0 0x9801A000 0x0 0x97c>,
+			      <0x0 0x9804d000 0x0 0x010>,
+			      <0x0 0x98012000 0x0 0x640>,
+			      <0x0 0x98007000 0x0 0x340>;
+			#gpio-range-cells = <3>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&sdcard_pins_low>,
+				    <&sdcard_pins_high>;
+			status = "okay";
+		};
+
+		mux_intc: intc@9801B000 {
+			compatible = "Realtek,rtk-irq-mux";
+			Realtek,mux-nr = <2>;
+			#interrupt-cells = <2>;
+			interrupt-controller;
+			reg = <0x0 0x9801B000 0x0 0x100>, /* MISC_TOP MISC_ISO */
+			      <0x0 0x98007000 0x0 0x100>;
+			interrupts = <0 40 4>, <0 41 4>;
+			intr-status = <0xc>, <0x0>;
+			intr-en = <0x80>, <0x40>;
+			status = "okay";
+		};
+
+		rtk_misc_gpio: rtk_misc_gpio@9801b100 {
+			compatible = "realtek,rtk-misc-gpio-irq-mux";
+			gpio-controller;
+			#gpio-cells = <3>; /*must be the same with gpiochip.of_gpio_n_cells*/
+			Realtek,gpio_base = <0>;
+			Realtek,gpio_numbers = <101>;
+			interrupt-parent = <&mux_intc>;
+			#interrupt-cells = <1>;
+			interrupt-controller;
+			interrupts = <0 19>, <0 20>; /*GPIOA_INT   GPIODA_INT*/
+			reg = <0x0 0x9801b000 0x0 0x100>,
+			      <0x0 0x9801b100 0x0 0x100>; /* MISC_SYS MISC_GPIO*/
+			gpio-ranges = <&pinctrl 0 0 101>;
+			status = "okay";
+		};
+
+		rtk_iso_gpio: rtk_iso_gpio@98007100 {
+			compatible = "realtek,rtk-iso-gpio-irq-mux";
+			gpio-controller;
+			#gpio-cells = <3>;
+			Realtek,gpio_base = <101>;
+			Realtek,gpio_numbers = <35>;
+			interrupt-parent = <&mux_intc>;
+			#interrupt-cells = <1>;
+			interrupt-controller;
+			interrupts = <1 19>, <1 20>; /*GPIOA_INT   GPIODA_INT*/
+			reg = <0x0 0x98007000 0x0 0x100>,
+			      <0x0 0x98007100 0x0 0x100>; /* ISO_SYS ISO_GPIO*/
+			gpio-ranges = <&pinctrl 0 101 35>;
+			status = "okay";
+		};
+
+		rfkill: rfkilligpio {
+			compatible = "Realtek,rfkill";
+			gpios = <&rtk_iso_gpio 24 1 0>; /*bt power , output, default low */
+			status = "okay";
+		};
+
+		rtk,ion {
+			compatible = "Realtek,rtk-ion";
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			rtk,ion-heap@0 { /* SYSTEM_HEAP */
+				compatible = "Realtek,rtk-ion-reserve";
+				reg = <0>;
+				rtk,memory-reservation-size = <0x0>;
+			};
+
+			rtk,ion-heap@1 { /* System contig */
+				compatible = "Realtek,rtk-ion-reserve";
+				reg = <1>;
+				rtk,memory-reservation-size = <0x0>;
+			};
+
+			rtk,ion-heap@4 { /* DMA_HEAP */
+				compatible = "Realtek,rtk-ion-reserve";
+				reg = <4>;
+				rtk,memory-reservation-size = <0x0>;
+			};
+
+			rtk,ion-heap@8 { /* Audio */
+				compatible = "Realtek,rtk-ion-reserve";
+				reg = <8>;
+				rtk,memory-reserve = <
+					ION_AUDIO_HEAP_PHYS
+					ION_AUDIO_HEAP_SIZE
+					ION_AUDIO_HEAP_FLAG>;
+			};
+
+			rtk,ion-heap@7 { /* TYPE_MEDIA */
+				compatible = "Realtek,rtk-ion-reserve";
+				reg = <7>;
+				rtk,memory-reserve = <
+					ION_MEDIA_HEAP_PHYS1
+					ION_MEDIA_HEAP_SIZE1
+					ION_MEDIA_HEAP_FLAG1
+					ION_MEDIA_HEAP_PHYS2
+					ION_MEDIA_HEAP_SIZE2
+					ION_MEDIA_HEAP_FLAG2>;
+			};
+		}; /* rtk,ion */
+
+		fb {
+			compatible = "Realtek,rtk-fb";
+			buffer-cnt = <3>;
+			resolution = <1920 1080>;
+			fps = <60>;
+		};
+
+		rbus@98000000 {
+			compatible = "realtek,uio";
+			reg = <0x0 0x98000000 0x0 0x200000>;
+		};
+
+		md@9800b000 {
+			compatible = "realtek,md";
+			reg = <0x0 0x9800b000 0x0 0x1000>;
+			interrupts = <0 38 4>; /* 70 - 32 = 38 */
+			clocks = <&clk_en_1 CLK_EN_MD>;
+			resets = <&rst1 RSTN_MD>;
+		};
+
+		se@9800c000 {
+			compatible = "realtek,se";
+			reg = <0x0 0x9800c000 0x0 0x1000>;
+			interrupts = <0 20 4>; /* 52 - 32 = 20 */
+			clocks = <&clk_en_1 CLK_EN_SE>;
+			resets = <&rst1 RSTN_SE>;
+			power-domains = <&pd0 PD_SRAM_DISP_SE>;
+		};
+
+		refclk@9801b540 {
+			compatible = "realtek,uio";
+			reg = <0x0 0x9801b000 0x0 0x1000>;
+		};
+
+		hdmitx@9800D000 {
+			compatible = "realtek,rtd129x-hdmitx";
+			reg = <0x0 0x9800d000 0x0 0x560>, /* HDMITX */
+			      <0x0 0x98007200 0x0 0x4>; /* I2C1_REQ_CTRL */
+			gpio-hpd-detect = <&rtk_iso_gpio 6 0 0>; /* Hotplug detect pin */
+			clocks = <&clk_en_1 CLK_EN_HDMI>;
+			clock-names = "clk_en_hdmi";
+			resets = <&rst1 RSTN_HDMI>;
+			reset-names = "rstn_hdmi";
+
+			scdc_rr {
+				enable-scdc-rr = <0>;
+				interrupt-parent = <&mux_intc>;
+				#interrupt-cells = <1>;
+				interrupt-controller;
+				interrupts = <1 31>;
+			};
+		};
+
+		hdcptx@9800D000 {
+			compatible = "realtek,rtk129x-hdcptx";
+			reg = <0x0 0x9800d000 0x0 0x400>;
+			interrupts = <0 31 4>; /*gen Ri*/
+		};
+
+		hdmirx@98034000 {
+			compatible = "Realtek,rtk-mipi-top";
+			reg = <0x0 0x98037000 0x0 0xE0>,
+			      <0x0 0x98034000 0x0 0xF54>,
+			      <0x0 0x98035F00 0x0 0x2C>,
+			      <0x0 0x98037700 0x0 0x98>,
+			      <0x0 0x98004000 0x0 0xF0>,
+			      <0x0 0x98004100 0x0 0x104>;
+			interrupts = <0 23 4>;
+			gpio-rx-hpd-ctrl = <&rtk_iso_gpio 22 1 0>;
+			power-saving = <0>; /* 1:ON,0:OFF; Turn off RX when cable unplugged */
+			clocks = <&clk_en_2 CLK_EN_HDMIRX>,
+			         <&clk_en_1 CLK_EN_MIPI>,
+			         <&clk_en_2 CLK_EN_CBUS_TX>,
+			         <&iclk_en CLK_EN_CBUS_OSC>,
+			         <&iclk_en CLK_EN_CBUS_SYS>,
+			         <&iclk_en CLK_EN_CBUSTX_SYS>,
+			         <&iclk_en CLK_EN_CBUSRX_SYS>,
+			         <&clk_en_1 CLK_EN_TP>,
+			         <&clk_en_1 CLK_EN_CP>;
+			clock-names = "hdmirx",
+				      "mipi",
+				      "cbus_tx",
+				      "cbus_osc",
+				      "cbus_sys",
+				      "cbustx_sys",
+				      "cbusrx_sys",
+				      "tp",
+				      "cp";
+			resets = <&rst4 RSTN_HDMIRX>,
+				 <&rst4 RSTN_HDMIRX_WRAP>,
+				 <&rst1 RSTN_MIPI>,
+				 <&rst2 RSTN_CBUS_TX>,
+				 <&irst IRSTN_CBUS>,
+				 <&irst IRSTN_CBUSTX>,
+				 <&irst IRSTN_CBUSRX>,
+				 <&rst1 RSTN_TP>,
+				 <&rst1 RSTN_CP>;
+			reset-names = "hdmirx",
+				      "hdmirx_wrap",
+				      "mipi",
+				      "cbus_tx",
+				      "cbus",
+				      "cbustx",
+				      "cbusrx",
+				      "tp",
+				      "cp";
+			power-domains = <&pd0 PD_SRAM_DISP_HDMIRX>;
+		};
+
+		uart1: serial1@9801B200 {
+			compatible = "snps,dw-apb-uart";
+			interrupt-parent = <&mux_intc>;
+			reg = <0x0 0x9801B200 0x0 0x100>,
+			      <0x0 0x9801B00c 0x0 0x100>;
+			interrupts-st-mask = <0x8>;
+			interrupts = <0 3>, <0 5>; /*UR1_INT and UR1_TO_INT*/
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			clocks = <&clk_en_2 CLK_EN_UR1>;
+			resets = <&rst2 RSTN_UR1>;
+			/* This value must be overriden by the board. */
+			clock-frequency = <432000000>;
+		};
+
+		uart2: serial2@9801B400 {
+			compatible = "snps,dw-apb-uart";
+			interrupt-parent = <&mux_intc>;
+			reg = <0x0 0x9801B400 0x0 0x100>,
+			      <0x0 0x9801B00c 0x0 0x100>;
+			interrupts-st-mask = <0x100>;
+			interrupts = <0 8>, <0 13>; /*UR2_INT and UR2_TO_INT*/
+			reg-shift = <2>;
+			reg-io-width = <4>;
+			clocks = <&clk_en_2 CLK_EN_UR2>;
+			resets = <&rst2 RSTN_UR2>;
+			/* This value must be overriden by the board. */
+			clock-frequency = <432000000>;
+		};
+
+		sdmmc@98010400 {
+			compatible = "Realtek,rtk1295-sdmmc";
+			gpios = <&rtk_misc_gpio 99 1 0>; /*sd power , output, default high  (poweroff) */
+			reg = <0x0 0x98000000 0x0 0x400>, /* CRT */
+			      <0x0 0x98010400 0x0 0x200>, /* SDMMC */
+			      <0x0 0x9801A000 0x0 0x400>, /* BS2 */
+			      <0x0 0x98012000 0x0 0xa00>, /* EMMC */
+			      <0x0 0x98010A00 0x0 0x40>; /* SDIO */
+			interrupts = <0 44 4>;
+			clocks = <&clk_en_1 CLK_EN_CR>,
+				 <&clk_en_1 CLK_EN_SD_IP>;
+			clock-names = "cr",
+				      "sd_ip";
+		};
+
+		pu_pll@98000000 {
+			compatible = "Realtek,rtk1295-pu_pll";
+			reg = <0x0 0x98000000 0x0 0x200>;
+		};
+
+		jpeg@9803e000 {
+			compatible = "Realtek,rtk1295-jpeg";
+			reg = <0x0 0x9803e000 0x0 0x1000>,
+			      <0x0 0x98000000 0x0 0x200>,
+			      <0x0 0x98007000 0x0 0x30>;
+			interrupts = <0 52 4>;
+			clocks = <&clk_en_2 CLK_EN_JPEG>;
+			clock-names = "jpeg";
+			resets = <&rst2 RSTN_JPEG>;
+		};
+
+		ve1@98040000 {
+			compatible = "Realtek,rtk1295-ve1";
+			reg = <0x0 0x98040000 0x0 0x8000>,
+			      <0x0 0x98000000 0x0 0x200>,
+			      <0x0 0x98007000 0x0 0x30>;
+			interrupts = <0 53 4>, <0 54 4>;
+			clocks = <&cc CC_CLK_VE1>,
+				 <&cc CC_CLK_VE2>;
+			clock-names = "clk_ve1",
+				      "clk_ve2";
+			resets = <&rst1 RSTN_VE1>,
+				 <&rst1 RSTN_VE2>;
+			reset-names = "ve1",
+				      "ve2";
+		};
+
+		ve3@98048000 {
+			compatible = "Realtek,rtk1295-ve3";
+			reg = <0x0 0x98048000 0x0 0x4000>,
+			      <0x0 0x98000000 0x0 0x200>,
+			      <0x0 0x98007000 0x0 0x30>;
+			interrupts = <0 55 4>;
+			clocks = <&cc CC_CLK_VE3>;
+			resets = <&rst1 RSTN_VE3>;
+		};
+
+		rpc@9801a104 {
+			compatible = "Realtek,rtk-rpc";
+			reg = <0x0 0x9801a104 0x0 0xc>, /* rpc intr en */
+			      <0x0 0x01ffe000 0x0 0x4000>, /* rpc ring buffer */
+			      <0x0 0x0001f000 0x0 0x1000>, /* rpc common */
+			      <0x0 0x9801a020 0x0 0x4>; /* rbus sync */
+			interrupts = <0 33 4>;
+		};
+
+		irda@98007400 {
+			compatible = "Realtek,rtk-irda";
+			interrupt-parent = <&mux_intc>;
+			reg = <0x0 0x98007000 0x0 0X400>,
+			      <0x0 0x98007400 0x0 0x100>;
+			interrupts = <1 5>;
+			resets = <&irst IRSTN_IR>;
+			clocks = <&iclk_en CLK_EN_MISC_IR>;
+			status = "okay";
+		};
+
+		regulators {
+			compatible = "xen,vreg";
+
+			gpu_supp: dcdc3 {
+				regulator-compatible = "dcdc3";
+				regulator-init-microvolt = <1000000>;
+			};
+		};
+
+		i2c_1: i2c@0x98007C00 {
+			compatible = "realtek,rtk-i2c";
+			reg = <0x0 0x98007C00 0x0 0x400>;
+			interrupt-parent = <&mux_intc>;
+			interrupts = <1 11>;
+			i2c-num = <1>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clocks = <&iclk_en CLK_EN_I2C1>;
+		};
+
+		i2c_2: i2c@0x9801B700 {
+			compatible = "realtek,rtk-i2c";
+			reg = <0x0 0x9801B700 0x0 0x400>;
+			interrupt-parent = <&mux_intc>;
+			interrupts = <0 26>;
+			i2c-num = <2>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clocks = <&clk_en_2 CLK_EN_MISC_I2C_2>;
+		};
+
+		i2c_3: i2c@0x9801B900 {
+			compatible = "realtek,rtk-i2c";
+			reg = <0x0 0x9801B900 0x0 0x400>;
+			interrupt-parent = <&mux_intc>;
+			interrupts = <0 23>;
+			i2c-num = <3>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clocks = <&clk_en_2 CLK_EN_MISC_I2C_3>;
+		};
+
+		i2c_4: i2c@0x9801BA00 {
+			compatible = "realtek,rtk-i2c";
+			reg = <0x0 0x9801BA00 0x0 0x400>;
+			interrupt-parent = <&mux_intc>;
+			interrupts = <0 15>;
+			i2c-num = <4>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clocks = <&clk_en_2 CLK_EN_MISC_I2C_4>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&i2c_pins_4>;
+		};
+
+		i2c_5: i2c@0x9801BB00 {
+			compatible = "realtek,rtk-i2c";
+			reg = <0x0 0x9801BB00 0x0 0x400>;
+			interrupt-parent = <&mux_intc>;
+			interrupts = <0 14>;
+			i2c-num = <5>;
+			status = "okay";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clocks = <&clk_en_2 CLK_EN_MISC_I2C_5>;
+
+			rts5400@6A {
+				compatible = "rtk-rts5400";
+				reg = <0x6A>;
+				realtek,12v-power-gpio = <&rtk_misc_gpio 16 1 0>; /*1296 u3host power, output, default low */
+			};
+		};
+
+		dptx@9803D000 {
+			compatible = "Realtek,rtk129x-dptx";
+			reg = <0x0 0x9803D000 0x0 0x1000>,
+			      <0x0 0x98000000 0x0 0x1000>,
+			      <0x0 0x98009400 0x0 0x600>,
+			      <0x0 0x98005000 0x0 0x1000>;
+			interrupts = <0 29 4>; /*gen Ri*/
+			clocks = <&clk_en_1 CLK_EN_TVE>,
+				 <&clk_en_1 CLK_EN_VO>,
+				 <&clk_en_1 CLK_EN_LVDS>;
+			resets = <&irst IRSTN_DP>,
+				 <&rst1 RSTN_TVE>,
+				 <&rst1 RSTN_VO>,
+				 <&rst1 RSTN_LVDS>;
+			reset-names = "dp",
+				      "tve",
+				      "vo",
+				      "lvds";
+			dp_hpd {
+				gpios = <&rtk_iso_gpio 7 0 0>; /*HPD, input, default N/A */
+				interrupt-parent = <&rtk_iso_gpio>;
+				interrupts = <7>; /*HPD*/
+			};
+		};
+
+		gpu: gpu@98050000 {
+			compatible = "arm,mali-midgard";
+			reg = <0x0 0x98050000 0x0 0xffff>;
+			interrupts = <0 67 4>, <0 68 4>, <0 66 4>;
+			interrupt-names = "JOB", "MMU", "GPU";
+			clocks = <&cc CC_CLK_GPU>;
+			clock-names = "clk_mali";
+			resets = <&rst1 RSTN_GPU>;
+			mali-supply = <&gpu_supp>;
+			#cooling-cells = <2>;
+			status = "okay";
+			power-model {
+				compatible = "arm,mali-simple-power-model";
+				static-coefficient = <2427750>;
+				dynamic-coefficient = <4687>;
+				ts = <20000 2000 (-20) 2>;
+				thermal-zone = "cpu-thermal";
+			};
+		};
+
+		uctrl {
+			compatible = "realtek,userspace-control";
+			clocks = <&clk_en_1 CLK_EN_TP>,
+				<&clk_en_1 CLK_EN_MD>,
+				<&clk_en_1 CLK_EN_SE>;
+			clock-names = "tp", "md", "se";
+			resets = <&rst1 RSTN_TP>,
+				<&rst1 RSTN_MD>,
+				<&rst1 RSTN_SE>;
+			reset-names = "tp", "md", "se";
+		};
+
+		pmu {
+			compatible = "arm,armv8-pmuv3";
+			interrupts = <0 48 4>;
+		};
+	}; /* passthrough */
+};
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-sata.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-1296-sata.dtsi
new file mode 100644
index 000000000..025a98391
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-sata.dtsi
@@ -0,0 +1,90 @@
+/ {
+	/include/ "rtd-129x-sata.dtsi"
+
+	sata_phy: sata_phy@9803FF60 {
+		clocks = <&clk_en_1 7>;
+		sata-phy@0 {
+			reg = <0>;
+			resets = <&rst1 10>;
+			reset-names = "rstn_sata_phy_pow_0";
+			spread-spectrum = <0>;
+			phy-param = <0x00001111>, <0x00005111>, <0x00009111>,
+					<0x336a0511>, <0x336a4511>, <0x336a8511>,
+					<0xE0700111>, <0xE05C4111>, <0xE04A8111>,
+					<0x00150611>, <0x00154611>, <0x00158611>,
+					<0xC6000A11>, <0xC6004A11>, <0xC6008A11>,
+					<0x70000211>, <0x70004211>, <0x70008211>,
+					<0xC6600A11>, <0xC6604A11>, <0xC6608A11>,
+					<0x20041911>, <0x20045911>, <0x20049911>,
+					<0x94aa2011>, <0x94aa6011>, <0x94aaa011>,
+					<0x17171511>, <0x17175511>, <0x17179511>,
+					<0x07701611>, <0x07705611>, <0x07709611>,
+					<0x40002a11>, <0x40006a11>, <0x4000aa11>,
+					<0x27710311>, <0x27684311>, <0x27648311>,
+					<0x29001011>, <0x29005011>, <0x29009011>,
+					<0x40000C11>, <0x40004C11>, <0x40008C11>,
+					<0x00271711>, <0x00275711>, <0x00279711>;
+			/delete-property/ phy-param;
+			tx-driving = <2>;
+			
+			tx-driving-tbl = // user can define tx driving here //
+					<0x94a72011>, <0x94a76011>, <0x94a7a011>,
+					<0x587a2111>, <0x587a6111>, <0x587aa111>;
+			/delete-property/ tx-driving-tbl;
+		};
+		sata-phy@1 {
+			reg = <1>;
+			resets = <&rst4 7>;
+			reset-names = "rstn_sata_phy_pow_1";
+			spread-spectrum = <0>;
+			phy-param = <0x00001111>, <0x00005111>, <0x00009111>,
+					<0x336a0511>, <0x336a4511>, <0x336a8511>,
+					<0xE0700111>, <0xE05C4111>, <0xE04A8111>,
+					<0x00150611>, <0x00154611>, <0x00158611>,
+					<0xC6000A11>, <0xC6004A11>, <0xC6008A11>,
+					<0x70000211>, <0x70004211>, <0x70008211>,
+					<0xC6600A11>, <0xC6604A11>, <0xC6608A11>,
+					<0x20041911>, <0x20045911>, <0x20049911>,
+					<0x94aa2011>, <0x94aa6011>, <0x94aaa011>,
+					<0x17171511>, <0x17175511>, <0x17179511>,
+					<0x07701611>, <0x07705611>, <0x07709611>,
+					<0x40002a11>, <0x40006a11>, <0x4000aa11>,
+					<0x27710311>, <0x27684311>, <0x27648311>,
+					<0x29001011>, <0x29005011>, <0x29009011>,
+					<0x40000C11>, <0x40004C11>, <0x40008C11>,
+					<0x00271711>, <0x00275711>, <0x00279711>;
+			/delete-property/ phy-param;
+			tx-driving = <2>;
+			
+			tx-driving-tbl = // user can define tx driving here //
+					<0x94a72011>, <0x94a76011>, <0x94a7a011>,
+					<0x587a2111>, <0x587a6111>, <0x587aa111>;
+			/delete-property/ tx-driving-tbl;
+		};
+	};
+
+	ahci_sata: sata@9803F000 {
+		clocks = <&clk_en_1 2>,
+			<&clk_en_1 7>,
+			<&clk_en_2 25>,
+			<&clk_en_2 26>;
+		sata-port@0 {
+			reg = <0>;
+			phys = <&sata_phy 0>;
+			resets = <&rst1 5>,
+				<&rst1 7>;
+			reset-names = "rstn_sata_0",
+				"rstn_sata_phy_0";
+			gpios = <&rtk_misc_gpio 56 1 1>;
+		};
+		sata-port@1 {
+			reg = <1>;
+			phys = <&sata_phy 1>;
+			resets = <&rst4 10>,
+				<&rst4 9>;
+			reset-names = "rstn_sata_1",
+				"rstn_sata_phy_1";
+			gpios = <&rtk_iso_gpio 15 1 1>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-tm-f2-210.dts b/arch/arm64/boot/dts/realtek.alt/rtd-1296-tm-f2-210.dts
new file mode 100644
index 000000000..3c153b43e
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-tm-f2-210.dts
@@ -0,0 +1,257 @@
+// SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause)
+/*
+ * Copyright (c) 2021 Celliwig
+ */
+
+/dts-v1/;
+
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+/memreserve/ SYS_BOOTCODE_MEMBASE SYS_BOOTCODE_MEMSIZE;
+/memreserve/ RPC_COMM_PHYS RPC_COMM_SIZE;
+/memreserve/ RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE;
+/memreserve/ ROOTFS_NORMAL_START ROOTFS_NORMAL_SIZE;
+/memreserve/ ACPU_IDMEM_PHYS ACPU_IDMEM_SIZE;
+/memreserve/ TEE_OS_PHYS TEE_OS_SIZE;
+
+#include "rtd-1296.dtsi"
+
+/ {
+	compatible = "terramaster,f2-210", "realtek,rtd1296";
+	model = "TerraMaster F2-210";
+
+	aliases {
+		serial0 = &uart0;
+	};
+
+	pinctrl@9801A000 {
+		pinctrl-names = "default";
+		pinctrl-0 = <&sdcard_pins_low>,
+			<&sdcard_pins_high>,
+			<&uart0_pins>,
+			<&uart1_pins>,
+			<&uart2_pins_0>,
+			<&i2c_pins_6>,
+			<&pcie1_clk_pins>,
+			<&pcie2_clk_pins>,
+			<&rgmii0_pins>,
+			<&ir_rx_pins>,
+			<&ir_tx_pins>,
+			<&spdif_pins>,
+			<&spi_pins_loc_gpio>,
+			<&pwm0_0_pins>,
+			<&dc_fan_sensor_pins>,
+			<&etn_led_pins>,
+			<&gspi_pins>;
+		status = "okay";
+	};
+
+	rtk_usb_power_manager@0 {
+		compatible = "Realtek,usb-manager";
+		realtek,port0-power-gpio = <&rtk_iso_gpio 0x01 0x01 0x00>;	/* USB DRD */
+		realtek,port1-power-gpio = <&rtk_iso_gpio 0x1f 0x01 0x00>;	/* u2host power, output, default low */
+		realtek,port3-power-gpio = <&rtk_iso_gpio 0x20 0x01 0x00>;	/* 1296 u3host power, output, default low */
+		status = "okay";
+	};
+
+	firmware {
+		optee {
+			compatible = "linaro,optee-tz";
+			method = "smc";
+		};
+	};
+
+	arch_timer {
+		clock-frequency = <27000000>;
+	};
+
+	rtk_misc_gpio: rtk_misc_gpio@9801b100 {
+		gpios = <&rtk_misc_gpio 0x08 0x00 0x00>;
+	};
+
+	serial0@98007800 {
+		compatible = "snps,dw-apb-uart";
+		clock-frequency = <0x19bfcc0>;
+		status = "okay";
+	};
+
+	uart1: serial1@9801B200 {
+		compatible = "snps,dw-apb-uart";
+		status = "disabled";
+	};
+
+	hwnat: gmac@98060000 {
+		compatible = "Realtek,rtd1295-hwnat";
+		offload_enable = <0x01>;
+		status = "disabled";
+	};
+
+	timer0@9801B000 {
+		clock-frequency = <0x19bfcc0>;
+	};
+
+	timer1@9801B000 {
+		clock-frequency = <0x325aa0>;
+	};
+
+	pcie2@9803B000 {
+		compatible = "Realtek,rtd1295-pcie-slot2";
+		speed-mode = <0x01>;
+	};
+
+	emmc@98012000 {
+		compatible = "Realtek,rtk1295-emmc";
+		status = "disabled";
+	};
+
+	pu_pll@98000000 {
+		compatible = "Realtek,rtk1295-pu_pll";
+		status = "okay";
+	};
+
+        rtc@9801B600 {
+                compatible = "realtek,rtk-rtc";
+                rtc-base-year = <0x7e0>;
+        };
+
+
+	spi_0: spi@9801BD00 {
+		compatible = "Realtek,rtk129x-spi";
+		status = "disabled";					/* Disabled in the original DTB!?! */
+	};
+
+	pwm: pwm@980070D0 {
+		compatible = "Realtek,rtd1295-pwm";
+		status = "okay";
+		pwm_0 {
+			enable = <1>;
+			duty_rate = <0x32>;				/* default duty_rate 0 ~ 100 */
+		};
+		pwm_1 {
+			enable = <1>;
+			duty_rate = <0x32>;				/* default duty_rate 0 ~ 100 */
+		};
+	};
+
+	rtk_fan: rtk_fan@9801BC00 {
+		compatible = "Realtek,rtd129x-fan";
+		reg = <0x9801BC00 0x14>, <0x9801A910 0x4>;
+		interrupt-parent = <&mux_intc>;
+		interrupts = <0x00 0x1d>;
+		status = "okay";
+
+		pwms = <&pwm 0x00 0x93f6>;				/* (1) pwm node (2) pwm id (3) out period_ns (1/26400 ns) */
+		pwm-names = "pwm_fan";
+
+		timer_target = <0x100000>;
+		fan_debounce = <0x0>;					/* 0x0~0x7 */
+		clocks = <&clk_en_2 CLK_EN_FAN>;
+		clock-names = "clk_en_fan";
+		resets = <&rst4 RSTN_FAN>;
+		reset-names = "rstn_fan";
+	};
+
+	power-management {
+		compatible = "Realtek,power-management";
+		wakeup-gpio-list = <&rtk_iso_gpio 0x05 0x00 0x00>,	/* Power Key */
+			<&rtk_iso_gpio 0x0e 0x00 0x00>,
+			<&rtk_iso_gpio 0x21 0x00 0x00>;
+		wakeup-gpio-enable = <1>, <0>, <1>;
+		wakeup-gpio-activity = <1>, <0>, <0>;
+	};
+
+	dptx@9803D000 {
+		compatible = "Realtek,rtk-dptx";
+		status = "disable";
+	};
+
+	chosen {
+		stdout-path = "serial0:115200n8";
+		compatible = "Realtek,rtk1295-cma_info";
+		cma-region-enable = <0x01>;
+		cma-region-info = <0x00 0x1000000 0x11000000>;
+	};
+
+	memory {
+		device_type = "memory";
+		reg = <0x00 0x40000000>;
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		rbus@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "rbus";
+			reg = <RBUS_BASE_PHYS RBUS_BASE_SIZE>;
+			rtk_rbus_barrier_flag;
+		};
+
+		common@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "common";
+			reg = <RPC_COMM_PHYS RPC_COMM_SIZE>;
+		};
+
+		ringbuf@0 {
+			compatible = "rsvmem-remap";
+			save_remap_name = "ringbuf";
+			reg = <RPC_RINGBUF_PHYS RPC_RINGBUF_SIZE>;
+		};
+	};
+
+	rtk,ion {
+		compatible = "Realtek,rtk-ion";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		rtk,ion-heap@0 { /* SYSTEM_HEAP */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <0>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@1 { /* System contig */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <1>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@4 { /* DMA_HEAP */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <4>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+	};
+
+	fb {
+		compatible = "Realtek,rtk-fb";
+		buffer-cnt = <0x02>;
+		resolution = <0x780 0x438>;
+		fps = <0x3c>;
+		pixel_format = <0x07>;
+		status = "okay";
+	};
+
+	cec0@98037800 {
+		status = "disabled";
+	};
+
+	gpio-keys {
+		compatible = "gpio-keys";
+		status = "okay";
+		autorepeat;
+
+		power-button {
+			label = "Power Button";
+			gpios = <&rtk_iso_gpio 0x05 0x00 0x01>;
+			linux,code = <0x74>;
+		};
+	};
+
+	rfkilligpio{
+		status = "okay";
+	};
+};
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-usb-xen-pass.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-1296-usb-xen-pass.dtsi
new file mode 100644
index 000000000..0e9d667ab
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-usb-xen-pass.dtsi
@@ -0,0 +1,84 @@
+
+/ {
+	/include/ "rtd-129x-usb.dtsi"
+
+	rtk_usb_power_manager@0 {
+		compatible = "Realtek,usb-manager";
+		xen,passthrough;
+	};
+
+	dwc3_drd: rtk_dwc3_drd@98013200 {
+		compatible = "Realtek,dwc3";
+		xen,passthrough;
+
+		dwc3_drd@98020000 {
+			xen,passthrough;
+		};
+
+		rtk_dwc3_drd_type_c@0 {
+			compatible = "Realtek,dwc3-type_c";
+			xen,passthrough;
+		};
+
+	};
+
+	dwc3_u2host: rtk_dwc3_u2host@98013E00 {
+		compatible = "Realtek,dwc3";
+		xen,passthrough;
+
+		dwc3_u2host@98029000 {
+			xen,passthrough;
+		};
+	};
+
+	ehci@98013000 {
+		compatible = "Realtek,rtd129x-ehci";
+		xen,passthrough;
+	};
+
+	ohci@98013400 {
+		compatible = "Realtek,rtd129x-ohci";
+		xen,passthrough;
+	};
+
+	dwc3_u3host_usb3phy@0 {
+		compatible = "Realtek,usb3phy";
+		xen,passthrough;
+	};
+
+	dwc3_u3host_usb2phy@0 {
+		compatible = "Realtek,usb2phy";
+		xen,passthrough;
+	};
+
+	dwc3_u3host: rtk_dwc3_u3host@98013E00 {
+		compatible = "Realtek,dwc3";
+		xen,passthrough;
+
+		dwc3_u3host@981F0000 {
+			xen,passthrough;
+		};
+	};
+
+};
+
+/* Nodes under rtd-129x-usb.dtsi which need passthrough */
+&dwc3_drd_usb3phy {
+	xen,passthrough;
+};
+
+&dwc3_drd_usb2phy {
+	xen,passthrough;
+};
+
+&dwc3_u2host_usb2phy {
+	xen,passthrough;
+};
+
+&ehci_phy_rle0599 {
+	xen,passthrough;
+};
+
+&usb2_udc {
+	xen,passthrough;
+};
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-usb.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-1296-usb.dtsi
new file mode 100644
index 000000000..d214804cf
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-usb.dtsi
@@ -0,0 +1,65 @@
+
+/ {
+	/include/ "rtd-129x-usb.dtsi"
+
+	rtk_usb_power_manager@0 {
+		compatible = "Realtek,usb-manager";
+		realtek,port1-power-gpio = <&rtk_iso_gpio 31 1 0>; /*u2host power, output, default low */
+		realtek,port2-power-gpio = <&rtk_misc_gpio 19 1 0>; /*ehci power, output, default low */
+		realtek,port3-power-gpio = <&rtk_iso_gpio 32 1 0>; /*1296 u3host power, output, default low */
+
+		status = "okay";
+	};
+
+	dwc3_drd: rtk_dwc3_drd@98013200 {
+		compatible = "Realtek,dwc3";
+
+		status = "okay";
+
+		dwc3_drd@98020000 {
+			dr_mode = "peripheral"; /*host, peripheral*/
+		};
+
+		rtk_dwc3_drd_type_c@0 {
+			compatible = "Realtek,dwc3-type_c";
+			drd_mode;  //depend on dr_mode = "peripheral"
+		};
+
+	};
+
+	dwc3_u2host: rtk_dwc3_u2host@98013E00 {
+		compatible = "Realtek,dwc3";
+
+		status = "okay";
+	};
+
+	ehci@98013000 {
+		compatible = "Realtek,rtd129x-ehci";
+
+		status = "okay";
+	};
+
+	ohci@98013400 {
+		compatible = "Realtek,rtd129x-ohci";
+
+		status = "okay";
+	};
+
+	dwc3_u3host_usb3phy@0 {
+		compatible = "Realtek,usb3phy";
+
+		status = "okay";
+	};
+
+	dwc3_u3host_usb2phy@0 {
+		compatible = "Realtek,usb2phy";
+
+		status = "okay";
+	};
+
+	dwc3_u3host: rtk_dwc3_u3host@98013E00 {
+		compatible = "Realtek,dwc3";
+
+		status = "okay";
+	};
+};
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-xen-saola-common.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-1296-xen-saola-common.dtsi
new file mode 100644
index 000000000..b0f6c1ea2
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-xen-saola-common.dtsi
@@ -0,0 +1,100 @@
+#include "rtd-1296-xen.dtsi"
+
+/ {
+	model= "Realtek_RTD1296";
+	compatible = "Realtek,rtd-1296";
+
+	aliases {
+		serial0 = &uart0;
+	};
+
+	arch_timer {
+		clock-frequency = <27000000>;
+	};
+
+	timer0@9801B000 {
+		clock-frequency = <27000000>;
+	};
+
+	timer1@9801B000 {
+		clock-frequency = <27000000>;
+	};
+
+	serial0@98007800 {
+		clock-frequency = <27000000>;
+	};
+
+	serial1@9801B200 {
+		clock-frequency = <432000000>;
+	};
+
+	serial2@9801B400 {
+		clock-frequency = <432000000>;
+	};
+
+	chosen {
+		swiotlb-memory-reservation-size = <512>;
+		swiotlb-force = <0>;
+	};
+
+	rtk,ion {
+		compatible = "Realtek,rtk-ion";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		status = "disabled";
+
+		rtk,ion-heap@0 { /* SYSTEM_HEAP */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <0>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@1 { /* System contig */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <1>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@4 { /* DMA_HEAP */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <4>;
+			rtk,memory-reservation-size = <0x0>;
+		};
+
+		rtk,ion-heap@8 { /* Audio */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <8>;
+		};
+
+		rtk,ion-heap@7 { /* TYPE_MEDIA */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <7>;
+		};
+	};
+
+	fb {
+		compatible = "Realtek,rtk-fb";
+		buffer-cnt = <3>;
+		resolution = <1920 1080>;
+		fps = <60>;
+		status = "disabled";
+	};
+
+	test_vo@98005000 {
+		compatible = "Realtek,rtk1295-test_vo";
+		reg = <0x98005000 0x1000>,
+			<0x9800D000 0x1000>,
+			<0x98000000 0x1000>;
+		interrupts = <0 34 4>;
+	};
+
+	rtk_misc_gpio: rtk_misc_gpio@9801b100 {
+		gpios = <&rtk_misc_gpio 8 0 0>, /* install button */
+			<&rtk_misc_gpio 100 1 1>; /* audio dac unmute */
+	};
+
+	rtk_iso_gpio: rtk_iso_gpio@98007100 {
+		gpios = <&rtk_iso_gpio 21 1 0>;         /* igpio21, output, default low */
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-xen-usb-domu.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-1296-xen-usb-domu.dtsi
new file mode 100644
index 000000000..f0fb13992
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-xen-usb-domu.dtsi
@@ -0,0 +1,108 @@
+
+/ {
+	passthrough {
+
+	/include/ "rtd-129x-usb.dtsi"
+
+	rtk_usb_power_manager@0 {
+		compatible = "Realtek,usb-manager";
+		reg = <0x0 0x98000000 0x0 0x10>;
+		realtek,port1-power-gpio = <&rtk_iso_gpio 31 1 0>; /*u2host power, output, default low */
+		realtek,port2-power-gpio = <&rtk_misc_gpio 19 1 0>; /*ehci power, output, default low */
+		realtek,port3-power-gpio = <&rtk_iso_gpio 32 1 0>; /*1296 u3host power, output, default low */
+
+		status = "okay";
+	};
+
+	dwc3_drd_usb3phy: dwc3_drd_usb3phy@0 {
+		compatible = "Realtek,usb3phy";
+		reg = <0x0 0x98013210 0x0 0x4>;
+		ranges = <0x98000000 0x0 0x98000000 0x200000>;
+	};
+
+	dwc3_drd_usb2phy: dwc3_drd_usb2phy@0 {
+		compatible = "Realtek,usb2phy";
+		reg = <0x0 0x98028280 0x0 0x4>,
+		      <0x0 0x98013214 0x0 0x4>;
+		ranges = <0x98000000 0x0 0x98000000 0x200000>;
+	};
+
+	dwc3_drd: rtk_dwc3_drd@98013200 {
+		compatible = "Realtek,dwc3";
+		reg = <0x0 0x98013200 0x0 0x200>;
+		status = "okay";
+		ranges = <0x98000000 0x0 0x98000000 0x200000>;
+
+		dwc3_drd@98020000 {
+			dr_mode = "peripheral"; /*host, peripheral*/
+		};
+
+		rtk_dwc3_drd_type_c@0 {
+			compatible = "Realtek,dwc3-type_c";
+			drd_mode;  //depend on dr_mode = "peripheral"
+		};
+
+	};
+
+	dwc3_u2host_usb2phy: dwc3_u2host_usb2phy@0 {
+		compatible = "Realtek,usb2phy";
+		reg = <0x0 0x98031280 0x0 0x4>,
+		      <0x0 0x98013C14 0x0 0x4>;
+		ranges = <0x98000000 0x0 0x98000000 0x200000>;
+	};
+
+	dwc3_u2host: rtk_dwc3_u2host@98013E00 {
+		compatible = "Realtek,dwc3";
+		reg = <0x0 0x98013C00 0x0 0x200>;
+		status = "okay";
+		ranges = <0x98000000 0x0 0x98000000 0x200000>;
+	};
+
+	ehci_phy_rle0599: usb_phy_rle0599@0 {
+		compatible = "Realtek,rtd129x-usb_phy_rle0599";
+		reg = <0x0 0x98013824 0x0 0x4>,
+		      <0x0 0x980130A4 0x0 0x4>;
+	};
+
+	ehci@98013000 {
+		compatible = "Realtek,rtd129x-ehci";
+		reg = <0x0 0x98013000 0x0 0x100>;
+		status = "okay";
+	};
+
+	ohci@98013400 {
+		compatible = "Realtek,rtd129x-ohci";
+		reg = <0x0 0x98013400 0x0 0x100>;
+		status = "okay";
+	};
+
+	usb2_udc: usb2_udc@981E0000 {
+		compatible = "Realtek,rtd129x-usb2-udc";
+		reg = <0x0 0x981E0000 0x0 0x8000>,
+		      <0x0 0x98013800 0x0 0x80>;
+	};
+
+	dwc3_u3host_usb3phy@0 {
+		compatible = "Realtek,usb3phy";
+		reg = <0x0 0x98013E10 0x0 0x4>;
+		status = "okay";
+		ranges = <0x98000000 0x0 0x98000000 0x200000>;
+	};
+
+	dwc3_u3host_usb2phy@0 {
+		compatible = "Realtek,usb2phy";
+		reg = <0x0 0x981F8280 0x0 0x4>,
+		      <0x0 0x98013E14 0x0 0x4>;
+		status = "okay";
+		ranges = <0x98000000 0x0 0x98000000 0x200000>;
+	};
+
+	dwc3_u3host: rtk_dwc3_u3host@98013E00 {
+		compatible = "Realtek,dwc3";
+		reg = <0x0 0x98013E00 0x0 0x200>;
+		status = "okay";
+		ranges = <0x98000000 0x0 0x98000000 0x200000>;
+	};
+
+	}; /* passthrough */
+};
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296-xen.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-1296-xen.dtsi
new file mode 100644
index 000000000..3b91222d9
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296-xen.dtsi
@@ -0,0 +1,1083 @@
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include "rtd-129x-common.dtsi"
+/include/ "rtd-1295-pinctrl.dtsi"
+/include/ "rtd-1295-irda.dtsi"
+/* /include/ "rtd-1296-usb.dtsi" */
+/include/ "rtd-1296-usb-xen-pass.dtsi"
+/include/ "rtd-1296-sata.dtsi"
+/include/ "rtd-129x-dcsys-debug.dtsi"
+
+/{
+	compatible = "realtek,rtd1296";
+	interrupt-parent = <&gic>;
+	#address-cells = <1>;
+	#size-cells = <1>;
+
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		A53_0: cpu@0 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			reg = <0x0>;
+			enable-method = "rtk-spin-table";
+			cpu-release-addr = <0x0 0x9801AA44>;
+			next-level-cache = <&a53_l2>;
+			clocks = <&cc CC_PLL_SCPU>;
+			cpu-supply = <&cpu_supp>;
+			operating-points-v2 = <&cpu_opps>;
+			cooling-min-level = <0>;
+			cooling-max-level = <11>;
+			#cooling-cells = <2>;
+		};
+
+		A53_1: cpu@1 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			reg = <0x1>;
+			enable-method = "rtk-spin-table";
+			cpu-release-addr = <0x0 0x9801AA44>;
+			next-level-cache = <&a53_l2>;
+			clocks = <&cc CC_PLL_SCPU>;
+			cpu-supply = <&cpu_supp>;
+			operating-points-v2 = <&cpu_opps>;
+			cooling-min-level = <0>;
+			cooling-max-level = <11>;
+			#cooling-cells = <2>;
+		};
+
+		A53_2: cpu@2 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			reg = <0x02>;
+			enable-method = "rtk-spin-table";
+			cpu-release-addr = <0x0 0x9801AA44>;
+			next-level-cache = <&a53_l2>;
+			clocks = <&cc CC_PLL_SCPU>;
+			cpu-supply = <&cpu_supp>;
+			operating-points-v2 = <&cpu_opps>;
+			cooling-min-level = <0>;
+			cooling-max-level = <11>;
+			#cooling-cells = <2>;
+		};
+
+		A53_3: cpu@3 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			reg = <0x03>;
+			enable-method = "rtk-spin-table";
+			cpu-release-addr = <0x0 0x9801AA44>;
+			next-level-cache = <&a53_l2>;
+			clocks = <&cc CC_PLL_SCPU>;
+			cpu-supply = <&cpu_supp>;
+			operating-points-v2 = <&cpu_opps>;
+			cooling-min-level = <0>;
+			cooling-max-level = <11>;
+			#cooling-cells = <2>;
+		};
+
+		a53_l2: l2-cache {
+			compatible = "cache";
+		};
+	};
+
+	soc@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		reg = <0x98000000 0x70000>;
+		compatible = "simple-bus";
+		device_type = "soc";
+		ranges;
+
+
+	};
+
+
+
+	arch_timer {
+		compatible = "arm,armv8-timer";
+		interrupts = <1 13 0xf08>,
+			<1 14 0xf08>,
+			<1 11 0xf08>,
+			<1 10 0xf08>;
+		clock-frequency = <27000000>;
+	};
+
+	gic: interrupt-controller@FF010000 {
+		compatible = "arm,cortex-a15-gic", "arm,gic-400";
+		#interrupt-cells = <3>;
+		interrupt-controller;
+		reg = <0xFF011000 0x1000>,
+		      <0xFF012000 0x1000>,
+		      <0xFF014000 0x2000>,
+		      <0xFF016000 0x2000>;
+		interrupts = <1 9 0xf04>;
+		linux,phandle = <0x1>;
+		phandle = <0x1>;
+	};
+
+	pmu {
+		compatible = "arm,armv8-pmuv3";
+		interrupts = <0 48 4>;
+		xen,passthrough;
+	};
+
+	pinctrl: pinctrl@9801A000 {
+		compatible = "realtek,rtk129x-pinctrl";
+		reg = <0x9801A000 0x97c>,
+			<0x9804d000 0x010>,
+			<0x98012000 0x640>,
+			<0x98007000 0x340>;
+		#gpio-range-cells = <3>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&sdcard_pins_low>,
+			<&sdcard_pins_high>,
+			<&uart0_pins>,
+			<&uart1_pins>,
+			<&uart2_pins_0>,
+			<&i2c_pins_0>,
+			<&i2c_pins_1>,
+			<&i2c_pins_5>,
+			<&i2c_pins_6>,
+			<&pcie1_clk_pins>,
+			<&pcie2_clk_pins>,
+			<&rgmii0_pins>,
+			<&ir_rx_pins>,
+			<&ir_tx_pins>,
+			<&spdif_pins>,
+			<&pwm0_0_pins>,
+			<&etn_led_pins>;
+		status = "okay";
+	};
+
+	mux_intc: intc@9801B000 {
+		compatible = "Realtek,rtk-irq-mux";
+		Realtek,mux-nr = <2>;
+		#interrupt-cells = <2>;
+		interrupt-controller;
+		reg = <0x9801B000 0x100>, /* MISC_TOP MISC_ISO */
+			<0x98007000 0x100>;
+		interrupts = <0 40 4>, <0 41 4>;
+		intr-status = <0xc>, <0x0>;
+		intr-en = <0x80>, <0x40>;
+		status = "okay";
+	};
+
+	rtk_misc_gpio: rtk_misc_gpio@9801b100 {
+		compatible = "realtek,rtk-misc-gpio-irq-mux";
+		gpio-controller;
+		#gpio-cells = <3>; /*must be the same with gpiochip.of_gpio_n_cells*/
+		Realtek,gpio_base = <0>;
+		Realtek,gpio_numbers = <101>;
+		interrupt-parent = <&mux_intc>;
+		#interrupt-cells = <1>;
+		interrupt-controller;
+		interrupts = <0 19>, <0 20>; /*GPIOA_INT   GPIODA_INT*/
+		reg = <0x9801b000 0x100>,
+			<0x9801b100 0x100>; /* MISC_SYS MISC_GPIO*/
+		gpio-ranges = <&pinctrl 0 0 101>;
+		status = "okay";
+	};
+
+	rtk_iso_gpio: rtk_iso_gpio@98007100 {
+		compatible = "realtek,rtk-iso-gpio-irq-mux";
+		gpio-controller;
+		#gpio-cells = <3>;
+		Realtek,gpio_base = <101>;
+		Realtek,gpio_numbers = <35>;
+		interrupt-parent = <&mux_intc>;
+		#interrupt-cells = <1>;
+		interrupt-controller;
+		interrupts = <1 19>, <1 20>; /*GPIOA_INT   GPIODA_INT*/
+		reg = <0x98007000 0x100>,
+			<0x98007100 0x100>; /* ISO_SYS ISO_GPIO*/
+		gpio-ranges = <&pinctrl 0 101 35>;
+		status = "okay";
+	};
+
+	rbus@98000000 {
+		compatible = "realtek,uio";
+		reg = <0x98000000 0x200000>;
+		xen,passthrough;
+	};
+
+	md@9800b000 {
+		compatible = "realtek,md";
+		reg = <0x9800b000 0x1000>;
+		interrupts = <0 38 4>; /* 70 - 32 = 38 */
+		clocks = <&clk_en_1 CLK_EN_MD>;
+		resets = <&rst1 RSTN_MD>;
+		xen,passthrough;
+	};
+
+	se@9800c000 {
+		compatible = "realtek,se";
+		reg = <0x9800c000 0x1000>;
+		interrupts = <0 20 4>; /* 52 - 32 = 20 */
+		clocks = <&clk_en_1 CLK_EN_SE>;
+		resets = <&rst1 RSTN_SE>;
+		power-domains = <&pd0 PD_SRAM_DISP_SE>;
+		xen,passthrough;
+	};
+
+	refclk@9801b540 {
+		compatible = "realtek,uio";
+		reg = <0x9801b000 0x1000>;
+		xen,passthrough;
+	};
+
+	hdmitx@9800D000 {
+		compatible = "realtek,rtd129x-hdmitx";
+		reg = <0x9800d000 0x560>, /* HDMITX */
+			<0x98007200 0x4>; /* I2C1_REQ_CTRL */
+		gpio-hpd-detect = <&rtk_iso_gpio 6 0 0>; /* Hotplug detect pin */
+		clocks = <&clk_en_1 CLK_EN_HDMI>;
+		clock-names = "clk_en_hdmi";
+		resets = <&rst1 RSTN_HDMI>;
+		reset-names = "rstn_hdmi";
+		xen,passthrough;
+
+		scdc_rr {
+			enable-scdc-rr = <0>;
+			interrupt-parent = <&mux_intc>;
+			#interrupt-cells = <1>;
+			interrupt-controller;
+			interrupts = <1 31>;
+		};
+	};
+
+	hdcptx@9800D000 {
+		compatible = "realtek,rtk129x-hdcptx";
+		reg = <0x9800d000 0x400>;
+		interrupts = <0 31 4>; /*gen Ri*/
+		xen,passthrough;
+	};
+
+	hdmirx@98034000 {
+		compatible = "Realtek,rtk-mipi-top";
+		reg = <0x98037000 0xE0>,
+			<0x98034000 0xF54>,
+			<0x98035F00 0x2C>,
+			<0x98037700 0x98>,
+			<0x98004000 0xF0>,
+			<0x98004100 0x104>;
+		interrupts = <0 23 4>;
+		gpio-rx-hpd-ctrl = <&rtk_iso_gpio 22 1 0>;
+		power-saving = <0>; /* 1:ON,0:OFF; Turn off RX when cable unplugged */
+		clocks = <&clk_en_2 CLK_EN_HDMIRX>,
+			<&clk_en_1 CLK_EN_MIPI>,
+			<&clk_en_2 CLK_EN_CBUS_TX>,
+			<&iclk_en CLK_EN_CBUS_OSC>,
+			<&iclk_en CLK_EN_CBUS_SYS>,
+			<&iclk_en CLK_EN_CBUSTX_SYS>,
+			<&iclk_en CLK_EN_CBUSRX_SYS>,
+			<&clk_en_1 CLK_EN_TP>,
+			<&clk_en_1 CLK_EN_CP>;
+		clock-names = "hdmirx",
+			"mipi",
+			"cbus_tx",
+			"cbus_osc",
+			"cbus_sys",
+			"cbustx_sys",
+			"cbusrx_sys",
+			"tp",
+			"cp";
+		resets = <&rst4 RSTN_HDMIRX>,
+			<&rst4 RSTN_HDMIRX_WRAP>,
+			<&rst1 RSTN_MIPI>,
+			<&rst2 RSTN_CBUS_TX>,
+			<&irst IRSTN_CBUS>,
+			<&irst IRSTN_CBUSTX>,
+			<&irst IRSTN_CBUSRX>,
+			<&rst1 RSTN_TP>,
+			<&rst1 RSTN_CP>;
+		reset-names = "hdmirx",
+			"hdmirx_wrap",
+			"mipi",
+			"cbus_tx",
+			"cbus",
+			"cbustx",
+			"cbusrx",
+			"tp",
+			"cp";
+		power-domains = <&pd0 PD_SRAM_DISP_HDMIRX>;
+		xen,passthrough;
+	};
+
+	uart0: serial0@98007800 {
+		compatible = "snps,dw-apb-uart";
+		interrupt-parent = <&gic>;
+		reg = <0x98007800 0x400>;
+		interrupts-st-mask = <0x4>;
+		interrupts = <0x0 0x29 0x4>;
+		reg-shift = <2>;
+		reg-io-width = <4>;
+		clock-frequency = <2700000>; /* This value must be override by the board. */
+	};
+
+	uart1: serial1@9801B200 {
+		compatible = "snps,dw-apb-uart";
+		interrupt-parent = <&mux_intc>;
+		reg = <0x9801B200 0x100>,
+			<0x9801B00c 0x100>;
+		interrupts-st-mask = <0x8>;
+		interrupts = <0 3>, <0 5>; /*UR1_INT and UR1_TO_INT*/
+		reg-shift = <2>;
+		reg-io-width = <4>;
+		clocks = <&clk_en_2 CLK_EN_UR1>;
+		resets = <&rst2 RSTN_UR1>;
+		/* This value must be overriden by the board. */
+		clock-frequency = <0>;
+		xen,passthrough;
+	};
+
+	uart2: serial2@9801B400 {
+		compatible = "snps,dw-apb-uart";
+		interrupt-parent = <&mux_intc>;
+		reg = <0x9801B400 0x100>,
+			<0x9801B00c 0x100>;
+		interrupts-st-mask = <0x100>;
+		interrupts = <0 8>, <0 13>; /*UR2_INT and UR2_TO_INT*/
+		reg-shift = <2>;
+		reg-io-width = <4>;
+		clocks = <&clk_en_2 CLK_EN_UR2>;
+		resets = <&rst2 RSTN_UR2>;
+		/* This value must be overriden by the board. */
+		clock-frequency = <0>;
+		xen,passthrough;
+	};
+
+	nic: gmac@98016000 {
+		compatible = "Realtek,r8168";
+		reg = <0x98016000 0x1000>,
+			<0x98007000 0x1000>;
+		interrupts = <0 22 4>;
+		rtl-config = <1>;
+		mac-version = <42>; /* RTL_GIGA_MAC_VER_42 */
+		rtl-features = <2>; /* BIT(2) GMii */
+		output-mode = <0>; /* 0:embedded PHY, 1:RGMII to MAC, 2:RGMII to PHY */
+		rgmii-voltage = <1>; /* 1:1.8V, 2: 2.5V, 3:3.3V */
+		rgmii-tx-delay = <0>; /* 0: 0ns, 1: 2ns */
+		rgmii-rx-delay = <0>; /* 0: 0ns, 1: 2ns */
+		ext-phy-id = <1>; /* 0 ~ 31, only valid when output-mode = 2 */
+		clocks = <&iclk_en CLK_EN_ETN_250M>,
+			<&iclk_en CLK_EN_ETN_SYS>;
+		clock-names = "etn_250m",
+			"etn_sys";
+		resets = <&irst IRSTN_GMAC>,
+			<&irst IRSTN_GPHY>;
+		reset-names = "gmac",
+			"gphy";
+		status = "okay";
+	};
+
+	hwnat: gmac@98060000 {
+		compatible = "Realtek,rtd1295-hwnat";
+		reg = <0x98060000 0x170000>, /* NAT */
+			<0x98000000 0x20000>, /* CLK SYS */
+			<0x9803FF00 0x100>; /* SATA Wrapper */
+		interrupts = <0 24 4>;
+		offload_enable = <0>; /* 0:disable, 1:enable HW NAT offload */
+		rgmii_voltage = <1>; /* 1:1.8V, 2: 2.5V, 3:3.3V */
+		rgmii_enable = <1>; /* 0:disable, 1:enable */
+		mac0_enable = <1>; /* 0:disable, 1:enable */
+		mac0_mode = <0>; /* 0:RGMII, 1:SGMII */
+		mac5_conn_to = <0>; /* 0:PHY, 1:MAC */
+		mac0_phy_id = <2>; /* PHY ID 2 for RGMII, 3 for SGMII */
+		mac4_phy_id = <4>;
+		mac5_phy_id = <1>;
+
+		clocks = <&cc CC_PLL_DDSA>,
+			<&clk_en_1 CLK_EN_SATA_0>,
+			<&clk_en_1 CLK_EN_SATA_ALIVE_0>,
+			<&clk_en_2 CLK_EN_SATA_1>,
+			<&clk_en_2 CLK_EN_SATA_ALIVE_1>,
+			<&cc CC_PLL_DDSB>,
+			<&iclk_en CLK_EN_ETN_250M>,
+			<&iclk_en CLK_EN_ETN_SYS>;
+		clock-names = "pll_ddsa",
+			"sata_0",
+			"sata_alive_0",
+			"sata_1",
+			"sata_alive_1",
+			"pll_ddab",
+			"nat",
+			"etn_250m",
+			"etn_sys";
+		resets = <&rst1 RSTN_SATA_0>,
+			<&rst1 RSTN_SATA_PHY_0>,
+			<&rst1 RSTN_SATA_PHY_POW_0>,
+			<&rst1 SATA_FUNC_EXIST_0>,
+			<&rst2 RSTN_SDS_PHY>,
+			<&rst1 RSTN_NAT>,
+			<&irst IRSTN_GMAC>,
+			<&irst IRSTN_GPHY>;
+		reset-names = "sata_0",
+			"sata_phy_0",
+			"sata_phy_pow_0",
+			"sata_func_exist_0",
+			"rstn_sds_phy",
+			"nat",
+			"gmac",
+			"gphy";
+		power-domains = <&pd0 PD_SRAM_NAT>;
+		status = "disabled";
+	};
+
+	timer0@9801B000 {
+		compatible = "realtek,rtk-timer0";
+		reg = <0x9801B000 0x600>,
+			<0xFF018000 0x10>;
+		interrupts = <0 17 4>;
+		clock-frequency = <27000000>;
+		status = "okay";
+	};
+
+	timer1@9801B000 {
+		compatible = "realtek,rtk-timer1";
+		reg = <0x9801B000 0x600>,
+			<0xFF018000 0x10>;
+		interrupts = <0 18 4>;
+		clock-frequency = <27000000>;
+		status = "okay";
+	};
+
+	pcie@9804E000 {
+		compatible = "realtek,rtk-pcie-slot1";
+		reg = <0x9804E000 0x00001000
+			0x9804F000 0x00001000
+			0x9801C600 0x00000100
+			0x9801A000 0x00000300
+			0x98012000 0x00001000>;
+		interrupt-names = "rtk-pcie1-intr";
+		#interrupt-cells = <1>;
+		interrupt-map-mask = <0 0 0 0>;
+		interrupt-map = <0 0 0 0 &gic GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
+		bus-range = <0x00 0xff>;
+		linux,pci-domain = <0>;
+		device_type = "pci";
+		gpios = <&rtk_iso_gpio 29 1 1 >;
+		#size-cells = <2>;
+		#address-cells = <3>;
+		num-lanes = <1>;
+		ranges = <0x02000000 0x00000000 0xC0000000  0xC0000000 0x00000000 0x01000000
+			0x01000000 0x00000000 0x00030000  0x00030000 0x00000000 0x00010000>;
+		resets = <&rst2 RSTN_PCIE0>,
+			<&rst2 RSTN_PCIE0_CORE>,
+			<&rst2 RSTN_PCIE0_POWER>,
+			<&rst2 RSTN_PCIE0_NONSTITCH>,
+			<&rst2 RSTN_PCIE0_STITCH>,
+			<&rst2 RSTN_PCIE0_PHY>,
+			<&rst4 RSTN_PCIE0_PHY_MDIO>;
+		reset-names = "rstn",
+			"core",
+			"power",
+			"nonstitch",
+			"stitch",
+			"phy",
+			"phy_mdio";
+		clocks = <&clk_en_1 CLK_EN_PCIE0>;
+		status = "okay";
+		phys_a = <0x31810801>,
+			<0xB2001101>,
+			<0x00100001>;
+		phys_b = <0x00000003>,
+			<0x00900001>,
+			<0x40080401>,
+			<0x5AC10801>,
+			<0x32b40f01>,
+			<0x72001101>;
+	};
+
+	pcie2@9803B000 {
+		compatible = "realtek,rtk-pcie-slot2";
+		reg = <0x9803B000 0x00001000
+			0x9803C000 0x00001000
+			0x9801C600 0x00000100
+			0x9801A000 0x00000300
+			0x98012000 0x00001000>;
+		interrupt-names = "rtk-pcie2-intr";
+		#interrupt-cells = <1>;
+		interrupt-map-mask = <0 0 0 0>;
+		interrupt-map = <0 0 0 0 &gic GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
+		bus-range = <0x00 0xff>;
+		linux,pci-domain = <1>;
+		device_type = "pci";
+		gpios = <&rtk_iso_gpio 30 1 1>;
+		#size-cells = <2>;
+		#address-cells = <3>;
+		num-lanes = <1>;
+		ranges = <0x02000000 0x00000000 0xC1000000  0xC1000000 0x00000000 0x01000000
+			0x01000000 0x00000000 0x00040000  0x00040000 0x00000000 0x00010000>;
+		speed-mode = <0>; // 0:GEN1, 1:GEN2
+		resets = <&rst2 RSTN_PCIE1>,
+			<&rst2 RSTN_PCIE1_CORE>,
+			<&rst2 RSTN_PCIE1_POWER>,
+			<&rst2 RSTN_PCIE1_NONSTITCH>,
+			<&rst2 RSTN_PCIE1_STITCH>,
+			<&rst2 RSTN_PCIE1_PHY>,
+			<&rst4 RSTN_PCIE1_PHY_MDIO>;
+		reset-names = "rstn",
+			"core",
+			"power",
+			"nonstitch",
+			"stitch",
+			"phy",
+			"phy_mdio";
+		clocks = <&clk_en_2 CLK_EN_PCIE1>;
+		status = "okay";
+		phys = <0x00000003>, /* #Write soft reset */
+			<0x27f10301>,
+			<0x52F50401>,/* #F code,close SSC */
+			<0xead70501>,/* #modify N code */
+			<0x000c0601>,/* #modify CMU ICP(TX jitter) */
+			<0xa6530a01>,/* #modify CMU RS(tx jitter) */
+			<0xd4662001>,/* #modify AMP */
+			<0xa84a0101>,/* #modify Rx parameter */
+			<0xb8032b01>,/* #clk driving */
+			<0x27e94301>,/* #EQ */
+			<0x52f54401>,/* #F code,close SSC */
+			<0xead74501>,/* #modify N code */
+			<0x000c4601>,/* #modify CMU ICP(TX jitter) */
+			<0xa6534a01>,/* #modify CMU RS(tx jitter) */
+			<0xd4776001>,/* #modify AMP */
+			<0xa84a4101>,/* #modify Rx parameter */
+			<0xa8036b01>,/* #clk driving */
+			<0x01225a01>;
+	};
+
+	sdio@98010A00 {
+		compatible = "Realtek,rtk1295-sdio";
+		gpios = <&rtk_iso_gpio 23 1 1>;
+		reg = <0x98010c00 0x200>,
+			<0x98000000 0x200000>;
+		interrupts = <0 45 4>;
+		clocks = <&clk_en_1 CLK_EN_SDIO>,
+			<&clk_en_1 CLK_EN_SDIO_IP>;
+		clock-names = "sdio",
+			"sdio_ip";
+		resets = <&rst2 RSTN_SDIO>;
+		status = "okay";
+	};
+
+	sdmmc@98010400 {
+		compatible = "Realtek,rtk1295-sdmmc";
+		gpios = <&rtk_misc_gpio 99 1 0>; /*sd power , output, default high  (poweroff) */
+		reg = <0x98000000 0x400>, /* CRT */
+			<0x98010400 0x200>, /* SDMMC */
+			<0x9801A000 0x400>, /* BS2 */
+			<0x98012000 0xa00>, /* EMMC */
+			<0x98010A00 0x40>; /* SDIO */
+		interrupts = <0 44 4>;
+		clocks = <&clk_en_1 CLK_EN_CR>,
+			<&clk_en_1 CLK_EN_SD_IP>;
+		clock-names = "cr",
+			"sd_ip";
+		xen,passthrough;
+	};
+
+	emmc@98012000 {
+		compatible = "Realtek,rtk1295-emmc";
+		reg = <0x98012000 0xa00>, /*EMMC*/
+			<0x98000000 0x600>, /*CRT */
+			<0x9801A000 0x80>, /*SB2*/
+			<0x9801B000 0x150>; /*MISC*/
+		interrupts = <0 42 4>;
+		speed-step = <2>; /* 0: sdr50, 1: ddr50, 2: hs200, 3: hs400 */
+		clocks = <&clk_en_1 CLK_EN_EMMC>,
+			<&clk_en_1 CLK_EN_EMMC_IP>,
+			<&clk_en_1 CLK_EN_CR>;
+		clock-names = "emmc",
+			"emmc_ip",
+			"cr";
+		resets = <&rst2 RSTN_EMMC>;
+		reset-names = "emmc";
+		status = "okay";
+		pddrive_nf_s0 = <1 0x77 0x77 0x77 0x33>; /* pddrive_nf0, pddrive_nf1, pddrive_nf2, pddrive_nf3, pddrive_nf4 ; for sdr50 */
+		pddrive_nf_s2 = <1 0xbb 0xbb 0xbb 0x33>; /* pddrive_nf0, pddrive_nf1, pddrive_nf2, pddrive_nf3, pddrive_nf4 ; for hs200 */
+		phase_tuning = <0 0>; /* arg0: tx tuning switch, arg1: rx tuning switch*/
+	};
+
+	pu_pll@98000000 {
+		compatible = "Realtek,rtk1295-pu_pll";
+		reg = <0x98000000 0x200>;
+		xen,passthrough;
+	};
+
+	jpeg@9803e000 {
+		compatible = "Realtek,rtk1295-jpeg";
+		reg = <0x9803e000 0x1000>,
+			<0x98000000 0x200>,
+			<0x98007000 0x30>;
+		interrupts = <0 52 4>;
+		clocks = <&clk_en_2 CLK_EN_JPEG>;
+		clock-names = "jpeg";
+		resets = <&rst2 RSTN_JPEG>;
+		xen,passthrough;
+	};
+
+	ve1@98040000 {
+		compatible = "Realtek,rtk1295-ve1";
+		reg = <0x98040000 0x8000>,
+			<0x98000000 0x200>,
+			<0x98007000 0x30>;
+		interrupts = <0 53 4>, <0 54 4>;
+		clocks = <&cc CC_CLK_VE1>,
+			<&cc CC_CLK_VE2>;
+		clock-names = "clk_ve1",
+			"clk_ve2";
+		resets = <&rst1 RSTN_VE1>,
+			<&rst1 RSTN_VE2>;
+		reset-names = "ve1",
+			"ve2";
+		xen,passthrough;
+	};
+
+	ve3@98048000 {
+		compatible = "Realtek,rtk1295-ve3";
+		reg = <0x98048000 0x4000>,
+			<0x98000000 0x200>,
+			<0x98007000 0x30>;
+		interrupts = <0 55 4>;
+		clocks = <&cc CC_CLK_VE3>;
+		resets = <&rst1 RSTN_VE3>;
+		xen,passthrough;
+	};
+
+	scpu_wrapper@9801d000 {
+		compatible = "Realtek,rtk-scpu_wrapper";
+		reg = <0x9801d000 0x500>;
+		interrupts = <0 46 4>;
+		status = "okay";
+	};
+
+	sb2@9801a000 {
+		compatible = "Realtek,rtk-sb2";
+		reg = <0x9801a000 0x900>;
+		interrupts = <0 36 4>;
+		status = "okay";
+	};
+
+	rpc@9801a104 {
+		compatible = "Realtek,rtk-rpc";
+		reg = <0x9801a104 0xc>, /* rpc intr en */
+			<0x01ffe000 0x4000>, /* rpc ring buffer */
+			<0x0001f000 0x1000>, /* rpc common */
+			<0x9801a020 0x4>; /* rbus sync */
+		interrupts = <0 33 4>;
+		xen,passthrough;
+	};
+
+	irda@98007400 {
+		compatible = "Realtek,rtk-irda";
+		interrupt-parent = <&mux_intc>;
+		reg = <0x98007000 0x400>,
+			<0x98007400 0x100>;
+		interrupts = <1 5>;
+		resets = <&irst IRSTN_IR>;
+		clocks = <&iclk_en CLK_EN_MISC_IR>;
+		status = "okay";
+	};
+
+	rtc@9801B600 {
+		compatible = "realtek,rtk-rtc";
+		reg = <0x9801B600 0x100>,
+			<0x98000000 0x100>,
+			<0x98007000 0x100>;
+		rtc-base-year = <2014>;
+		clocks = <&clk_en_2 CLK_EN_MISC_RTC>;
+		status = "okay";
+	};
+
+	watchdog@0x98007680 {
+		compatible = "realtek,rtk-watchdog";
+		reg = <0x98007680 0x100>;
+		timeout-sec = <20>;
+		status = "okay";
+	};
+
+	rtk-rstctrl@0x98007000 {
+		compatible = "Realtek,rtk-rstctrl";
+		reg = <0x98007600 0x100>;
+		rst-reg-offset = <0xb4>;
+	};
+
+	i2c_0: i2c@0x98007D00 {
+		compatible = "realtek,rtk-i2c";
+		reg = <0x98007D00 0x400>;
+		interrupt-parent = <&mux_intc>;
+		interrupts = <1 8>;
+		i2c-num = <0>;
+		status = "okay";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clocks = <&iclk_en CLK_EN_I2C0>;
+	};
+
+	i2c_1: i2c@0x98007C00 {
+		compatible = "realtek,rtk-i2c";
+		reg = <0x98007C00 0x400>;
+		interrupt-parent = <&mux_intc>;
+		interrupts = <1 11>;
+		i2c-num = <1>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clocks = <&iclk_en CLK_EN_I2C1>;
+		xen,passthrough;
+	};
+
+	i2c_2: i2c@0x9801B700 {
+		compatible = "realtek,rtk-i2c";
+		reg = <0x9801B700 0x400>;
+		interrupt-parent = <&mux_intc>;
+		interrupts = <0 26>;
+		i2c-num = <2>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clocks = <&clk_en_2 CLK_EN_MISC_I2C_2>;
+		xen,passthrough;
+	};
+
+	i2c_3: i2c@0x9801B900 {
+		compatible = "realtek,rtk-i2c";
+		reg = <0x9801B900 0x400>;
+		interrupt-parent = <&mux_intc>;
+		interrupts = <0 23>;
+		i2c-num = <3>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clocks = <&clk_en_2 CLK_EN_MISC_I2C_3>;
+		xen,passthrough;
+	};
+
+	i2c_4: i2c@0x9801BA00 {
+		compatible = "realtek,rtk-i2c";
+		reg = <0x9801BA00 0x400>;
+		interrupt-parent = <&mux_intc>;
+		interrupts = <0 15>;
+		i2c-num = <4>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clocks = <&clk_en_2 CLK_EN_MISC_I2C_4>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&i2c_pins_4>;		
+		xen,passthrough;
+	};
+
+	i2c_5: i2c@0x9801BB00 {
+		compatible = "realtek,rtk-i2c";
+		reg = <0x9801BB00 0x400>;
+		interrupt-parent = <&mux_intc>;
+		interrupts = <0 14>;
+		i2c-num = <5>;
+		status = "okay";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clocks = <&clk_en_2 CLK_EN_MISC_I2C_5>;
+		xen,passthrough;
+
+		rts5400@6A {
+			compatible = "rtk-rts5400";
+			reg = <0x6A>;
+			realtek,12v-power-gpio = <&rtk_misc_gpio 16 1 0>; /*1296 u3host power, output, default low */
+			xen,passthrough;
+		};
+	};
+
+	spi_0: spi@9801BD00 {
+		compatible = "Realtek,rtk129x-spi";
+		reg = <0x9801BD00 50>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&gspi_pins>;
+		spi-cs-gpio = <&rtk_misc_gpio 6 1 1>;
+		clocks = <&clk_en_1 CLK_EN_GSPI>;
+		resets = <&rst1 RSTN_GSPI>;
+		status = "okay";
+	};
+
+	pwm: pwm@980070D0 {
+		compatible = "Realtek,rtd1295-pwm";
+		#pwm-cells = <2>;
+		reg = <0x980070D0 0xC>;
+		status = "okay";
+		pwm_0 {
+			enable = <0>;
+			clkout_div = <0xff>; //default OCD: from 0x0 to 0xff
+			clksrc_div = <0x1>; //default OSD: from 0x0 to 0xf
+			duty_rate = <5>; //default duty_rate 0 ~ 100
+		};
+		pwm_1 {
+			enable = <1>;
+			clkout_div = <0xff>; //default OCD: from 0x0 to 0xff
+			clksrc_div = <0x1>; //default OSD: from 0x0 to 0xf
+			duty_rate = <50>; //default duty_rate 0 ~ 100
+		};
+		pwm_2 {
+			enable = <0>;
+			clkout_div = <0xff>; //default OCD: from 0x0 to 0xff
+			clksrc_div = <0x1>; //default OSD: from 0x0 to 0xf
+			duty_rate = <50>; //default duty_rate 0 ~ 100
+		};
+		pwm_3 {
+			enable = <0>;
+			clkout_div = <0xff>; //default OCD: from 0x0 to 0xff
+			clksrc_div = <0x1>; //default OSD: from 0x0 to 0xf
+			duty_rate = <50>; //default duty_rate 0 ~ 100
+		};
+	};
+
+	rtk-lsadc@0x98012800 {
+		compatible = "Realtek,rtk-lsadc";
+		interrupt-parent = <&mux_intc>;
+		interrupts = <0 21>, <0 22>; /* LSADC0_INT, LSADC1_INT */
+		reg = <0x9801B00C 0x4>, /* MISC_ISR */
+			<0x98012800 0x200>, /* LSADC */
+			<0x9800034C 0x4>; /* LSADC_PG */
+		status = "disabled";
+		clk_gating_en = <1>, /* LSADC0 0:disable; 1:enable */
+						<1>; /* LSADC1 0:disable; 1:enable */
+		vdd_mux_sel = <0>; /* 0:VDD1; 1:VDD2 */
+		vdd_mux1 = <0>; /* 0 ~ 15: VDD_IN source selection */
+		vdd_mux2 = <0>; /* 0 ~ 15: VDD_IN source selection */
+		vdd_mux_en = <1>; /* 0:disable; 1:enable */
+
+		rtk-lsadc0-pad0 {
+			//compatible = "Realtek,rtk-lsadc0-pad0";
+			activate = <1>; /* 0:in-activate; 1:activate */
+			ctrl_mode = <0>; /* 0:Voltage mode; 1:Current mode*/
+			sw_idx = <0>; /* 0:External input pin 0; 1:External input pin 1 */
+			voltage_threshold = <32>; /* 8 bit : 0 ~ 255 */
+		};
+
+		rtk-lsadc0-pad1 {
+			//compatible = "Realtek,rtk-lsadc0-pad1";
+			activate = <1>; /* 0:in-activate; 1:activate */
+			ctrl_mode = <0>; /* 0:Voltage mode; 1:Current mode*/
+			sw_idx = <1>; /* 0:External input pin 0; 1:External input pin 1 */
+			voltage_threshold = <16>; /* 8 bit : 0 ~ 255 */
+		};
+
+		rtk-lsadc1-pad0 {
+			//compatible = "Realtek,rtk-lsadc1-pad0";
+			activate = <1>; /* 0:in-activate; 1:activate */
+			ctrl_mode = <0>; /* 0:Voltage mode; 1:Current mode*/
+			sw_idx = <0>; /* 0:VDD; 1:GND */
+			voltage_threshold = <32>; /* 8 bit : 0 ~ 255 */
+			detect_range_ctrl = <0>; /* 0:0V ~ 1.024V; 1:0.5V ~ 1.524V */
+		};
+
+		rtk-lsadc1-pad1 {
+			//compatible = "Realtek,rtk-lsadc1-pad1";
+			activate = <1>; /* 0: in-activate; 1:activate */
+			ctrl_mode = <0>; /* 0: Voltage mode; 1:Current mode*/
+			sw_idx = <0>; /* 0:VDD; 1:GND */
+			voltage_threshold = <16>; /* 8 bit : 0 ~ 255 */
+			detect_range_ctrl = <1>; /* 0:0V ~ 1.024V; 1:0.5V ~ 1.524V */
+		};
+	};
+
+	sata@9803F000 {
+		compatible = "Realtek,ahci-sata";
+		reg = <0x9803F000 0x1000>,
+			<0x9801a900 0x100>;
+		interrupts = <0 28 4>;
+		clocks = <&clk_en_1 CLK_EN_SATA_0>,
+			<&clk_en_1 CLK_EN_SATA_ALIVE_0>,
+			<&clk_en_2 CLK_EN_SATA_1>,
+			<&clk_en_2 CLK_EN_SATA_ALIVE_1>;
+		resets = <&rst1 RSTN_SATA_0>,
+			<&rst1 RSTN_SATA_PHY_0>,
+			<&rst1 RSTN_SATA_PHY_POW_0>,
+			<&rst4 RSTN_SATA_1>,
+			<&rst4 RSTN_SATA_PHY_1>,
+			<&rst4 RSTN_SATA_PHY_POW_1>;
+		reset-names = "rstn_sata_0",
+			"rstn_sata_phy_0",
+			"rstn_sata_phy_pow_0",
+			"rstn_sata_1",
+			"rstn_sata_phy_1",
+			"rstn_sata_phy_pow_1";
+
+		status = "okay";
+		hotplug-en = <0>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		sata0: sata-port@0 {
+			reg = <0>;
+			gpios = <&rtk_misc_gpio 56 1 1>;
+		};
+
+		sata1: sata-port@1 {
+			reg = <1>;
+			gpios = <&rtk_iso_gpio 15 1 1>;
+		};
+	};
+
+	cec0@98037800 {
+		compatible = "Realtek,rtk-cec0";
+		reg = <0x98037800 0xe0>,
+			<0x98007000 0x100>,
+			<0x98037500 0x100>;
+		interrupts = <0 26 4>;
+		module-enable = <1>;
+		clocks = <&cc CC_CLK_SYS>,
+			<&iclk_en CLK_EN_CBUS_OSC>,
+			<&iclk_en CLK_EN_CBUS_SYS>,
+			<&iclk_en CLK_EN_CBUSTX_SYS>,
+			<&iclk_en CLK_EN_CBUSRX_SYS>;
+		clock-names = "sys",
+			"cbus_osc",
+			"cbus_sys",
+			"cbustx_sys",
+			"cbusrx_sys";
+		resets = <&irst IRSTN_CBUS>,
+			<&irst IRSTN_CBUSTX>,
+			<&irst IRSTN_CBUSRX>;
+		reset-names = "cbus",
+			"cbustx",
+			"cbusrx";
+		status = "okay";
+	};
+
+	rfkill: rfkilligpio {
+		compatible = "realtek,rfkill";
+		gpios = <&rtk_iso_gpio 24 1 0>; /*bt power , output, default low */
+		status = "disabled";
+	};
+
+	rtk-gpio-regulator {
+		compatible = "rtkgpio-regulator";
+		gpios = <&rtk_iso_gpio 16 1 0>, <&rtk_iso_gpio 17 1 1>;
+		status = "disabled";
+		//status = "okay";
+		vdd: rtkgpio_regulator {
+			regulator-min-microvolt = <850000>;
+			regulator-max-microvolt = <1050000>;
+		};
+	};
+
+	power-management@0 {
+		compatible = "Realtek,power-management";
+		system-power-controller;
+		reg = <0x98000000 0x1800>, /* CRT */
+			<0x98006000 0x1000>, /* AIO */
+			<0x98007000 0x1000>, /* ISO */
+			<0x98018000 0x2000>, /* TVE */
+			<0x9801A000 0x1000>, /* SB2 */
+			<0x9801B000 0x1000>; /* MISC */
+		suspend-mode = <0>; // 0:SUSPEND_TO_RAM, 1:SUSPEND_TO_COOLBOOT, 2:SUSPEND_TO_WFI
+		pwms = <&pwm 0 37878>;
+		status = "okay";
+	};
+
+	dptx@9803D000 {
+		compatible = "Realtek,rtk129x-dptx";
+		reg = <0x9803D000 0x1000>, <0x98000000 0x1000>, <0x98009400 0x600>, <0x98005000 0x1000>;
+		interrupts = <0 29 4>; /*gen Ri*/
+		clocks = <&clk_en_1 CLK_EN_TVE>,
+			<&clk_en_1 CLK_EN_VO>,
+			<&clk_en_1 CLK_EN_LVDS>;
+		resets = <&irst IRSTN_DP>,
+			<&rst1 RSTN_TVE>,
+			<&rst1 RSTN_VO>,
+			<&rst1 RSTN_LVDS>;
+		reset-names = "dp",
+			"tve",
+			"vo",
+			"lvds";
+		xen,passthrough;
+		dp_hpd {
+			gpios = <&rtk_iso_gpio 7 0 0>; /*HPD, input, default N/A */
+			interrupt-parent = <&rtk_iso_gpio>;
+			interrupts = <7>; /*HPD*/
+			xen,passthrough;
+		};
+	};
+
+	mcp@0 {
+		compatible = "Realtek,rtk-mcp";
+		reg = <0x98015000 0x1000>,
+			<0x98014000 0x1000>;
+		status = "okay";
+	};
+
+	rtk_boot {
+		compatible = "Realtek,rtk_boot";
+		resume-entry-addr = <0x00021000>;
+		status = "okay";
+	};
+
+	cpu_tm: thermal-sensor@9801D150 {
+		compatible = "realtek,rtd129x-thermal-sensor";
+		reg = <0x9801D150 0x1C>;
+		#thermal-sensor-cells = <0>;
+
+		status = "okay";
+	};
+
+	gpu: gpu@98050000 {
+		compatible = "arm,mali-midgard";
+		reg = <0x98050000 0xffff>;
+		interrupts = <0 67 4>, <0 68 4>, <0 66 4>;
+		interrupt-names = "JOB", "MMU", "GPU";
+		xen,passthrough;
+	};
+
+	dvfs: dvfs {
+		compatible = "realtek,rtd129x-dvfs";
+		status = "okay";
+		l2-supply = <&l2_supp>;
+	};
+
+	thermal-zones {
+		cpu_thermal: cpu-thermal {
+			polling-delay-passive = <250>;
+			polling-delay = <1000>;
+			thermal-sensors = <&cpu_tm>;
+
+			trips {
+				cpu_alert0: cpu-alert0 {
+					temperature = <105000>;
+					hysteresis = <3000>;
+					type = "passive";
+				};
+				cpu_alert1: cpu-alert1 {
+					temperature = <115000>;
+					hysteresis = <3000>;
+					type = "passive";
+				};
+				cpu_crit: cpu-crit {
+					temperature = <130000>;
+					hysteresis = <2000>;
+					type = "critical";
+				};
+			};
+
+			cooling-maps {
+				map0 {
+					trip = <&cpu_alert0>;
+					cooling-device = <&A53_0 1 6>;
+				};
+				map1 {
+					trip = <&cpu_alert1>;
+					cooling-device = <&A53_0 7 11>;
+				};
+			};
+		};
+	};
+};
+
+#include "rtd-129x-g2227-regulator.dtsi"
+#include "rtd-129x-gpu-dvfs.dtsi"
+#include "rtd-129x-cpu-dvfs.dtsi"
+
+/* invalidate the following pds, since they are used in OTT */
+&pd0 {
+	invalid-power-domains =
+		"ve1_pd", "ve2_pd", "ve3_pd", "gpu_pd",
+		"se_pd", "mipi_pd", "hdmirx_pd";
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-1296.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-1296.dtsi
new file mode 100755
index 000000000..ee6053d66
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-1296.dtsi
@@ -0,0 +1,1170 @@
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include "rtd-129x-common.dtsi"
+/include/ "rtd-1295-pinctrl.dtsi"
+/include/ "rtd-1295-irda.dtsi"
+/include/ "rtd-1296-usb.dtsi"
+/include/ "rtd-1296-sata.dtsi"
+/include/ "rtd-1295-hdmirxEDID.dtsi"
+/include/ "rtd-129x-dcsys-debug.dtsi"
+
+/{
+	compatible = "realtek,rtd1296";
+	interrupt-parent = <&gic>;
+	#address-cells = <1>;
+	#size-cells = <1>;
+
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		A53_0: cpu@0 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			reg = <0x0>;
+			enable-method = "rtk-spin-table";
+			cpu-release-addr = <0x0 0x9801AA44>;
+			next-level-cache = <&a53_l2>;
+			clocks = <&cc CC_PLL_SCPU>;
+			cpu-supply = <&cpu_supp>;
+			operating-points-v2 = <&cpu_opps>;
+			cooling-min-level = <0>;
+			cooling-max-level = <11>;
+			#cooling-cells = <2>;
+		};
+
+		A53_1: cpu@1 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			reg = <0x1>;
+			enable-method = "rtk-spin-table";
+			cpu-release-addr = <0x0 0x9801AA44>;
+			next-level-cache = <&a53_l2>;
+			clocks = <&cc CC_PLL_SCPU>;
+			cpu-supply = <&cpu_supp>;
+			operating-points-v2 = <&cpu_opps>;
+			cooling-min-level = <0>;
+			cooling-max-level = <11>;
+			#cooling-cells = <2>;
+		};
+
+		A53_2: cpu@2 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			reg = <0x02>;
+			enable-method = "rtk-spin-table";
+			cpu-release-addr = <0x0 0x9801AA44>;
+			next-level-cache = <&a53_l2>;
+			clocks = <&cc CC_PLL_SCPU>;
+			cpu-supply = <&cpu_supp>;
+			operating-points-v2 = <&cpu_opps>;
+			cooling-min-level = <0>;
+			cooling-max-level = <11>;
+			#cooling-cells = <2>;
+		};
+
+		A53_3: cpu@3 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53", "arm,armv8";
+			reg = <0x03>;
+			enable-method = "rtk-spin-table";
+			cpu-release-addr = <0x0 0x9801AA44>;
+			next-level-cache = <&a53_l2>;
+			clocks = <&cc CC_PLL_SCPU>;
+			cpu-supply = <&cpu_supp>;
+			operating-points-v2 = <&cpu_opps>;
+			cooling-min-level = <0>;
+			cooling-max-level = <11>;
+			#cooling-cells = <2>;
+		};
+
+		a53_l2: l2-cache {
+			compatible = "cache";
+		};
+	};
+
+	soc@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		reg = <0x98000000 0x70000>;
+		compatible = "simple-bus";
+		device_type = "soc";
+		ranges;
+
+
+	};
+
+
+
+	arch_timer {
+		compatible = "arm,armv8-timer";
+		interrupts = <1 13 0xf08>,
+			<1 14 0xf08>,
+			<1 11 0xf08>,
+			<1 10 0xf08>;
+		clock-frequency = <27000000>;
+	};
+
+//	// Disabled original definition
+//	gic: interrupt-controller@FF010000 {
+//		compatible = "arm,cortex-a15-gic";
+//		#interrupt-cells = <3>;
+//		interrupt-controller;
+//		reg = <0xFF011000 0x1000>,
+//			<0xFF012000 0x1000>;
+//	};
+
+	gic: interrupt-controller@ff011000 {
+		compatible = "arm,gic-400";
+		reg = <0xff011000 0x1000>,
+			<0xff012000 0x2000>,
+			<0xff014000 0x2000>,
+			<0xff016000 0x2000>;
+		interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
+		interrupt-controller;
+		#interrupt-cells = <3>;
+	};
+
+	pmu {
+		compatible = "arm,armv8-pmuv3";
+		interrupts = <0 48 4>;
+		interrupt-affinity = <&A53_0>,
+			<&A53_1>,
+			<&A53_2>,
+			<&A53_3>;
+	};
+
+	pinctrl: pinctrl@9801A000 {
+		compatible = "realtek,rtk129x-pinctrl";
+		reg = <0x9801A000 0x97c>,
+			<0x9804d000 0x010>,
+			<0x98012000 0x640>,
+			<0x98007000 0x340>;
+		#gpio-range-cells = <3>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&sdcard_pins_low>,
+			<&sdcard_pins_high>,
+			<&uart0_pins>,
+			<&uart1_pins>,
+			<&uart2_pins_0>,
+			<&pcie1_clk_pins>,
+			<&pcie2_clk_pins>,
+			<&rgmii0_pins>,
+			<&ir_rx_pins>,
+			<&ir_tx_pins>,
+			<&spdif_pins>,
+			<&pwm0_0_pins>,
+			<&etn_led_pins>;
+		status = "okay";
+	};
+
+	mux_intc: intc@9801B000 {
+		compatible = "Realtek,rtk-irq-mux";
+		Realtek,mux-nr = <2>;
+		#interrupt-cells = <2>;
+		interrupt-controller;
+		reg = <0x9801B000 0x100>, /* MISC_TOP MISC_ISO */
+			<0x98007000 0x100>;
+		interrupts = <0 40 4>, <0 41 4>;
+		intr-status = <0xc>, <0x0>;
+		intr-en = <0x80>, <0x40>;
+		status = "okay";
+	};
+
+	rtk_misc_gpio: rtk_misc_gpio@9801b100 {
+		compatible = "realtek,rtk-misc-gpio-irq-mux";
+		gpio-controller;
+		#gpio-cells = <3>; /*must be the same with gpiochip.of_gpio_n_cells*/
+		Realtek,gpio_base = <0>;
+		Realtek,gpio_numbers = <101>;
+		interrupt-parent = <&mux_intc>;
+		#interrupt-cells = <1>;
+		interrupt-controller;
+		interrupts = <0 19>, <0 20>; /*GPIOA_INT   GPIODA_INT*/
+		reg = <0x9801b000 0x100>,
+			<0x9801b100 0x100>; /* MISC_SYS MISC_GPIO*/
+		gpio-ranges = <&pinctrl 0 0 101>;
+		status = "okay";
+	};
+
+	rtk_iso_gpio: rtk_iso_gpio@98007100 {
+		compatible = "realtek,rtk-iso-gpio-irq-mux";
+		gpio-controller;
+		#gpio-cells = <3>;
+		Realtek,gpio_base = <101>;
+		Realtek,gpio_numbers = <35>;
+		interrupt-parent = <&mux_intc>;
+		#interrupt-cells = <1>;
+		interrupt-controller;
+		interrupts = <1 19>, <1 20>; /*GPIOA_INT   GPIODA_INT*/
+		reg = <0x98007000 0x100>,
+			<0x98007100 0x100>; /* ISO_SYS ISO_GPIO*/
+		gpio-ranges = <&pinctrl 0 101 35>;
+		status = "okay";
+	};
+
+	rbus@98000000 {
+		compatible = "realtek,uio";
+		reg = <0x98000000 0x200000>;
+		status = "okay";
+	};
+
+	md@9800b000 {
+		compatible = "realtek,md";
+		reg = <0x9800b000 0x1000>;
+		interrupts = <0 38 4>; /* 70 - 32 = 38 */
+		clocks = <&clk_en_1 CLK_EN_MD>;
+		resets = <&rst1 RSTN_MD>;
+		status = "okay";
+	};
+
+	se@9800c000 {
+		compatible = "realtek,se";
+		reg = <0x9800c000 0x1000>;
+		interrupts = <0 20 4>; /* 52 - 32 = 20 */
+		clocks = <&clk_en_1 CLK_EN_SE>;
+		resets = <&rst1 RSTN_SE>;
+		power-domains = <&pd0 PD_SRAM_DISP_SE>;
+		status = "okay";
+	};
+
+	refclk@9801b540 {
+		compatible = "realtek,uio";
+		reg = <0x9801b000 0x1000>;
+		status = "okay";
+	};
+
+	hdmitx@9800D000 {
+		compatible = "realtek,rtd129x-hdmitx";
+		reg = <0x9800d000 0x560>, /* HDMITX */
+			<0x98007200 0x4>; /* I2C1_REQ_CTRL */
+		gpio-hpd-detect = <&rtk_iso_gpio 6 0 0>; /* Hotplug detect pin */
+		clocks = <&clk_en_1 CLK_EN_HDMI>;
+		clock-names = "clk_en_hdmi";
+		resets = <&rst1 RSTN_HDMI>;
+		reset-names = "rstn_hdmi";
+		status = "okay";
+
+		scdc_rr {
+			enable-scdc-rr = <0>;
+			interrupt-parent = <&mux_intc>;
+			#interrupt-cells = <1>;
+			interrupt-controller;
+			interrupts = <1 31>;
+		};
+	};
+
+	hdcptx@9800D000 {
+		compatible = "realtek,rtk129x-hdcptx";
+		reg = <0x9800d000 0x400>;
+		interrupts = <0 31 4>; /*gen Ri*/
+		status = "okay";
+	};
+
+	hdmirx@98034000 {
+		compatible = "Realtek,rtk-mipi-top";
+		reg = <0x98037000 0xE0>,
+			<0x98034000 0xF54>,
+			<0x98035F00 0x2C>,
+			<0x98037700 0x98>,
+			<0x98004000 0xF0>,
+			<0x98004100 0x104>;
+		interrupts = <0 23 4>;
+		gpio-rx-hpd-ctrl = <&rtk_iso_gpio 22 1 0>;
+		power-saving = <0>; /* 1:ON,0:OFF; Turn off RX when cable unplugged */
+		clocks = <&clk_en_2 CLK_EN_HDMIRX>,
+			<&clk_en_1 CLK_EN_MIPI>,
+			<&clk_en_2 CLK_EN_CBUS_TX>,
+			<&iclk_en CLK_EN_CBUS_OSC>,
+			<&iclk_en CLK_EN_CBUS_SYS>,
+			<&iclk_en CLK_EN_CBUSTX_SYS>,
+			<&iclk_en CLK_EN_CBUSRX_SYS>,
+			<&clk_en_1 CLK_EN_TP>,
+			<&clk_en_1 CLK_EN_CP>;
+		clock-names = "hdmirx",
+			"mipi",
+			"cbus_tx",
+			"cbus_osc",
+			"cbus_sys",
+			"cbustx_sys",
+			"cbusrx_sys",
+			"tp",
+			"cp";
+		resets = <&rst4 RSTN_HDMIRX>,
+			<&rst4 RSTN_HDMIRX_WRAP>,
+			<&rst1 RSTN_MIPI>,
+			<&rst2 RSTN_CBUS_TX>,
+			<&irst IRSTN_CBUS>,
+			<&irst IRSTN_CBUSTX>,
+			<&irst IRSTN_CBUSRX>,
+			<&rst1 RSTN_TP>,
+			<&rst1 RSTN_CP>;
+		reset-names = "hdmirx",
+			"hdmirx_wrap",
+			"mipi",
+			"cbus_tx",
+			"cbus",
+			"cbustx",
+			"cbusrx",
+			"tp",
+			"cp";
+		power-domains = <&pd0 PD_SRAM_DISP_HDMIRX>;
+		status = "okay";
+	};
+
+	uart0: serial0@98007800 {
+		compatible = "snps,dw-apb-uart";
+		interrupt-parent = <&mux_intc>;
+		reg = <0x98007800 0x400>,
+			<0x98007000 0x100>;
+		interrupts-st-mask = <0x4>;
+		interrupts = <1 2>;
+		reg-shift = <2>;
+		reg-io-width = <4>;
+		clocks = <&iclk_en CLK_EN_MISC_UR0>;
+		clock-frequency = <27000000>; /* This value must be override by the board. */
+		status = "okay";
+	};
+
+	uart1: serial1@9801B200 {
+		compatible = "snps,dw-apb-uart";
+		interrupt-parent = <&mux_intc>;
+		reg = <0x9801B200 0x100>,
+			<0x9801B00c 0x100>;
+		interrupts-st-mask = <0x8>;
+		interrupts = <0 3>, <0 5>; /*UR1_INT and UR1_TO_INT*/
+		reg-shift = <2>;
+		reg-io-width = <4>;
+		clocks = <&clk_en_2 CLK_EN_UR1>;
+		resets = <&rst2 RSTN_UR1>;
+		/* This value must be overriden by the board. */
+		clock-frequency = <0>;
+		status = "okay";
+	};
+
+	uart2: serial2@9801B400 {
+		compatible = "snps,dw-apb-uart";
+		interrupt-parent = <&mux_intc>;
+		reg = <0x9801B400 0x100>,
+			<0x9801B00c 0x100>;
+		interrupts-st-mask = <0x100>;
+		interrupts = <0 8>, <0 13>; /*UR2_INT and UR2_TO_INT*/
+		reg-shift = <2>;
+		reg-io-width = <4>;
+		clocks = <&clk_en_2 CLK_EN_UR2>;
+		resets = <&rst2 RSTN_UR2>;
+		/* This value must be overriden by the board. */
+		clock-frequency = <0>;
+		status = "disabled"; /* Disable UR2 first since we don't use it now */
+	};
+
+	nic: gmac@98016000 {
+		compatible = "Realtek,r8168";
+		reg = <0x98016000 0x1000>,
+			<0x98007000 0x1000>;
+		interrupts = <0 22 4>;
+		rtl-config = <1>;
+		mac-version = <42>; /* RTL_GIGA_MAC_VER_42 */
+		rtl-features = <2>; /* BIT(2) GMii */
+		output-mode = <0>; /* 0:embedded PHY, 1:RGMII to MAC, 2:RGMII to PHY */
+		rgmii-voltage = <1>; /* 1:1.8V, 2: 2.5V, 3:3.3V */
+		rgmii-tx-delay = <0>; /* 0: 0ns, 1: 2ns */
+		rgmii-rx-delay = <0>; /* 0: 0ns, 1: 2ns */
+		ext-phy-id = <1>; /* 0 ~ 31, only valid when output-mode = 2 */
+		clocks = <&iclk_en CLK_EN_ETN_250M>,
+			<&iclk_en CLK_EN_ETN_SYS>;
+		clock-names = "etn_250m",
+			"etn_sys";
+		resets = <&irst IRSTN_GMAC>,
+			<&irst IRSTN_GPHY>;
+		reset-names = "gmac",
+			"gphy";
+		status = "okay";
+	};
+
+	hwnat: gmac@98060000 {
+		compatible = "Realtek,rtd1295-hwnat";
+		reg = <0x98060000 0x170000>, /* NAT */
+			<0x98000000 0x20000>, /* CLK SYS */
+			<0x9803FF00 0x100>; /* SATA Wrapper */
+		interrupts = <0 24 4>;
+		offload_enable = <0>; /* 0:disable, 1:enable HW NAT offload */
+		rgmii_voltage = <1>; /* 1:1.8V, 2: 2.5V, 3:3.3V */
+		rgmii_enable = <1>; /* 0:disable, 1:enable */
+		mac0_enable = <1>; /* 0:disable, 1:enable */
+		mac0_mode = <0>; /* 0:RGMII, 1:SGMII */
+		mac5_conn_to = <0>; /* 0:PHY, 1:MAC */
+		mac0_phy_id = <2>; /* PHY ID 2 for RGMII, 3 for SGMII */
+		mac4_phy_id = <4>;
+		mac5_phy_id = <1>;
+
+		clocks = <&cc CC_PLL_DDSA>,
+			<&clk_en_1 CLK_EN_SATA_0>,
+			<&clk_en_1 CLK_EN_SATA_ALIVE_0>,
+			<&clk_en_2 CLK_EN_SATA_1>,
+			<&clk_en_2 CLK_EN_SATA_ALIVE_1>,
+			<&cc CC_PLL_DDSB>,
+			<&iclk_en CLK_EN_ETN_250M>,
+			<&iclk_en CLK_EN_ETN_SYS>;
+		clock-names = "pll_ddsa",
+			"sata_0",
+			"sata_alive_0",
+			"sata_1",
+			"sata_alive_1",
+			"pll_ddab",
+			"nat",
+			"etn_250m",
+			"etn_sys";
+		resets = <&rst1 RSTN_SATA_0>,
+			<&rst1 RSTN_SATA_PHY_0>,
+			<&rst1 RSTN_SATA_PHY_POW_0>,
+			<&rst1 SATA_FUNC_EXIST_0>,
+			<&rst2 RSTN_SDS_PHY>,
+			<&rst1 RSTN_NAT>,
+			<&irst IRSTN_GMAC>,
+			<&irst IRSTN_GPHY>;
+		reset-names = "sata_0",
+			"sata_phy_0",
+			"sata_phy_pow_0",
+			"sata_func_exist_0",
+			"rstn_sds_phy",
+			"nat",
+			"gmac",
+			"gphy";
+		power-domains = <&pd0 PD_SRAM_NAT>;
+		status = "disabled";
+	};
+
+	timer0@9801B000 {
+		compatible = "realtek,rtk-timer0";
+		reg = <0x9801B000 0x600>,
+			<0xFF018000 0x10>;
+		interrupts = <0 17 4>;
+		clock-frequency = <27000000>;
+		status = "okay";
+	};
+
+	timer1@9801B000 {
+		compatible = "realtek,rtk-timer1";
+		reg = <0x9801B000 0x600>,
+			<0xFF018000 0x10>;
+		interrupts = <0 18 4>;
+		clock-frequency = <27000000>;
+		status = "okay";
+	};
+
+	pcie@9804E000 {
+		compatible = "realtek,rtk-pcie-slot1";
+		reg = <0x9804E000 0x00001000
+			0x9804F000 0x00001000
+			0x9801C600 0x00000100
+			0x9801A000 0x00000300
+			0x98012000 0x00001000>;
+		interrupt-names = "rtk-pcie1-intr";
+		#interrupt-cells = <1>;
+		interrupt-map-mask = <0 0 0 0>;
+		interrupt-map = <0 0 0 0 &gic GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
+		bus-range = <0x00 0xff>;
+		linux,pci-domain = <0>;
+		device_type = "pci";
+		gpios = <&rtk_iso_gpio 29 1 1 >;
+		#size-cells = <2>;
+		#address-cells = <3>;
+		num-lanes = <1>;
+		ranges = <0x02000000 0x00000000 0xC0000000  0xC0000000 0x00000000 0x01000000
+			0x01000000 0x00000000 0x00030000  0x00030000 0x00000000 0x00010000>;
+		resets = <&rst2 RSTN_PCIE0>,
+			<&rst2 RSTN_PCIE0_CORE>,
+			<&rst2 RSTN_PCIE0_POWER>,
+			<&rst2 RSTN_PCIE0_NONSTITCH>,
+			<&rst2 RSTN_PCIE0_STITCH>,
+			<&rst2 RSTN_PCIE0_PHY>,
+			<&rst4 RSTN_PCIE0_PHY_MDIO>;
+		reset-names = "rstn",
+			"core",
+			"power",
+			"nonstitch",
+			"stitch",
+			"phy",
+			"phy_mdio";
+		clocks = <&clk_en_1 CLK_EN_PCIE0>;
+		status = "okay";
+		phys_a = <0x31810801>,
+			<0xB2001101>,
+			<0x00100001>;
+		phys_b = <0x00000003>,
+			<0x00900001>,
+			<0x40080401>,
+			<0x5AC10801>,
+			<0x32b40f01>,
+			<0x72001101>;
+	};
+
+	pcie@9803B000 {
+		compatible = "realtek,rtk-pcie-slot2";
+		reg = <0x9803B000 0x00001000
+			0x9803C000 0x00001000
+			0x9801C600 0x00000100
+			0x9801A000 0x00000300
+			0x98012000 0x00001000>;
+		interrupt-names = "rtk-pcie2-intr";
+		#interrupt-cells = <1>;
+		interrupt-map-mask = <0 0 0 0>;
+		interrupt-map = <0 0 0 0 &gic GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
+		bus-range = <0x00 0xff>;
+		linux,pci-domain = <1>;
+		device_type = "pci";
+		gpios = <&rtk_iso_gpio 30 1 1>;
+		#size-cells = <2>;
+		#address-cells = <3>;
+		num-lanes = <1>;
+		ranges = <0x02000000 0x00000000 0xC1000000  0xC1000000 0x00000000 0x01000000
+			0x01000000 0x00000000 0x00040000  0x00040000 0x00000000 0x00010000>;
+		speed-mode = <0>; // 0:GEN1, 1:GEN2
+		resets = <&rst2 RSTN_PCIE1>,
+			<&rst2 RSTN_PCIE1_CORE>,
+			<&rst2 RSTN_PCIE1_POWER>,
+			<&rst2 RSTN_PCIE1_NONSTITCH>,
+			<&rst2 RSTN_PCIE1_STITCH>,
+			<&rst2 RSTN_PCIE1_PHY>,
+			<&rst4 RSTN_PCIE1_PHY_MDIO>;
+		reset-names = "rstn",
+			"core",
+			"power",
+			"nonstitch",
+			"stitch",
+			"phy",
+			"phy_mdio";
+		clocks = <&clk_en_2 CLK_EN_PCIE1>;
+		status = "okay";
+		phys = <0x00000003>, /* #Write soft reset */
+			<0x27E90301>,
+			<0x52F50401>, /* #F code,close SSC */
+			<0xead70501>, /* #modify N code */
+			<0x000c0601>, /* #modify CMU ICP(TX jitter) */
+			<0xa6530a01>, /* #modify CMU RS(tx jitter) */
+			<0xC4662001>, /* #modify AMP */
+			<0x8EA01B01>,
+			<0x8EA05B01>,
+			<0xa84a0101>, /* #modify Rx parameter */
+			<0xb8032b01>, /* #clk driving */
+			<0x27e94301>, /* #EQ */
+			<0x52f54401>, /* #F code,close SSC */
+			<0xead74501>, /* #modify N code */
+			<0x000c4601>, /* #modify CMU ICP(TX jitter) */
+			<0xa6534a01>, /* #modify CMU RS(tx jitter) */
+			<0xd4776001>, /* #modify AMP */
+			<0xa84a4101>, /* #modify Rx parameter */
+			<0xa8036b01>, /* #clk driving */
+			<0x01225a01>,
+			<0x521C0901>, /* #for calibration bit[9]=1" */
+			<0x501C0901>, /* #for calibration bit[9]=0" */
+			<0x521C0901>, /* #for calibration bit[9]=1" */
+			<0x08282401>,
+			<0x08286401>;
+	};
+
+	sdio@98010A00 {
+		compatible = "Realtek,rtk1295-sdio";
+		gpios = <&rtk_iso_gpio 23 1 1>;
+		reg = <0x98010c00 0x200>,
+			<0x98000000 0x200000>;
+		interrupts = <0 45 4>;
+		clocks = <&clk_en_1 CLK_EN_SDIO>,
+			<&clk_en_1 CLK_EN_SDIO_IP>;
+		clock-names = "sdio",
+			"sdio_ip";
+		resets = <&rst2 RSTN_SDIO>;
+		status = "okay";
+	};
+
+	sdmmc@98010400 {
+		compatible = "Realtek,rtk1295-sdmmc";
+		gpios = <&rtk_misc_gpio 99 1 0>; /*sd power , output, default high  (poweroff) */
+		reg = <0x98000000 0x400>, /* CRT */
+			<0x98010400 0x200>, /* SDMMC */
+			<0x9801A000 0x400>, /* BS2 */
+			<0x98012000 0xa00>, /* EMMC */
+			<0x98010A00 0x40>; /* SDIO */
+		interrupts = <0 44 4>;
+		resets = <&rst2 RSTN_CR>;
+		clocks = <&clk_en_1 CLK_EN_CR>,
+			<&clk_en_1 CLK_EN_SD_IP>;
+		clock-names = "cr",
+			"sd_ip";
+		status = "okay";
+	};
+
+	emmc@98012000 {
+		compatible = "Realtek,rtk1295-emmc";
+		reg = <0x98012000 0xa00>, /*EMMC*/
+			<0x98000000 0x600>, /*CRT */
+			<0x9801A000 0x80>, /*SB2*/
+			<0x9801B000 0x150>; /*MISC*/
+		interrupts = <0 42 4>;
+		speed-step = <2>; /* 0: sdr50, 1: ddr50, 2: hs200, 3: hs400 */
+		clocks = <&clk_en_1 CLK_EN_EMMC>,
+			<&clk_en_1 CLK_EN_EMMC_IP>,
+			<&clk_en_1 CLK_EN_CR>;
+		clock-names = "emmc",
+			"emmc_ip",
+			"cr";
+		resets = <&rst2 RSTN_EMMC>;
+		reset-names = "emmc";
+		status = "okay";
+		pddrive_nf_s0 = <1 0x77 0x77 0x77 0x33>; /* pddrive_nf0, pddrive_nf1, pddrive_nf2, pddrive_nf3, pddrive_nf4 ; for sdr50 */
+		pddrive_nf_s2 = <1 0xbb 0xbb 0xbb 0x33>; /* pddrive_nf0, pddrive_nf1, pddrive_nf2, pddrive_nf3, pddrive_nf4 ; for hs200 */
+		phase_tuning = <0 0>; /* arg0: tx tuning switch, arg1: rx tuning switch*/
+	};
+
+	pu_pll@98000000 {
+		compatible = "Realtek,rtk1295-pu_pll";
+		reg = <0x98000000 0x200>;
+	};
+
+	jpeg@9803e000 {
+		compatible = "Realtek,rtk1295-jpeg";
+		reg = <0x9803e000 0x1000>,
+			<0x98000000 0x200>,
+			<0x98007000 0x30>;
+		interrupts = <0 52 4>;
+		clocks = <&clk_en_2 CLK_EN_JPEG>;
+		clock-names = "jpeg";
+		resets = <&rst2 RSTN_JPEG>;
+		status = "okay";
+	};
+
+	ve1@98040000 {
+		compatible = "Realtek,rtk1295-ve1";
+		reg = <0x98040000 0x8000>,
+			<0x98000000 0x200>,
+			<0x98007000 0x30>;
+		interrupts = <0 53 4>, <0 54 4>;
+		clocks = <&cc CC_CLK_VE1>,
+			<&cc CC_CLK_VE2>;
+		clock-names = "clk_ve1",
+			"clk_ve2";
+		resets = <&rst1 RSTN_VE1>,
+			<&rst1 RSTN_VE2>;
+		reset-names = "ve1",
+			"ve2";
+		status = "okay";
+	};
+
+	ve3@98048000 {
+		compatible = "Realtek,rtk1295-ve3";
+		reg = <0x98048000 0x4000>,
+			<0x98000000 0x200>,
+			<0x98007000 0x30>;
+		interrupts = <0 55 4>;
+		clocks = <&cc CC_CLK_VE3>;
+		resets = <&rst1 RSTN_VE3>;
+		status = "okay";
+	};
+
+	scpu_wrapper@9801d000 {
+		compatible = "Realtek,rtk-scpu_wrapper";
+		reg = <0x9801d000 0x500>;
+		interrupts = <0 46 4>;
+		status = "okay";
+	};
+
+	sb2@9801a000 {
+		compatible = "Realtek,rtk-sb2";
+		reg = <0x9801a000 0x900>;
+		interrupts = <0 36 4>;
+		status = "okay";
+	};
+
+	rpc@9801a104 {
+		compatible = "Realtek,rtk-rpc";
+		reg = <0x9801a104 0xc>, /* rpc intr en */
+			<0x01ffe000 0x4000>, /* rpc ring buffer */
+			<0x0001f000 0x1000>, /* rpc common */
+			<0x9801a020 0x4>; /* rbus sync */
+		interrupts = <0 33 4>;
+		status = "okay";
+	};
+
+	irda@98007400 {
+		compatible = "Realtek,rtk-irda";
+		interrupt-parent = <&mux_intc>;
+		reg = <0x98007000 0x400>,
+			<0x98007400 0x100>;
+		interrupts = <1 5>;
+		resets = <&irst IRSTN_IR>;
+		clocks = <&iclk_en CLK_EN_MISC_IR>;
+		status = "okay";
+	};
+
+	rtc@9801B600 {
+		compatible = "realtek,rtk-rtc";
+		reg = <0x9801B600 0x100>,
+			<0x98000000 0x100>,
+			<0x98007000 0x100>;
+		rtc-base-year = <2014>;
+		clocks = <&clk_en_2 CLK_EN_MISC_RTC>;
+		status = "okay";
+	};
+
+	watchdog@0x98007680 {
+		compatible = "realtek,rtk-watchdog";
+		reg = <0x98007680 0x100>;
+		timeout-sec = <20>;
+		status = "okay";
+	};
+
+	rtk-rstctrl@0x98007000 {
+		compatible = "Realtek,rtk-rstctrl";
+		reg = <0x98007600 0x100>;
+		rst-reg-offset = <0xb4>;
+	};
+
+	i2c_0: i2c@0x98007D00 {
+		compatible = "realtek,rtk-i2c";
+		reg = <0x98007D00 0x400>;
+		interrupt-parent = <&mux_intc>;
+		interrupts = <1 8>;
+		i2c-num = <0>;
+		status = "okay";
+		pinctrl-names = "default";
+		pinctrl-0 = <&i2c_pins_0>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clocks = <&iclk_en CLK_EN_I2C0>;
+		resets = <&irst IRSTN_I2C_0>;
+	};
+
+	i2c_1: i2c@0x98007C00 {
+		compatible = "realtek,rtk-i2c";
+		reg = <0x98007C00 0x400>;
+		interrupt-parent = <&mux_intc>;
+		interrupts = <1 11>;
+		i2c-num = <1>;
+		status = "okay";
+		pinctrl-names = "default";
+		pinctrl-0 = <&i2c_pins_1>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clocks = <&iclk_en CLK_EN_I2C1>;
+		resets = <&irst IRSTN_I2C_1>;
+	};
+
+	i2c_2: i2c@0x9801B700 {
+		compatible = "realtek,rtk-i2c";
+		reg = <0x9801B700 0x400>;
+		interrupt-parent = <&mux_intc>;
+		interrupts = <0 26>;
+		i2c-num = <2>;
+		status = "okay";
+		pinctrl-names = "default";
+		pinctrl-0 = <&i2c_pins_2>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clocks = <&clk_en_2 CLK_EN_MISC_I2C_2>;
+		resets = <&rst2 RSTN_I2C_2>;
+	};
+
+	i2c_3: i2c@0x9801B900 {
+		compatible = "realtek,rtk-i2c";
+		reg = <0x9801B900 0x400>;
+		interrupt-parent = <&mux_intc>;
+		interrupts = <0 23>;
+		i2c-num = <3>;
+		status = "okay";
+		pinctrl-names = "default";
+		pinctrl-0 = <&i2c_pins_3>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clocks = <&clk_en_2 CLK_EN_MISC_I2C_3>;
+		resets = <&rst2 RSTN_I2C_3>;
+	};
+
+	i2c_4: i2c@0x9801BA00 {
+		compatible = "realtek,rtk-i2c";
+		reg = <0x9801BA00 0x400>;
+		interrupt-parent = <&mux_intc>;
+		interrupts = <0 15>;
+		i2c-num = <4>;
+		status = "okay";
+		pinctrl-names = "default";
+		pinctrl-0 = <&i2c_pins_4>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clocks = <&clk_en_2 CLK_EN_MISC_I2C_4>;
+		resets = <&rst2 RSTN_I2C_4>;
+	};
+
+	i2c_5: i2c@0x9801BB00 {
+		compatible = "realtek,rtk-i2c";
+		reg = <0x9801BB00 0x400>;
+		interrupt-parent = <&mux_intc>;
+		interrupts = <0 14>;
+		i2c-num = <5>;
+		status = "okay";
+		pinctrl-names = "default";
+		pinctrl-0 = <&i2c_pins_5>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clocks = <&clk_en_2 CLK_EN_MISC_I2C_5>;
+		resets = <&rst2 RSTN_I2C_5>;
+		
+		rts5400@6a {
+			compatible = "rtk-rts5400";
+			status = "disabled";
+			reg = <0x6A>;
+			realtek,12v-power-gpio = <&rtk_misc_gpio 16 1 0>; /*1296 u3host power, output, default low */
+		};
+	};
+
+	spi_0: spi@9801BD00 {
+		compatible = "Realtek,rtk129x-spi";
+		reg = <0x9801BD00 50>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&gspi_pins>;
+		spi-cs-gpio = <&rtk_misc_gpio 6 1 1>;
+		clocks = <&clk_en_1 CLK_EN_GSPI>;
+		resets = <&rst1 RSTN_GSPI>;
+		status = "okay";
+	};
+
+	pwm: pwm@980070D0 {
+		compatible = "Realtek,rtd1295-pwm";
+		#pwm-cells = <2>;
+		reg = <0x980070D0 0xC>;
+		status = "okay";
+		pwm_0 {
+			enable = <0>;
+			clkout_div = <0xff>; //default OCD: from 0x0 to 0xff
+			clksrc_div = <0x1>; //default OSD: from 0x0 to 0xf
+			duty_rate = <5>; //default duty_rate 0 ~ 100
+		};
+		pwm_1 {
+			enable = <1>;
+			clkout_div = <0xff>; //default OCD: from 0x0 to 0xff
+			clksrc_div = <0x1>; //default OSD: from 0x0 to 0xf
+			duty_rate = <50>; //default duty_rate 0 ~ 100
+		};
+		pwm_2 {
+			enable = <0>;
+			clkout_div = <0xff>; //default OCD: from 0x0 to 0xff
+			clksrc_div = <0x1>; //default OSD: from 0x0 to 0xf
+			duty_rate = <50>; //default duty_rate 0 ~ 100
+		};
+		pwm_3 {
+			enable = <0>;
+			clkout_div = <0xff>; //default OCD: from 0x0 to 0xff
+			clksrc_div = <0x1>; //default OSD: from 0x0 to 0xf
+			duty_rate = <50>; //default duty_rate 0 ~ 100
+		};
+	};
+
+	rtk-lsadc@0x98012800 {
+		compatible = "Realtek,rtk-lsadc";
+		interrupt-parent = <&mux_intc>;
+		interrupts = <0 21>, <0 22>; /* LSADC0_INT, LSADC1_INT */
+		reg = <0x9801B00C 0x4>, /* MISC_ISR */
+			<0x98012800 0x200>, /* LSADC */
+			<0x9800034C 0x4>; /* LSADC_PG */
+		status = "disabled";
+		clk_gating_en = <1>, /* LSADC0 0:disable; 1:enable */
+						<1>; /* LSADC1 0:disable; 1:enable */
+		vdd_mux_sel = <0>; /* 0:VDD1; 1:VDD2 */
+		vdd_mux1 = <0>; /* 0 ~ 15: VDD_IN source selection */
+		vdd_mux2 = <0>; /* 0 ~ 15: VDD_IN source selection */
+		vdd_mux_en = <1>; /* 0:disable; 1:enable */
+
+		rtk-lsadc0-pad0 {
+			//compatible = "Realtek,rtk-lsadc0-pad0";
+			activate = <1>; /* 0:in-activate; 1:activate */
+			ctrl_mode = <0>; /* 0:Voltage mode; 1:Current mode*/
+			sw_idx = <0>; /* 0:External input pin 0; 1:External input pin 1 */
+			voltage_threshold = <32>; /* 8 bit : 0 ~ 255 */
+		};
+
+		rtk-lsadc0-pad1 {
+			//compatible = "Realtek,rtk-lsadc0-pad1";
+			activate = <1>; /* 0:in-activate; 1:activate */
+			ctrl_mode = <0>; /* 0:Voltage mode; 1:Current mode*/
+			sw_idx = <1>; /* 0:External input pin 0; 1:External input pin 1 */
+			voltage_threshold = <16>; /* 8 bit : 0 ~ 255 */
+		};
+
+		rtk-lsadc1-pad0 {
+			//compatible = "Realtek,rtk-lsadc1-pad0";
+			activate = <1>; /* 0:in-activate; 1:activate */
+			ctrl_mode = <0>; /* 0:Voltage mode; 1:Current mode*/
+			sw_idx = <0>; /* 0:VDD; 1:GND */
+			voltage_threshold = <32>; /* 8 bit : 0 ~ 255 */
+			detect_range_ctrl = <0>; /* 0:0V ~ 1.024V; 1:0.5V ~ 1.524V */
+		};
+
+		rtk-lsadc1-pad1 {
+			//compatible = "Realtek,rtk-lsadc1-pad1";
+			activate = <1>; /* 0: in-activate; 1:activate */
+			ctrl_mode = <0>; /* 0: Voltage mode; 1:Current mode*/
+			sw_idx = <0>; /* 0:VDD; 1:GND */
+			voltage_threshold = <16>; /* 8 bit : 0 ~ 255 */
+			detect_range_ctrl = <1>; /* 0:0V ~ 1.024V; 1:0.5V ~ 1.524V */
+		};
+	};
+
+	cec0@98037800 {
+		compatible = "Realtek,rtk-cec0";
+		reg = <0x98037800 0xe0>,
+			<0x98007000 0x100>,
+			<0x98037500 0x100>;
+		interrupts = <0 26 4>;
+		module-enable = <1>;
+		clocks = <&cc CC_CLK_SYS>,
+			<&iclk_en CLK_EN_CBUS_OSC>,
+			<&iclk_en CLK_EN_CBUS_SYS>,
+			<&iclk_en CLK_EN_CBUSTX_SYS>,
+			<&iclk_en CLK_EN_CBUSRX_SYS>;
+		clock-names = "sys",
+			"cbus_osc",
+			"cbus_sys",
+			"cbustx_sys",
+			"cbusrx_sys";
+		resets = <&irst IRSTN_CBUS>,
+			<&irst IRSTN_CBUSTX>,
+			<&irst IRSTN_CBUSRX>;
+		reset-names = "cbus",
+			"cbustx",
+			"cbusrx";
+		status = "okay";
+	};
+
+	rfkill: rfkilligpio {
+		compatible = "realtek,rfkill";
+		gpios = <&rtk_iso_gpio 24 1 0>; /*bt power , output, default low */
+		status = "disabled";
+	};
+
+	rtk-gpio-regulator {
+		compatible = "rtkgpio-regulator";
+		gpios = <&rtk_iso_gpio 16 1 0>, <&rtk_iso_gpio 17 1 1>;
+		//status = "disabled";
+		status = "okay";
+		vdd: rtkgpio_regulator {
+			regulator-min-microvolt = <850000>;
+			regulator-max-microvolt = <1050000>;
+		};
+	};
+
+	power-management@0 {
+		compatible = "Realtek,power-management";
+		/*system-power-controller;*/ /* Disable rtk suspend */
+		reg = <0x98000000 0x1800>,   /* CRT */
+			<0x98006000 0x1000>, /* AIO */
+			<0x98007000 0x1000>, /* ISO */
+			<0x98018000 0x2000>, /* TVE */
+			<0x9801A000 0x1000>, /* SB2 */
+			<0x9801B000 0x1000>; /* MISC */
+		suspend-mode = <0>; // 0:SUSPEND_TO_RAM, 1:SUSPEND_TO_COOLBOOT, 2:SUSPEND_TO_WFI
+		pwms = <&pwm 0 37878>;
+		status = "okay";
+	};
+
+	dptx@9803D000 {
+		compatible = "Realtek,rtk-dptx";
+		reg = <0x9803D000 0x1000>, <0x98000000 0x1000>, <0x98009400 0x600>, <0x98005000 0x1000>;
+		interrupts = <0 29 4>; /*gen Ri*/
+		clocks = <&clk_en_1 CLK_EN_TVE>,
+			<&clk_en_1 CLK_EN_VO>,
+			<&clk_en_1 CLK_EN_LVDS>;
+		clock-names = "clk_en_tve",
+			"clk_en_vo",
+			"clk_en_lvds";
+		resets = <&rst4 RSTN_DISP>,
+			<&rst1 RSTN_TVE>,
+			<&rst1 RSTN_VO>,
+			<&rst1 RSTN_LVDS>;
+		reset-names = "dp",
+			"tve",
+			"vo",
+			"lvds";
+		status = "okay";
+		dp_hpd {
+			gpios = <&rtk_iso_gpio 7 0 0>; /*HPD, input, default N/A */
+			interrupt-parent = <&rtk_iso_gpio>;
+			interrupts = <7>; /*HPD*/
+		};
+	};
+
+	mcp@0 {
+		compatible = "Realtek,rtk-mcp";
+		reg = <0x98015000 0x1000>,
+			<0x98014000 0x1000>;
+		status = "okay";
+	};
+
+	rtk_boot {
+		compatible = "Realtek,rtk_boot";
+		resume-entry-addr = <0x00021000>;
+		status = "okay";
+	};
+
+	cpu_tm: thermal-sensor@9801D150 {
+		compatible = "realtek,rtd129x-thermal-sensor";
+		reg = <0x9801D150 0x1C>;
+		#thermal-sensor-cells = <0>;
+
+		userspace-trip = <&cpu_userspace 30000>;
+		status = "okay";
+	};
+
+	cr_tm: thermal-sensor@980124B4 {
+		compatible = "realtek,rtd129x-thermal-sensor";
+		reg = <0x980124B4 0x1C>;
+		#thermal-sensor-cells = <0>;
+		status = "okay";
+	};
+
+	gpu: gpu@98050000 {
+		compatible = "arm,mali-midgard";
+		reg = <0x98050000 0xffff>;
+		interrupts = <0 67 4>, <0 68 4>, <0 66 4>;
+		interrupt-names = "JOB", "MMU", "GPU";
+		clocks = <&cc CC_CLK_GPU>;
+		clock-names = "clk_mali";
+		resets = <&rst1 RSTN_GPU>;
+		mali-supply = <&gpu_supp>;
+		#cooling-cells = <2>;
+		status = "okay";
+		power-model {
+			compatible = "arm,mali-simple-power-model";
+			static-coefficient = <2427750>;
+			dynamic-coefficient = <4687>;
+			ts = <20000 2000 (-20) 2>;
+			thermal-zone = "cpu-thermal";
+		};
+	};
+
+	audio-in-device {
+		compatible = "realtek,audio-in";
+		status = "disabled";
+	};
+
+	audio-out-devices {
+		compatible = "realtek,audio-out";
+		status = "okay";
+		dac {
+			compatible = "dac";
+			status = "okay";
+		};
+		spdif {
+			compatible = "spdif";
+			status = "okay";
+		};
+		i2s {
+			compatible = "i2s";
+			status = "okay";
+		};
+		hdmi {
+			compatible = "hdmi";
+			status = "okay";
+		};
+		global {
+			compatible = "global";
+			status = "okay";
+		};
+	};
+
+	busfreq {
+		compatible = "realtek,rtd129x-busfreq";
+		enable = <1>;
+		polling-ms = <1000>;
+		clocks = <&cc CC_PLL_BUS_H>;
+		status = "okay";
+
+		clk-0 {
+			clocks = <&cc CC_CLK_SYS>;
+			rate = <128 256>;
+		};
+		clk-1 {
+			clocks = <&cc CC_PLL_BUS_H>;
+			rate = <200 459>;
+		};
+	};
+
+	dvfs: dvfs {
+		compatible = "realtek,rtd129x-dvfs";
+		status = "okay";
+		l2-supply = <&l2_supp>;
+	};
+
+	thermal-zones {
+		cpu_thermal: cpu-thermal {
+			polling-delay-passive = <250>;
+			polling-delay = <1000>;
+			thermal-sensors = <&cpu_tm>;
+
+			trips {
+				cpu_alert0: cpu-alert0 {
+					temperature = <105000>;
+					hysteresis = <3000>;
+					type = "passive";
+				};
+				cpu_alert1: cpu-alert1 {
+					temperature = <115000>;
+					hysteresis = <3000>;
+					type = "passive";
+				};
+				cpu_crit: cpu-crit {
+					temperature = <130000>;
+					hysteresis = <2000>;
+					type = "critical";
+				};
+				gpu_alert0: gpu-alert0 {
+					temperature = <95000>;
+					hysteresis = <4000>;
+					type = "passive";
+				};
+				gpu_alert1: gpu-alert1 {
+					temperature = <100000>;
+					hysteresis = <4000>;
+					type = "passive";
+				};
+				cpu_userspace: cpu-userspace {
+					temperature = <150000>;
+					hysteresis = <0>;
+					type = "passive";
+				};
+			};
+
+			cooling-maps {
+				map0 {
+					trip = <&cpu_alert0>;
+					cooling-device = <&A53_0 1 6>;
+				};
+				map1 {
+					trip = <&cpu_alert1>;
+					cooling-device = <&A53_0 7 11>;
+				};
+				map2 {
+					trip = <&gpu_alert0>;
+					cooling-device = <&gpu 2 2>;
+				};
+				map3 {
+					trip = <&gpu_alert1>;
+					cooling-device = <&gpu 5 5>;
+				};
+				map4 {
+					trip = <&cpu_userspace>;
+					cooling-device = <&A53_0 9 9>;
+				};
+			};
+		};
+
+		cr-thermal {
+			polling-delay-passive = <0>;
+			polling-delay = <0>;
+			thermal-sensors = <&cr_tm>;
+		};
+	};
+};
+
+#include "rtd-129x-g2227-regulator.dtsi"
+#include "rtd-129x-gpu-dvfs.dtsi"
+#include "rtd-129x-cpu-dvfs.dtsi"
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-129x-common.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-129x-common.dtsi
new file mode 100644
index 000000000..d01c2f79c
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-129x-common.dtsi
@@ -0,0 +1,495 @@
+#include <dt-bindings/clock/rtk,clock-rtd129x.h>
+#include <dt-bindings/reset/rtk,reset.h>
+#include <dt-bindings/reset/rtk,reset-rtd129x.h>
+#include <dt-bindings/power/rtk,power-rtd129x.h>
+#include <dt-bindings/thermal/thermal.h>
+
+/{
+	efuse@98017000 {
+		compatible = "realtek,efuse";
+		reg = <0x98017000 0x400>;
+		read-only;
+		status = "okay";
+
+		#address-cells = <1>;
+		#size-cells = <1>;
+		nvmem-cells =
+			<&efuse_uuid>,
+			<&efuse_etn_phy>,
+			<&efuse_etn_phy_rc>,
+			<&efuse_etn_phy_r>,
+			<&efuse_etn_phy_amp>,
+			<&efuse_etn_phy_adc>,
+			<&efuse_pwr_id>,
+			<&efuse_package_id>,
+			<&efuse_usb_cc_en>,
+			<&efuse_usb_cc1_4_7_k_cal>,
+			<&efuse_usb_cc1_12_k_cal>,
+			<&efuse_usb_cc2_4_7_k_cal>,
+			<&efuse_usb_cc2_12_k_cal>,
+			<&efuse_top_iddq>,
+			<&efuse_cpu_iddq>,
+			<&efuse_usb_dp_dm>,
+			<&efuse_cc_cal>,
+			<&efuse_chip_id>,
+			<&efuse_prog_rvd>;
+		nvmem-cell-names =
+			"uuid",
+			"etn_phy",
+			"etn_phy_rc",
+			"etn_phy_r",
+			"etn_phy_amp",
+			"etn_phy_adc",
+			"pwr_id",
+			"package_id",
+			"usb_cc_en",
+			"usb_cc1_4_7_k_cal",
+			"usb_cc1_12_k_cal",
+			"usb_cc2_4_7_k_cal",
+			"usb_cc2_12_k_cal",
+			"top_iddq",
+			"cpu_iddq",
+			"usb_dp_dm",
+			"cc_cal",
+			"chip_id",
+			"prog_rvd";
+		efuse_uuid: uuid@1A4 {
+			reg = <0x1A4 0xC>;
+			bits = <0 96>;
+		};
+		efuse_etn_phy: etn_phy@1B9 {
+			reg = <0x1B9 0x9>;
+			bits = <2 64>;
+		};
+		efuse_etn_phy_rc: etn_phy_rc@1BF {
+			reg = <0x1BF 0x2>;
+			bits = <5 4>;
+		};
+		efuse_etn_phy_r: etn_phy_r@1BF {
+			reg = <0x1BF 0x1>;
+			bits = <1 4>;
+		};
+		efuse_etn_phy_amp: etn_phy_amp@1B9 {
+			reg = <0x1B9 0x3>;
+			bits = <2 16>;
+		};
+		efuse_etn_phy_adc: etn_phy_adc@1BB {
+			reg = <0x1BB 0x3>;
+			bits = <2 16>;
+		};
+		efuse_pwr_id: pwr_id@1CC {
+			reg = <0x1CC 0x1>;
+			bits = <6 2>;
+		};
+		efuse_package_id: package_id@1D8 {
+			reg = <0x1D8 0x1>;
+			bits = <0 2>;
+		};
+		efuse_usb_cc_en: usb_cc_en@1D8 {
+			reg = <0x1D8 0x1>;
+			bits = <2 1>;
+		};
+		efuse_usb_cc1_4_7_k_cal: usb_cc1_4_7_k_cal@1D8 {
+			reg = <0x1D8 0x1>;
+			bits = <3 4>;
+		};
+		efuse_usb_cc1_12_k_cal: usb_cc1_12_k_cal@1D8 {
+			reg = <0x1D8 0x2>;
+			bits = <7 4>;
+		};
+		efuse_usb_cc2_4_7_k_cal: usb_cc2_4_7_k_cal@1D9 {
+			reg = <0x1D9 0x1>;
+			bits = <3 4>;
+		};
+		efuse_usb_cc2_12_k_cal: usb_cc2_12_k_cal@1D9 {
+			reg = <0x1D9 0x2>;
+			bits = <7 4>;
+		};
+		efuse_top_iddq: top_iddq@1DA {
+			reg = <0x1DA 0x2>;
+			bits = <3 6>;
+		};
+		efuse_cpu_iddq: cpu_iddq@1DB {
+			reg = <0x1DB 0x1>;
+			bits = <1 6>;
+		};
+		efuse_usb_dp_dm: usb_dp_dm@1DC {
+			reg = <0x1DC 0x1>;
+			bits = <0 4>;
+		};
+		efuse_cc_cal: cc_cal@1DC {
+			reg = <0x1DC 0x4>;
+			bits = <4 24>;
+		};
+		efuse_chip_id: chip_id@200 {
+			reg = <0x200 0x10>;
+			bits = <0 128>;
+		};
+		efuse_prog_rvd: prog_rvd@3FC {
+			reg = <0x3FC 0x4>;
+			bits = <0 32>;
+		};
+	};
+
+	sb2_lock0: sb2-lock@9801A000 {
+		compatible = "realtek,sb2-sem";
+		reg = <0x9801A000 0x4>;
+	};
+
+	/* fixed clock */
+	osc27M: osc27M {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <27000000>;
+		clock-output-names = "osc27M";
+	};
+
+	/* mmio */
+	crt_mmio: mmio@98000000 {
+		compatible = "realtek,mmio";
+		reg = <0x98000000 0x600>;
+		realtek,sb2-lock = <&sb2_lock0>;
+	};
+
+	iso_mmio: mmio@98007088 {
+		compatible = "realtek,mmio";
+		reg = <0x98007088 0x8>;
+		realtek,sb2-lock = <&sb2_lock0>;
+	};
+
+	/* clock-controller */
+	clk_en_1: clk-en@9800000c {
+		compatible = "realtek,clock-gate-controller";
+		reg = <0x9800000c 0x4>;
+		#clock-cells = <1>;
+		realtek,mmio = <&crt_mmio 0xc>;
+		clock-output-names =
+			"clk_en_misc",
+			"clk_en_pcie0",
+			"clk_en_sata_0",
+			"clk_en_gspi",
+			"clk_en_usb",
+			"",
+			"clk_en_iso_misc",
+			"clk_en_sata_alive_0",
+			"clk_en_hdmi",
+			"clk_en_etn",
+			"",
+			"",
+			"",
+			"",
+			"",
+			"",
+			"clk_en_lvds",
+			"clk_en_se",
+			"",
+			"clk_en_cp",
+			"clk_en_md",
+			"clk_en_tp",
+			"",
+			"clk_en_nf",
+			"clk_en_emmc",
+			"clk_en_cr",
+			"clk_en_sdio_ip",
+			"clk_en_mipi",
+			"clk_en_emmc_ip",
+			"",
+			"clk_en_sdio",
+			"clk_en_sd_ip";
+		ignore-unused-clocks =
+			"clk_en_misc",
+			"clk_en_iso_misc",
+			"clk_en_cp",
+			"clk_en_md",
+			"clk_en_tp",
+			"clk_en_hdmi";
+		ignore-pm-clocks =
+			"clk_en_hdmi";
+	};
+
+	clk_en_2: clk-en@98000010 {
+		compatible = "realtek,clock-gate-controller";
+		reg = <0x98000010 0x4>;
+		#clock-cells = <1>;
+		realtek,mmio = <&crt_mmio 0x10>;
+		clock-output-names =
+			"clk_en_nat",
+			"clk_en_misc_i2c_5",
+			"",
+			"clk_en_jpeg",
+			"",
+			"clk_en_pcie1",
+			"clk_en_misc_sc",
+			"clk_en_cbus_tx",
+			"",
+			"",
+			"clk_en_misc_rtc",
+			"",
+			"",
+			"clk_en_misc_i2c_4",
+			"clk_en_misc_i2c_3",
+			"clk_en_misc_i2c_2",
+			"clk_en_misc_i2c_1",
+			"",
+			"",
+			"",
+			"",
+			"",
+			"",
+			"",
+			"clk_en_hdmirx",
+			"clk_en_sata_1",
+			"clk_en_sata_alive_1",
+			"clk_en_ur2",
+			"clk_en_ur1",
+			"clk_en_fan",
+			"clk_en_dcphy_0",
+			"clk_en_dcphy_1";
+		ignore-unused-clocks =
+			"clk_en_dcphy_0",
+			"clk_en_dcphy_1";
+	};
+
+	clk_en_3: clk-en@98000450 {
+		compatible = "realtek,clock-gate-controller";
+		reg = <0x98000450 0x4>;
+		#clock-cells = <1>;
+		clock-output-names =
+			"",
+			"",
+			"clk_en_lsadc";
+	};
+
+	iclk_en: clk-en@9800708c {
+		compatible = "realtek,clock-gate-controller";
+		reg = <0x9800708c 0x4>;
+		#clock-cells = <1>;
+		realtek,mmio = <&iso_mmio 0x4>;
+		clock-output-names =
+			"",
+			"",
+			"clk_en_misc_cec0",
+			"clk_en_cbusrx_sys",
+			"clk_en_cbustx_sys",
+			"clk_en_cbus_sys",
+			"clk_en_cbus_osc",
+			"clk_en_misc_ir",
+			"clk_en_misc_ur0",
+			"clk_en_i2c0",
+			"clk_en_i2c1",
+			"clk_en_etn_250m",
+			"clk_en_etn_sys";
+		ignore-unused-clocks =
+			"clk_en_etn_250m",
+			"clk_en_etn_sys";
+	};
+
+	cc: clock-controller@98000000 {
+		compatible   = "realtek,clock-controller";
+		reg = <0x98000000 0x600>;
+		#clock-cells = <1>;
+		realtek,mmio = <&crt_mmio 0x0>;
+	};
+
+	/* reset-controller */
+	rst1: soft-reset@98000000 {
+		compatible = "realtek,reset-controller";
+		reg = <0x98000000 0x4>;
+		realtek,mmio = <&crt_mmio 0x0>;
+		#reset-cells = <1>;
+		pm-ignore-bits = <0x00001000>;
+	};
+
+	srst1: shadow-soft-reset@98000000 {
+		compatible = "realtek,reset-controller";
+		reg = <0x98000000 0x4>;
+		realtek,mmio = <&crt_mmio 0x0>;
+		#reset-cells = <1>;
+		pm-ignore-bits = <0x00001000>;
+	};
+
+	rst2: soft-reset@98000004 {
+		compatible = "realtek,reset-controller";
+		reg = <0x98000004 0x4>;
+		realtek,mmio = <&crt_mmio 0x4>;
+		#reset-cells = <1>;
+	};
+
+	rst3: soft-reset@98000008 {
+		compatible = "realtek,reset-controller";
+		reg = <0x98000008 0x4>;
+		realtek,mmio = <&crt_mmio 0x8>;
+		#reset-cells = <1>;
+	};
+
+	rst4: soft-reset@98000050 {
+		compatible = "realtek,reset-controller";
+		reg = <0x98000050 0x4>;
+		realtek,mmio = <&crt_mmio 0x50>;
+		#reset-cells = <1>;
+	};
+
+	irst: soft-reset@98007088 {
+		compatible = "realtek,reset-controller";
+		reg = <0x98007088 0x4>;
+		realtek,mmio = <&iso_mmio 0x0>;
+		#reset-cells = <1>;
+	};
+
+	asr1: async-soft-reset@98000000 {
+		compatible = "realtek,reset-controller";
+		reg = <0x98000000 0x4>;
+		realtek,mmio = <&crt_mmio 0x0>;
+		#reset-cells = <1>;
+		async-group = <0>;
+	};
+
+	asr2: async-soft-reset@98000004 {
+		compatible = "realtek,reset-controller";
+		reg = <0x98000004 0x4>;
+		realtek,mmio = <&crt_mmio 0x4>;
+		#reset-cells = <1>;
+		async-group = <0>;
+	};
+
+	/*
+	 * FIXME : this node is for deprecated reset-control
+	 * helper API
+	 */
+	rcp: rcp {
+		compatible = "realtek,reset-control-provider";
+	};
+
+	pd0: power-controller@98000000 {
+		reg = <0x98000000 0x1000>;
+		compatible = "realtek,rtd129x-crt-power", "simple-bus";
+		resets = <&srst1 RSTN_VE1>, <&srst1 RSTN_VE2>, <&srst1 RSTN_VE3>,
+			<&srst1 RSTN_NAT>;
+		reset-names = "ve1", "ve2", "ve3", "nat";
+		#power-domain-cells = <1>;
+	};
+
+	uctrl {
+		compatible = "realtek,userspace-control";
+		clocks = <&clk_en_1 CLK_EN_TP>,
+			<&clk_en_1 CLK_EN_MD>,
+			<&clk_en_1 CLK_EN_SE>;
+		clock-names = "tp", "md", "se";
+		resets = <&rst1 RSTN_TP>,
+			<&rst1 RSTN_MD>,
+			<&rst1 RSTN_SE>;
+		reset-names = "tp", "md", "se";
+	};
+};
+
+&rcp {
+	rst1_init {
+		resets =
+			<&rst1 31>,
+			<&rst1 30>,
+			<&rst1 29>,
+			<&rst1 28>,
+			<&rst1 25>,
+			<&rst1 24>,
+			<&rst1 23>,
+			<&rst1 21>,
+			<&rst1 20>,
+			<&rst1 19>,
+			<&rst1 18>,
+			<&rst1 17>,
+			<&rst1 16>,
+			<&rst1 15>,
+			<&rst1 14>,
+			<&rst1 13>,
+			<&rst1 12>,
+			<&rst1  3>,
+			<&rst1  1>,
+			<&rst1  0>;
+		reset-names =
+			"rstn_rsa",
+			"rstn_mipi",
+			"rstn_nf",
+			"rstn_ae",
+			"rstn_cp",
+			"rstn_dc_phy",
+			"rstn_dcu",
+			"rstn_lvds",
+			"rstn_vo",
+			"rstn_tve",
+			"rstn_gpu",
+			"rstn_aio",
+			"rstn_etn",
+			"rstn_ve3",
+			"rstn_ve2",
+			"rstn_ve1",
+			"rstn_hdmi",
+			"rstn_gspi",
+			"rstn_nat",
+			"rstn_misc";
+	};
+
+	rst2_init {
+		resets =
+			<&rst2 31>,
+			<&rst2 29>,
+			<&rst2 12>,
+			<&rst2 11>,
+			<&rst2 10>,
+			<&rst2  9>,
+			<&rst2  1>,
+			<&rst2  0>;
+		reset-names =
+			"rstn_sds_phy",
+			"rstn_misc_sc",
+			"rstn_sdio",
+			"rstn_emmc",
+			"rstn_cr",
+			"rstn_pcr_cnt",
+			"rstn_jpeg",
+			"rstn_acpu";
+	};
+
+	rst4_init {
+		resets =
+			<&rst4 15>,
+			<&rst4 12>,
+			<&rst4 11>,
+			<&rst4  6>,
+			<&rst4  5>,
+			<&rst4  4>,
+			<&rst4  3>,
+			<&rst4  2>,
+			<&rst4  1>,
+			<&rst4  0>;
+		reset-names =
+			"rstn_disp",
+			"rstn_hdmirx_wrap",
+			"rstn_fan",
+			"rstn_cbusrx",
+			"rstn_hdmirx",
+			"rstn_dcphy_ssc_dig",
+			"rstn_dcphy_ldo",
+			"rstn_dcphy_ptr",
+			"rstn_dcphy_alert_rx",
+			"rstn_dcphy_crt";
+	};
+
+	irst_init {
+		resets =
+			<&irst 13>,
+			<&irst  7>,
+			<&irst  6>,
+			<&irst  5>,
+			<&irst  4>,
+			<&irst  3>,
+			<&irst  2>;
+		reset-names =
+			"iso_rstn_cbus",
+			"iso_rstn_efuse",
+			"iso_rstn_cbusrx",
+			"iso_rstn_cbustx",
+			"iso_rstn_dp",
+			"iso_rstn_cec1",
+			"iso_rstn_cec0";
+	};
+};
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-129x-cpu-dvfs.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-129x-cpu-dvfs.dtsi
new file mode 100644
index 000000000..4481fe2e1
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-129x-cpu-dvfs.dtsi
@@ -0,0 +1,80 @@
+&dvfs {
+	cpu_opps: opp-table-0 {
+		compatible = "operating-points-v2";
+		opp-shared;
+
+		opp-300mhz {
+			opp-hz = /bits/ 64 <300000000>;
+			opp-microvolt = <800000>;
+			clock-latency-ns = <150000>;
+			status = "okay";
+		};
+		opp-400mhz {
+			opp-hz = /bits/ 64 <400000000>;
+			opp-microvolt = <800000>;
+			clock-latency-ns = <150000>;
+			status = "okay";
+		};
+		opp-500mhz {
+			opp-hz = /bits/ 64 <500000000>;
+			opp-microvolt = <800000>;
+			clock-latency-ns = <150000>;
+			status = "okay";
+		};
+		opp-600mhz {
+			opp-hz = /bits/ 64 <600000000>;
+			opp-microvolt = <825000>;
+			clock-latency-ns = <150000>;
+			status = "okay";
+		};
+		opp-700mhz {
+			opp-hz = /bits/ 64 <700000000>;
+			opp-microvolt = <850000>;
+			clock-latency-ns = <150000>;
+			status = "okay";
+		};
+		opp-800mhz {
+			opp-hz = /bits/ 64 <800000000>;
+			opp-microvolt = <875000>;
+			clock-latency-ns = <150000>;
+			status = "okay";
+		};
+		opp-900mhz {
+			opp-hz = /bits/ 64 <900000000>;
+			opp-microvolt = <900000>;
+			clock-latency-ns = <150000>;
+			status = "okay";
+		};
+		opp-1000mhz {
+			opp-hz = /bits/ 64 <1000000000>;
+			opp-microvolt = <925000>;
+			clock-latency-ns = <150000>;
+			status = "okay";
+		};
+		opp-1100mhz {
+			opp-hz = /bits/ 64 <1100000000>;
+			opp-microvolt = <962500>;
+			clock-latency-ns = <150000>;
+			status = "okay";
+		};
+		opp-1200mhz {
+			opp-hz = /bits/ 64 <1200000000>;
+			opp-microvolt = <1012500>;
+			clock-latency-ns = <150000>;
+			status = "okay";
+		};
+		opp-1300mhz {
+			opp-hz = /bits/ 64 <1300000000>;
+			opp-microvolt = <1062500>;
+			clock-latency-ns = <150000>;
+			status = "okay";
+		};
+		opp-1400mhz {
+			opp-hz = /bits/ 64 <1400000000>;
+			opp-microvolt = <1100000>;
+			clock-latency-ns = <150000>;
+			opp-suspend;
+			status = "okay";
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-129x-dcsys-debug.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-129x-dcsys-debug.dtsi
new file mode 100644
index 000000000..c67464ec6
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-129x-dcsys-debug.dtsi
@@ -0,0 +1,141 @@
+/*
+[Module ID table]
+VO1: 0x0
+AIO: 0x0a
+CP: 0x11
+NAT: 0x12
+MD: 0x13
+NAT2: 0x14
+JPEG: 0x15
+TP: 0x17
+GPU: 0x19
+SCPU_NWC: 0x20
+SCPU_SWC: 0x21
+ACPU: 0x23
+HIF: 0x24
+AEE: 0x28
+ADE: 0x29
+USB: 0x2a
+ETN: 0x2e
+CR: 0x80
+NF: 0x83
+PCIE0: 0x84
+PCIE1: 0x86
+VE1: 0x30
+VE2: 0x31
+VE3: 0x32
+SE: 0x38
+MIPI: 0x40
+SATA: 0x48
+
+[access type]
+invalid: 0x0
+read: 0x1
+write: 0x2
+read or write: 0x3
+
+[memory trash detection mode]
+mode1: 0x1 (Given a region, trap if module_ID and access_type match)
+mode2: 0x2 (Given a region, trap if module_ID not match and access_type match)
+mode3: 0x3 (Given a module_ID and access_type, trap if request falls out of range)
+
+[Over DRAM access detection]
+Disable: 0x0
+Enable: 0x1
+
+[interrupt to CPU]
+SCPU: 0x0
+ACPU: 0x1
+VCPU: 0x2
+*/
+
+/{
+	dc_sys_debug@98008000 {
+		compatible = "realtek,rtk-dcsys-debug";
+		reg = <0x98008000 0x1000>;
+		interrupts = <0 35 4>;
+		err_cmd_detect = <0x1>, /* Enable over DRAM access detection */
+			<0x0>; /* interrupt to CPU */
+		mt_0 = <0x0>,  /* NUM0 Enable memory trash detection */
+			<0x0>, /* NUM0 start address*/
+			<0x0>, /* NUM0 end address*/
+			<0x0>, /* NUM0 module ID0*/
+			<0xa>, /* NUM0 module ID1*/
+			<0x0>, /* NUM0 module ID2*/
+			<0x0>, /* NUM0 module ID3*/
+			<0x0>, /* NUM0 interrupt to CPU*/
+			<0x3>, /* NUM0 access type*/
+			<0x1>; /* NUM0 mode*/
+		mt_1 = <0x0>, /* NUM1 Enable memory trash detection */
+			<0x0>, /* NUM1 start address*/
+			<0x0>, /* NUM1 end address*/
+			<0x0>, /* NUM1 module ID0*/
+			<0x0>, /* NUM1 module ID1*/
+			<0x0>, /* NUM1 module ID2*/
+			<0x0>, /* NUM1 module ID3*/
+			<0x0>, /* NUM1 interrupt to CPU*/
+			<0x0>, /* NUM1 access type*/
+			<0x0>; /* NUM1 mode*/
+		mt_2 = <0x0>, /* NUM2 Enable memory trash detection */
+			<0x0>, /* NUM2 start address*/
+			<0x0>, /* NUM2 end address*/
+			<0x0>, /* NUM2 module ID0*/
+			<0x0>, /* NUM2 module ID1*/
+			<0x0>, /* NUM2 module ID2*/
+			<0x0>, /* NUM2 module ID3*/
+			<0x0>, /* NUM2 interrupt to CPU*/
+			<0x0>, /* NUM2 access type*/
+			<0x0>; /* NUM2 mode*/
+		mt_3 = <0x0>,  /* NUM3 Enable memory trash detection */
+			<0x0>, /* NUM3 start address*/
+			<0x0>, /* NUM3 end address*/
+			<0x0>, /* NUM3 module ID0*/
+			<0x0>, /* NUM3 module ID1*/
+			<0x0>, /* NUM3 module ID2*/
+			<0x0>, /* NUM3 module ID3*/
+			<0x0>, /* NUM3 interrupt to CPU*/
+			<0x0>, /* NUM3 access type*/
+			<0x0>; /* NUM3 mode*/
+		mt_4 = <0x0>,  /* NUM4 Enable memory trash detection */
+			<0x0>, /* NUM4 start address*/
+			<0x0>, /* NUM4 end address*/
+			<0x0>, /* NUM4 module ID0*/
+			<0x0>, /* NUM4 module ID1*/
+			<0x0>, /* NUM4 module ID2*/
+			<0x0>, /* NUM4 module ID3*/
+			<0x0>, /* NUM4 interrupt to CPU*/
+			<0x0>, /* NUM4 access type*/
+			<0x0>; /* NUM4 mode*/
+		mt_5 = <0x0>,  /* NUM5 Enable memory trash detection */
+			<0x0>, /* NUM5 start address*/
+			<0x0>, /* NUM5 end address*/
+			<0x0>, /* NUM5 module ID0*/
+			<0x0>, /* NUM5 module ID1*/
+			<0x0>, /* NUM5 module ID2*/
+			<0x0>, /* NUM5 module ID3*/
+			<0x0>, /* NUM5 interrupt to CPU*/
+			<0x0>, /* NUM5 access type*/
+			<0x0>; /* NUM5 mode*/
+		mt_6 = <0x0>,  /* NUM6 Enable memory trash detection */
+			<0x0>, /* NUM6 start address*/
+			<0x0>, /* NUM6 end address*/
+			<0x0>, /* NUM6 module ID0*/
+			<0x0>, /* NUM6 module ID1*/
+			<0x0>, /* NUM6 module ID2*/
+			<0x0>, /* NUM6 module ID3*/
+			<0x0>, /* NUM6 interrupt to CPU*/
+			<0x0>, /* NUM6 access type*/
+			<0x0>; /* NUM6 mode*/
+		mt_7 = <0x0>,  /* NUM7 Enable memory trash detection */
+			<0x0>, /* NUM7 start address*/
+			<0x0>, /* NUM7 end address*/
+			<0x0>, /* NUM7 module ID0*/
+			<0x0>, /* NUM7 module ID1*/
+			<0x0>, /* NUM7 module ID2*/
+			<0x0>, /* NUM7 module ID3*/
+			<0x0>, /* NUM7 interrupt to CPU*/
+			<0x0>, /* NUM7 access type*/
+			<0x0>; /* NUM7 mode*/
+		status = "okay";
+	};
+};
\ No newline at end of file
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-129x-g2227-regulator.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-129x-g2227-regulator.dtsi
new file mode 100644
index 000000000..175347ff6
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-129x-g2227-regulator.dtsi
@@ -0,0 +1,101 @@
+#include <dt-bindings/regulator/gmt,g2227.h>
+
+&i2c_0 {
+	pmic@12 {
+		compatible = "gmt-g2227";
+		reg = <0x12>;
+		status = "okay";
+
+		vd33_supp: dcdc1 {
+			regulator-name = "dcdc1";
+			regulator-min-microvolt = <3000000>;
+			regulator-max-microvolt = <3300000>;
+
+			regulator-boot-on;
+			regulator-always-on;
+			regulator-initial-mode = <G2227_DC_MODE_FORCE_PWM>;
+		};
+
+		cpu_supp: dcdc2 {
+			regulator-name = "dcdc2";
+			regulator-min-microvolt = <800000>;
+			regulator-max-microvolt = <1187500>;
+
+			regulator-boot-on;
+			regulator-always-on;
+			regulator-initial-mode = <G2227_DC_MODE_AUTO>;
+			regulator-state-mem {
+				regulator-off-in-suspend;
+			};
+		};
+		gpu_supp: dcdc3 {
+			regulator-name = "dcdc3";
+			regulator-min-microvolt = <800000>;
+			regulator-max-microvolt = <1187500>;
+
+			regulator-boot-on;
+			regulator-always-on;
+			regulator-initial-mode = <G2227_DC_MODE_AUTO>;
+			regulator-state-mem {
+				regulator-off-in-suspend;
+			};
+		};
+		ddr_supp: dcdc4 {
+			regulator-name = "dcdc4";
+			regulator-min-microvolt = <1800000>;
+			regulator-max-microvolt = <1800000>;
+			regulator-boot-on;
+			regulator-always-on;
+			regulator-initial-mode = <G2227_DC_MODE_AUTO>;
+			regulator-state-coldboot {
+				regulator-off-in-suspend;
+			};
+
+		};
+		iso_supp: dcdc5 {
+			regulator-name = "dcdc5";
+			regulator-min-microvolt = <800000>;
+			regulator-max-microvolt = <1187500>;
+
+			regulator-boot-on;
+			regulator-always-on;
+			regulator-initial-mode = <G2227_DC_MODE_AUTO>;
+		};
+		top_supp: dcdc6 {
+			regulator-name = "dcdc6";
+			regulator-min-microvolt = <800000>;
+			regulator-max-microvolt = <1187500>;
+
+			regulator-boot-on;
+			regulator-always-on;
+			regulator-initial-mode = <G2227_DC_MODE_AUTO>;
+			regulator-state-mem {
+				regulator-off-in-suspend;
+			};
+		};
+		vd18_supp: ldo2 {
+			regulator-name = "ldo2";
+			regulator-min-microvolt = <1500000>;
+			regulator-max-microvolt = <1900000>;
+
+			regulator-boot-on;
+			regulator-always-on;
+			regulator-initial-mode = <G2227_LDO_MODE_NORMAL>;
+			regulator-state-mem {
+				regulator-off-in-suspend;
+			};
+		};
+		l2_supp: ldo3 {
+			regulator-name = "ldo3";
+			regulator-min-microvolt = <800000>;
+			regulator-max-microvolt = <1200000>;
+
+			regulator-boot-on;
+			regulator-always-on;
+			regulator-initial-mode = <G2227_LDO_MODE_NORMAL>;
+			regulator-state-mem {
+				regulator-off-in-suspend;
+			};
+		};
+	};
+}; /* i2c0 */
\ No newline at end of file
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-129x-gpu-dvfs.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-129x-gpu-dvfs.dtsi
new file mode 100644
index 000000000..f836d1cf4
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-129x-gpu-dvfs.dtsi
@@ -0,0 +1,19 @@
+/*
+*  GPU DVFS table
+*/
+&gpu {
+	operating-points =
+		/* KHz uV */
+		<620000 1100000>,
+		<600000 1100000>,
+		<580000 1075000>,
+		<560000 1075000>,
+		<540000 1050000>,
+		<520000 1025000>,
+		<500000 1000000>,
+		<460000 1000000>,
+		<440000 1000000>,
+		<400000 1000000>,
+		<380000 975000>;
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-129x-ion-1GB-lm.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-129x-ion-1GB-lm.dtsi
new file mode 100644
index 000000000..7a909d88a
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-129x-ion-1GB-lm.dtsi
@@ -0,0 +1,37 @@
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+#define MEDIA_REQ_SIZE_0 (0x06e00000) // 110M
+#define ION_MEDIA_HEAP_PHYS_0 (MEM_SLOT(0, PHYS, MEDIA_REQ_SIZE_0))
+#define ION_MEDIA_HEAP_SIZE_0 (MEM_SLOT(0, SIZE, MEDIA_REQ_SIZE_0))
+#define ION_MEDIA_HEAP_FLAG_0 (MEM_SLOT(0, FLAG, MEDIA_REQ_SIZE_0))
+
+#define AUDIO_REQ_SIZE_0 (0x00c00000) // 12M
+#define ION_AUDIO_HEAP_PHYS_0 (MEM_SLOT(1, PHYS, AUDIO_REQ_SIZE_0))
+#define ION_AUDIO_HEAP_SIZE_0 (MEM_SLOT(1, SIZE, AUDIO_REQ_SIZE_0))
+#define ION_AUDIO_HEAP_FLAG_0 (MEM_SLOT(1, FLAG, AUDIO_REQ_SIZE_0))
+
+/memreserve/ ION_MEDIA_HEAP_PHYS_0  ION_MEDIA_HEAP_SIZE_0 ;
+/memreserve/ ION_AUDIO_HEAP_PHYS_0  ION_AUDIO_HEAP_SIZE_0 ;
+
+/ {
+	rtk,ion {
+		rtk,ion-heap@8 { /* Audio */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <8>;
+			rtk,memory-reserve = <
+				ION_AUDIO_HEAP_PHYS_0
+				ION_AUDIO_HEAP_SIZE_0
+				ION_AUDIO_HEAP_FLAG_0>;
+		};
+
+		rtk,ion-heap@7 { /* TYPE_MEDIA */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <7>;
+			rtk,memory-reserve = <
+				ION_MEDIA_HEAP_PHYS_0
+				ION_MEDIA_HEAP_SIZE_0
+				ION_MEDIA_HEAP_FLAG_0>;
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-129x-ion-1GB.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-129x-ion-1GB.dtsi
new file mode 100644
index 000000000..793434e79
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-129x-ion-1GB.dtsi
@@ -0,0 +1,46 @@
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+#define MEDIA_REQ_SIZE_0 (0x0b800000) // 184M
+#define ION_MEDIA_HEAP_PHYS_0 (MEM_SLOT(0, PHYS, MEDIA_REQ_SIZE_0))
+#define ION_MEDIA_HEAP_SIZE_0 (MEM_SLOT(0, SIZE, MEDIA_REQ_SIZE_0))
+#define ION_MEDIA_HEAP_FLAG_0 (MEM_SLOT(0, FLAG, MEDIA_REQ_SIZE_0))
+
+#define AUDIO_REQ_SIZE_0 (0x00c00000) // 12M
+#define ION_AUDIO_HEAP_PHYS_0 (MEM_SLOT(1, PHYS, AUDIO_REQ_SIZE_0))
+#define ION_AUDIO_HEAP_SIZE_0 (MEM_SLOT(1, SIZE, AUDIO_REQ_SIZE_0))
+#define ION_AUDIO_HEAP_FLAG_0 (MEM_SLOT(1, FLAG, AUDIO_REQ_SIZE_0))
+
+#define MEDIA_REQ_SIZE_1 (0x03c00000) // 60M
+#define ION_MEDIA_HEAP_PHYS_1 (MEM_SLOT(2, PHYS, MEDIA_REQ_SIZE_1))
+#define ION_MEDIA_HEAP_SIZE_1 (MEM_SLOT(2, SIZE, MEDIA_REQ_SIZE_1))
+#define ION_MEDIA_HEAP_FLAG_1 (MEM_SLOT(2, FLAG, MEDIA_REQ_SIZE_1))
+
+/memreserve/ ION_MEDIA_HEAP_PHYS_0  ION_MEDIA_HEAP_SIZE_0;
+/memreserve/ ION_AUDIO_HEAP_PHYS_0  ION_AUDIO_HEAP_SIZE_0;
+/memreserve/ ION_MEDIA_HEAP_PHYS_1  ION_MEDIA_HEAP_SIZE_1;
+
+/ {
+	rtk,ion {
+		rtk,ion-heap@8 { /* Audio */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <8>;
+			rtk,memory-reserve = <
+				ION_AUDIO_HEAP_PHYS_0
+				ION_AUDIO_HEAP_SIZE_0
+				ION_AUDIO_HEAP_FLAG_0>;
+		};
+
+		rtk,ion-heap@7 { /* TYPE_MEDIA */
+			compatible = "Realtek,rtk-ion-reserve";
+			reg = <7>;
+			rtk,memory-reserve = <
+				ION_MEDIA_HEAP_PHYS_0
+				ION_MEDIA_HEAP_SIZE_0
+				ION_MEDIA_HEAP_FLAG_0
+				ION_MEDIA_HEAP_PHYS_1
+				ION_MEDIA_HEAP_SIZE_1
+				ION_MEDIA_HEAP_FLAG_1>;
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-129x-ion-2GB-tee.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-129x-ion-2GB-tee.dtsi
new file mode 100644
index 000000000..c3e6a2939
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-129x-ion-2GB-tee.dtsi
@@ -0,0 +1,82 @@
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+
+#define MEDIA_REQ_SIZE_0        (0x0ce00000) // 206M
+#define ION_MEDIA_HEAP_PHYS_0   (MEM_SLOT(0, PHYS, MEDIA_REQ_SIZE_0))
+#define ION_MEDIA_HEAP_SIZE_0   (MEM_SLOT(0, SIZE, MEDIA_REQ_SIZE_0))
+#define ION_MEDIA_HEAP_FLAG_0   (MEM_SLOT(0, FLAG, MEDIA_REQ_SIZE_0))
+
+#define AUDIO_REQ_SIZE_0        (0x00c00000) // 12M
+#define ION_AUDIO_HEAP_PHYS_0   (MEM_SLOT(1, PHYS, AUDIO_REQ_SIZE_0))
+#define ION_AUDIO_HEAP_SIZE_0   (MEM_SLOT(1, SIZE, AUDIO_REQ_SIZE_0))
+#define ION_AUDIO_HEAP_FLAG_0   (MEM_SLOT(1, FLAG, AUDIO_REQ_SIZE_0))
+
+#define MEDIA_REQ_SIZE_1        (0x0C400000) // 196M
+#define ION_MEDIA_HEAP_PHYS_1   (MEM_SLOT(2, PHYS, MEDIA_REQ_SIZE_1))
+#define ION_MEDIA_HEAP_SIZE_1   (MEM_SLOT(2, SIZE, MEDIA_REQ_SIZE_1))
+#define ION_MEDIA_HEAP_FLAG_1   (MEM_SLOT(2, FLAG, MEDIA_REQ_SIZE_1))
+
+#define MEDIA_REQ_SIZE_2        (0x00800000) // 8M
+#define ION_MEDIA_HEAP_PHYS_2   (MEM_SLOT(3, PHYS, MEDIA_REQ_SIZE_2))
+#define ION_MEDIA_HEAP_SIZE_2   (MEM_SLOT(3, SIZE, MEDIA_REQ_SIZE_2))
+#define ION_MEDIA_HEAP_FLAG_2   (MEM_SLOT(3, FLAG, MEDIA_REQ_SIZE_2) | RTK_FLAG_VE_SPEC)
+
+#define MEDIA_REQ_SIZE_3        (0x03000000) // 48M
+#define ION_MEDIA_HEAP_PHYS_3   (MEM_SLOT(5, PHYS, MEDIA_REQ_SIZE_3))
+#define ION_MEDIA_HEAP_SIZE_3   (MEM_SLOT(5, SIZE, MEDIA_REQ_SIZE_3))
+#define ION_MEDIA_HEAP_FLAG_3   (MEM_SLOT(5, FLAG, MEDIA_REQ_SIZE_3) | RTK_FLAG_VE_SPEC)
+
+#define SECURE_REQ_SIZE_0       (0x12c00000) // 300M
+#define SECURE_AUDIO_SIZE       (0x00200000) // 2M
+#define SECURE_MD_SIZE          (0x00100000) // 1M
+
+#define ION_SECURE_HEAP_PHYS_0   (MEM_SLOT(4, PHYS, SECURE_REQ_SIZE_0))
+#define ION_SECURE_HEAP_SIZE_0   (MEM_SLOT(4, SIZE, SECURE_REQ_SIZE_0))
+#define ION_SECURE_HEAP_FLAG_0   (RTK_FLAG_HWIPACC)
+
+#define ION_SECURE_AUDIO_PHYS_0  (0x32800000)
+#define ION_SECURE_AUDIO_SIZE_0  (SECURE_AUDIO_SIZE)
+#define ION_SECURE_AUDIO_FLAG_0  (RTK_FLAG_SECURE_AUDIO)
+
+#define ION_SECURE_MD_PHYS_0     (ION_SECURE_AUDIO_PHYS_0 + SECURE_AUDIO_SIZE)
+#define ION_SECURE_MD_SIZE_0     (SECURE_MD_SIZE)
+
+
+/memreserve/ ION_MEDIA_HEAP_PHYS_0      ION_MEDIA_HEAP_SIZE_0   ;
+/memreserve/ ION_AUDIO_HEAP_PHYS_0      ION_AUDIO_HEAP_SIZE_0   ;
+/memreserve/ ION_MEDIA_HEAP_PHYS_1      ION_MEDIA_HEAP_SIZE_1   ;
+/memreserve/ ION_MEDIA_HEAP_PHYS_2      ION_MEDIA_HEAP_SIZE_2   ;
+/memreserve/ ION_MEDIA_HEAP_PHYS_3      ION_MEDIA_HEAP_SIZE_3   ;
+/memreserve/ ION_SECURE_HEAP_PHYS_0     ION_SECURE_HEAP_SIZE_0  ;
+/memreserve/ ION_SECURE_AUDIO_PHYS_0    ION_SECURE_AUDIO_SIZE_0 ;
+/memreserve/ ION_SECURE_MD_PHYS_0       ION_SECURE_MD_SIZE_0    ;
+
+/ {
+    rtk,ion {
+        rtk,ion-heap@9 {    /* Secure */
+            compatible = "Realtek,rtk-ion-reserve";
+            reg = <9>;
+            rtk,memory-reserve = <
+                ION_SECURE_HEAP_PHYS_0 ION_SECURE_HEAP_SIZE_0 ION_SECURE_HEAP_FLAG_0
+                ION_SECURE_AUDIO_PHYS_0 ION_SECURE_AUDIO_SIZE_0 ION_SECURE_AUDIO_FLAG_0
+                >;
+        };
+        rtk,ion-heap@8 {    /* Audio */
+            compatible = "Realtek,rtk-ion-reserve";
+            reg = <8>;
+            rtk,memory-reserve = <
+                ION_AUDIO_HEAP_PHYS_0 ION_AUDIO_HEAP_SIZE_0 ION_AUDIO_HEAP_FLAG_0
+                >;
+        };
+        rtk,ion-heap@7 {    /* TYPE_MEDIA */
+            compatible = "Realtek,rtk-ion-reserve";
+            reg = <7>;
+            rtk,memory-reserve = <
+                ION_MEDIA_HEAP_PHYS_0 ION_MEDIA_HEAP_SIZE_0 ION_MEDIA_HEAP_FLAG_0
+                ION_MEDIA_HEAP_PHYS_1 ION_MEDIA_HEAP_SIZE_1 ION_MEDIA_HEAP_FLAG_1
+                ION_MEDIA_HEAP_PHYS_2 ION_MEDIA_HEAP_SIZE_2 ION_MEDIA_HEAP_FLAG_2
+                ION_MEDIA_HEAP_PHYS_3 ION_MEDIA_HEAP_SIZE_3 ION_MEDIA_HEAP_FLAG_3
+                >;
+        };
+    };
+};
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-129x-ion-2GB.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-129x-ion-2GB.dtsi
new file mode 100644
index 000000000..8e423b829
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-129x-ion-2GB.dtsi
@@ -0,0 +1,46 @@
+#include <dt-bindings/soc/rtd129x,memory.h>
+
+#define MEDIA_REQ_SIZE_0 (0x0b800000) // 184M
+#define ION_MEDIA_HEAP_PHYS_0 (MEM_SLOT(0, PHYS, MEDIA_REQ_SIZE_0))
+#define ION_MEDIA_HEAP_SIZE_0 (MEM_SLOT(0, SIZE, MEDIA_REQ_SIZE_0))
+#define ION_MEDIA_HEAP_FLAG_0 (MEM_SLOT(0, FLAG, MEDIA_REQ_SIZE_0))
+
+#define AUDIO_REQ_SIZE_0 (0x00c00000) // 12M
+#define ION_AUDIO_HEAP_PHYS_0 (MEM_SLOT(1, PHYS, AUDIO_REQ_SIZE_0))
+#define ION_AUDIO_HEAP_SIZE_0 (MEM_SLOT(1, SIZE, AUDIO_REQ_SIZE_0))
+#define ION_AUDIO_HEAP_FLAG_0 (MEM_SLOT(1, FLAG, AUDIO_REQ_SIZE_0))
+
+#define MEDIA_REQ_SIZE_1 (0x09200000) // 146M
+#define ION_MEDIA_HEAP_PHYS_1 (MEM_SLOT(2, PHYS, MEDIA_REQ_SIZE_1))
+#define ION_MEDIA_HEAP_SIZE_1 (MEM_SLOT(2, SIZE, MEDIA_REQ_SIZE_1))
+#define ION_MEDIA_HEAP_FLAG_1 (MEM_SLOT(2, FLAG, MEDIA_REQ_SIZE_1))
+
+/memreserve/ ION_MEDIA_HEAP_PHYS_0 ION_MEDIA_HEAP_SIZE_0;
+/memreserve/ ION_AUDIO_HEAP_PHYS_0 ION_AUDIO_HEAP_SIZE_0;
+/memreserve/ ION_MEDIA_HEAP_PHYS_1 ION_MEDIA_HEAP_SIZE_1;
+
+/ {
+	rtk,ion {
+		rtk,ion-heap@8 { /* Audio */
+				compatible = "Realtek,rtk-ion-reserve";
+				reg = <8>;
+				rtk,memory-reserve = <
+					ION_AUDIO_HEAP_PHYS_0
+					ION_AUDIO_HEAP_SIZE_0
+					ION_AUDIO_HEAP_FLAG_0>;
+		};
+
+		rtk,ion-heap@7 { /* TYPE_MEDIA */
+				compatible = "Realtek,rtk-ion-reserve";
+				reg = <7>;
+				rtk,memory-reserve = <
+					ION_MEDIA_HEAP_PHYS_0
+					ION_MEDIA_HEAP_SIZE_0
+					ION_MEDIA_HEAP_FLAG_0
+					ION_MEDIA_HEAP_PHYS_1
+					ION_MEDIA_HEAP_SIZE_1
+					ION_MEDIA_HEAP_FLAG_1>;
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-129x-ramoops.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-129x-ramoops.dtsi
new file mode 100644
index 000000000..1307cee4c
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-129x-ramoops.dtsi
@@ -0,0 +1,22 @@
+/{
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+
+		ramoops_mem: ramoops_mem@0 {
+			reg = <0x22000000 0x00200000>; /* 2 MB */
+			reg-names = "ramoops_mem";
+			no-map;
+		};
+	};
+
+	ramoops@10014000 {
+		compatible = "ramoops";
+		record-size = <0 0x00004000>; /* 16 KB */
+		console-size = <0 0x00100000>; /*  1 MB */
+		ftrace-size = <0 0x00004000>; /* 16 KB */
+		memory-region = <&ramoops_mem>;
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-129x-sata.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-129x-sata.dtsi
new file mode 100644
index 000000000..d8470d5f0
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-129x-sata.dtsi
@@ -0,0 +1,18 @@
+/* PLEASE include this file inside a node */
+	sata_phy: sata_phy@9803FF60 {
+		compatible = "Realtek,rtk-sata-phy";
+		reg = <0x9803FF60 0x100>, <0x9801a980 0x10>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+		#phy-cells = <1>;
+		status = "okay";
+	};
+
+	ahci_sata: sata@9803F000 {
+		compatible = "Realtek,ahci-sata";
+		reg = <0x9803F000 0x1000>;
+		interrupts = <0 28 4>;
+		status = "okay";
+		#address-cells = <1>;
+		#size-cells = <0>;
+	};
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-129x-usb.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-129x-usb.dtsi
new file mode 100644
index 000000000..4b95fe39a
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-129x-usb.dtsi
@@ -0,0 +1,402 @@
+/*
+ * realtek,port0-power-gpio: port 0 power, output, default low
+ * realtek,port1-power-gpio: port 1 power, output, default low
+ * realtek,port2-power-gpio: port 2  power, output, default low
+ * realtek,port3-power-gpio: 1296 port 3 power, output, default low
+ *
+ * usb_iso_mode: ISO mode is only port suspend (Default disable)
+ * usb_power_cut: Non ISO mode and power cut (Default disable power cut)
+ * Note if enable ISO mode, then power_cut will not effective
+ */
+
+rtk_usb_power_manager@0 {
+	compatible = "Realtek,usb-manager";
+	reg = <0x98000000 0x10>;
+	realtek,port0-power-gpio = <&rtk_iso_gpio 1 1 0>;
+	realtek,port1-power-gpio = <&rtk_misc_gpio 19 1 0>;
+	realtek,port2-power-gpio = <&rtk_misc_gpio 19 1 0>;
+	//realtek,port3-power-gpio = <&rtk_iso_gpio 32 1 0>;
+	port0 = <&dwc3_drd>;
+	port1 = <&dwc3_u2host>;
+	port2 = <&ehci &ohci>;
+	port3 = <&dwc3_u3host>;
+	type_c = <&dwc3_type_c>;
+
+	//usb_iso_mode;
+	//en_usb_storage_reprobe; /* To enable usb storage re-probe*/
+	//rescue_usb; /* For rescue dtb use */
+
+	resets = <&asr1 0x100>,
+		<&asr1 8>,
+		<&asr1 9>,
+		<&asr2 3>,
+		<&asr2 2>,
+		<&asr1 2>,
+		<&asr2 4>,
+		<&rst1 4>,
+		<&rst2 5>,
+		<&rst1 6>;
+	reset-names = "apply",
+		"u2phy0",
+		"u2phy1",
+		"u2phy2",
+		"u2phy3",
+		"u3phy0",
+		"u3phy1",
+		"u3mdio0",
+		"u3mdio1",
+		"usb";
+
+	power_ctrl_reg {
+		usb_ctrl = <0x98007fb0>;
+		/* Port 0~2 */
+		usb0_sram_pwr = <0x98007f7c>;
+		usb0_sram_pwr_ctrl = <0x98007f80>;
+		/* Port 3 */
+		usb1_sram_pwr = <0x98007f9c>;
+		usb1_sram_pwr_ctrl = <0x98007fa0>;
+
+		p0_l4_icg = <0x98013364>;
+		p1_l4_icg = <0x98013d60>;
+		/* Port 2 l4_icg have bug */
+		//p2_l4_icg = <0x98013868>;
+		p3_l4_icg = <0x98013f60>;
+
+		/* for power cut */
+		usb_phy_ctrl = <0x98013340>;
+
+		p0_utmi_reset = <0x98013208>;
+		p1_utmi_reset = <0x98013c08>;
+		p2_utmi_reset = <0x9801382c>;
+		p3_utmi_reset = <0x98013E08>;
+
+		p0_pipe_reset = <0x9801320c>;
+		p3_pipe_reset = <0x98013e0c>;
+
+		/* for suspend */
+		p0_gusb2phycfg = <0x98028200>;
+		p0_gusb3pipectl = <0x980282c0>;
+
+		p1_gusb2phycfg = <0x98031200>;
+
+		p3_gusb2phycfg = <0x981F8200>;
+		p3_gusb3pipectl = <0x981F82c0>;
+
+		//usb_power_cut;
+	};
+};
+
+dwc3_drd_usb3phy: dwc3_drd_usb3phy@0 {
+	compatible = "Realtek,usb3phy";
+	reg = <0x98013210 0x4>;
+	#address-cells = <1>;
+	#size-cells = <1>;
+	ranges;
+	phyN = <1>;
+	phy0 {
+		phy_data_size = <0x30>;
+		phy_data_addr = /bits/ 8
+			<0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09
+			0x0A 0x0B 0x0C 0x0D 0x0E 0x0F 0x10 0x11 0x12 0x13
+			0x14 0x15 0x16 0x17 0x18 0x19 0x1A 0x1B 0x1C 0x1D
+			0x1E 0x1F 0x20 0x21 0x22 0x23 0x24 0x25 0x26 0x27
+			0x28 0x29 0x2A 0x2B 0x2C 0x2D 0x2E 0x2F>;
+		phy_data_revA = /bits/ 16
+			<0x4008 0xE046 0x6046 0x2779 0x72F5 0x2AD3 0x000E
+			0x2E00 0x3591 0x525C 0xA600 0xA904 0xC000 0xEF1C
+			0x2000 0x0000 0x000C 0x4C00 0xFC00 0x0C81 0xDE01
+			0x0000 0x0000 0x0000 0x0000 0x4004 0x1260 0xFF00
+			0xCB00 0xA03F 0xC2E0 0x2807 0x947A 0x88AA 0x0057
+			0xAB66 0x0800 0x0000 0x040A 0x01D6 0xF8C2 0x3080
+			0x3082 0x2078 0xFFFF 0xFFFF 0x0000 0x0040>;
+		do_toggle;
+	};
+};
+
+dwc3_drd_usb2phy: dwc3_drd_usb2phy@0 {
+	compatible = "Realtek,usb2phy";
+	reg = <0x98028280 0x4>, <0x98013214 0x4>;
+	#address-cells = <1>;
+	#size-cells = <1>;
+	ranges;
+	phyN = <1>;
+	phy0 {
+		phy_data_page0_size = <16>;
+		phy_data_page0_addr = /bits/ 8
+			<0xE0 0xE1 0xE2 0xE3 0xE4 0xE5 0xE6 0xE7 0xF0 0xF1
+			0xF2 0xF3 0xF4 0xF5 0xF6 0xF7>;
+		phy_data_page0_data = /bits/ 8
+			<0x90 0x30 0x3A 0x8D 0xA8 0x65 0x91 0x81 0xFC 0x8C
+			0x00 0x11 0x9B 0x81 0x00 0x02>;
+		phy_data_page1_size = <8>;
+		phy_data_page1_addr = /bits/ 8
+			<0xE0 0xE1 0xE2 0xE3 0xE4 0xE5 0xE6 0xE7>;
+		phy_data_page1_data = /bits/ 8
+			<0x25 0xEF 0x60 0x00 0x00 0x0F 0x18 0xE3>;
+		do_toggle;
+		//check_efuse;
+	};
+};
+
+dwc3_drd: rtk_dwc3_drd@98013200 {
+	compatible = "Realtek,dwc3";
+	reg = <0x98013200 0x200>;
+	interrupts = <0 21 4>;
+	#address-cells = <1>;
+	#size-cells = <1>;
+	ranges;
+	delay_probe_work; //To delay probe work
+	ordered_probe; // ordered probe in delay work
+	dwc3_drd@98020000 {
+		compatible = "synopsys,dwc3";
+		reg = <0x98020000 0x9000>;
+		interrupts = <0 21 4>;
+		usb-phy = <&dwc3_drd_usb2phy &dwc3_drd_usb3phy>;
+		dr_mode = "host"; /*otg, host, peripheral*/
+		//tx-fifo-resize;
+		snps,dis_u2_susphy_quirk; // Add workaround for Usb3.0 hub suspend
+	};
+
+	dwc3_type_c: rtk_dwc3_drd_type_c@0 {
+		//compatible = "Realtek,dwc3-type_c";
+		reg = <0x98013200 0x200>;
+		realtek,rd_ctrl-gpio = <&rtk_iso_gpio 34 1 0>; /*TypeC Rd control, output, default low */
+		interrupts = <0 60 4>;
+		//drd_mode;  /*depend on dwc3 dr_mode = "peripheral"*/
+		//debug; /*to enable debug log*/
+		delay_probe_work; //To delay probe work
+		ordered_probe; // ordered probe in delay work
+
+		default_revision = <0xA01>;
+		A00 {
+			cc_dfp_mode = "dfp_3_0"; /*dfp_3_0, dfp_1_5, dfp_usb*/
+			rd_config = "internal"; /*internal, extrenal*/
+			cc1_rp_4p7k_code = <0x9>;
+			cc1_rp_36k_code = <0x14>;
+			cc1_rp_12k_code = <0xf>;
+			cc1_rd_code = <0>; /*for internal rd*/
+			cc1_vref_ufp = /bits/ 8
+				<0x0 0x0 0x2>; /*<1p23v,0p66v,0p2v>*/
+			cc1_vref_dfp_usb = /bits/ 8
+				<0x0 0x2 0x0>; /*<0_1p6v,0p2v,unused>*/
+			cc1_vref_dfp_1_5 = /bits/ 8
+				<0x0 0x0 0x2>; /*<1_1p6v,0p4v,0p2v>*/
+			cc1_vref_dfp_3_0 = /bits/ 8
+				<0x0 0x1 0x2>; /*<2p6v,0p8v,0p2v>*/
+			cc2_rp_4p7k_code = <0x2>;
+			cc2_rp_36k_code = <0x15>;
+			cc2_rp_12k_code = <0xe>;
+			cc2_rd_code = <0>; /*for internal rd*/
+			cc2_vref_ufp = /bits/ 8
+				<0x0 0x0 0x3>; /*<1p23v,0p66v,0p2v>*/
+			cc2_vref_dfp_usb = /bits/ 8
+				<0x0 0x3 0x0>; /*<0_1p6v,0p2v,unused>*/
+			cc2_vref_dfp_1_5 = /bits/ 8
+				<0x0 0x0 0x3>; /*<1_1p6v,0p4v,0p2v>*/
+			cc2_vref_dfp_3_0 = /bits/ 8
+				<0x0 0x3 0x3>; /*<2p6v,0p8v,0p2v>*/
+		};
+
+		A01 {
+			cc_dfp_mode = "dfp_3_0"; /*dfp_3_0, dfp_1_5, dfp_usb*/
+			rd_config = "internal"; /*internal, extrenal*/
+			cc1_rp_4p7k_code = <0xb>;
+			cc1_rp_36k_code = <0x17>;
+			cc1_rp_12k_code = <0x10>;
+			cc1_rd_code = <0>; /*for internal rd*/
+			cc1_vref_ufp = /bits/ 8
+				<0x0 0x0 0x4>; /*<1p23v,0p66v,0p2v>*/
+			cc1_vref_dfp_usb = /bits/ 8
+				<0x0 0x4 0x0>; /*<0_1p6v,0p2v,unused>*/
+			cc1_vref_dfp_1_5 = /bits/ 8
+				<0x0 0x0 0x4>; /*<1_1p6v,0p4v,0p2v>*/
+			cc1_vref_dfp_3_0 = /bits/ 8
+				<0x0 0x3 0x4>; /*<2p6v,0p8v,0p2v>*/
+			cc2_rp_4p7k_code = <0xc>;
+			cc2_rp_36k_code = <0x17>;
+			cc2_rp_12k_code = <0x12>;
+			cc2_rd_code = <0>; /*for internal rd*/
+			cc2_vref_ufp = /bits/ 8
+				<0x0 0x0 0x5>; /*<1p23v,0p66v,0p2v>*/
+			cc2_vref_dfp_usb = /bits/ 8
+				<0x0 0x5 0x0>; /*<0_1p6v,0p2v,unused>*/
+			cc2_vref_dfp_1_5 = /bits/ 8
+				<0x0 0x0 0x5>; /*<1_1p6v,0p4v,0p2v>*/
+			cc2_vref_dfp_3_0 = /bits/ 8
+				<0x2 0x3 0x5>; /*<2p6v,0p8v,0p2v>*/
+		};
+	};
+};
+
+dwc3_u2host_usb2phy: dwc3_u2host_usb2phy@0 {
+	compatible = "Realtek,usb2phy";
+	reg = <0x98031280 0x4>, <0x98013C14 0x4>;
+	#address-cells = <1>;
+	#size-cells = <1>;
+	ranges;
+	phyN = <1>;
+	phy0 {
+		phy_data_page0_size = <16>;
+		phy_data_page0_addr = /bits/ 8
+			<0xE0 0xE1 0xE2 0xE3 0xE4 0xE5 0xE6 0xE7 0xF0 0xF1
+			0xF2 0xF3 0xF4 0xF5 0xF6 0xF7>;
+		phy_data_page0_data = /bits/ 8
+			<0x90 0x30 0x3A 0x8D 0xA6 0x65 0x91 0x81 0xFC 0x8C
+			0x00 0x11 0x9B 0x81 0x00 0x02>;
+		phy_data_page1_size = <8>;
+		phy_data_page1_addr = /bits/ 8
+			<0xE0 0xE1 0xE2 0xE3 0xE4 0xE5 0xE6 0xE7>;
+		phy_data_page1_data = /bits/ 8
+			<0x25 0xEF 0x60 0x00 0x00 0x0F 0x18 0xE3>;
+		do_toggle;
+		//check_efuse;
+	};
+};
+
+dwc3_u2host: rtk_dwc3_u2host@98013E00 {
+	compatible = "Realtek,dwc3";
+	reg = <0x98013C00 0x200>;
+	interrupts = <0 21 4>;
+	#address-cells = <1>;
+	#size-cells = <1>;
+	ranges;
+	delay_probe_work; //To delay probe work
+	ordered_probe; // ordered probe in delay work
+	dwc3_u2host@98029000 {
+		compatible = "synopsys,dwc3";
+		reg = <0x98029000 0x9000>;
+		interrupts = <0 21 4>;
+		usb-phy = <&dwc3_u2host_usb2phy>;
+		dr_mode = "host"; /*only host*/
+		//tx-fifo-resize;
+		snps,dis_u2_susphy_quirk; // Add workaround for Usb3.0 hub suspend
+	};
+};
+
+ehci_phy_rle0599: usb_phy_rle0599@0 {
+	compatible = "Realtek,rtd129x-usb_phy_rle0599";
+	reg = <0x98013824 0x4>, <0x980130A4 0x4>;
+	//Note reg addr: REG_WRAP_VStatusOut2, REG_EHCI_INSNREG05
+	phyN = <1>;
+	phy_data_page0_size = <16>;
+	phy_data_page0_addr = /bits/ 8
+		<0xE0 0xE1 0xE2 0xE3 0xE4 0xE5 0xE6 0xE7 0xF0 0xF1
+		0xF2 0xF3 0xF4 0xF5 0xF6 0xF7>;
+	phy_data_page0_data = /bits/ 8
+		<0x90 0x30 0x3A 0x8D 0xA9 0x65 0x91 0x81 0xFC 0x8C
+		0x00 0x11 0x9B 0x81 0x00 0x02>;
+	phy_data_page1_size = <8>;
+	phy_data_page1_addr = /bits/ 8
+		<0xE0 0xE1 0xE2 0xE3 0xE4 0xE5 0xE6 0xE7>;
+	phy_data_page1_data = /bits/ 8
+		<0x25 0xEF 0x60 0x00 0x00 0x0F 0x18 0xE3>;
+	//check_efuse;
+};
+
+ehci: ehci@98013000 {
+	compatible = "Realtek,rtd129x-ehci";
+	reg = <0x98013000 0x100>;
+	interrupts = <0 21 4>;
+	usb-phy = <&ehci_phy_rle0599>;
+	delay_probe_work; //To delay probe work
+	ordered_probe; // ordered probe in delay work
+	fixed_async_list_addr_bug; // add to fixed async_list_addr bug
+};
+
+ohci: ohci@98013400 {
+	compatible = "Realtek,rtd129x-ohci";
+	reg = <0x98013400 0x100>;
+	interrupts = <0 21 4>;
+	usb-phy = <&ehci_phy_rle0599>;
+	delay_probe_work; //To delay probe work
+	ordered_probe; // ordered probe in delay work
+
+	wrap_reg = <0x98013820>;
+};
+
+usb2_udc: usb2_udc@981E0000 {
+	compatible = "Realtek,rtd129x-usb2-udc";
+	reg = <0x981E0000 0x8000>, <0x98013800 0x80>;
+	interrupts = <0 21 4>;
+	usb-phy = <&ehci_phy_rle0599>;
+
+	status = "disable";
+};
+
+dwc3_u3host_usb3phy: dwc3_u3host_usb3phy@0 {
+	//compatible = "Realtek,rtd129x-usb3phy";
+	reg = <0x98013E10 0x4>;
+	#address-cells = <1>;
+	#size-cells = <1>;
+	ranges;
+	status = "disable";
+	phyN = <1>;
+	phy0 {
+		phy_data_size = <0x30>;
+		phy_data_addr = /bits/ 8
+			<0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09
+			0x0A 0x0B 0x0C 0x0D 0x0E 0x0F 0x10 0x11 0x12 0x13
+			0x14 0x15 0x16 0x17 0x18 0x19 0x1A 0x1B 0x1C 0x1D
+			0x1E 0x1F 0x20 0x21 0x22 0x23 0x24 0x25 0x26 0x27
+			0x28 0x29 0x2A 0x2B 0x2C 0x2D 0x2E 0x2F>;
+		phy_data_revA = /bits/ 16
+			<0x4008 0xE046 0x6046 0x2779 0x72F5 0x2AD3 0x000E
+			0x2E00 0x3591 0x525C 0xA600 0xA904 0xC000 0xEF1C
+			0x2000 0x0000 0x000C 0x4C00 0xFC00 0x0C81 0xDE01
+			0x0000 0x0000 0x0000 0x0000 0x4004 0x1260 0xFF00
+			0xCB00 0xA03F 0xC2E0 0x2807 0x9424 0x284A 0x0057
+			0xAB66 0x0800 0x0000 0x040A 0x01D6 0xF8C2 0x3080
+			0x3082 0x2078 0xFFFF 0xFFFF 0x0000 0x0040>;
+		do_toggle;
+	};
+};
+
+dwc3_u3host_usb2phy: dwc3_u3host_usb2phy@0 {
+	//compatible = "Realtek,usb2phy";
+	reg = <0x981F8280 0x4>, <0x98013E14 0x4>;
+	#address-cells = <1>;
+	#size-cells = <1>;
+	ranges;
+	status = "disable";
+	phyN = <1>;
+	phy0 {
+		phy_data_page0_size = <16>;
+		phy_data_page0_addr = /bits/ 8
+			<0xE0 0xE1 0xE2 0xE3 0xE4 0xE5 0xE6 0xE7 0xF0 0xF1
+			0xF2 0xF3 0xF4 0xF5 0xF6 0xF7>;
+		phy_data_page0_data = /bits/ 8
+			<0x90 0x30 0x3A 0x8D 0xA6 0x65 0x91 0x81 0xFC 0x8C
+			0x00 0x11 0x9B 0x81 0x00 0x02>;
+		phy_data_page1_size = <8>;
+		phy_data_page1_addr = /bits/ 8
+			<0xE0 0xE1 0xE2 0xE3 0xE4 0xE5 0xE6 0xE7>;
+		phy_data_page1_data = /bits/ 8
+			<0x25 0xEF 0x60 0x00 0x00 0x0F 0x18 0xE3>;
+		do_toggle;
+		//check_efuse;
+	};
+};
+
+dwc3_u3host: rtk_dwc3_u3host@98013E00 {
+	//compatible = "Realtek,dwc3";
+	reg = <0x98013E00 0x200>;
+	interrupts = <0 21 4>;
+	#address-cells = <1>;
+	#size-cells = <1>;
+	ranges;
+	delay_probe_work; //To delay probe work
+	ordered_probe; // ordered probe in delay work
+
+	status = "disable";
+
+	dwc3_u3host@981F0000 {
+		compatible = "synopsys,dwc3";
+		reg = <0x981F0000 0x9000>;
+		interrupts = <0 21 4>;
+		usb-phy = <&dwc3_u3host_usb2phy &dwc3_u3host_usb3phy>;
+		dr_mode = "host"; /*only host*/
+		//tx-fifo-resize;
+		snps,dis_u2_susphy_quirk; // Add workaround for Usb3.0 hub suspend
+	};
+};
+
diff --git a/arch/arm64/boot/dts/realtek.alt/rtd-129x-xen-common-domu.dtsi b/arch/arm64/boot/dts/realtek.alt/rtd-129x-xen-common-domu.dtsi
new file mode 100644
index 000000000..e1ea6596e
--- /dev/null
+++ b/arch/arm64/boot/dts/realtek.alt/rtd-129x-xen-common-domu.dtsi
@@ -0,0 +1,497 @@
+#include <dt-bindings/clock/rtk,clock-rtd129x.h>
+#include <dt-bindings/reset/rtk,reset.h>
+#include <dt-bindings/reset/rtk,reset-rtd129x.h>
+#include <dt-bindings/power/rtk,power-rtd129x.h>
+#include <dt-bindings/thermal/thermal.h>
+
+/{
+	passthrough{
+	efuse@98017000 {
+		compatible = "realtek,efuse";
+		reg = <0x0 0x98017000 0x0 0x400>;
+		read-only;
+		status = "okay";
+
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges = <0x0 0x0 0x0 0x10000000>;
+		nvmem-cells =
+			<&efuse_uuid>,
+			<&efuse_etn_phy>,
+			<&efuse_etn_phy_rc>,
+			<&efuse_etn_phy_r>,
+			<&efuse_etn_phy_amp>,
+			<&efuse_etn_phy_adc>,
+			<&efuse_pwr_id>,
+			<&efuse_package_id>,
+			<&efuse_usb_cc_en>,
+			<&efuse_usb_cc1_4_7_k_cal>,
+			<&efuse_usb_cc1_12_k_cal>,
+			<&efuse_usb_cc2_4_7_k_cal>,
+			<&efuse_usb_cc2_12_k_cal>,
+			<&efuse_top_iddq>,
+			<&efuse_cpu_iddq>,
+			<&efuse_usb_dp_dm>,
+			<&efuse_cc_cal>,
+			<&efuse_chip_id>,
+			<&efuse_prog_rvd>;
+		nvmem-cell-names =
+			"uuid",
+			"etn_phy",
+			"etn_phy_rc",
+			"etn_phy_r",
+			"etn_phy_amp",
+			"etn_phy_adc",
+			"pwr_id",
+			"package_id",
+			"usb_cc_en",
+			"usb_cc1_4_7_k_cal",
+			"usb_cc1_12_k_cal",
+			"usb_cc2_4_7_k_cal",
+			"usb_cc2_12_k_cal",
+			"top_iddq",
+			"cpu_iddq",
+			"usb_dp_dm",
+			"cc_cal",
+			"chip_id",
+			"prog_rvd";
+		efuse_uuid: uuid@1A4 {
+			reg = <0x1A4 0xC>;
+			bits = <0 96>;
+		};
+		efuse_etn_phy: etn_phy@1B9 {
+			reg = <0x1B9 0x9>;
+			bits = <2 64>;
+		};
+		efuse_etn_phy_rc: etn_phy_rc@1BF {
+			reg = <0x1BF 0x2>;
+			bits = <5 4>;
+		};
+		efuse_etn_phy_r: etn_phy_r@1BF {
+			reg = <0x1BF 0x1>;
+			bits = <1 4>;
+		};
+		efuse_etn_phy_amp: etn_phy_amp@1B9 {
+			reg = <0x1B9 0x3>;
+			bits = <2 16>;
+		};
+		efuse_etn_phy_adc: etn_phy_adc@1BB {
+			reg = <0x1BB 0x3>;
+			bits = <2 16>;
+		};
+		efuse_pwr_id: pwr_id@1CC {
+			reg = <0x1CC 0x1>;
+			bits = <6 2>;
+		};
+		efuse_package_id: package_id@1D8 {
+			reg = <0x1D8 0x1>;
+			bits = <0 2>;
+		};
+		efuse_usb_cc_en: usb_cc_en@1D8 {
+			reg = <0x1D8 0x1>;
+			bits = <2 1>;
+		};
+		efuse_usb_cc1_4_7_k_cal: usb_cc1_4_7_k_cal@1D8 {
+			reg = <0x1D8 0x1>;
+			bits = <3 4>;
+		};
+		efuse_usb_cc1_12_k_cal: usb_cc1_12_k_cal@1D8 {
+			reg = <0x1D8 0x2>;
+			bits = <7 4>;
+		};
+		efuse_usb_cc2_4_7_k_cal: usb_cc2_4_7_k_cal@1D9 {
+			reg = <0x1D9 0x1>;
+			bits = <3 4>;
+		};
+		efuse_usb_cc2_12_k_cal: usb_cc2_12_k_cal@1D9 {
+			reg = <0x1D9 0x2>;
+			bits = <7 4>;
+		};
+		efuse_top_iddq: top_iddq@1DA {
+			reg = <0x1DA 0x2>;
+			bits = <3 6>;
+		};
+		efuse_cpu_iddq: cpu_iddq@1DB {
+			reg = <0x1DB 0x1>;
+			bits = <1 6>;
+		};
+		efuse_usb_dp_dm: usb_dp_dm@1DC {
+			reg = <0x1DC 0x1>;
+			bits = <0 4>;
+		};
+		efuse_cc_cal: cc_cal@1DC {
+			reg = <0x1DC 0x4>;
+			bits = <4 24>;
+		};
+		efuse_chip_id: chip_id@200 {
+			reg = <0x200 0x10>;
+			bits = <0 128>;
+		};
+		efuse_prog_rvd: prog_rvd@3FC {
+			reg = <0x3FC 0x4>;
+			bits = <0 32>;
+		};
+	};
+
+	sb2_lock0: sb2-lock@9801A000 {
+		compatible = "realtek,sb2-sem";
+		reg = <0x0 0x9801A000 0x0 0x4>;
+	};
+
+	/* fixed clock */
+	osc27M: osc27M {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <27000000>;
+		clock-output-names = "osc27M";
+	};
+
+	/* mmio */
+	crt_mmio: mmio@98000000 {
+		compatible = "realtek,mmio";
+		reg = <0x0 0x98000000 0x0 0x600>;
+		realtek,sb2-lock = <&sb2_lock0>;
+	};
+
+	iso_mmio: mmio@98007088 {
+		compatible = "realtek,mmio";
+		reg = <0x0 0x98007088 0x0 0x8>;
+		realtek,sb2-lock = <&sb2_lock0>;
+	};
+
+	/* clock-controller */
+	clk_en_1: clk-en@9800000c {
+		compatible = "realtek,clock-gate-controller";
+		reg = <0x0 0x9800000c 0x0 0x4>;
+		#clock-cells = <1>;
+		realtek,mmio = <&crt_mmio 0xc>;
+		clock-output-names =
+			"clk_en_misc",
+			"clk_en_pcie0",
+			"clk_en_sata_0",
+			"clk_en_gspi",
+			"clk_en_usb",
+			"",
+			"clk_en_iso_misc",
+			"clk_en_sata_alive_0",
+			"clk_en_hdmi",
+			"clk_en_etn",
+			"",
+			"",
+			"",
+			"",
+			"",
+			"",
+			"clk_en_lvds",
+			"clk_en_se",
+			"",
+			"clk_en_cp",
+			"clk_en_md",
+			"clk_en_tp",
+			"",
+			"clk_en_nf",
+			"clk_en_emmc",
+			"clk_en_cr",
+			"clk_en_sdio_ip",
+			"clk_en_mipi",
+			"clk_en_emmc_ip",
+			"",
+			"clk_en_sdio",
+			"clk_en_sd_ip";
+		ignore-unused-clocks =
+			"clk_en_misc",
+			"clk_en_iso_misc",
+			"clk_en_cp",
+			"clk_en_md",
+			"clk_en_tp",
+			"clk_en_hdmi";
+		ignore-pm-clocks =
+			"clk_en_hdmi";
+	};
+
+	clk_en_2: clk-en@98000010 {
+		compatible = "realtek,clock-gate-controller";
+		reg = <0x0 0x98000010 0x0 0x4>;
+		#clock-cells = <1>;
+		realtek,mmio = <&crt_mmio 0x10>;
+		clock-output-names =
+			"clk_en_nat",
+			"clk_en_misc_i2c_5",
+			"",
+			"clk_en_jpeg",
+			"",
+			"clk_en_pcie1",
+			"clk_en_misc_sc",
+			"clk_en_cbus_tx",
+			"",
+			"",
+			"clk_en_misc_rtc",
+			"",
+			"",
+			"clk_en_misc_i2c_4",
+			"clk_en_misc_i2c_3",
+			"clk_en_misc_i2c_2",
+			"clk_en_misc_i2c_1",
+			"",
+			"",
+			"",
+			"",
+			"",
+			"",
+			"",
+			"clk_en_hdmirx",
+			"clk_en_sata_1",
+			"clk_en_sata_alive_1",
+			"clk_en_ur2",
+			"clk_en_ur1",
+			"clk_en_fan",
+			"clk_en_dcphy_0",
+			"clk_en_dcphy_1";
+		ignore-unused-clocks =
+			"clk_en_dcphy_0",
+			"clk_en_dcphy_1";
+	};
+
+	clk_en_3: clk-en@98000450 {
+		compatible = "realtek,clock-gate-controller";
+		reg = <0x0 0x98000450 0x0 0x4>;
+		#clock-cells = <1>;
+		clock-output-names =
+			"",
+			"",
+			"clk_en_lsadc";
+	};
+
+	iclk_en: clk-en@9800708c {
+		compatible = "realtek,clock-gate-controller";
+		reg = <0x0 0x9800708c 0x0 0x4>;
+		#clock-cells = <1>;
+		realtek,mmio = <&iso_mmio 0x4>;
+		clock-output-names =
+			"",
+			"",
+			"clk_en_misc_cec0",
+			"clk_en_cbusrx_sys",
+			"clk_en_cbustx_sys",
+			"clk_en_cbus_sys",
+			"clk_en_cbus_osc",
+			"clk_en_misc_ir",
+			"clk_en_misc_ur0",
+			"clk_en_i2c0",
+			"clk_en_i2c1",
+			"clk_en_etn_250m",
+			"clk_en_etn_sys";
+		ignore-unused-clocks =
+			"clk_en_etn_250m",
+			"clk_en_etn_sys";
+	};
+
+	cc: clock-controller@98000000 {
+		compatible   = "realtek,clock-controller";
+		reg = <0x0 0x98000000 0x0 0x600>;
+		#clock-cells = <1>;
+		realtek,mmio = <&crt_mmio 0x0>;
+	};
+
+	/* reset-controller */
+	rst1: soft-reset@98000000 {
+		compatible = "realtek,reset-controller";
+		reg = <0x0 0x98000000 0x0 0x4>;
+		realtek,mmio = <&crt_mmio 0x0>;
+		#reset-cells = <1>;
+		pm-ignore-bits = <0x00001000>;
+	};
+
+	srst1: shadow-soft-reset@98000000 {
+		compatible = "realtek,reset-controller";
+		reg = <0x0 0x98000000 0x0 0x4>;
+		realtek,mmio = <&crt_mmio 0x0>;
+		#reset-cells = <1>;
+		pm-ignore-bits = <0x00001000>;
+	};
+
+	rst2: soft-reset@98000004 {
+		compatible = "realtek,reset-controller";
+		reg = <0x0 0x98000004 0x0 0x4>;
+		realtek,mmio = <&crt_mmio 0x4>;
+		#reset-cells = <1>;
+	};
+
+	rst3: soft-reset@98000008 {
+		compatible = "realtek,reset-controller";
+		reg = <0x0 0x98000008 0x0 0x4>;
+		realtek,mmio = <&crt_mmio 0x8>;
+		#reset-cells = <1>;
+	};
+
+	rst4: soft-reset@98000050 {
+		compatible = "realtek,reset-controller";
+		reg = <0x0 0x98000050 0x0 0x4>;
+		realtek,mmio = <&crt_mmio 0x50>;
+		#reset-cells = <1>;
+	};
+
+	irst: soft-reset@98007088 {
+		compatible = "realtek,reset-controller";
+		reg = <0x0 0x98007088 0x0 0x4>;
+		realtek,mmio = <&iso_mmio 0x0>;
+		#reset-cells = <1>;
+	};
+
+	asr1: async-soft-reset@98000000 {
+		compatible = "realtek,reset-controller";
+		reg = <0x0 0x98000000 0x0 0x4>;
+		realtek,mmio = <&crt_mmio 0x0>;
+		#reset-cells = <1>;
+		async-group = <0>;
+	};
+
+	asr2: async-soft-reset@98000004 {
+		compatible = "realtek,reset-controller";
+		reg = <0x0 0x98000004 0x0 0x4>;
+		realtek,mmio = <&crt_mmio 0x4>;
+		#reset-cells = <1>;
+		async-group = <0>;
+	};
+
+	/*
+	 * FIXME : this node is for deprecated reset-control
+	 * helper API
+	 */
+	rcp: rcp {
+		compatible = "realtek,reset-control-provider";
+	};
+
+	pd0: power-controller@98000000 {
+		reg = <0 0x98000000 0 0x1000>;
+		compatible = "realtek,rtd129x-crt-power", "simple-bus";
+		resets = <&srst1 RSTN_VE1>, <&srst1 RSTN_VE2>, <&srst1 RSTN_VE3>,
+			<&srst1 RSTN_NAT>;
+		reset-names = "ve1", "ve2", "ve3", "nat";
+		#power-domain-cells = <1>;
+		invalid-power-domains = "nat_pd";
+	};
+
+	dvfs: cpu-dvfs {
+		 compatible = "realtek,dummy-dvfs";
+		 clocks = <&cc CC_PLL_SCPU>;
+		 operating-points-v2 = <&cpu_opps>;
+		 status = "okay";
+	};
+
+	}; /* passthrough */
+};
+
+#include "rtd-129x-cpu-dvfs.dtsi"
+
+&rcp {
+	rst1_init {
+		resets =
+			<&rst1 31>,
+			<&rst1 30>,
+			<&rst1 29>,
+			<&rst1 28>,
+			<&rst1 25>,
+			<&rst1 24>,
+			<&rst1 23>,
+			<&rst1 21>,
+			<&rst1 20>,
+			<&rst1 19>,
+			<&rst1 18>,
+			<&rst1 17>,
+			<&rst1 16>,
+			<&rst1 15>,
+			<&rst1 14>,
+			<&rst1 13>,
+			<&rst1 12>,
+			<&rst1  3>,
+			<&rst1  1>,
+			<&rst1  0>;
+		reset-names =
+			"rstn_rsa",
+			"rstn_mipi",
+			"rstn_nf",
+			"rstn_ae",
+			"rstn_cp",
+			"rstn_dc_phy",
+			"rstn_dcu",
+			"rstn_lvds",
+			"rstn_vo",
+			"rstn_tve",
+			"rstn_gpu",
+			"rstn_aio",
+			"rstn_etn",
+			"rstn_ve3",
+			"rstn_ve2",
+			"rstn_ve1",
+			"rstn_hdmi",
+			"rstn_gspi",
+			"rstn_nat",
+			"rstn_misc";
+	};
+
+	rst2_init {
+		resets =
+			<&rst2 31>,
+			<&rst2 29>,
+			<&rst2 12>,
+			<&rst2 11>,
+			<&rst2 10>,
+			<&rst2  9>,
+			<&rst2  1>,
+			<&rst2  0>;
+		reset-names =
+			"rstn_sds_phy",
+			"rstn_misc_sc",
+			"rstn_sdio",
+			"rstn_emmc",
+			"rstn_cr",
+			"rstn_pcr_cnt",
+			"rstn_jpeg",
+			"rstn_acpu";
+	};
+
+	rst4_init {
+		resets =
+			<&rst4 15>,
+			<&rst4 12>,
+			<&rst4 11>,
+			<&rst4  6>,
+			<&rst4  5>,
+			<&rst4  4>,
+			<&rst4  3>,
+			<&rst4  2>,
+			<&rst4  1>,
+			<&rst4  0>;
+		reset-names =
+			"rstn_disp",
+			"rstn_hdmirx_wrap",
+			"rstn_fan",
+			"rstn_cbusrx",
+			"rstn_hdmirx",
+			"rstn_dcphy_ssc_dig",
+			"rstn_dcphy_ldo",
+			"rstn_dcphy_ptr",
+			"rstn_dcphy_alert_rx",
+			"rstn_dcphy_crt";
+	};
+
+	irst_init {
+		resets =
+			<&irst 13>,
+			<&irst  7>,
+			<&irst  6>,
+			<&irst  5>,
+			<&irst  4>,
+			<&irst  3>,
+			<&irst  2>;
+		reset-names =
+			"iso_rstn_cbus",
+			"iso_rstn_efuse",
+			"iso_rstn_cbusrx",
+			"iso_rstn_cbustx",
+			"iso_rstn_dp",
+			"iso_rstn_cec1",
+			"iso_rstn_cec0";
+	};
+};
diff --git a/include/dt-bindings/clock/rtk,clock-rtd129x.h b/include/dt-bindings/clock/rtk,clock-rtd129x.h
new file mode 100644
index 000000000..28e953128
--- /dev/null
+++ b/include/dt-bindings/clock/rtk,clock-rtd129x.h
@@ -0,0 +1,106 @@
+#ifndef __DT_BINDINGS_RTK_CLOCK_RTD129X_H
+#define __DT_BINDINGS_RTK_CLOCK_RTD129X_H
+
+/* 0x9800000C */
+#define CLK_EN_MISC             0
+#define CLK_EN_PCIE0            1
+#define CLK_EN_SATA_0           2
+#define CLK_EN_GSPI             3
+#define CLK_EN_USB              4
+#define CLK_EN_PCR              5
+#define CLK_EN_ISO_MISC         6
+#define CLK_EN_SATA_ALIVE_0     7
+#define CLK_EN_HDMI             8
+#define CLK_EN_ETN              9
+#define CLK_EN_AIO             10
+#define CLK_EN_GPU             11
+#define CLK_EN_VE1             12
+#define CLK_EN_VE2             13
+#define CLK_EN_TVE             14
+#define CLK_EN_VO              15
+#define CLK_EN_LVDS            16
+#define CLK_EN_SE              17
+#define CLK_EN_DCU             18
+#define CLK_EN_CP              19
+#define CLK_EN_MD              20
+#define CLK_EN_TP              21
+#define CLK_EN_RSA             22
+#define CLK_EN_NF              23
+#define CLK_EN_EMMC            24
+#define CLK_EN_CR              25
+#define CLK_EN_SDIO_IP         26
+#define CLK_EN_MIPI            27
+#define CLK_EN_EMMC_IP         28
+#define CLK_EN_VE3             29
+#define CLK_EN_SDIO            30
+#define CLK_EN_SD_IP           31
+
+/* 0x98000010 */
+#define CLK_EN_NAT              0
+#define CLK_EN_MISC_I2C_5       1
+#define CLK_EN_SCPU             2
+#define CLK_EN_JPEG             3
+#define CLK_EN_ACPU             4
+#define CLK_EN_PCIE1            5
+#define CLK_EN_MISC_SC          6
+#define CLK_EN_CBUS_TX          7
+#define CLK_EN_MISC_RTC        10
+#define CLK_EN_MISC_I2C_4      13
+#define CLK_EN_MISC_I2C_3      14
+#define CLK_EN_MISC_I2C_2      15
+#define CLK_EN_MISC_I2C_1      16
+#define CLK_EN_AIO_AU_CODEC    17
+#define CLK_EN_AIO_MOD         18
+#define CLK_EN_AIO_DA          19
+#define CLK_EN_AIO_HDMI        20
+#define CLK_EN_AIO_SPDIF       21
+#define CLK_EN_AIO_I2S         22
+#define CLK_EN_AIO_MCLK        23
+#define CLK_EN_HDMIRX          24
+#define CLK_EN_SATA_1          25
+#define CLK_EN_SATA_ALIVE_1    26
+#define CLK_EN_UR2             27
+#define CLK_EN_UR1             28
+#define CLK_EN_FAN             29
+#define CLK_EN_DCPHY_0         30
+#define CLK_EN_DCPHY_1         31
+
+/* 0x9800708C */
+#define CLK_EN_MISC_MIX         0
+#define CLK_EN_MISC_CEC0        2
+#define CLK_EN_CBUSRX_SYS       3
+#define CLK_EN_CBUSTX_SYS       4
+#define CLK_EN_CBUS_SYS         5
+#define CLK_EN_CBUS_OSC         6
+#define CLK_EN_MISC_IR          7
+#define CLK_EN_MISC_UR0         8
+#define CLK_EN_I2C0             9
+#define CLK_EN_I2C1            10
+#define CLK_EN_ETN_250M        11
+#define CLK_EN_ETN_SYS         12
+
+/* CC */
+#define CC_PLL_SCPU             0
+#define CC_CLK_SCPU             1
+#define CC_CLK_SCPU_SET         2
+#define CC_PLL_BUS              3
+#define CC_PLL_BUS_DIV2         4
+#define CC_CLK_SYS              5
+#define CC_CLK_SYS_SB2          6
+#define CC_PLL_BUS_H            7
+#define CC_CLK_SYSH             8
+#define CC_PLL_DDSA             9
+#define CC_PLL_DDSB            10
+#define CC_PLL_GPU             11
+#define CC_CLK_GPU             12
+#define CC_PLL_VE1             13
+#define CC_PLL_VE2             14
+#define CC_CLK_VE1             15
+#define CC_CLK_VE2             16
+#define CC_CLK_VE3             17
+#define CC_PLL_VODMA           18
+#define CC_PLL_ACPU            19
+#define CC_CLK_ACPU            20
+#define CC_CLK_MAX             21
+
+#endif
diff --git a/include/dt-bindings/power/rtk,power-rtd129x.h b/include/dt-bindings/power/rtk,power-rtd129x.h
new file mode 100644
index 000000000..89c9ff97f
--- /dev/null
+++ b/include/dt-bindings/power/rtk,power-rtd129x.h
@@ -0,0 +1,14 @@
+#ifndef __DT_BINDINGS_POWER_RTK_POWER_RTD129X_H
+#define __DT_BINDINGS_POWER_RTK_POWER_RTD129X_H
+
+#define PD_SRAM_VE1          0
+#define PD_SRAM_VE2          1
+#define PD_SRAM_GPU          2
+#define PD_SRAM_VE3          3
+#define PD_SRAM_NAT          4
+#define PD_SRAM_DISP_SE      5
+#define PD_SRAM_DISP_MIPI    6
+#define PD_SRAM_DISP_HDMIRX  7
+#define PD_MAX               8
+
+#endif
diff --git a/include/dt-bindings/regulator/gmt,g2227.h b/include/dt-bindings/regulator/gmt,g2227.h
new file mode 100644
index 000000000..a88f62c15
--- /dev/null
+++ b/include/dt-bindings/regulator/gmt,g2227.h
@@ -0,0 +1,27 @@
+#ifndef __DT_BINDINGS_SOC_REALTEK_GMT_G2227_H
+#define __DT_BINDINGS_SOC_REALTEK_GMT_G2227_H
+
+#define G2227_DC_MODE_AUTO       0
+#define G2227_DC_MODE_FORCE_PWM  1
+#define G2227_LDO_MODE_NORMAL  (G2227_DC_MODE_AUTO)
+#define G2227_LDO_MODE_ECO     2
+
+#define G2227_LPOFF_TO_SHUTDOWN 0
+#define G2227_LPOFF_TO_RESTART  1
+
+#define G2227_TIME_IT_0128MS 0
+#define G2227_TIME_IT_0500MS 1
+#define G2227_TIME_IT_1000MS 2
+#define G2227_TIME_IT_1500MS 3
+
+#define G2227_TIME_LP_01S 0
+#define G2227_TIME_LP_02S 1
+#define G2227_TIME_LP_03S 2
+#define G2227_TIME_LP_04S 3
+
+#define G2227_TIME_LPOFF_06S 0
+#define G2227_TIME_LPOFF_07S 1
+#define G2227_TIME_LPOFF_08S 2
+#define G2227_TIME_LPOFF_10S 3
+
+#endif
diff --git a/include/dt-bindings/reset/rtk,reset-rtd129x.h b/include/dt-bindings/reset/rtk,reset-rtd129x.h
new file mode 100644
index 000000000..1bd49a5f9
--- /dev/null
+++ b/include/dt-bindings/reset/rtk,reset-rtd129x.h
@@ -0,0 +1,108 @@
+#ifndef __DT_BINDINGS_RTK_RESET_RTD129X_H
+#define __DT_BINDINGS_RTK_RESET_RTD129X_H
+
+/* 0x98000000 */
+#define RSTN_MISC               0
+#define RSTN_NAT                1
+#define RSTN_USB3_PHY0_POW      2
+#define RSTN_GSPI               3
+#define RSTN_USB3_P0_MDIO       4
+#define RSTN_SATA_0             5
+#define RSTN_USB                6
+#define RSTN_SATA_PHY_0         7
+#define RSTN_USB_PHY0           8
+#define RSTN_USB_PHY1           9
+#define RSTN_SATA_PHY_POW_0    10
+#define SATA_FUNC_EXIST_0      11
+#define RSTN_HDMI              12
+#define RSTN_VE1               13
+#define RSTN_VE2               14
+#define RSTN_VE3               15
+#define RSTN_ETN               16
+#define RSTN_AIO               17
+#define RSTN_GPU               18
+#define RSTN_TVE               19
+#define RSTN_VO                20
+#define RSTN_LVDS              21
+#define RSTN_SE                22
+#define RSTN_DCU               23
+#define RSTN_DC_PHY            24
+#define RSTN_CP                25
+#define RSTN_MD                26
+#define RSTN_TP                27
+#define RSTN_AE                28
+#define RSTN_NF                29
+#define RSTN_MIPI              30
+#define RSTN_RSA               31
+
+/* 0x98000004 */
+#define RSTN_ACPU               0
+#define RSTN_JPEG               1
+#define RSTN_USB_PHY3           2
+#define RSTN_USB_PHY2           3
+#define RSTN_USB3_PHY1_POW      4
+#define RSTN_USB3_P1_MDIO       5
+#define RSTN_PCIE0_STITCH       6
+#define RSTN_PCIE0_PHY          7
+#define RSTN_PCIE0              8
+#define RSTN_PCR_CNT            9
+#define RSTN_CR                10
+#define RSTN_EMMC              11
+#define RSTN_SDIO              12
+#define RSTN_PCIE0_CORE        13
+#define RSTN_PCIE0_POWER       14
+#define RSTN_PCIE0_NONSTITCH   15
+#define RSTN_PCIE1_PHY         16
+#define RSTN_PCIE1             17
+#define RSTN_I2C_5             18
+#define RSTN_PCIE1_STITCH      19
+#define RSTN_PCIE1_CORE        20
+#define RSTN_PCIE1_POWER       21
+#define RSTN_PCIE1_NONSTITCH   22
+#define RSTN_I2C_4             23
+#define RSTN_I2C_3             24
+#define RSTN_I2C_2             25
+#define RSTN_I2C_1             26
+#define RSTN_UR2               27
+#define RSTN_UR1               28
+#define RSTN_MISC_SC           29
+#define RSTN_CBUS_TX           30
+#define RSTN_SDS_PHY           31
+
+/* 0x98000008 */
+#define RSTN_SB2                0
+
+/* 0x98000050 */
+#define RSTN_DCPHY_CRT          0
+#define RSTN_DCPHY_ALERT_RX     1
+#define RSTN_DCPHY_PTR          2
+#define RSTN_DCPHY_LDO          3
+#define RSTN_DCPHY_SSC_DIG      4
+#define RSTN_HDMIRX             5
+#define RSTN_CBUSRX             6
+#define RSTN_SATA_PHY_POW_1     7
+#define SATA_FUNC_EXIST_1       8
+#define RSTN_SATA_PHY_1         9
+#define RSTN_SATA_1            10
+#define RSTN_FAN               11
+#define RSTN_HDMIRX_WRAP       12
+#define RSTN_PCIE0_PHY_MDIO    13
+#define RSTN_PCIE1_PHY_MDIO    14
+#define RSTN_DISP              15
+
+/* 0x98007084 */
+#define IRSTN_IR                1
+#define IRSTN_CEC0              2
+#define IRSTN_CEC1              3
+#define IRSTN_DP                4
+#define IRSTN_CBUSTX            5
+#define IRSTN_CBUSRX            6
+#define IRSTN_EFUSE             7
+#define IRSTN_UR0               8
+#define IRSTN_GMAC              9
+#define IRSTN_GPHY             10
+#define IRSTN_I2C_0            11
+#define IRSTN_I2C_1            12
+#define IRSTN_CBUS             13
+
+#endif
diff --git a/include/dt-bindings/reset/rtk,reset.h b/include/dt-bindings/reset/rtk,reset.h
new file mode 100644
index 000000000..d547af74c
--- /dev/null
+++ b/include/dt-bindings/reset/rtk,reset.h
@@ -0,0 +1,6 @@
+#ifndef __DT_BINDINGS_SOC_REALTEK_RESET_H
+#define __DT_BINDINGS_SOC_REALTEK_RESET_H
+
+#define RTK_RSTN_DO_SYNC  0x100
+
+#endif
diff --git a/include/dt-bindings/soc/rtd129x,memory.h b/include/dt-bindings/soc/rtd129x,memory.h
new file mode 100644
index 000000000..38e87d88c
--- /dev/null
+++ b/include/dt-bindings/soc/rtd129x,memory.h
@@ -0,0 +1,13 @@
+/*
+ * rtd129x,memory.h
+ *
+ * Copyright (c) 2017 Realtek Semiconductor Corp.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 and
+ * only version 2 as published by the Free Software Foundation.
+ *
+ */
+
+#undef CONFIG_ARCH_RTD139x
+#include "../../soc/realtek/memory.h"
diff --git a/include/soc/realtek/memory.h b/include/soc/realtek/memory.h
new file mode 100644
index 000000000..91c6baec6
--- /dev/null
+++ b/include/soc/realtek/memory.h
@@ -0,0 +1,211 @@
+/*
+ * memory.h
+ *
+ * Copyright (c) 2017 Realtek Semiconductor Corp.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 and
+ * only version 2 as published by the Free Software Foundation.
+ *
+ */
+
+#ifndef __ASM_ARCH_MEMORY_H
+#define __ASM_ARCH_MEMORY_H
+
+#define RTK_FLAG_NONCACHED (1U << 0)
+#define RTK_FLAG_SCPUACC (1U << 1)
+#define RTK_FLAG_ACPUACC (1U << 2)
+#define RTK_FLAG_HWIPACC (1U << 3)
+#define RTK_FLAG_VE_SPEC (1U << 4)
+#define RTK_FLAG_SECURE_AUDIO (1U << 5)
+#define RTK_FLAG_SECURE_TPACC (1U << 6)
+#define RTK_FLAG_DEAULT	 \
+	(RTK_FLAG_SCPUACC | RTK_FLAG_ACPUACC | RTK_FLAG_HWIPACC)
+
+#if !defined(CONFIG_ARCH_MULTI_V7)
+#define PLAT_PHYS_OFFSET (0x00000000)
+#define PLAT_MEM_SIZE (512*1024*1024)
+#endif
+
+/* 0x00000000 ~ 0x0001efff */ // (X) ALL
+#if !defined(CONFIG_ARCH_MULTI_V7)
+#define SYS_BOOTCODE_MEMBASE (PLAT_PHYS_OFFSET)
+#else
+#define SYS_BOOTCODE_MEMBASE 0
+#endif
+
+#if 0
+#define SYS_BOOTCODE_MEMSIZE (0x00030000)
+#else
+/* https://jira.realtek.com/browse/DHCHERC-1007      */
+/* if not reseve [0x00030000,0x00100000), there are  */
+/* un-expected errors.                               */
+/* Please fix me ASAP in order to free 832KB space.  */
+#define SYS_BOOTCODE_MEMSIZE (0x00100000)
+#endif
+#if defined(CONFIG_ARCH_RTD139x) || defined(CONFIG_ARCH_RTD16xx)
+/* 0x0002f000 ~ 0x0001ffff */
+#define RPC_COMM_PHYS (0x0002F000)
+#else
+/* 0x0001f000 ~ 0x0001ffff */
+#define RPC_COMM_PHYS (0x0001F000)
+#endif
+#define RPC_COMM_SIZE (0x00001000)
+/* 0x00030000 ~ 0x000fffff */
+#define RESERVED_832KB_PHYS (0x00030000)
+#define RESERVED_832KB_SIZE (0x000D0000)
+/* 0x01ffe000 ~ 0x02001fff */
+#define RPC_RINGBUF_PHYS (0x01ffe000)
+#define RPC_RINGBUF_SIZE (0x00004000)
+
+/* 0x02200000 ~ 0x025fffff */
+#ifdef CONFIG_RTK_VMX_ULTRA
+#define ROOTFS_NORMAL_START (0x4BB00000)
+#define ROOTFS_NORMAL_SIZE  (0x12C00000) //300MB
+#else
+#define ROOTFS_NORMAL_START (0x02200000)
+#define ROOTFS_NORMAL_SIZE (0x00400000) //4MB
+#endif
+
+#define ROOTFS_NORMAL_END \
+	(ROOTFS_NORMAL_START + ROOTFS_NORMAL_SIZE)
+/* 0x02200000 ~ 0x02dfffff */
+#define ROOTFS_RESCUE_START (0x02200000)
+#define ROOTFS_RESCUE_SIZE (0x00C00000) //12MB
+#define ROOTFS_RESCUE_END (ROOTFS_RESCUE_START + ROOTFS_RESCUE_SIZE)
+/* 0x02600000 ~ 0x02bfffff */
+#define MEM_SLOT_PHYS_1 (0x02600000)
+#define MEM_SLOT_SIZE_1	 (0x00c00000) // Max : 12M
+#define MEM_SLOT_FLAG_1 (RTK_FLAG_SCPUACC | RTK_FLAG_ACPUACC | \
+		RTK_FLAG_HWIPACC)
+/* 0x03200000 ~ 0x0f8fffff */
+#define MEM_SLOT_PHYS_0 (0x03200000)
+#define MEM_SLOT_SIZE_0	 (0x0c700000) // Max : 199M
+#define MEM_SLOT_FLAG_0 (RTK_FLAG_SCPUACC | RTK_FLAG_ACPUACC | \
+		RTK_FLAG_HWIPACC)
+/* 0x0f900000 ~ 0x0fdfffff */
+#define ACPU_FIREWARE_PHYS (0x0f900000)
+#define ACPU_FIREWARE_SIZE (0x00500000)
+/* 0x10000000 ~ 0x10013fff */ // (X) ALL
+#define ACPU_IDMEM_PHYS (0x10000000)
+#define ACPU_IDMEM_SIZE (0x00014000)
+/* 0x10100000 ~ 0x141fffff */ // (X) ALL
+/* Kernel will resrved memory for TEE OS if kernel config is for DRM */
+#define TEE_OS_PHYS     (0x10100000)
+#define TEE_OS_SIZE     (0x04100000)
+/* Kernel will resrved memory for TEE OS if kernel config is for 1GB ATV w/ DRM */
+#define TEE_OS_30MB_PHYS   (0x10100000)
+#define TEE_OS_30MB_SIZE   (0x01E00000)
+/* For memtester tool */
+#define MEMTESTER_RSV_PHYS (0x22000000)
+#define MEMTESTER_RSV_SIZE (0x04000000)
+
+
+#if defined(CONFIG_ARCH_RTD139x) || defined(CONFIG_ARCH_RTD16xx)
+/* 0x14200000 ~ 0x1effffff */
+#define MEM_SLOT_PHYS_2 (0x14200000)
+#define MEM_SLOT_SIZE_2	(0x0ae00000) // Max : 174M
+#define MEM_SLOT_FLAG_2 (RTK_FLAG_SCPUACC | RTK_FLAG_ACPUACC | \
+		RTK_FLAG_HWIPACC)
+#else /* else of CONFIG_ARCH_RTD139x or CONFIG_ARCH_RTD16xx */
+/* 0x14200000 ~ 0x1e7fffff */
+#define MEM_SLOT_PHYS_2 (0x14200000)
+#define MEM_SLOT_SIZE_2	(0x0a600000) // Max : 166M
+#define MEM_SLOT_FLAG_2 (RTK_FLAG_SCPUACC | RTK_FLAG_ACPUACC | \
+		RTK_FLAG_HWIPACC)
+/* 0x1e800000 ~ 0x1effffff */
+#define MEM_SLOT_PHYS_3 (0x1e800000)
+#define MEM_SLOT_SIZE_3	 (0x00800000) // Max : 8M
+#define MEM_SLOT_FLAG_3 (RTK_FLAG_SCPUACC | RTK_FLAG_ACPUACC | \
+		RTK_FLAG_HWIPACC)
+/* 0x45700000 ~ 0x48700000 */
+#define MEM_SLOT_PHYS_5 (MEM_SLOT_PHYS_4 + MEM_SLOT_SIZE_4)
+#define MEM_SLOT_SIZE_5 (0x03000000) // Max : 48MB
+#define MEM_SLOT_FLAG_5 (RTK_FLAG_SCPUACC | RTK_FLAG_HWIPACC)
+#endif /* end of CONFIG_ARCH_RTD139x or CONFIG_ARCH_RTD16xx */
+
+/* 0x1fc00000 ~ 0x1fc00fff */ // (X) ALL
+#define ACPU_BOOTCODE_PHYS (0x1FC00000)
+#define ACPU_BOOTCODE_SIZE (0x00001000)
+/* 0x32800000 ~ 0x3effffff */
+#define MEM_SLOT_PHYS_4 (0x32b00000)
+#define MEM_SLOT_SIZE_4 (0x12c00000)
+#define MEM_SLOT_FLAG_4 (RTK_FLAG_SCPUACC | RTK_FLAG_HWIPACC)
+/* 0x80000000 ~ 0x80007fff */
+#define PLAT_SECURE_PHYS (0x80000000)
+#define PLAT_SECURE_SIZE (0x00008000)
+/* 0x88100000 ~ 0x88107fff */
+#define PLAT_NOR_PHYS (0x88100000)
+#define PLAT_NOR_SIZE (0x00008000)
+/* 0x98000000 ~ 0x981fffff */
+#define RBUS_BASE_PHYS (0x98000000)
+#define RBUS_BASE_SIZE (0x00200000)
+
+#define RBUS_BASE_VIRT (0xFE000000)
+
+#define ROOTFS_BIST_START (0x30000000)
+#define ROOTFS_BIST_SIZE (0x00C00000) //12MB
+#define ROOTFS_BIST_END (ROOTFS_BIST_START + ROOTFS_BIST_SIZE)
+
+#define HW_LIMITATION_PHYS (0x3FFFF000)
+#define HW_LIMITATION_SIZE (0x00001000) //4KB
+#define HW_LIMITATION_START (HW_LIMITATION_PHYS)
+#define HW_LIMITATION_END (HW_LIMITATION_START + HW_LIMITATION_SIZE)
+
+#define HW_LIMITATION_3GB_PHYS (0x7FFFF000)
+#define HW_LIMITATION_3GB_SIZE (0x00001000) //4KB
+#define HW_LIMITATION_3GB_START (HW_LIMITATION_3GB_PHYS)
+#define HW_LIMITATION_3GB_END (HW_LIMITATION_3GB_START + HW_LIMITATION_3GB_SIZE)
+
+#define HW_SECURE_RAM_PHYS PLAT_SECURE_PHYS
+#define HW_SECURE_RAM_SIZE PLAT_SECURE_SIZE
+#define HW_SECURE_RAM_START (HW_SECURE_RAM_PHYS)
+#define HW_SECURE_RAM_END (HW_SECURE_RAM_START + HW_SECURE_RAM_SIZE)
+
+#define HW_NOR_REMAP_PHYS (0x88100000)
+#define HW_NOR_REMAP_SIZE (0x02000000) //32MB
+#define HW_NOR_REMAP_START (HW_NOR_REMAP_PHYS)
+#define HW_NOR_REMAP_END (HW_NOR_REMAP_START + HW_NOR_REMAP_SIZE)
+
+#define MEM_SLOT_PHYS_BY(_nr, req_size) (MEM_SLOT_PHYS_##_nr##)
+#define MEM_SLOT_SIZE_BY(_nr, req_size) ( \
+		(req_size  > MEM_SLOT_SIZE_##_nr##) ? MEM_SLOT_SIZE_##_nr## : \
+		req_size)
+#define MEM_SLOT_FLAG_BY(_nr, req_size) (MEM_SLOT_FLAG_##_nr##)
+#define MEM_SLOT(_nr, _type, req_size) \
+	MEM_SLOT_##_type##_BY(_nr, req_size)
+
+
+/* legacy : 184 M */
+#define ION_MEDIA_HEAP_PHYS1 (MEM_SLOT(0, PHYS, 0x0b800000))
+#define ION_MEDIA_HEAP_SIZE1 (MEM_SLOT(0, SIZE, 0x0b800000))
+#define ION_MEDIA_HEAP_FLAG1 (MEM_SLOT(0, FLAG, 0x0b800000))
+
+/* legacy : 12 M */
+#define ION_AUDIO_HEAP_PHYS (MEM_SLOT(1, PHYS, 0x00c00000))
+#define ION_AUDIO_HEAP_SIZE (MEM_SLOT(1, SIZE, 0x00c00000))
+#define ION_AUDIO_HEAP_FLAG	 (MEM_SLOT(1, FLAG, 0x00c00000))
+
+/* legacy : 146 M */
+#define ION_MEDIA_HEAP_PHYS2 (MEM_SLOT(2, PHYS, 0x09200000))
+#define ION_MEDIA_HEAP_SIZE2 (MEM_SLOT(2, SIZE, 0x09200000))
+#define ION_MEDIA_HEAP_FLAG2 (MEM_SLOT(2, FLAG, 0x09200000))
+
+#ifdef CONFIG_ARCH_RTD129x
+/* legacy : 8 M */
+#define ION_MEDIA_HEAP_PHYS3 (MEM_SLOT(3, PHYS, 0x00800000))
+#define ION_MEDIA_HEAP_SIZE3 (MEM_SLOT(3, SIZE, 0x00800000))
+#define ION_MEDIA_HEAP_FLAG3 (MEM_SLOT(3, FLAG, 0x00800000) | RTK_FLAG_VE_SPEC)
+#endif /* end of CONFIG_ARCH_RTD129x */
+
+/* legacy : 200 M */
+#define ION_SECURE_HEAP_PHYS (MEM_SLOT(4, PHYS, 0x12c00000))
+#define ION_SECURE_HEAP_SIZE (MEM_SLOT(4, SIZE, 0x12c00000))
+#define ION_SECURE_HEAP_FLAG (RTK_FLAG_HWIPACC)
+
+#else	//phoenix rtd119x memory.h include file path
+
+#include "../../../arch/arm/mach-rtd119x/include/mach/memory.h"
+
+#endif
+
-- 
2.25.1

