Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Jun  3 15:01:55 2023
| Host         : zhang-21.ece.cornell.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu280fsvh2892-2L
| Design State : Fully Placed
----------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    | 11623 |       |     23040 | 50.45 |
|   SLR1 -> SLR2                   |  5306 |       |           | 23.03 |
|     Using TX_REG only            |     1 |     1 |           |       |
|     Using RX_REG only            |    18 |    18 |           |       |
|     Using Both TX_REG and RX_REG |  3433 |     1 |           |       |
|   SLR2 -> SLR1                   |  6317 |       |           | 27.42 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     8 |     4 |           |       |
|     Using Both TX_REG and RX_REG |  4822 |     0 |           |       |
| SLR1 <-> SLR0                    | 17729 |       |     23040 | 76.95 |
|   SLR0 -> SLR1                   |  7476 |       |           | 32.45 |
|     Using TX_REG only            |    71 |    71 |           |       |
|     Using RX_REG only            |    66 |    61 |           |       |
|     Using Both TX_REG and RX_REG |  6642 |    55 |           |       |
|   SLR1 -> SLR0                   | 10253 |       |           | 44.50 |
|     Using TX_REG only            |    62 |    62 |           |       |
|     Using RX_REG only            |   886 |    71 |           |       |
|     Using Both TX_REG and RX_REG |  8477 |    60 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 29352 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+-------+
| FROM \ TO | SLR2 | SLR1 |  SLR0 |
+-----------+------+------+-------+
| SLR2      |    0 | 6244 |    73 |
| SLR1      | 5153 |    0 | 10180 |
| SLR0      |  153 | 7323 |     0 |
+-----------+------+------+-------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+--------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2  | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+--------+--------+--------+--------+
| CLB                        |  43983 |  44805 |  42673 |  80.03 |  82.97 |  79.02 |
|   CLBL                     |  22813 |  23923 |  22852 |  77.91 |  81.70 |  78.05 |
|   CLBM                     |  21170 |  20882 |  19821 |  82.44 |  84.47 |  80.18 |
| CLB LUTs                   | 176895 | 191370 | 181847 |  40.23 |  44.30 |  42.09 |
|   LUT as Logic             | 141496 | 165189 | 153487 |  32.18 |  38.24 |  35.53 |
|     using O5 output only   |   1756 |   1411 |   2159 |   0.40 |   0.33 |   0.50 |
|     using O6 output only   | 103991 | 127210 | 112396 |  23.65 |  29.45 |  26.02 |
|     using O5 and O6        |  35749 |  36568 |  38932 |   8.13 |   8.46 |   9.01 |
|   LUT as Memory            |  35399 |  26181 |  28360 |  17.23 |  13.24 |  14.34 |
|     LUT as Distributed RAM |   9884 |  11037 |   8856 |   4.81 |   5.58 |   4.48 |
|       using O5 output only |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |     84 |    215 |     80 |   0.04 |   0.11 |   0.04 |
|       using O5 and O6      |   9800 |  10822 |   8776 |   4.77 |   5.47 |   4.44 |
|     LUT as Shift Register  |  25515 |  15144 |  19504 |  12.42 |   7.66 |   9.86 |
|       using O5 output only |      3 |      0 |      0 |  <0.01 |   0.00 |   0.00 |
|       using O6 output only |  21626 |  11826 |  16052 |  10.53 |   5.98 |   8.12 |
|       using O5 and O6      |   3886 |   3318 |   3452 |   1.89 |   1.68 |   1.75 |
| CLB Registers              | 349098 | 342889 | 326508 |  39.70 |  39.69 |  37.79 |
| CARRY8                     |   6421 |   7136 |   6976 |  11.68 |  13.21 |  12.92 |
| F7 Muxes                   |   6597 |   2697 |   6211 |   3.00 |   1.25 |   2.88 |
| F8 Muxes                   |     16 |    141 |     47 |   0.01 |   0.13 |   0.04 |
| F9 Muxes                   |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  184.5 |    251 |  264.5 |  27.46 |  37.35 |  39.36 |
|   RAMB36/FIFO              |    178 |    245 |    257 |  26.49 |  36.46 |  38.24 |
|     RAMB36E2 only          |    178 |    245 |    257 |  26.49 |  36.46 |  38.24 |
|   RAMB18                   |     13 |     12 |     15 |   0.97 |   0.89 |   1.12 |
|     RAMB18E2 only          |     13 |     12 |     15 |   0.97 |   0.89 |   1.12 |
| URAM                       |     80 |     88 |     88 |  25.00 |  27.50 |  27.50 |
| DSPs                       |      0 |      0 |      4 |   0.00 |   0.00 |   0.13 |
| PLL                        |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |   5279 |   5230 |   6617 |   4.80 |   4.84 |   6.13 |
+----------------------------+--------+--------+--------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        18 |    8.65 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        19 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


