{"design__instance__count": 125, "design__instance__area": 3824.04, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 2, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 0, "power__internal__total": 0.0028054937720298767, "power__switching__total": 0.0005465463036671281, "power__leakage__total": 4.666432573685597e-08, "power__total": 0.0033520865254104137, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.2547792327004211, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.2547792327004211, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6171698327082592, "timing__setup__ws__corner:nom_tt_025C_5v00": 4.559328155178985, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.61717, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 4.559328, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 2, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.25727895542221285, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.25727895542221285, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.3470220875546326, "timing__setup__ws__corner:nom_ss_125C_4v50": -0.1836744142102334, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -0.1836744142102334, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -0.1836744142102334, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.347022, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 1, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -0.183674, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 1, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 2, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.25360964046647577, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.25360964046647577, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2929004899303324, "timing__setup__ws__corner:nom_ff_n40C_5v50": 6.247257554762585, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.292901, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 6.574563, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 2, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2532890080478959, "clock__skew__worst_setup": 0.2532890080478959, "timing__hold__ws": 0.28867442586757547, "timing__setup__ws": -0.2458380235631521, "timing__hold__tns": 0, "timing__setup__tns": -0.2458380235631521, "timing__hold__wns": 0, "timing__setup__wns": -0.2458380235631521, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.288674, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 3, "timing__setup_r2r__ws": -0.245838, "timing__setup_r2r_vio__count": 3, "design__die__bbox": "0.0 0.0 97.255 115.175", "design__core__bbox": "6.72 15.68 90.16 98.0", "design__io": 8, "design__die__area": 11201.3, "design__core__area": 6868.78, "design__instance__count__stdcell": 213, "design__instance__area__stdcell": 4210.39, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.612975, "design__instance__utilization__stdcell": 0.612975, "design__rows": 21, "design__rows:GF018hv5v_mcu_sc7": 21, "design__sites": 3129, "design__sites:GF018hv5v_mcu_sc7": 3129, "design__instance__count__class:buffer": 16, "design__instance__area__class:buffer": 215.13, "design__instance__count__class:inverter": 8, "design__instance__area__class:inverter": 74.6368, "design__instance__count__class:sequential_cell": 25, "design__instance__area__class:sequential_cell": 1595.91, "design__instance__count__class:multi_input_combinational_cell": 64, "design__instance__area__class:multi_input_combinational_cell": 1372, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 6, "design__io__hpwl": 509161, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 2633.11, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 8, "design__instance__area__class:timing_repair_buffer": 223.91, "design__instance__count__class:clock_buffer": 3, "design__instance__area__class:clock_buffer": 329.28, "design__instance__count__class:clock_inverter": 1, "design__instance__area__class:clock_inverter": 13.1712, "design__instance__count__setup_buffer": 3, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 125, "route__net__special": 2, "route__drc_errors__iter:0": 15, "route__wirelength__iter:0": 2661, "route__drc_errors__iter:1": 0, "route__wirelength__iter:1": 2638, "route__drc_errors": 0, "route__wirelength": 2638, "route__vias": 651, "route__vias__singlecut": 651, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 196.3, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 2, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.25434913228851724, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.25434913228851724, "timing__hold__ws__corner:min_tt_025C_5v00": 0.611078427377923, "timing__setup__ws__corner:min_tt_025C_5v00": 4.588237475379416, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.611078, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 4.588237, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 2, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.2566076035402349, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.2566076035402349, "timing__hold__ws__corner:min_ss_125C_4v50": 1.3366580443043392, "timing__setup__ws__corner:min_ss_125C_4v50": -0.13434498338495685, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -0.13434498338495685, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -0.13434498338495685, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.336658, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 1, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -0.134345, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 1, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 2, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.2532890080478959, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.2532890080478959, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.28867442586757547, "timing__setup__ws__corner:min_ff_n40C_5v50": 6.257790907028922, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.288674, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 6.593173, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 2, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.2552995942467797, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.2552995942467797, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6244327454073125, "timing__setup__ws__corner:max_tt_025C_5v00": 4.524716729362813, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.624433, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 4.524717, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 2, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.2581008535505877, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.2581008535505877, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3593652144245953, "timing__setup__ws__corner:max_ss_125C_4v50": -0.2458380235631521, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -0.2458380235631521, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -0.2458380235631521, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.359365, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 1, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -0.245838, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 1, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 2, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.2539931670211794, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.2539931670211794, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2978822828273251, "timing__setup__ws__corner:max_ff_n40C_5v50": 6.2345805838196755, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.297882, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 6.552134, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 1, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99918, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99973, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000815623, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000712704, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000266216, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000712704, "design_powergrid__voltage__worst": 0.000712704, "design_powergrid__voltage__worst__net:VDD": 4.99918, "design_powergrid__drop__worst": 0.000815623, "design_powergrid__drop__worst__net:VDD": 0.000815623, "design_powergrid__voltage__worst__net:VSS": 0.000712704, "design_powergrid__drop__worst__net:VSS": 0.000712704, "ir__voltage__worst": 5, "ir__drop__avg": 0.000271, "ir__drop__worst": 0.000816, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}