#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x555d510eb4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555d511ba120 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f0655158018 .functor BUFZ 1, C4<z>; HiZ drive
v0x555d511baea0_0 .net "clk", 0 0, o0x7f0655158018;  0 drivers
o0x7f0655158048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555d511c0160_0 .net "data_address", 31 0, o0x7f0655158048;  0 drivers
o0x7f0655158078 .functor BUFZ 1, C4<z>; HiZ drive
v0x555d511c0490_0 .net "data_read", 0 0, o0x7f0655158078;  0 drivers
v0x555d511c15a0_0 .var "data_readdata", 31 0;
o0x7f06551580d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555d511c30e0_0 .net "data_write", 0 0, o0x7f06551580d8;  0 drivers
o0x7f0655158108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555d511c3e30_0 .net "data_writedata", 31 0, o0x7f0655158108;  0 drivers
S_0x555d511948e0 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f0655158258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555d511da5b0_0 .net "instr_address", 31 0, o0x7f0655158258;  0 drivers
v0x555d511da6b0_0 .var "instr_readdata", 31 0;
S_0x555d511a71d0 .scope module, "mtlo_tb" "mtlo_tb" 5 1;
 .timescale 0 0;
v0x555d511e8d00_0 .net "active", 0 0, L_0x555d51203060;  1 drivers
v0x555d511e8dc0_0 .var "clk", 0 0;
v0x555d511e8e60_0 .var "clk_enable", 0 0;
v0x555d511e8f50_0 .net "data_address", 31 0, L_0x555d51200c30;  1 drivers
v0x555d511e8ff0_0 .net "data_read", 0 0, L_0x555d511fe7b0;  1 drivers
v0x555d511e90e0_0 .var "data_readdata", 31 0;
v0x555d511e91b0_0 .net "data_write", 0 0, L_0x555d511fe5d0;  1 drivers
v0x555d511e9280_0 .net "data_writedata", 31 0, L_0x555d51200920;  1 drivers
v0x555d511e9350_0 .net "instr_address", 31 0, L_0x555d51201f90;  1 drivers
v0x555d511e94b0_0 .var "instr_readdata", 31 0;
v0x555d511e9550_0 .net "register_v0", 31 0, L_0x555d512008b0;  1 drivers
v0x555d511e9640_0 .var "reset", 0 0;
S_0x555d511a75a0 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x555d511a71d0;
 .timescale 0 0;
v0x555d511da880_0 .var "expected", 31 0;
v0x555d511da980_0 .var "funct", 5 0;
v0x555d511daa60_0 .var "i", 4 0;
v0x555d511dab20_0 .var "imm", 15 0;
v0x555d511dac00_0 .var "imm_instr", 31 0;
v0x555d511dad30_0 .var "opcode", 5 0;
v0x555d511dae10_0 .var "r_instr", 31 0;
v0x555d511daef0_0 .var "rd", 4 0;
v0x555d511dafd0_0 .var "rs", 4 0;
v0x555d511db0b0_0 .var "rt", 4 0;
v0x555d511db190_0 .var "shamt", 4 0;
v0x555d511db270_0 .var "test", 31 0;
E_0x555d51133de0 .event posedge, v0x555d511dd1a0_0;
S_0x555d511a79d0 .scope module, "dut" "mips_cpu_harvard" 5 131, 6 1 0, S_0x555d511a71d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x555d511bad80 .functor OR 1, L_0x555d511f9fb0, L_0x555d511fa230, C4<0>, C4<0>;
L_0x555d511c0370 .functor BUFZ 1, L_0x555d511f9a10, C4<0>, C4<0>, C4<0>;
L_0x555d511c1400 .functor BUFZ 1, L_0x555d511f9bb0, C4<0>, C4<0>, C4<0>;
L_0x555d511c2fc0 .functor BUFZ 1, L_0x555d511f9bb0, C4<0>, C4<0>, C4<0>;
L_0x555d511fa770 .functor AND 1, L_0x555d511f9a10, L_0x555d511faa70, C4<1>, C4<1>;
L_0x555d511c3d10 .functor OR 1, L_0x555d511fa770, L_0x555d511fa650, C4<0>, C4<0>;
L_0x555d51164e90 .functor OR 1, L_0x555d511c3d10, L_0x555d511fa880, C4<0>, C4<0>;
L_0x555d511fad10 .functor OR 1, L_0x555d51164e90, L_0x555d511fc370, C4<0>, C4<0>;
L_0x555d511fae20 .functor OR 1, L_0x555d511fad10, L_0x555d511fbad0, C4<0>, C4<0>;
L_0x555d511faee0 .functor BUFZ 1, L_0x555d511f9cd0, C4<0>, C4<0>, C4<0>;
L_0x555d511fb9c0 .functor AND 1, L_0x555d511fb430, L_0x555d511fb790, C4<1>, C4<1>;
L_0x555d511fbad0 .functor OR 1, L_0x555d511fb130, L_0x555d511fb9c0, C4<0>, C4<0>;
L_0x555d511fc370 .functor AND 1, L_0x555d511fbea0, L_0x555d511fc150, C4<1>, C4<1>;
L_0x555d511fcb20 .functor OR 1, L_0x555d511fc5c0, L_0x555d511fc8e0, C4<0>, C4<0>;
L_0x555d511fbc30 .functor OR 1, L_0x555d511fd090, L_0x555d511fd390, C4<0>, C4<0>;
L_0x555d511fd270 .functor AND 1, L_0x555d511fcda0, L_0x555d511fbc30, C4<1>, C4<1>;
L_0x555d511fdb90 .functor OR 1, L_0x555d511fd820, L_0x555d511fdaa0, C4<0>, C4<0>;
L_0x555d511fde90 .functor OR 1, L_0x555d511fdb90, L_0x555d511fdca0, C4<0>, C4<0>;
L_0x555d511fe040 .functor AND 1, L_0x555d511f9a10, L_0x555d511fde90, C4<1>, C4<1>;
L_0x555d511fe1f0 .functor AND 1, L_0x555d511f9a10, L_0x555d511fe100, C4<1>, C4<1>;
L_0x555d511fe510 .functor AND 1, L_0x555d511f9a10, L_0x555d511fdfa0, C4<1>, C4<1>;
L_0x555d511fe7b0 .functor BUFZ 1, L_0x555d511c1400, C4<0>, C4<0>, C4<0>;
L_0x555d511ff440 .functor AND 1, L_0x555d51203060, L_0x555d511fae20, C4<1>, C4<1>;
L_0x555d511ff550 .functor OR 1, L_0x555d511fbad0, L_0x555d511fc370, C4<0>, C4<0>;
L_0x555d51200920 .functor BUFZ 32, L_0x555d512007a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555d512009e0 .functor BUFZ 32, L_0x555d511ff730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555d51200b30 .functor BUFZ 32, L_0x555d512007a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555d51200c30 .functor BUFZ 32, v0x555d511dc230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555d51201c30 .functor AND 1, v0x555d511e8e60_0, L_0x555d511fe040, C4<1>, C4<1>;
L_0x555d51201ca0 .functor AND 1, L_0x555d51201c30, v0x555d511e5e90_0, C4<1>, C4<1>;
L_0x555d51201f90 .functor BUFZ 32, v0x555d511dd260_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555d51203060 .functor BUFZ 1, v0x555d511e5e90_0, C4<0>, C4<0>, C4<0>;
L_0x555d512031e0 .functor AND 1, v0x555d511e8e60_0, v0x555d511e5e90_0, C4<1>, C4<1>;
v0x555d511dff80_0 .net *"_ivl_100", 31 0, L_0x555d511fbca0;  1 drivers
L_0x7f065510f498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d511e0080_0 .net *"_ivl_103", 25 0, L_0x7f065510f498;  1 drivers
L_0x7f065510f4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d511e0160_0 .net/2u *"_ivl_104", 31 0, L_0x7f065510f4e0;  1 drivers
v0x555d511e0220_0 .net *"_ivl_106", 0 0, L_0x555d511fbea0;  1 drivers
v0x555d511e02e0_0 .net *"_ivl_109", 5 0, L_0x555d511fc0b0;  1 drivers
L_0x7f065510f528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x555d511e03c0_0 .net/2u *"_ivl_110", 5 0, L_0x7f065510f528;  1 drivers
v0x555d511e04a0_0 .net *"_ivl_112", 0 0, L_0x555d511fc150;  1 drivers
v0x555d511e0560_0 .net *"_ivl_116", 31 0, L_0x555d511fc4d0;  1 drivers
L_0x7f065510f570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d511e0640_0 .net *"_ivl_119", 25 0, L_0x7f065510f570;  1 drivers
L_0x7f065510f0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x555d511e0720_0 .net/2u *"_ivl_12", 5 0, L_0x7f065510f0a8;  1 drivers
L_0x7f065510f5b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555d511e0800_0 .net/2u *"_ivl_120", 31 0, L_0x7f065510f5b8;  1 drivers
v0x555d511e08e0_0 .net *"_ivl_122", 0 0, L_0x555d511fc5c0;  1 drivers
v0x555d511e09a0_0 .net *"_ivl_124", 31 0, L_0x555d511fc7f0;  1 drivers
L_0x7f065510f600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d511e0a80_0 .net *"_ivl_127", 25 0, L_0x7f065510f600;  1 drivers
L_0x7f065510f648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x555d511e0b60_0 .net/2u *"_ivl_128", 31 0, L_0x7f065510f648;  1 drivers
v0x555d511e0c40_0 .net *"_ivl_130", 0 0, L_0x555d511fc8e0;  1 drivers
v0x555d511e0d00_0 .net *"_ivl_134", 31 0, L_0x555d511fccb0;  1 drivers
L_0x7f065510f690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d511e0ef0_0 .net *"_ivl_137", 25 0, L_0x7f065510f690;  1 drivers
L_0x7f065510f6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d511e0fd0_0 .net/2u *"_ivl_138", 31 0, L_0x7f065510f6d8;  1 drivers
v0x555d511e10b0_0 .net *"_ivl_140", 0 0, L_0x555d511fcda0;  1 drivers
v0x555d511e1170_0 .net *"_ivl_143", 5 0, L_0x555d511fcff0;  1 drivers
L_0x7f065510f720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x555d511e1250_0 .net/2u *"_ivl_144", 5 0, L_0x7f065510f720;  1 drivers
v0x555d511e1330_0 .net *"_ivl_146", 0 0, L_0x555d511fd090;  1 drivers
v0x555d511e13f0_0 .net *"_ivl_149", 5 0, L_0x555d511fd2f0;  1 drivers
L_0x7f065510f768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x555d511e14d0_0 .net/2u *"_ivl_150", 5 0, L_0x7f065510f768;  1 drivers
v0x555d511e15b0_0 .net *"_ivl_152", 0 0, L_0x555d511fd390;  1 drivers
v0x555d511e1670_0 .net *"_ivl_155", 0 0, L_0x555d511fbc30;  1 drivers
v0x555d511e1730_0 .net *"_ivl_159", 1 0, L_0x555d511fd730;  1 drivers
L_0x7f065510f0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x555d511e1810_0 .net/2u *"_ivl_16", 5 0, L_0x7f065510f0f0;  1 drivers
L_0x7f065510f7b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x555d511e18f0_0 .net/2u *"_ivl_160", 1 0, L_0x7f065510f7b0;  1 drivers
v0x555d511e19d0_0 .net *"_ivl_162", 0 0, L_0x555d511fd820;  1 drivers
L_0x7f065510f7f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x555d511e1a90_0 .net/2u *"_ivl_164", 5 0, L_0x7f065510f7f8;  1 drivers
v0x555d511e1b70_0 .net *"_ivl_166", 0 0, L_0x555d511fdaa0;  1 drivers
v0x555d511e1e40_0 .net *"_ivl_169", 0 0, L_0x555d511fdb90;  1 drivers
L_0x7f065510f840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x555d511e1f00_0 .net/2u *"_ivl_170", 5 0, L_0x7f065510f840;  1 drivers
v0x555d511e1fe0_0 .net *"_ivl_172", 0 0, L_0x555d511fdca0;  1 drivers
v0x555d511e20a0_0 .net *"_ivl_175", 0 0, L_0x555d511fde90;  1 drivers
L_0x7f065510f888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x555d511e2160_0 .net/2u *"_ivl_178", 5 0, L_0x7f065510f888;  1 drivers
v0x555d511e2240_0 .net *"_ivl_180", 0 0, L_0x555d511fe100;  1 drivers
L_0x7f065510f8d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x555d511e2300_0 .net/2u *"_ivl_184", 5 0, L_0x7f065510f8d0;  1 drivers
v0x555d511e23e0_0 .net *"_ivl_186", 0 0, L_0x555d511fdfa0;  1 drivers
L_0x7f065510f918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555d511e24a0_0 .net/2u *"_ivl_190", 0 0, L_0x7f065510f918;  1 drivers
v0x555d511e2580_0 .net *"_ivl_20", 31 0, L_0x555d511f9e70;  1 drivers
L_0x7f065510f960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x555d511e2660_0 .net/2u *"_ivl_200", 4 0, L_0x7f065510f960;  1 drivers
v0x555d511e2740_0 .net *"_ivl_203", 4 0, L_0x555d511fecd0;  1 drivers
v0x555d511e2820_0 .net *"_ivl_205", 4 0, L_0x555d511feef0;  1 drivers
v0x555d511e2900_0 .net *"_ivl_206", 4 0, L_0x555d511fef90;  1 drivers
v0x555d511e29e0_0 .net *"_ivl_213", 0 0, L_0x555d511ff550;  1 drivers
L_0x7f065510f9a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555d511e2aa0_0 .net/2u *"_ivl_214", 31 0, L_0x7f065510f9a8;  1 drivers
v0x555d511e2b80_0 .net *"_ivl_216", 31 0, L_0x555d511ff690;  1 drivers
v0x555d511e2c60_0 .net *"_ivl_218", 31 0, L_0x555d511ff940;  1 drivers
v0x555d511e2d40_0 .net *"_ivl_220", 31 0, L_0x555d511ffad0;  1 drivers
v0x555d511e2e20_0 .net *"_ivl_222", 31 0, L_0x555d511ffe10;  1 drivers
L_0x7f065510f138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d511e2f00_0 .net *"_ivl_23", 25 0, L_0x7f065510f138;  1 drivers
v0x555d511e2fe0_0 .net *"_ivl_235", 0 0, L_0x555d51201c30;  1 drivers
L_0x7f065510fac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555d511e30a0_0 .net/2u *"_ivl_238", 31 0, L_0x7f065510fac8;  1 drivers
L_0x7f065510f180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555d511e3180_0 .net/2u *"_ivl_24", 31 0, L_0x7f065510f180;  1 drivers
v0x555d511e3260_0 .net *"_ivl_243", 15 0, L_0x555d512020f0;  1 drivers
v0x555d511e3340_0 .net *"_ivl_244", 17 0, L_0x555d51202360;  1 drivers
L_0x7f065510fb10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555d511e3420_0 .net *"_ivl_247", 1 0, L_0x7f065510fb10;  1 drivers
v0x555d511e3500_0 .net *"_ivl_250", 15 0, L_0x555d512024a0;  1 drivers
L_0x7f065510fb58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555d511e35e0_0 .net *"_ivl_252", 1 0, L_0x7f065510fb58;  1 drivers
v0x555d511e36c0_0 .net *"_ivl_255", 0 0, L_0x555d512028b0;  1 drivers
L_0x7f065510fba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x555d511e37a0_0 .net/2u *"_ivl_256", 13 0, L_0x7f065510fba0;  1 drivers
L_0x7f065510fbe8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d511e3880_0 .net/2u *"_ivl_258", 13 0, L_0x7f065510fbe8;  1 drivers
v0x555d511e3d70_0 .net *"_ivl_26", 0 0, L_0x555d511f9fb0;  1 drivers
v0x555d511e3e30_0 .net *"_ivl_260", 13 0, L_0x555d51202b90;  1 drivers
v0x555d511e3f10_0 .net *"_ivl_28", 31 0, L_0x555d511fa140;  1 drivers
L_0x7f065510f1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d511e3ff0_0 .net *"_ivl_31", 25 0, L_0x7f065510f1c8;  1 drivers
L_0x7f065510f210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x555d511e40d0_0 .net/2u *"_ivl_32", 31 0, L_0x7f065510f210;  1 drivers
v0x555d511e41b0_0 .net *"_ivl_34", 0 0, L_0x555d511fa230;  1 drivers
v0x555d511e4270_0 .net *"_ivl_4", 31 0, L_0x555d511e98b0;  1 drivers
v0x555d511e4350_0 .net *"_ivl_45", 2 0, L_0x555d511fa520;  1 drivers
L_0x7f065510f258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x555d511e4430_0 .net/2u *"_ivl_46", 2 0, L_0x7f065510f258;  1 drivers
v0x555d511e4510_0 .net *"_ivl_51", 2 0, L_0x555d511fa7e0;  1 drivers
L_0x7f065510f2a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x555d511e45f0_0 .net/2u *"_ivl_52", 2 0, L_0x7f065510f2a0;  1 drivers
v0x555d511e46d0_0 .net *"_ivl_57", 0 0, L_0x555d511faa70;  1 drivers
v0x555d511e4790_0 .net *"_ivl_59", 0 0, L_0x555d511fa770;  1 drivers
v0x555d511e4850_0 .net *"_ivl_61", 0 0, L_0x555d511c3d10;  1 drivers
v0x555d511e4910_0 .net *"_ivl_63", 0 0, L_0x555d51164e90;  1 drivers
v0x555d511e49d0_0 .net *"_ivl_65", 0 0, L_0x555d511fad10;  1 drivers
L_0x7f065510f018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d511e4a90_0 .net *"_ivl_7", 25 0, L_0x7f065510f018;  1 drivers
v0x555d511e4b70_0 .net *"_ivl_70", 31 0, L_0x555d511fb000;  1 drivers
L_0x7f065510f2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d511e4c50_0 .net *"_ivl_73", 25 0, L_0x7f065510f2e8;  1 drivers
L_0x7f065510f330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x555d511e4d30_0 .net/2u *"_ivl_74", 31 0, L_0x7f065510f330;  1 drivers
v0x555d511e4e10_0 .net *"_ivl_76", 0 0, L_0x555d511fb130;  1 drivers
v0x555d511e4ed0_0 .net *"_ivl_78", 31 0, L_0x555d511fb2a0;  1 drivers
L_0x7f065510f060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d511e4fb0_0 .net/2u *"_ivl_8", 31 0, L_0x7f065510f060;  1 drivers
L_0x7f065510f378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d511e5090_0 .net *"_ivl_81", 25 0, L_0x7f065510f378;  1 drivers
L_0x7f065510f3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555d511e5170_0 .net/2u *"_ivl_82", 31 0, L_0x7f065510f3c0;  1 drivers
v0x555d511e5250_0 .net *"_ivl_84", 0 0, L_0x555d511fb430;  1 drivers
v0x555d511e5310_0 .net *"_ivl_87", 0 0, L_0x555d511fb5a0;  1 drivers
v0x555d511e53f0_0 .net *"_ivl_88", 31 0, L_0x555d511fb340;  1 drivers
L_0x7f065510f408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d511e54d0_0 .net *"_ivl_91", 30 0, L_0x7f065510f408;  1 drivers
L_0x7f065510f450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555d511e55b0_0 .net/2u *"_ivl_92", 31 0, L_0x7f065510f450;  1 drivers
v0x555d511e5690_0 .net *"_ivl_94", 0 0, L_0x555d511fb790;  1 drivers
v0x555d511e5750_0 .net *"_ivl_97", 0 0, L_0x555d511fb9c0;  1 drivers
v0x555d511e5810_0 .net "active", 0 0, L_0x555d51203060;  alias, 1 drivers
v0x555d511e58d0_0 .net "alu_op1", 31 0, L_0x555d512009e0;  1 drivers
v0x555d511e5990_0 .net "alu_op2", 31 0, L_0x555d51200b30;  1 drivers
v0x555d511e5a50_0 .net "alui_instr", 0 0, L_0x555d511fa650;  1 drivers
v0x555d511e5b10_0 .net "b_flag", 0 0, v0x555d511dbd60_0;  1 drivers
v0x555d511e5bb0_0 .net "b_imm", 17 0, L_0x555d51202770;  1 drivers
v0x555d511e5c70_0 .net "b_offset", 31 0, L_0x555d51202d20;  1 drivers
v0x555d511e5d50_0 .net "clk", 0 0, v0x555d511e8dc0_0;  1 drivers
v0x555d511e5df0_0 .net "clk_enable", 0 0, v0x555d511e8e60_0;  1 drivers
v0x555d511e5e90_0 .var "cpu_active", 0 0;
v0x555d511e5f30_0 .net "curr_addr", 31 0, v0x555d511dd260_0;  1 drivers
v0x555d511e6020_0 .net "curr_addr_p4", 31 0, L_0x555d51201ef0;  1 drivers
v0x555d511e60e0_0 .net "data_address", 31 0, L_0x555d51200c30;  alias, 1 drivers
v0x555d511e61c0_0 .net "data_read", 0 0, L_0x555d511fe7b0;  alias, 1 drivers
v0x555d511e6280_0 .net "data_readdata", 31 0, v0x555d511e90e0_0;  1 drivers
v0x555d511e6360_0 .net "data_write", 0 0, L_0x555d511fe5d0;  alias, 1 drivers
v0x555d511e6420_0 .net "data_writedata", 31 0, L_0x555d51200920;  alias, 1 drivers
v0x555d511e6500_0 .net "funct_code", 5 0, L_0x555d511e9780;  1 drivers
v0x555d511e65e0_0 .net "hi_out", 31 0, v0x555d511dd920_0;  1 drivers
v0x555d511e66d0_0 .net "hl_reg_enable", 0 0, L_0x555d51201ca0;  1 drivers
v0x555d511e6770_0 .net "instr_address", 31 0, L_0x555d51201f90;  alias, 1 drivers
v0x555d511e6830_0 .net "instr_opcode", 5 0, L_0x555d511e96e0;  1 drivers
v0x555d511e6910_0 .net "instr_readdata", 31 0, v0x555d511e94b0_0;  1 drivers
v0x555d511e69d0_0 .net "j_imm", 0 0, L_0x555d511fcb20;  1 drivers
v0x555d511e6a70_0 .net "j_reg", 0 0, L_0x555d511fd270;  1 drivers
v0x555d511e6b30_0 .net "l_type", 0 0, L_0x555d511fa880;  1 drivers
v0x555d511e6bf0_0 .net "link_const", 0 0, L_0x555d511fbad0;  1 drivers
v0x555d511e6cb0_0 .net "link_reg", 0 0, L_0x555d511fc370;  1 drivers
v0x555d511e6d70_0 .net "lo_out", 31 0, v0x555d511de170_0;  1 drivers
v0x555d511e6e60_0 .net "lw", 0 0, L_0x555d511f9bb0;  1 drivers
v0x555d511e6f00_0 .net "mem_read", 0 0, L_0x555d511c1400;  1 drivers
v0x555d511e6fc0_0 .net "mem_to_reg", 0 0, L_0x555d511c2fc0;  1 drivers
v0x555d511e7890_0 .net "mem_write", 0 0, L_0x555d511faee0;  1 drivers
v0x555d511e7950_0 .net "memaddroffset", 31 0, v0x555d511dc230_0;  1 drivers
v0x555d511e7a40_0 .net "mfhi", 0 0, L_0x555d511fe1f0;  1 drivers
v0x555d511e7ae0_0 .net "mflo", 0 0, L_0x555d511fe510;  1 drivers
v0x555d511e7ba0_0 .net "movefrom", 0 0, L_0x555d511bad80;  1 drivers
v0x555d511e7c60_0 .net "muldiv", 0 0, L_0x555d511fe040;  1 drivers
v0x555d511e7d20_0 .var "next_instr_addr", 31 0;
v0x555d511e7e10_0 .net "pc_enable", 0 0, L_0x555d512031e0;  1 drivers
v0x555d511e7ee0_0 .net "r_format", 0 0, L_0x555d511f9a10;  1 drivers
v0x555d511e7f80_0 .net "reg_a_read_data", 31 0, L_0x555d511ff730;  1 drivers
v0x555d511e8050_0 .net "reg_a_read_index", 4 0, L_0x555d511fe980;  1 drivers
v0x555d511e8120_0 .net "reg_b_read_data", 31 0, L_0x555d512007a0;  1 drivers
v0x555d511e81f0_0 .net "reg_b_read_index", 4 0, L_0x555d511febe0;  1 drivers
v0x555d511e82c0_0 .net "reg_dst", 0 0, L_0x555d511c0370;  1 drivers
v0x555d511e8360_0 .net "reg_write", 0 0, L_0x555d511fae20;  1 drivers
v0x555d511e8420_0 .net "reg_write_data", 31 0, L_0x555d511fffa0;  1 drivers
v0x555d511e8510_0 .net "reg_write_enable", 0 0, L_0x555d511ff440;  1 drivers
v0x555d511e85e0_0 .net "reg_write_index", 4 0, L_0x555d511ff2b0;  1 drivers
v0x555d511e86b0_0 .net "register_v0", 31 0, L_0x555d512008b0;  alias, 1 drivers
v0x555d511e8780_0 .net "reset", 0 0, v0x555d511e9640_0;  1 drivers
v0x555d511e88b0_0 .net "result", 31 0, v0x555d511dc690_0;  1 drivers
v0x555d511e8980_0 .net "result_hi", 31 0, v0x555d511dbf90_0;  1 drivers
v0x555d511e8a20_0 .net "result_lo", 31 0, v0x555d511dc150_0;  1 drivers
v0x555d511e8ac0_0 .net "sw", 0 0, L_0x555d511f9cd0;  1 drivers
E_0x555d511358a0/0 .event anyedge, v0x555d511dbd60_0, v0x555d511e6020_0, v0x555d511e5c70_0, v0x555d511e69d0_0;
E_0x555d511358a0/1 .event anyedge, v0x555d511dc070_0, v0x555d511e6a70_0, v0x555d511def60_0;
E_0x555d511358a0 .event/or E_0x555d511358a0/0, E_0x555d511358a0/1;
L_0x555d511e96e0 .part v0x555d511e94b0_0, 26, 6;
L_0x555d511e9780 .part v0x555d511e94b0_0, 0, 6;
L_0x555d511e98b0 .concat [ 6 26 0 0], L_0x555d511e96e0, L_0x7f065510f018;
L_0x555d511f9a10 .cmp/eq 32, L_0x555d511e98b0, L_0x7f065510f060;
L_0x555d511f9bb0 .cmp/eq 6, L_0x555d511e96e0, L_0x7f065510f0a8;
L_0x555d511f9cd0 .cmp/eq 6, L_0x555d511e96e0, L_0x7f065510f0f0;
L_0x555d511f9e70 .concat [ 6 26 0 0], L_0x555d511e96e0, L_0x7f065510f138;
L_0x555d511f9fb0 .cmp/eq 32, L_0x555d511f9e70, L_0x7f065510f180;
L_0x555d511fa140 .concat [ 6 26 0 0], L_0x555d511e96e0, L_0x7f065510f1c8;
L_0x555d511fa230 .cmp/eq 32, L_0x555d511fa140, L_0x7f065510f210;
L_0x555d511fa520 .part L_0x555d511e96e0, 3, 3;
L_0x555d511fa650 .cmp/eq 3, L_0x555d511fa520, L_0x7f065510f258;
L_0x555d511fa7e0 .part L_0x555d511e96e0, 3, 3;
L_0x555d511fa880 .cmp/eq 3, L_0x555d511fa7e0, L_0x7f065510f2a0;
L_0x555d511faa70 .reduce/nor L_0x555d511fe040;
L_0x555d511fb000 .concat [ 6 26 0 0], L_0x555d511e96e0, L_0x7f065510f2e8;
L_0x555d511fb130 .cmp/eq 32, L_0x555d511fb000, L_0x7f065510f330;
L_0x555d511fb2a0 .concat [ 6 26 0 0], L_0x555d511e96e0, L_0x7f065510f378;
L_0x555d511fb430 .cmp/eq 32, L_0x555d511fb2a0, L_0x7f065510f3c0;
L_0x555d511fb5a0 .part v0x555d511e94b0_0, 20, 1;
L_0x555d511fb340 .concat [ 1 31 0 0], L_0x555d511fb5a0, L_0x7f065510f408;
L_0x555d511fb790 .cmp/eq 32, L_0x555d511fb340, L_0x7f065510f450;
L_0x555d511fbca0 .concat [ 6 26 0 0], L_0x555d511e96e0, L_0x7f065510f498;
L_0x555d511fbea0 .cmp/eq 32, L_0x555d511fbca0, L_0x7f065510f4e0;
L_0x555d511fc0b0 .part v0x555d511e94b0_0, 0, 6;
L_0x555d511fc150 .cmp/eq 6, L_0x555d511fc0b0, L_0x7f065510f528;
L_0x555d511fc4d0 .concat [ 6 26 0 0], L_0x555d511e96e0, L_0x7f065510f570;
L_0x555d511fc5c0 .cmp/eq 32, L_0x555d511fc4d0, L_0x7f065510f5b8;
L_0x555d511fc7f0 .concat [ 6 26 0 0], L_0x555d511e96e0, L_0x7f065510f600;
L_0x555d511fc8e0 .cmp/eq 32, L_0x555d511fc7f0, L_0x7f065510f648;
L_0x555d511fccb0 .concat [ 6 26 0 0], L_0x555d511e96e0, L_0x7f065510f690;
L_0x555d511fcda0 .cmp/eq 32, L_0x555d511fccb0, L_0x7f065510f6d8;
L_0x555d511fcff0 .part v0x555d511e94b0_0, 0, 6;
L_0x555d511fd090 .cmp/eq 6, L_0x555d511fcff0, L_0x7f065510f720;
L_0x555d511fd2f0 .part v0x555d511e94b0_0, 0, 6;
L_0x555d511fd390 .cmp/eq 6, L_0x555d511fd2f0, L_0x7f065510f768;
L_0x555d511fd730 .part L_0x555d511e9780, 3, 2;
L_0x555d511fd820 .cmp/eq 2, L_0x555d511fd730, L_0x7f065510f7b0;
L_0x555d511fdaa0 .cmp/eq 6, L_0x555d511e9780, L_0x7f065510f7f8;
L_0x555d511fdca0 .cmp/eq 6, L_0x555d511e9780, L_0x7f065510f840;
L_0x555d511fe100 .cmp/eq 6, L_0x555d511e9780, L_0x7f065510f888;
L_0x555d511fdfa0 .cmp/eq 6, L_0x555d511e9780, L_0x7f065510f8d0;
L_0x555d511fe5d0 .functor MUXZ 1, L_0x7f065510f918, L_0x555d511faee0, L_0x555d51203060, C4<>;
L_0x555d511fe980 .part v0x555d511e94b0_0, 21, 5;
L_0x555d511febe0 .part v0x555d511e94b0_0, 16, 5;
L_0x555d511fecd0 .part v0x555d511e94b0_0, 11, 5;
L_0x555d511feef0 .part v0x555d511e94b0_0, 16, 5;
L_0x555d511fef90 .functor MUXZ 5, L_0x555d511feef0, L_0x555d511fecd0, L_0x555d511c0370, C4<>;
L_0x555d511ff2b0 .functor MUXZ 5, L_0x555d511fef90, L_0x7f065510f960, L_0x555d511fbad0, C4<>;
L_0x555d511ff690 .arith/sum 32, L_0x555d51201ef0, L_0x7f065510f9a8;
L_0x555d511ff940 .functor MUXZ 32, v0x555d511dc690_0, v0x555d511e90e0_0, L_0x555d511c2fc0, C4<>;
L_0x555d511ffad0 .functor MUXZ 32, L_0x555d511ff940, v0x555d511de170_0, L_0x555d511fe510, C4<>;
L_0x555d511ffe10 .functor MUXZ 32, L_0x555d511ffad0, v0x555d511dd920_0, L_0x555d511fe1f0, C4<>;
L_0x555d511fffa0 .functor MUXZ 32, L_0x555d511ffe10, L_0x555d511ff690, L_0x555d511ff550, C4<>;
L_0x555d51201ef0 .arith/sum 32, v0x555d511dd260_0, L_0x7f065510fac8;
L_0x555d512020f0 .part v0x555d511e94b0_0, 0, 16;
L_0x555d51202360 .concat [ 16 2 0 0], L_0x555d512020f0, L_0x7f065510fb10;
L_0x555d512024a0 .part L_0x555d51202360, 0, 16;
L_0x555d51202770 .concat [ 2 16 0 0], L_0x7f065510fb58, L_0x555d512024a0;
L_0x555d512028b0 .part L_0x555d51202770, 17, 1;
L_0x555d51202b90 .functor MUXZ 14, L_0x7f065510fbe8, L_0x7f065510fba0, L_0x555d512028b0, C4<>;
L_0x555d51202d20 .concat [ 18 14 0 0], L_0x555d51202770, L_0x555d51202b90;
S_0x555d511b9d50 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x555d511a79d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x555d511db6f0_0 .net *"_ivl_10", 15 0, L_0x555d512015f0;  1 drivers
L_0x7f065510fa80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d511db7f0_0 .net/2u *"_ivl_14", 15 0, L_0x7f065510fa80;  1 drivers
v0x555d511db8d0_0 .net *"_ivl_17", 15 0, L_0x555d51201860;  1 drivers
v0x555d511db990_0 .net *"_ivl_5", 0 0, L_0x555d51200ed0;  1 drivers
v0x555d511dba70_0 .net *"_ivl_6", 15 0, L_0x555d51200f70;  1 drivers
v0x555d511dbba0_0 .net *"_ivl_9", 15 0, L_0x555d51201340;  1 drivers
v0x555d511dbc80_0 .net "addr_rt", 4 0, L_0x555d51201b90;  1 drivers
v0x555d511dbd60_0 .var "b_flag", 0 0;
v0x555d511dbe20_0 .net "funct", 5 0, L_0x555d51200e30;  1 drivers
v0x555d511dbf90_0 .var "hi", 31 0;
v0x555d511dc070_0 .net "instructionword", 31 0, v0x555d511e94b0_0;  alias, 1 drivers
v0x555d511dc150_0 .var "lo", 31 0;
v0x555d511dc230_0 .var "memaddroffset", 31 0;
v0x555d511dc310_0 .var "multresult", 63 0;
v0x555d511dc3f0_0 .net "op1", 31 0, L_0x555d512009e0;  alias, 1 drivers
v0x555d511dc4d0_0 .net "op2", 31 0, L_0x555d51200b30;  alias, 1 drivers
v0x555d511dc5b0_0 .net "opcode", 5 0, L_0x555d51200d90;  1 drivers
v0x555d511dc690_0 .var "result", 31 0;
v0x555d511dc770_0 .net "shamt", 4 0, L_0x555d51201a90;  1 drivers
v0x555d511dc850_0 .net/s "sign_op1", 31 0, L_0x555d512009e0;  alias, 1 drivers
v0x555d511dc910_0 .net/s "sign_op2", 31 0, L_0x555d51200b30;  alias, 1 drivers
v0x555d511dc9b0_0 .net "simmediatedata", 31 0, L_0x555d512016d0;  1 drivers
v0x555d511dca70_0 .net "simmediatedatas", 31 0, L_0x555d512016d0;  alias, 1 drivers
v0x555d511dcb30_0 .net "uimmediatedata", 31 0, L_0x555d51201950;  1 drivers
v0x555d511dcbf0_0 .net "unsign_op1", 31 0, L_0x555d512009e0;  alias, 1 drivers
v0x555d511dccb0_0 .net "unsign_op2", 31 0, L_0x555d51200b30;  alias, 1 drivers
v0x555d511dcdc0_0 .var "unsigned_result", 31 0;
E_0x555d5110d7b0/0 .event anyedge, v0x555d511dc5b0_0, v0x555d511dbe20_0, v0x555d511dc4d0_0, v0x555d511dc770_0;
E_0x555d5110d7b0/1 .event anyedge, v0x555d511dc3f0_0, v0x555d511dc310_0, v0x555d511dbc80_0, v0x555d511dc9b0_0;
E_0x555d5110d7b0/2 .event anyedge, v0x555d511dcb30_0, v0x555d511dcdc0_0;
E_0x555d5110d7b0 .event/or E_0x555d5110d7b0/0, E_0x555d5110d7b0/1, E_0x555d5110d7b0/2;
L_0x555d51200d90 .part v0x555d511e94b0_0, 26, 6;
L_0x555d51200e30 .part v0x555d511e94b0_0, 0, 6;
L_0x555d51200ed0 .part v0x555d511e94b0_0, 15, 1;
LS_0x555d51200f70_0_0 .concat [ 1 1 1 1], L_0x555d51200ed0, L_0x555d51200ed0, L_0x555d51200ed0, L_0x555d51200ed0;
LS_0x555d51200f70_0_4 .concat [ 1 1 1 1], L_0x555d51200ed0, L_0x555d51200ed0, L_0x555d51200ed0, L_0x555d51200ed0;
LS_0x555d51200f70_0_8 .concat [ 1 1 1 1], L_0x555d51200ed0, L_0x555d51200ed0, L_0x555d51200ed0, L_0x555d51200ed0;
LS_0x555d51200f70_0_12 .concat [ 1 1 1 1], L_0x555d51200ed0, L_0x555d51200ed0, L_0x555d51200ed0, L_0x555d51200ed0;
L_0x555d51200f70 .concat [ 4 4 4 4], LS_0x555d51200f70_0_0, LS_0x555d51200f70_0_4, LS_0x555d51200f70_0_8, LS_0x555d51200f70_0_12;
L_0x555d51201340 .part v0x555d511e94b0_0, 0, 16;
L_0x555d512015f0 .concat [ 16 0 0 0], L_0x555d51201340;
L_0x555d512016d0 .concat [ 16 16 0 0], L_0x555d512015f0, L_0x555d51200f70;
L_0x555d51201860 .part v0x555d511e94b0_0, 0, 16;
L_0x555d51201950 .concat [ 16 16 0 0], L_0x555d51201860, L_0x7f065510fa80;
L_0x555d51201a90 .part v0x555d511e94b0_0, 6, 5;
L_0x555d51201b90 .part v0x555d511e94b0_0, 16, 5;
S_0x555d511dcff0 .scope module, "cpu_pc" "pc" 6 235, 8 1 0, S_0x555d511a79d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x555d511dd1a0_0 .net "clk", 0 0, v0x555d511e8dc0_0;  alias, 1 drivers
v0x555d511dd260_0 .var "curr_addr", 31 0;
v0x555d511dd340_0 .net "enable", 0 0, L_0x555d512031e0;  alias, 1 drivers
v0x555d511dd3e0_0 .net "next_addr", 31 0, v0x555d511e7d20_0;  1 drivers
v0x555d511dd4c0_0 .net "reset", 0 0, v0x555d511e9640_0;  alias, 1 drivers
S_0x555d511dd670 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x555d511a79d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x555d511dd850_0 .net "clk", 0 0, v0x555d511e8dc0_0;  alias, 1 drivers
v0x555d511dd920_0 .var "data", 31 0;
v0x555d511dd9e0_0 .net "data_in", 31 0, v0x555d511dbf90_0;  alias, 1 drivers
v0x555d511ddae0_0 .net "data_out", 31 0, v0x555d511dd920_0;  alias, 1 drivers
v0x555d511ddba0_0 .net "enable", 0 0, L_0x555d51201ca0;  alias, 1 drivers
v0x555d511ddcb0_0 .net "reset", 0 0, v0x555d511e9640_0;  alias, 1 drivers
S_0x555d511dde00 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x555d511a79d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x555d511de060_0 .net "clk", 0 0, v0x555d511e8dc0_0;  alias, 1 drivers
v0x555d511de170_0 .var "data", 31 0;
v0x555d511de250_0 .net "data_in", 31 0, v0x555d511dc150_0;  alias, 1 drivers
v0x555d511de320_0 .net "data_out", 31 0, v0x555d511de170_0;  alias, 1 drivers
v0x555d511de3e0_0 .net "enable", 0 0, L_0x555d51201ca0;  alias, 1 drivers
v0x555d511de4d0_0 .net "reset", 0 0, v0x555d511e9640_0;  alias, 1 drivers
S_0x555d511de640 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x555d511a79d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x555d511ff730 .functor BUFZ 32, L_0x555d51200340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555d512007a0 .functor BUFZ 32, L_0x555d512005c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555d511df3c0_2 .array/port v0x555d511df3c0, 2;
L_0x555d512008b0 .functor BUFZ 32, v0x555d511df3c0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555d511de870_0 .net *"_ivl_0", 31 0, L_0x555d51200340;  1 drivers
v0x555d511de970_0 .net *"_ivl_10", 6 0, L_0x555d51200660;  1 drivers
L_0x7f065510fa38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555d511dea50_0 .net *"_ivl_13", 1 0, L_0x7f065510fa38;  1 drivers
v0x555d511deb10_0 .net *"_ivl_2", 6 0, L_0x555d512003e0;  1 drivers
L_0x7f065510f9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555d511debf0_0 .net *"_ivl_5", 1 0, L_0x7f065510f9f0;  1 drivers
v0x555d511ded20_0 .net *"_ivl_8", 31 0, L_0x555d512005c0;  1 drivers
v0x555d511dee00_0 .net "r_clk", 0 0, v0x555d511e8dc0_0;  alias, 1 drivers
v0x555d511deea0_0 .net "r_clk_enable", 0 0, v0x555d511e8e60_0;  alias, 1 drivers
v0x555d511def60_0 .net "read_data1", 31 0, L_0x555d511ff730;  alias, 1 drivers
v0x555d511df040_0 .net "read_data2", 31 0, L_0x555d512007a0;  alias, 1 drivers
v0x555d511df120_0 .net "read_reg1", 4 0, L_0x555d511fe980;  alias, 1 drivers
v0x555d511df200_0 .net "read_reg2", 4 0, L_0x555d511febe0;  alias, 1 drivers
v0x555d511df2e0_0 .net "register_v0", 31 0, L_0x555d512008b0;  alias, 1 drivers
v0x555d511df3c0 .array "registers", 0 31, 31 0;
v0x555d511df990_0 .net "reset", 0 0, v0x555d511e9640_0;  alias, 1 drivers
v0x555d511dfa30_0 .net "write_control", 0 0, L_0x555d511ff440;  alias, 1 drivers
v0x555d511dfaf0_0 .net "write_data", 31 0, L_0x555d511fffa0;  alias, 1 drivers
v0x555d511dfce0_0 .net "write_reg", 4 0, L_0x555d511ff2b0;  alias, 1 drivers
L_0x555d51200340 .array/port v0x555d511df3c0, L_0x555d512003e0;
L_0x555d512003e0 .concat [ 5 2 0 0], L_0x555d511fe980, L_0x7f065510f9f0;
L_0x555d512005c0 .array/port v0x555d511df3c0, L_0x555d51200660;
L_0x555d51200660 .concat [ 5 2 0 0], L_0x555d511febe0, L_0x7f065510fa38;
    .scope S_0x555d511de640;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555d511df3c0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x555d511de640;
T_1 ;
    %wait E_0x555d51133de0;
    %load/vec4 v0x555d511df990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555d511deea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x555d511dfa30_0;
    %load/vec4 v0x555d511dfce0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x555d511dfaf0_0;
    %load/vec4 v0x555d511dfce0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555d511df3c0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555d511b9d50;
T_2 ;
    %wait E_0x555d5110d7b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d511dbd60_0, 0, 1;
    %load/vec4 v0x555d511dc5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x555d511dbe20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x555d511dc910_0;
    %ix/getv 4, v0x555d511dc770_0;
    %shiftl 4;
    %store/vec4 v0x555d511dcdc0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x555d511dc910_0;
    %ix/getv 4, v0x555d511dc770_0;
    %shiftr 4;
    %store/vec4 v0x555d511dcdc0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x555d511dc910_0;
    %ix/getv 4, v0x555d511dc770_0;
    %shiftr/s 4;
    %store/vec4 v0x555d511dcdc0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x555d511dc910_0;
    %load/vec4 v0x555d511dcbf0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x555d511dcdc0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x555d511dc910_0;
    %load/vec4 v0x555d511dcbf0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x555d511dcdc0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x555d511dc910_0;
    %load/vec4 v0x555d511dcbf0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x555d511dcdc0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x555d511dc850_0;
    %pad/s 64;
    %load/vec4 v0x555d511dc910_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x555d511dc310_0, 0, 64;
    %load/vec4 v0x555d511dc310_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x555d511dbf90_0, 0, 32;
    %load/vec4 v0x555d511dc310_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x555d511dc150_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x555d511dcbf0_0;
    %pad/u 64;
    %load/vec4 v0x555d511dccb0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x555d511dc310_0, 0, 64;
    %load/vec4 v0x555d511dc310_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x555d511dbf90_0, 0, 32;
    %load/vec4 v0x555d511dc310_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x555d511dc150_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x555d511dc850_0;
    %load/vec4 v0x555d511dc910_0;
    %mod/s;
    %store/vec4 v0x555d511dbf90_0, 0, 32;
    %load/vec4 v0x555d511dc850_0;
    %load/vec4 v0x555d511dc910_0;
    %div/s;
    %store/vec4 v0x555d511dc150_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x555d511dcbf0_0;
    %load/vec4 v0x555d511dccb0_0;
    %mod;
    %store/vec4 v0x555d511dbf90_0, 0, 32;
    %load/vec4 v0x555d511dcbf0_0;
    %load/vec4 v0x555d511dccb0_0;
    %div;
    %store/vec4 v0x555d511dc150_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x555d511dc3f0_0;
    %store/vec4 v0x555d511dbf90_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x555d511dc3f0_0;
    %store/vec4 v0x555d511dc150_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x555d511dc850_0;
    %load/vec4 v0x555d511dc910_0;
    %add;
    %store/vec4 v0x555d511dcdc0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x555d511dcbf0_0;
    %load/vec4 v0x555d511dccb0_0;
    %add;
    %store/vec4 v0x555d511dcdc0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x555d511dcbf0_0;
    %load/vec4 v0x555d511dccb0_0;
    %sub;
    %store/vec4 v0x555d511dcdc0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x555d511dcbf0_0;
    %load/vec4 v0x555d511dccb0_0;
    %and;
    %store/vec4 v0x555d511dcdc0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x555d511dcbf0_0;
    %load/vec4 v0x555d511dccb0_0;
    %or;
    %store/vec4 v0x555d511dcdc0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x555d511dcbf0_0;
    %load/vec4 v0x555d511dccb0_0;
    %xor;
    %store/vec4 v0x555d511dcdc0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x555d511dcbf0_0;
    %load/vec4 v0x555d511dccb0_0;
    %or;
    %inv;
    %store/vec4 v0x555d511dcdc0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x555d511dc850_0;
    %load/vec4 v0x555d511dc910_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x555d511dcdc0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x555d511dcbf0_0;
    %load/vec4 v0x555d511dccb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x555d511dcdc0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x555d511dbc80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x555d511dc850_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d511dbd60_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d511dbd60_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x555d511dc850_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d511dbd60_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d511dbd60_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x555d511dc850_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d511dbd60_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d511dbd60_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x555d511dc850_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d511dbd60_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d511dbd60_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x555d511dc850_0;
    %load/vec4 v0x555d511dc910_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d511dbd60_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d511dbd60_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x555d511dc850_0;
    %load/vec4 v0x555d511dc4d0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d511dbd60_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d511dbd60_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x555d511dc850_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d511dbd60_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d511dbd60_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x555d511dc850_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d511dbd60_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d511dbd60_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x555d511dc850_0;
    %load/vec4 v0x555d511dc9b0_0;
    %add;
    %store/vec4 v0x555d511dcdc0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x555d511dcbf0_0;
    %load/vec4 v0x555d511dc9b0_0;
    %add;
    %store/vec4 v0x555d511dcdc0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x555d511dc850_0;
    %load/vec4 v0x555d511dc9b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x555d511dcdc0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x555d511dcbf0_0;
    %load/vec4 v0x555d511dca70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x555d511dcdc0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x555d511dcbf0_0;
    %load/vec4 v0x555d511dcb30_0;
    %and;
    %store/vec4 v0x555d511dcdc0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x555d511dcbf0_0;
    %load/vec4 v0x555d511dcb30_0;
    %or;
    %store/vec4 v0x555d511dcdc0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x555d511dcbf0_0;
    %load/vec4 v0x555d511dcb30_0;
    %xor;
    %store/vec4 v0x555d511dcdc0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x555d511dcb30_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x555d511dcdc0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x555d511dc850_0;
    %load/vec4 v0x555d511dc9b0_0;
    %add;
    %store/vec4 v0x555d511dc230_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x555d511dc850_0;
    %load/vec4 v0x555d511dc9b0_0;
    %add;
    %store/vec4 v0x555d511dc230_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x555d511dc850_0;
    %load/vec4 v0x555d511dc9b0_0;
    %add;
    %store/vec4 v0x555d511dc230_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x555d511dc850_0;
    %load/vec4 v0x555d511dc9b0_0;
    %add;
    %store/vec4 v0x555d511dc230_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x555d511dc850_0;
    %load/vec4 v0x555d511dc9b0_0;
    %add;
    %store/vec4 v0x555d511dc230_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x555d511dc850_0;
    %load/vec4 v0x555d511dc9b0_0;
    %add;
    %store/vec4 v0x555d511dc230_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x555d511dc850_0;
    %load/vec4 v0x555d511dc9b0_0;
    %add;
    %store/vec4 v0x555d511dc230_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x555d511dc850_0;
    %load/vec4 v0x555d511dc9b0_0;
    %add;
    %store/vec4 v0x555d511dc230_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x555d511dcdc0_0;
    %store/vec4 v0x555d511dc690_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x555d511dde00;
T_3 ;
    %wait E_0x555d51133de0;
    %load/vec4 v0x555d511de4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555d511de170_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x555d511de3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x555d511de250_0;
    %assign/vec4 v0x555d511de170_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555d511dd670;
T_4 ;
    %wait E_0x555d51133de0;
    %load/vec4 v0x555d511ddcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555d511dd920_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x555d511ddba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x555d511dd9e0_0;
    %assign/vec4 v0x555d511dd920_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555d511dcff0;
T_5 ;
    %wait E_0x555d51133de0;
    %load/vec4 v0x555d511dd4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x555d511dd260_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555d511dd340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x555d511dd3e0_0;
    %assign/vec4 v0x555d511dd260_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555d511a79d0;
T_6 ;
    %wait E_0x555d51133de0;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x555d511e8780_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x555d511e6910_0, v0x555d511e5810_0, v0x555d511e8360_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x555d511e8050_0, v0x555d511e81f0_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x555d511e7f80_0, v0x555d511e8120_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x555d511e8420_0, v0x555d511e88b0_0, v0x555d511e85e0_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x555d511e7c60_0, v0x555d511e8a20_0, v0x555d511e8980_0, v0x555d511e6d70_0, v0x555d511e65e0_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x555d511e5f30_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x555d511a79d0;
T_7 ;
    %wait E_0x555d511358a0;
    %load/vec4 v0x555d511e5b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x555d511e6020_0;
    %load/vec4 v0x555d511e5c70_0;
    %add;
    %store/vec4 v0x555d511e7d20_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x555d511e69d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x555d511e6020_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x555d511e6910_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x555d511e7d20_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x555d511e6a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x555d511e7f80_0;
    %store/vec4 v0x555d511e7d20_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x555d511e6020_0;
    %store/vec4 v0x555d511e7d20_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x555d511a79d0;
T_8 ;
    %wait E_0x555d51133de0;
    %load/vec4 v0x555d511e8780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d511e5e90_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x555d511e5f30_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x555d511e5e90_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555d511a71d0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d511e8dc0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x555d511e8dc0_0;
    %inv;
    %store/vec4 v0x555d511e8dc0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x555d511a71d0;
T_10 ;
    %fork t_1, S_0x555d511a75a0;
    %jmp t_0;
    .scope S_0x555d511a75a0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d511e9640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d511e8e60_0, 0, 1;
    %wait E_0x555d51133de0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d511e9640_0, 0, 1;
    %wait E_0x555d51133de0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x555d511daa60_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x555d511e90e0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x555d511dad30_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555d511dafd0_0, 0, 5;
    %load/vec4 v0x555d511daa60_0;
    %store/vec4 v0x555d511db0b0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555d511dab20_0, 0, 16;
    %load/vec4 v0x555d511dad30_0;
    %load/vec4 v0x555d511dafd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555d511db0b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555d511dab20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555d511dac00_0, 0, 32;
    %load/vec4 v0x555d511dac00_0;
    %store/vec4 v0x555d511e94b0_0, 0, 32;
    %load/vec4 v0x555d511e90e0_0;
    %load/vec4 v0x555d511daa60_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x555d511e90e0_0, 0, 32;
    %wait E_0x555d51133de0;
    %delay 2, 0;
    %load/vec4 v0x555d511e91b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x555d511e8ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555d511dad30_0, 0, 6;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x555d511da980_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555d511db190_0, 0, 5;
    %load/vec4 v0x555d511daa60_0;
    %store/vec4 v0x555d511dafd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555d511db0b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555d511daef0_0, 0, 5;
    %load/vec4 v0x555d511dad30_0;
    %load/vec4 v0x555d511dafd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555d511db0b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555d511daef0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555d511db190_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555d511da980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555d511dae10_0, 0, 32;
    %load/vec4 v0x555d511dae10_0;
    %store/vec4 v0x555d511e94b0_0, 0, 32;
    %wait E_0x555d51133de0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555d511dad30_0, 0, 6;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x555d511da980_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555d511db190_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555d511dafd0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555d511db0b0_0, 0, 5;
    %load/vec4 v0x555d511daa60_0;
    %addi 15, 0, 5;
    %store/vec4 v0x555d511daef0_0, 0, 5;
    %load/vec4 v0x555d511dad30_0;
    %load/vec4 v0x555d511dafd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555d511db0b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555d511daef0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555d511db190_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555d511da980_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555d511dae10_0, 0, 32;
    %load/vec4 v0x555d511dae10_0;
    %store/vec4 v0x555d511e94b0_0, 0, 32;
    %wait E_0x555d51133de0;
    %delay 2, 0;
    %load/vec4 v0x555d511daa60_0;
    %addi 1, 0, 5;
    %store/vec4 v0x555d511daa60_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x555d511daa60_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x555d511db270_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x555d511dad30_0, 0, 6;
    %load/vec4 v0x555d511daa60_0;
    %addi 15, 0, 5;
    %store/vec4 v0x555d511dafd0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x555d511db0b0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555d511dab20_0, 0, 16;
    %load/vec4 v0x555d511dad30_0;
    %load/vec4 v0x555d511dafd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555d511db0b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555d511dab20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555d511dac00_0, 0, 32;
    %load/vec4 v0x555d511dac00_0;
    %store/vec4 v0x555d511e94b0_0, 0, 32;
    %wait E_0x555d51133de0;
    %delay 2, 0;
    %load/vec4 v0x555d511db270_0;
    %load/vec4 v0x555d511daa60_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x555d511db270_0, 0, 32;
    %load/vec4 v0x555d511db270_0;
    %store/vec4 v0x555d511da880_0, 0, 32;
    %load/vec4 v0x555d511e9550_0;
    %load/vec4 v0x555d511da880_0;
    %cmp/e;
    %jmp/0xz  T_10.8, 4;
    %jmp T_10.9;
T_10.8 ;
    %vpi_call/w 5 126 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x555d511da880_0, v0x555d511e9550_0 {0 0 0};
T_10.9 ;
    %load/vec4 v0x555d511daa60_0;
    %addi 1, 0, 5;
    %store/vec4 v0x555d511daa60_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x555d511a71d0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/mtlo_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
