// Seed: 2229391588
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output supply0 id_2,
    output uwire id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wand id_6,
    input wand id_7,
    input wire id_8,
    input uwire id_9,
    input uwire id_10,
    input supply1 id_11,
    output tri id_12,
    output supply1 id_13,
    input wand id_14,
    output wire id_15,
    input supply1 id_16,
    input supply1 id_17,
    input wire id_18,
    output uwire id_19,
    output wire id_20
);
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input tri id_2,
    output tri id_3,
    input supply1 id_4,
    output wire id_5
    , id_11,
    input wire id_6,
    input uwire id_7,
    input uwire id_8,
    output wor id_9
);
  wor id_12, id_13, id_14;
  wire id_15;
  assign id_12 = -1;
  logic [-1 : -1] id_16 = -1;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_5,
      id_5,
      id_1,
      id_1,
      id_8,
      id_4,
      id_0,
      id_8,
      id_2,
      id_8,
      id_9,
      id_5,
      id_1,
      id_9,
      id_0,
      id_6,
      id_8,
      id_3,
      id_3
  );
  assign modCall_1.id_13 = 0;
endmodule
