Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module System_wrapper.System_i.axi_bram_ctrl_0_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Info: [XPM_MEMORY 20-3] XPM_MEMORY behaviorally models the port operation ordering of true dual port UltraRAM configurations by slightly delaying the common clock for port B operations only. Refer to UltraRAM documentation for details. System_wrapper.System_i.DCache.U0.CC.\Gen_Block(0)\.\Gen_Set_Data(0)\.DATA.using_xpm.xpm.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /System_wrapper/System_i/DCache/U0/CC/\Gen_Block(0)\/\Gen_Set_Data(0)\/DATA/using_xpm/xpm/xpm_memory_base_inst/Initial302_23  Scope: System_wrapper.System_i.DCache.U0.CC.\Gen_Block(0)\.\Gen_Set_Data(0)\.DATA.using_xpm.xpm.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 518
Info: [XPM_MEMORY 20-3] XPM_MEMORY behaviorally models the port operation ordering of true dual port UltraRAM configurations by slightly delaying the common clock for port B operations only. Refer to UltraRAM documentation for details. System_wrapper.System_i.DCache.U0.CC.\Gen_Block(0)\.\Gen_Set_Data(1)\.DATA.using_xpm.xpm.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /System_wrapper/System_i/DCache/U0/CC/\Gen_Block(0)\/\Gen_Set_Data(1)\/DATA/using_xpm/xpm/xpm_memory_base_inst/Initial302_23  Scope: System_wrapper.System_i.DCache.U0.CC.\Gen_Block(0)\.\Gen_Set_Data(1)\.DATA.using_xpm.xpm.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 518
Info: [XPM_MEMORY 20-3] XPM_MEMORY behaviorally models the port operation ordering of true dual port UltraRAM configurations by slightly delaying the common clock for port B operations only. Refer to UltraRAM documentation for details. System_wrapper.System_i.ICache.U0.CC.\Gen_Block(0)\.\Gen_Set_Data(0)\.DATA.using_xpm.xpm.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /System_wrapper/System_i/ICache/U0/CC/\Gen_Block(0)\/\Gen_Set_Data(0)\/DATA/using_xpm/xpm/xpm_memory_base_inst/Initial302_23  Scope: System_wrapper.System_i.ICache.U0.CC.\Gen_Block(0)\.\Gen_Set_Data(0)\.DATA.using_xpm.xpm.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 518
Info: [XPM_MEMORY 20-3] XPM_MEMORY behaviorally models the port operation ordering of true dual port UltraRAM configurations by slightly delaying the common clock for port B operations only. Refer to UltraRAM documentation for details. System_wrapper.System_i.ICache.U0.CC.\Gen_Block(0)\.\Gen_Set_Data(1)\.DATA.using_xpm.xpm.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /System_wrapper/System_i/ICache/U0/CC/\Gen_Block(0)\/\Gen_Set_Data(1)\/DATA/using_xpm/xpm/xpm_memory_base_inst/Initial302_23  Scope: System_wrapper.System_i.ICache.U0.CC.\Gen_Block(0)\.\Gen_Set_Data(1)\.DATA.using_xpm.xpm.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 518
