

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Mon Feb 22 20:21:08 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _PORTAbits	set	3968
    48  0000                     _ADCON1	set	4033
    49  0000                     _PORTA	set	3968
    50  0000                     _TRISA	set	3986
    51                           
    52                           ; #config settings
    53                           
    54                           	psect	cinit
    55  007FBA                     __pcinit:
    56                           	callstack 0
    57  007FBA                     start_initialization:
    58                           	callstack 0
    59  007FBA                     __initialization:
    60                           	callstack 0
    61  007FBA                     end_of_initialization:
    62                           	callstack 0
    63  007FBA                     __end_of__initialization:
    64                           	callstack 0
    65  007FBA  0100               	movlb	0
    66  007FBC  EFE0  F03F         	goto	_main	;jump to C main() function
    67                           
    68                           	psect	cstackCOMRAM
    69  000001                     __pcstackCOMRAM:
    70                           	callstack 0
    71  000001                     ??_main:
    72                           
    73                           ; 1 bytes @ 0x0
    74  000001                     	ds	1
    75                           
    76 ;;
    77 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
    78 ;;
    79 ;; *************** function _main *****************
    80 ;; Defined at:
    81 ;;		line 3 in file "LAB13.c"
    82 ;; Parameters:    Size  Location     Type
    83 ;;		None
    84 ;; Auto vars:     Size  Location     Type
    85 ;;		None
    86 ;; Return value:  Size  Location     Type
    87 ;;                  1    wreg      void 
    88 ;; Registers used:
    89 ;;		wreg, status,2
    90 ;; Tracked objects:
    91 ;;		On entry : 0/0
    92 ;;		On exit  : 0/0
    93 ;;		Unchanged: 0/0
    94 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    95 ;;      Params:         0       0       0       0       0       0       0       0       0
    96 ;;      Locals:         0       0       0       0       0       0       0       0       0
    97 ;;      Temps:          1       0       0       0       0       0       0       0       0
    98 ;;      Totals:         1       0       0       0       0       0       0       0       0
    99 ;;Total ram usage:        1 bytes
   100 ;; This function calls:
   101 ;;		Nothing
   102 ;; This function is called by:
   103 ;;		Startup code after reset
   104 ;; This function uses a non-reentrant model
   105 ;;
   106                           
   107                           	psect	text0
   108  007FC0                     __ptext0:
   109                           	callstack 0
   110  007FC0                     _main:
   111                           	callstack 31
   112  007FC0                     
   113                           ;LAB13.c: 4: TRISA=0;
   114  007FC0  0E00               	movlw	0
   115  007FC2  6E92               	movwf	146,c	;volatile
   116                           
   117                           ;LAB13.c: 5: PORTA=0;
   118  007FC4  0E00               	movlw	0
   119  007FC6  6E80               	movwf	128,c	;volatile
   120                           
   121                           ;LAB13.c: 6: ADCON1=0b1111;
   122  007FC8  0E0F               	movlw	15
   123  007FCA  6EC1               	movwf	193,c	;volatile
   124  007FCC                     
   125                           ;LAB13.c: 7: if(PORTAbits.RA2==1){
   126  007FCC  A480               	btfss	128,2,c	;volatile
   127  007FCE  EFEB  F03F         	goto	u11
   128  007FD2  EFED  F03F         	goto	u10
   129  007FD6                     u11:
   130  007FD6  EFFE  F03F         	goto	l16
   131  007FDA                     u10:
   132  007FDA                     
   133                           ;LAB13.c: 8: PORTAbits.RA1=0b00000001;
   134  007FDA  8280               	bsf	128,1,c	;volatile
   135  007FDC                     
   136                           ;LAB13.c: 9: _delay((unsigned long)((700)*(1000000/4000.0)));
   137  007FDC  0EE4               	movlw	228
   138  007FDE  6E01               	movwf	??_main^0,c
   139  007FE0  0E44               	movlw	68
   140  007FE2                     u27:
   141  007FE2  2EE8               	decfsz	wreg,f,c
   142  007FE4  D7FE               	bra	u27
   143  007FE6  2E01               	decfsz	??_main^0,f,c
   144  007FE8  D7FC               	bra	u27
   145  007FEA  D000               	nop2	
   146  007FEC                     
   147                           ;LAB13.c: 10: PORTAbits.RA1=0b00000000;
   148  007FEC  9280               	bcf	128,1,c	;volatile
   149                           
   150                           ;LAB13.c: 11: _delay((unsigned long)((300)*(1000000/4000.0)));
   151  007FEE  0E62               	movlw	98
   152  007FF0  6E01               	movwf	??_main^0,c
   153  007FF2  0E66               	movlw	102
   154  007FF4                     u37:
   155  007FF4  2EE8               	decfsz	wreg,f,c
   156  007FF6  D7FE               	bra	u37
   157  007FF8  2E01               	decfsz	??_main^0,f,c
   158  007FFA  D7FC               	bra	u37
   159  007FFC                     l16:
   160  007FFC  EF00  F000         	goto	start
   161  008000                     __end_of_main:
   162                           	callstack 0
   163  0000                     
   164                           	psect	rparam
   165  0000                     
   166                           	psect	idloc
   167                           
   168                           ;Config register IDLOC0 @ 0x200000
   169                           ;	unspecified, using default values
   170  200000                     	org	2097152
   171  200000  FF                 	db	255
   172                           
   173                           ;Config register IDLOC1 @ 0x200001
   174                           ;	unspecified, using default values
   175  200001                     	org	2097153
   176  200001  FF                 	db	255
   177                           
   178                           ;Config register IDLOC2 @ 0x200002
   179                           ;	unspecified, using default values
   180  200002                     	org	2097154
   181  200002  FF                 	db	255
   182                           
   183                           ;Config register IDLOC3 @ 0x200003
   184                           ;	unspecified, using default values
   185  200003                     	org	2097155
   186  200003  FF                 	db	255
   187                           
   188                           ;Config register IDLOC4 @ 0x200004
   189                           ;	unspecified, using default values
   190  200004                     	org	2097156
   191  200004  FF                 	db	255
   192                           
   193                           ;Config register IDLOC5 @ 0x200005
   194                           ;	unspecified, using default values
   195  200005                     	org	2097157
   196  200005  FF                 	db	255
   197                           
   198                           ;Config register IDLOC6 @ 0x200006
   199                           ;	unspecified, using default values
   200  200006                     	org	2097158
   201  200006  FF                 	db	255
   202                           
   203                           ;Config register IDLOC7 @ 0x200007
   204                           ;	unspecified, using default values
   205  200007                     	org	2097159
   206  200007  FF                 	db	255
   207                           
   208                           	psect	config
   209                           
   210                           ;Config register CONFIG1L @ 0x300000
   211                           ;	unspecified, using default values
   212                           ;	PLL Prescaler Selection bits
   213                           ;	PLLDIV = 0x0, unprogrammed default
   214                           ;	System Clock Postscaler Selection bits
   215                           ;	CPUDIV = 0x0, unprogrammed default
   216                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   217                           ;	USBDIV = 0x0, unprogrammed default
   218  300000                     	org	3145728
   219  300000  00                 	db	0
   220                           
   221                           ;Config register CONFIG1H @ 0x300001
   222                           ;	unspecified, using default values
   223                           ;	Oscillator Selection bits
   224                           ;	FOSC = 0x5, unprogrammed default
   225                           ;	Fail-Safe Clock Monitor Enable bit
   226                           ;	FCMEN = 0x0, unprogrammed default
   227                           ;	Internal/External Oscillator Switchover bit
   228                           ;	IESO = 0x0, unprogrammed default
   229  300001                     	org	3145729
   230  300001  05                 	db	5
   231                           
   232                           ;Config register CONFIG2L @ 0x300002
   233                           ;	unspecified, using default values
   234                           ;	Power-up Timer Enable bit
   235                           ;	PWRT = 0x1, unprogrammed default
   236                           ;	Brown-out Reset Enable bits
   237                           ;	BOR = 0x3, unprogrammed default
   238                           ;	Brown-out Reset Voltage bits
   239                           ;	BORV = 0x3, unprogrammed default
   240                           ;	USB Voltage Regulator Enable bit
   241                           ;	VREGEN = 0x0, unprogrammed default
   242  300002                     	org	3145730
   243  300002  1F                 	db	31
   244                           
   245                           ;Config register CONFIG2H @ 0x300003
   246                           ;	unspecified, using default values
   247                           ;	Watchdog Timer Enable bit
   248                           ;	WDT = 0x1, unprogrammed default
   249                           ;	Watchdog Timer Postscale Select bits
   250                           ;	WDTPS = 0xF, unprogrammed default
   251  300003                     	org	3145731
   252  300003  1F                 	db	31
   253                           
   254                           ; Padding undefined space
   255  300004                     	org	3145732
   256  300004  FF                 	db	255
   257                           
   258                           ;Config register CONFIG3H @ 0x300005
   259                           ;	unspecified, using default values
   260                           ;	CCP2 MUX bit
   261                           ;	CCP2MX = 0x1, unprogrammed default
   262                           ;	PORTB A/D Enable bit
   263                           ;	PBADEN = 0x1, unprogrammed default
   264                           ;	Low-Power Timer 1 Oscillator Enable bit
   265                           ;	LPT1OSC = 0x0, unprogrammed default
   266                           ;	MCLR Pin Enable bit
   267                           ;	MCLRE = 0x1, unprogrammed default
   268  300005                     	org	3145733
   269  300005  83                 	db	131
   270                           
   271                           ;Config register CONFIG4L @ 0x300006
   272                           ;	unspecified, using default values
   273                           ;	Stack Full/Underflow Reset Enable bit
   274                           ;	STVREN = 0x1, unprogrammed default
   275                           ;	Single-Supply ICSP Enable bit
   276                           ;	LVP = 0x1, unprogrammed default
   277                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   278                           ;	ICPRT = 0x0, unprogrammed default
   279                           ;	Extended Instruction Set Enable bit
   280                           ;	XINST = 0x0, unprogrammed default
   281                           ;	Background Debugger Enable bit
   282                           ;	DEBUG = 0x1, unprogrammed default
   283  300006                     	org	3145734
   284  300006  85                 	db	133
   285                           
   286                           ; Padding undefined space
   287  300007                     	org	3145735
   288  300007  FF                 	db	255
   289                           
   290                           ;Config register CONFIG5L @ 0x300008
   291                           ;	unspecified, using default values
   292                           ;	Code Protection bit
   293                           ;	CP0 = 0x1, unprogrammed default
   294                           ;	Code Protection bit
   295                           ;	CP1 = 0x1, unprogrammed default
   296                           ;	Code Protection bit
   297                           ;	CP2 = 0x1, unprogrammed default
   298                           ;	Code Protection bit
   299                           ;	CP3 = 0x1, unprogrammed default
   300  300008                     	org	3145736
   301  300008  0F                 	db	15
   302                           
   303                           ;Config register CONFIG5H @ 0x300009
   304                           ;	unspecified, using default values
   305                           ;	Boot Block Code Protection bit
   306                           ;	CPB = 0x1, unprogrammed default
   307                           ;	Data EEPROM Code Protection bit
   308                           ;	CPD = 0x1, unprogrammed default
   309  300009                     	org	3145737
   310  300009  C0                 	db	192
   311                           
   312                           ;Config register CONFIG6L @ 0x30000A
   313                           ;	unspecified, using default values
   314                           ;	Write Protection bit
   315                           ;	WRT0 = 0x1, unprogrammed default
   316                           ;	Write Protection bit
   317                           ;	WRT1 = 0x1, unprogrammed default
   318                           ;	Write Protection bit
   319                           ;	WRT2 = 0x1, unprogrammed default
   320                           ;	Write Protection bit
   321                           ;	WRT3 = 0x1, unprogrammed default
   322  30000A                     	org	3145738
   323  30000A  0F                 	db	15
   324                           
   325                           ;Config register CONFIG6H @ 0x30000B
   326                           ;	unspecified, using default values
   327                           ;	Configuration Register Write Protection bit
   328                           ;	WRTC = 0x1, unprogrammed default
   329                           ;	Boot Block Write Protection bit
   330                           ;	WRTB = 0x1, unprogrammed default
   331                           ;	Data EEPROM Write Protection bit
   332                           ;	WRTD = 0x1, unprogrammed default
   333  30000B                     	org	3145739
   334  30000B  E0                 	db	224
   335                           
   336                           ;Config register CONFIG7L @ 0x30000C
   337                           ;	unspecified, using default values
   338                           ;	Table Read Protection bit
   339                           ;	EBTR0 = 0x1, unprogrammed default
   340                           ;	Table Read Protection bit
   341                           ;	EBTR1 = 0x1, unprogrammed default
   342                           ;	Table Read Protection bit
   343                           ;	EBTR2 = 0x1, unprogrammed default
   344                           ;	Table Read Protection bit
   345                           ;	EBTR3 = 0x1, unprogrammed default
   346  30000C                     	org	3145740
   347  30000C  0F                 	db	15
   348                           
   349                           ;Config register CONFIG7H @ 0x30000D
   350                           ;	unspecified, using default values
   351                           ;	Boot Block Table Read Protection bit
   352                           ;	EBTRB = 0x1, unprogrammed default
   353  30000D                     	org	3145741
   354  30000D  40                 	db	64
   355                           tosu	equ	0xFFF
   356                           tosh	equ	0xFFE
   357                           tosl	equ	0xFFD
   358                           stkptr	equ	0xFFC
   359                           pclatu	equ	0xFFB
   360                           pclath	equ	0xFFA
   361                           pcl	equ	0xFF9
   362                           tblptru	equ	0xFF8
   363                           tblptrh	equ	0xFF7
   364                           tblptrl	equ	0xFF6
   365                           tablat	equ	0xFF5
   366                           prodh	equ	0xFF4
   367                           prodl	equ	0xFF3
   368                           indf0	equ	0xFEF
   369                           postinc0	equ	0xFEE
   370                           postdec0	equ	0xFED
   371                           preinc0	equ	0xFEC
   372                           plusw0	equ	0xFEB
   373                           fsr0h	equ	0xFEA
   374                           fsr0l	equ	0xFE9
   375                           wreg	equ	0xFE8
   376                           indf1	equ	0xFE7
   377                           postinc1	equ	0xFE6
   378                           postdec1	equ	0xFE5
   379                           preinc1	equ	0xFE4
   380                           plusw1	equ	0xFE3
   381                           fsr1h	equ	0xFE2
   382                           fsr1l	equ	0xFE1
   383                           bsr	equ	0xFE0
   384                           indf2	equ	0xFDF
   385                           postinc2	equ	0xFDE
   386                           postdec2	equ	0xFDD
   387                           preinc2	equ	0xFDC
   388                           plusw2	equ	0xFDB
   389                           fsr2h	equ	0xFDA
   390                           fsr2l	equ	0xFD9
   391                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      1       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      1       1       1        1.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Mon Feb 22 20:21:08 2021

                     l16 7FFC                       u10 7FDA                       u11 7FD6  
                     u27 7FE2                       u37 7FF4                      l700 7FEC  
                    l692 7FC0                      l694 7FCC                      l696 7FDA  
                    l698 7FDC                      wreg 000FE8                     _main 7FC0  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _PORTA 000F80                    _TRISA 000F92          __initialization 7FBA  
           __end_of_main 8000                   ??_main 0001            __activetblptr 000000  
                 _ADCON1 000FC1               __accesstop 0060  __end_of__initialization 7FBA  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FBA                  __ramtop 0800  
                __ptext0 7FC0     end_of_initialization 7FBA                _PORTAbits 000F80  
    start_initialization 7FBA                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 0040  
