#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul 17 21:31:30 2019
# Process ID: 7932
# Current directory: E:/Desktop/night0717/spartan_cam
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9412 E:\Desktop\night0717\spartan_cam\spartan_cam.xpr
# Log file: E:/Desktop/night0717/spartan_cam/vivado.log
# Journal file: E:/Desktop/night0717/spartan_cam\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Desktop/night0717/spartan_cam/spartan_cam.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd}
set_property  ip_repo_paths  {e:/Desktop/night0717/spartan_cam/ip e:color/Digital-Design-Lab-master/Chapter_16/Ball_Tracking/IP_Catalog E:/Desktop/night0717/QRscan/solution1/impl/ip} [current_project]
update_ip_catalog
update_ip_catalog
update_ip_catalog
delete_bd_objs [get_bd_nets dilate_0_pix_o] [get_bd_nets btn_ColorExtract_0_1] [get_bd_nets sw_ColorClear_0_1] [get_bd_nets rgb2hsv_top_0_HSV24] [get_bd_nets colorDetect_0_RGB24_dis] [get_bd_nets colorDetect_0_Binary_PreProcess] [get_bd_cells colorDetect_0]
delete_bd_objs [get_bd_nets bayer2rgb_0_data_out] [get_bd_cells rgb2hsv_top_0]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets erode_0_pix_o] [get_bd_cells dilate_0]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets csi2dvp_0_vid_hsync] [get_bd_nets csi2dvp_0_vid_active_video] [get_bd_nets bayer2rgb_0_hsync_out] [get_bd_nets bayer2rgb_0_vsync_out] [get_bd_nets csi2dvp_0_vid_data] [get_bd_nets csi2dvp_0_vid_vsync] [get_bd_nets bayer2rgb_0_de_out] [get_bd_cells bayer2rgb_0]
delete_bd_objs [get_bd_nets csi2dvp_0_hdata] [get_bd_nets csi2dvp_0_vdata] [get_bd_cells erode_0]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_ports btn_ColorExtract_0]
delete_bd_objs [get_bd_ports sw_ColorClear_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:QR_scan:1.0 QR_scan_0
endgroup
set_property location {3 761 -29} [get_bd_cells QR_scan_0]
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {1} CONFIG.Write_Depth_A {160000} CONFIG.Read_Width_A {1} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {1} CONFIG.Read_Width_B {1} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {0} CONFIG.Port_B_Enable_Rate {100} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
connect_bd_net [get_bd_pins QR_scan_0/imagein_V_q0] [get_bd_pins blk_mem_gen_0/doutb]
connect_bd_net [get_bd_pins QR_scan_0/imagein_V_address0] [get_bd_pins blk_mem_gen_0/addrb]
connect_bd_net [get_bd_pins QR_scan_0/imagein_V_ce0] [get_bd_pins blk_mem_gen_0/enb]
startgroup
copy_bd_objs /  [get_bd_cells {blk_mem_gen_0}]
set_property location {1 361 62} [get_bd_cells blk_mem_gen_1]
endgroup
undo
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property location {2 349 6} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins QR_scan_0/ap_start]
startgroup
create_bd_port -dir I -type rst ap_rst
set_property CONFIG.POLARITY [get_property CONFIG.POLARITY [get_bd_pins QR_scan_0/ap_rst]] [get_bd_ports ap_rst]
connect_bd_net [get_bd_pins /QR_scan_0/ap_rst] [get_bd_ports ap_rst]
endgroup
set_property -dict [list CONFIG.POLARITY {ACTIVE_LOW}] [get_bd_ports ap_rst]
set_property -dict [list CONFIG.POLARITY {ACTIVE_HIGH}] [get_bd_ports ap_rst]
set_property  ip_repo_paths  {e:/Desktop/night0717/spartan_cam/ip e:/Desktop/night0717/spartan_cam/color/Digital-Design-Lab-master/Chapter_16/Ball_Tracking/IP_Catalog e:/Desktop/night0717/QRscan/solution1/impl/ip E:/Desktop/night0717/led} [current_project]
update_ip_catalog
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:led:1.0 led_0
endgroup
set_property location {3 520 192} [get_bd_cells led_0]
connect_bd_net [get_bd_pins QR_scan_0/ap_clk] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins led_0/clk] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins blk_mem_gen_0/clkb] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins clk_wiz_1/clk_out1]
startgroup
create_bd_port -dir O -from 0 -to 0 -type data led
connect_bd_net [get_bd_pins /QR_scan_0/ap_return] [get_bd_ports led]
endgroup
startgroup
connect_bd_net [get_bd_pins led_0/bit] [get_bd_pins QR_scan_0/ap_return]
endgroup
startgroup
create_bd_port -dir I d
connect_bd_net [get_bd_pins /led_0/d] [get_bd_ports d]
endgroup
startgroup
create_bd_port -dir O q
connect_bd_net [get_bd_pins /led_0/q] [get_bd_ports q]
endgroup
delete_bd_objs [get_bd_nets clk_wiz_1_clk_out1]
startgroup
create_bd_port -dir I -type clk clk
connect_bd_net [get_bd_pins /led_0/clk] [get_bd_ports clk]
set_property CONFIG.FREQ_HZ 100000000 [get_bd_ports clk]
endgroup
undo
undo
undo
delete_bd_objs [get_bd_nets d_1] [get_bd_cells led_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:led:1.0 led_0
endgroup
set_property location {3 659 197} [get_bd_cells led_0]
connect_bd_net [get_bd_ports d] [get_bd_pins led_0/d]
startgroup
create_bd_port -dir I -type clk clk
connect_bd_net [get_bd_pins /led_0/clk] [get_bd_ports clk]
set_property CONFIG.FREQ_HZ 100000000 [get_bd_ports clk]
endgroup
connect_bd_net [get_bd_pins led_0/bit] [get_bd_pins QR_scan_0/ap_return]
startgroup
create_bd_port -dir O q
connect_bd_net [get_bd_pins /led_0/q] [get_bd_ports q]
endgroup
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_ports led]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_cells axi_uartlite_0]
delete_bd_objs [get_bd_intf_ports UART_0]
undo
undo
undo
undo
undo
undo
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports led]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_cells axi_gpio_0]
save_bd_design
connect_bd_net [get_bd_pins led_0/bit] [get_bd_pins QR_scan_0/ap_return]
startgroup
create_bd_port -dir O q
connect_bd_net [get_bd_pins /led_0/q] [get_bd_ports q]
endgroup
regenerate_bd_layout
set_property  ip_repo_paths  {e:/Desktop/night0717/spartan_cam/ip e:/Desktop/night0717/spartan_cam/color/Digital-Design-Lab-master/Chapter_16/Ball_Tracking/IP_Catalog e:/Desktop/night0717/QRscan/solution1/impl/ip e:/Desktop/night0717/led E:/Desktop/night0717/Write_ram/Write_ram.srcs/sources_1/new} [current_project]
update_ip_catalog
update_ip_catalog
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:write:1.0 write_0
endgroup
set_property location {5.5 1886 783} [get_bd_cells write_0]
connect_bd_net [get_bd_pins write_0/pclk] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins write_0/hs] [get_bd_pins csi2dvp_0/vid_hsync]
connect_bd_net [get_bd_pins write_0/vs] [get_bd_pins csi2dvp_0/vid_vsync]
connect_bd_net [get_bd_pins csi2dvp_0/vid_active_video] [get_bd_pins write_0/de]
connect_bd_net [get_bd_pins csi2dvp_0/vid_data] [get_bd_pins write_0/v_data]
connect_bd_net [get_bd_pins csi2dvp_0/hdata] [get_bd_pins write_0/hdata]
connect_bd_net [get_bd_pins csi2dvp_0/vdata] [get_bd_pins write_0/vdata]
set_property location {6.5 2110 952} [get_bd_cells rgb2dvi_0]
connect_bd_net [get_bd_pins write_0/binary] [get_bd_pins rgb2dvi_0/vid_pData]
connect_bd_net [get_bd_pins write_0/hsout] [get_bd_pins rgb2dvi_0/vid_pHSync]
connect_bd_net [get_bd_pins write_0/vsout] [get_bd_pins rgb2dvi_0/vid_pVSync]
connect_bd_net [get_bd_pins write_0/deout] [get_bd_pins rgb2dvi_0/vid_pVDE]
connect_bd_net [get_bd_pins write_0/addra] [get_bd_pins blk_mem_gen_0/addra]
connect_bd_net [get_bd_pins write_0/douta] [get_bd_pins blk_mem_gen_0/dina]
connect_bd_net [get_bd_pins write_0/ena] [get_bd_pins blk_mem_gen_0/ena]
connect_bd_net [get_bd_pins blk_mem_gen_0/wea] [get_bd_pins write_0/ena]
save_bd_design
startgroup
set_property -dict [list CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Enable_A {Always_Enabled}] [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
endgroup
regenerate_bd_layout
validate_bd_design
validate_bd_design -force
make_wrapper -files [get_files E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd] -top
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_uartlite_0_UART] [get_bd_cells axi_uartlite_0]
delete_bd_objs [get_bd_intf_ports UART_0]
save_bd_design
regenerate_bd_layout
validate_bd_design
set_property CONFIG.POLARITY ACTIVE_LOW [get_bd_ports ap_rst]
save_bd_design
make_wrapper -files [get_files E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd] -fileset [get_filesets sources_1] -inst_template
validate_bd_design
undo
set_property CONFIG.POLARITY ACTIVE_LOW [get_bd_ports ap_rst]
save_bd_design
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells microblaze_0_axi_periph]
endgroup
save_bd_design
make_wrapper -files [get_files E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd] -top
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports ap_rst]
save_bd_design
make_wrapper -files [get_files E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd] -top
validate_bd_design -force
validate_bd_design -force
delete_bd_objs [get_bd_nets ap_rst_1] [get_bd_ports ap_rst]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_2]
set_property location {4 934 443} [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins QR_scan_0/ap_rst]
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd] -top
reset_run synth_1
reset_run system_dlmb_bram_if_cntlr_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
regenerate_bd_layout
open_bd_design {E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd}
set_property name clk [get_bd_nets clk_1]
regenerate_bd_layout
validate_bd_design
save_bd_design
make_wrapper -files [get_files E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd] -top
open_bd_design {E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {E:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/system.bd}
