# VLSI_Frontend
This repository contains basics of VLSI Design flow and history of Verilog language
