Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c6c767de4a2043f79855439ec0a731f3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/Computer.v" Line 1. Module Computer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/Controller.v" Line 1. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/ALUMUX.v" Line 1. Module ALUMUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/AddrMUX.v" Line 1. Module AddrMUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/DMem.v" Line 1. Module DMem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/homework/Computer-Organization/final-pipeline/Final-Pipeline.srcs/sources_1/new/DataMUX.v" Line 1. Module DataMUX doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IMem
Compiling module xil_defaultlib.IFIDReg
Compiling module xil_defaultlib.SeqAddrAdder
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Stall
Compiling module xil_defaultlib.IDEXReg
Compiling module xil_defaultlib.FWDMUX
Compiling module xil_defaultlib.FWD
Compiling module xil_defaultlib.ALUMUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PCRelAddrAdder
Compiling module xil_defaultlib.retAddrAdder
Compiling module xil_defaultlib.EXMEMReg
Compiling module xil_defaultlib.AddrMUX
Compiling module xil_defaultlib.Flush
Compiling module xil_defaultlib.DMem
Compiling module xil_defaultlib.MEMWBReg
Compiling module xil_defaultlib.DataMUX
Compiling module xil_defaultlib.seg7x16
Compiling module xil_defaultlib.Computer
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
