**************************************************
Report         : passing_points

Reference      : Ref:/WORK/SYS_TOP
Implementation : Imp:/WORK/SYS_TOP
Version        : L-2016.03-SP1
Date           : Thu Sep 21 06:40:43 2023
**************************************************

347 Passing compare points:

  Ref  LAT        Ref:/WORK/SYS_TOP/ALU_CLK_GATE/U0_TLATNCAX12M
  Impl LAT        Imp:/WORK/SYS_TOP/ALU_CLK_GATE/U0_TLATNCAX12M

  Ref  DFF        Ref:/WORK/SYS_TOP/BUSY_PULSE_GEN/DFF_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/BUSY_PULSE_GEN/DFF_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/BUSY_PULSE_GEN/DFF_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/BUSY_PULSE_GEN/DFF_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/RST_SYNC_1/SYNC_RST_reg
  Impl DFF        Imp:/WORK/SYS_TOP/RST_SYNC_1/SYNC_RST_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/RST_SYNC_1/counter_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/RST_SYNC_1/counter_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/RST_SYNC_2/SYNC_RST_reg
  Impl DFF        Imp:/WORK/SYS_TOP/RST_SYNC_2/SYNC_RST_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/RST_SYNC_2/counter_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/RST_SYNC_2/counter_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/RST_SYNC_3/SYNC_RST_reg
  Impl DFF        Imp:/WORK/SYS_TOP/RST_SYNC_3/SYNC_RST_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/RST_SYNC_3/counter_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/RST_SYNC_3/counter_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/RX_ClkDiv/counter_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/RX_ClkDiv/counter_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/RX_ClkDiv/counter_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/RX_ClkDiv/counter_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/RX_ClkDiv/counter_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/RX_ClkDiv/counter_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/RX_ClkDiv/counter_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/RX_ClkDiv/counter_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/RX_ClkDiv/counter_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/RX_ClkDiv/counter_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/RX_ClkDiv/counter_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/RX_ClkDiv/counter_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/RX_ClkDiv/counter_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/RX_ClkDiv/counter_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/RX_ClkDiv/div_reg
  Impl DFF        Imp:/WORK/SYS_TOP/RX_ClkDiv/div_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/RX_ClkDiv/half_div_reg
  Impl DFF        Imp:/WORK/SYS_TOP/RX_ClkDiv/half_div_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/TX_ClkDiv/counter_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/TX_ClkDiv/counter_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/TX_ClkDiv/counter_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/TX_ClkDiv/counter_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/TX_ClkDiv/counter_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/TX_ClkDiv/counter_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/TX_ClkDiv/counter_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/TX_ClkDiv/counter_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/TX_ClkDiv/counter_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/TX_ClkDiv/counter_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/TX_ClkDiv/counter_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/TX_ClkDiv/counter_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/TX_ClkDiv/counter_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/TX_ClkDiv/counter_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/TX_ClkDiv/div_reg
  Impl DFF        Imp:/WORK/SYS_TOP/TX_ClkDiv/div_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/TX_ClkDiv/half_div_reg
  Impl DFF        Imp:/WORK/SYS_TOP/TX_ClkDiv/half_div_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[10]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[10]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[11]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[11]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[12]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[12]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[13]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[13]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[14]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[14]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[15]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[15]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[8]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[8]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[9]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/ALU_OUT_reg[9]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ALU/OUT_VALID_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ALU/OUT_VALID_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/RD_WR_DF_SYNC/SYNC_PTR_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/RD_WR_DF_SYNC/SYNC_PTR_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/RD_WR_DF_SYNC/SYNC_PTR_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/RD_WR_DF_SYNC/SYNC_PTR_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/RD_WR_DF_SYNC/SYNC_PTR_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/RD_WR_DF_SYNC/SYNC_PTR_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/RD_WR_DF_SYNC/SYNC_PTR_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/RD_WR_DF_SYNC/SYNC_PTR_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/RD_WR_DF_SYNC/multi_flops_reg[0][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/RD_WR_DF_SYNC/multi_flops_reg[0][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/RD_WR_DF_SYNC/multi_flops_reg[1][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/RD_WR_DF_SYNC/multi_flops_reg[1][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/RD_WR_DF_SYNC/multi_flops_reg[2][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/RD_WR_DF_SYNC/multi_flops_reg[2][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/RD_WR_DF_SYNC/multi_flops_reg[3][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/RD_WR_DF_SYNC/multi_flops_reg[3][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[0][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[0][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[0][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[0][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[0][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[0][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[0][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[0][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[0][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[0][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[0][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[0][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[0][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[0][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[0][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[0][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[1][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[1][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[1][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[1][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[1][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[1][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[1][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[1][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[1][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[1][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[1][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[1][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[1][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[1][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[1][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[1][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[2][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[2][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[2][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[2][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[2][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[2][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[2][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[2][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[2][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[2][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[2][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[2][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[2][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[2][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[2][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[2][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[3][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[3][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[3][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[3][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[3][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[3][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[3][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[3][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[3][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[3][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[3][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[3][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[3][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[3][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[3][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[3][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[4][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[4][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[4][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[4][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[4][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[4][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[4][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[4][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[4][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[4][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[4][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[4][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[4][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[4][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[4][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[4][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[5][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[5][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[5][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[5][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[5][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[5][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[5][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[5][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[5][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[5][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[5][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[5][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[5][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[5][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[5][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[5][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[6][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[6][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[6][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[6][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[6][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[6][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[6][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[6][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[6][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[6][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[6][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[6][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[6][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[6][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[6][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[6][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[7][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[7][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[7][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[7][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[7][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[7][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[7][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[7][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[7][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[7][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[7][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[7][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[7][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[7][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[7][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_MEM/MEM_reg[7][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_RD/rd_ptr_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_WR/wr_ptr_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_WR/wr_ptr_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_WR/wr_ptr_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_WR/wr_ptr_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_WR/wr_ptr_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_WR/wr_ptr_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_WR/wr_ptr_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/U0_FIFO_WR/wr_ptr_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/WR_RD_DF_SYNC/SYNC_PTR_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/WR_RD_DF_SYNC/SYNC_PTR_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/WR_RD_DF_SYNC/SYNC_PTR_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/WR_RD_DF_SYNC/SYNC_PTR_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/WR_RD_DF_SYNC/SYNC_PTR_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/WR_RD_DF_SYNC/SYNC_PTR_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/WR_RD_DF_SYNC/SYNC_PTR_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/WR_RD_DF_SYNC/SYNC_PTR_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/WR_RD_DF_SYNC/multi_flops_reg[0][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/WR_RD_DF_SYNC/multi_flops_reg[0][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/WR_RD_DF_SYNC/multi_flops_reg[1][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/WR_RD_DF_SYNC/multi_flops_reg[1][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/WR_RD_DF_SYNC/multi_flops_reg[2][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/WR_RD_DF_SYNC/multi_flops_reg[2][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_ASYNC_FIFO/WR_RD_DF_SYNC/multi_flops_reg[3][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_ASYNC_FIFO/WR_RD_DF_SYNC/multi_flops_reg[3][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_DATA_SYNC/enable_flop_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_DATA_SYNC/enable_flop_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_DATA_SYNC/enable_pulse_d_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_DATA_SYNC/enable_pulse_d_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_DATA_SYNC/sync_bus_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_DATA_SYNC/sync_bus_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_DATA_SYNC/sync_bus_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_DATA_SYNC/sync_bus_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_DATA_SYNC/sync_bus_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_DATA_SYNC/sync_bus_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_DATA_SYNC/sync_bus_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_DATA_SYNC/sync_bus_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_DATA_SYNC/sync_bus_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_DATA_SYNC/sync_bus_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_DATA_SYNC/sync_bus_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_DATA_SYNC/sync_bus_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_DATA_SYNC/sync_bus_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_DATA_SYNC/sync_bus_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_DATA_SYNC/sync_bus_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_DATA_SYNC/sync_bus_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_DATA_SYNC/sync_reg_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_DATA_SYNC/sync_reg_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_DATA_SYNC/sync_reg_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_DATA_SYNC/sync_reg_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/RD_DATA_VLD_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/RD_DATA_VLD_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/RD_DATA_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/RD_DATA_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/RD_DATA_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/RD_DATA_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/RD_DATA_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/RD_DATA_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/RD_DATA_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/RD_DATA_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/RD_DATA_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/RD_DATA_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/RD_DATA_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/RD_DATA_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/RD_DATA_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/RD_DATA_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/RD_DATA_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/RD_DATA_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[0][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[0][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[0][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[0][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[0][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[0][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[0][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[0][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[0][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[0][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[0][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[0][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[0][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[0][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[0][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[0][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[10][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[10][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[10][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[10][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[10][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[10][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[10][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[10][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[10][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[10][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[10][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[10][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[10][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[10][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[10][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[10][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[11][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[11][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[11][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[11][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[11][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[11][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[11][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[11][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[11][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[11][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[11][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[11][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[11][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[11][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[11][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[11][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[12][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[12][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[12][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[12][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[12][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[12][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[12][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[12][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[12][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[12][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[12][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[12][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[12][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[12][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[12][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[12][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[13][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[13][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[13][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[13][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[13][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[13][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[13][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[13][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[13][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[13][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[13][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[13][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[13][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[13][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[13][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[13][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[14][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[14][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[14][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[14][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[14][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[14][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[14][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[14][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[14][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[14][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[14][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[14][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[14][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[14][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[14][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[14][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[15][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[15][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[15][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[15][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[15][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[15][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[15][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[15][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[15][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[15][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[15][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[15][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[15][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[15][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[15][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[15][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[1][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[1][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[1][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[1][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[1][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[1][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[1][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[1][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[1][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[1][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[1][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[1][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[1][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[1][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[1][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[1][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[2][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[2][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[2][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[2][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[2][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[2][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[2][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[2][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[2][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[2][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[2][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[2][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[2][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[2][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[2][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[2][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[3][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[3][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[3][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[3][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[3][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[3][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[3][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[3][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[3][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[3][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[3][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[3][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[3][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[3][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[3][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[3][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[4][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[4][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[4][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[4][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[4][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[4][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[4][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[4][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[4][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[4][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[4][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[4][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[4][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[4][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[4][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[4][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[5][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[5][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[5][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[5][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[5][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[5][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[5][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[5][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[5][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[5][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[5][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[5][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[5][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[5][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[5][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[5][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[6][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[6][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[6][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[6][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[6][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[6][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[6][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[6][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[6][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[6][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[6][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[6][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[6][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[6][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[6][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[6][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[7][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[7][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[7][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[7][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[7][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[7][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[7][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[7][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[7][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[7][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[7][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[7][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[7][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[7][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[7][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[7][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[8][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[8][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[8][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[8][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[8][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[8][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[8][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[8][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[8][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[8][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[8][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[8][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[8][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[8][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[8][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[8][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[9][0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[9][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[9][1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[9][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[9][2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[9][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[9][3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[9][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[9][4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[9][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[9][5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[9][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[9][6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[9][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[9][7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_REGFILE/REGF_MEM_reg[9][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_SYS_CTRL/CU_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_SYS_CTRL/CU_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_SYS_CTRL/CU_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_SYS_CTRL/CU_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_SYS_CTRL/CU_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_SYS_CTRL/CU_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_SYS_CTRL/CU_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_SYS_CTRL/CU_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_SYS_CTRL/REG_ADDR_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_SYS_CTRL/REG_ADDR_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_SYS_CTRL/REG_ADDR_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_SYS_CTRL/REG_ADDR_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_SYS_CTRL/REG_ADDR_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_SYS_CTRL/REG_ADDR_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_SYS_CTRL/REG_ADDR_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_SYS_CTRL/REG_ADDR_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/Parity_Check_Instance/par_err_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/Parity_Check_Instance/par_err_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/Stop_Check_Instance/stp_err_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/Stop_Check_Instance/stp_err_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/UART_RX_FSM_Instance/CU_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/UART_RX_FSM_Instance/CU_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/UART_RX_FSM_Instance/CU_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/UART_RX_FSM_Instance/CU_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/UART_RX_FSM_Instance/CU_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/UART_RX_FSM_Instance/CU_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/data_sampling_Instance/bit_ready_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/data_sampling_Instance/bit_ready_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/data_sampling_Instance/check_bits_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/data_sampling_Instance/check_bits_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/data_sampling_Instance/check_bits_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/data_sampling_Instance/check_bits_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/data_sampling_Instance/check_bits_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/data_sampling_Instance/check_bits_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/data_sampling_Instance/sampled_bit_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/data_sampling_Instance/sampled_bit_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/deserializer_Instance/data_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/deserializer_Instance/data_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/deserializer_Instance/data_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/deserializer_Instance/data_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/deserializer_Instance/data_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/deserializer_Instance/data_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/deserializer_Instance/data_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/deserializer_Instance/data_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/deserializer_Instance/data_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/deserializer_Instance/data_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/deserializer_Instance/data_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/deserializer_Instance/data_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/deserializer_Instance/data_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/deserializer_Instance/data_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/deserializer_Instance/data_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/deserializer_Instance/data_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/deserializer_Instance/index_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/deserializer_Instance/index_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/deserializer_Instance/index_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/deserializer_Instance/index_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/deserializer_Instance/index_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/deserializer_Instance/index_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/edge_bit_counter_Instance/b_count_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/edge_bit_counter_Instance/b_count_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/edge_bit_counter_Instance/b_count_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/edge_bit_counter_Instance/b_count_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/edge_bit_counter_Instance/b_count_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/edge_bit_counter_Instance/b_count_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/edge_bit_counter_Instance/b_count_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/edge_bit_counter_Instance/b_count_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_RX/edge_bit_counter_Instance/e_count_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Parity_Calc_Instance/par_reg_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/DATA_ready_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/DATA_ready_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/counter_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/counter_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/counter_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/counter_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/counter_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/counter_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/counter_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/counter_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/ser_data_reg
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/ser_data_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/Serializer_Instance/ser_reg_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/UART_FSM_Instance/CU_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/UART_FSM_Instance/CU_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/UART_FSM_Instance/CU_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/UART_FSM_Instance/CU_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/U0_UART/U0_UART_TX/UART_FSM_Instance/CU_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/U0_UART/U0_UART_TX/UART_FSM_Instance/CU_reg[2]

  Ref  Port       Ref:/WORK/SYS_TOP/Frame_Err
  Impl Port       Imp:/WORK/SYS_TOP/Frame_Err

  Ref  Port       Ref:/WORK/SYS_TOP/PAR_Err
  Impl Port       Imp:/WORK/SYS_TOP/PAR_Err

  Ref  Port       Ref:/WORK/SYS_TOP/SYS_TX_OUT
  Impl Port       Imp:/WORK/SYS_TOP/SYS_TX_OUT

 [BBNet: multiply-driven net
  BBPin: black-box pin
  Cut:   cut-point
  DFF:   non-constant DFF register
  DFF0:  constant 0 DFF register
  DFF1:  constant 1 DFF register
  DFFX:  constant X DFF register
  DFF0X: constrained 0X DFF register
  DFF1X: constrained 1X DFF register
  LAT:   non-constant latch register
  LAT0:  constant 0 latch register
  LAT1:  constant 1 latch register
  LATX:  constant X latch register
  LAT0X: constrained 0X latch register
  LAT1X: constrained 1X latch register
  LATCG: clock-gating latch register
  TLA:   transparent latch register
  TLA0X: transparent constrained 0X latch register
  TLA1X: transparent constrained 1X latch register
  Loop:  cycle break point
  Port:  primary (top-level) port
  Und:   undriven signal cut-point
  Unk:   unknown signal cut-point]

1
