Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: main_lab_2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main_lab_2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main_lab_2"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : main_lab_2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/aula/Desktop/CompDig/CompDig/lab2/Teclado/mod_m_counter.vhd" in Library work.
Architecture arch of Entity mod_m_counter is up to date.
Compiling vhdl file "C:/Users/aula/Desktop/CompDig/CompDig/lab2/Teclado/d_ff_reset.vhd" in Library work.
Architecture arch of Entity d_ff_reset is up to date.
Compiling vhdl file "C:/Users/aula/Desktop/CompDig/CompDig/lab2/Teclado/display_7_seg.vhd" in Library work.
Architecture arch of Entity display_7_seg is up to date.
Compiling vhdl file "C:/Users/aula/Desktop/CompDig/CompDig/lab2/Teclado/Decoder_key4x4.vhd" in Library work.
Architecture behavioral of Entity decoder_key4x4 is up to date.
Compiling vhdl file "C:/Users/aula/Desktop/CompDig/CompDig/lab2/Teclado/Modulo_display.vhd" in Library work.
Architecture behavioral of Entity modulo_display is up to date.
Compiling vhdl file "C:/Users/aula/Desktop/CompDig/CompDig/lab2/Teclado/Debounce.vhd" in Library work.
Architecture behavioral of Entity debounce is up to date.
Compiling vhdl file "C:/Users/aula/Desktop/CompDig/CompDig/lab2/Teclado/db_fsm.vhf" in Library work.
Architecture behavioral of Entity ftce_mxilinx_db_fsm is up to date.
Architecture behavioral of Entity cb16ce_mxilinx_db_fsm is up to date.
Architecture behavioral of Entity db_fsm is up to date.
Compiling vhdl file "C:/Users/aula/Desktop/CompDig/CompDig/lab2/Teclado/control_lab2.vhd" in Library work.
Architecture behavioral of Entity control_lab2 is up to date.
Compiling vhdl file "C:/Users/aula/Desktop/CompDig/CompDig/lab2/Teclado/main_lab_2.vhd" in Library work.
Architecture behavioral of Entity main_lab_2 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <main_lab_2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Decoder_key4x4> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Modulo_display> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Debounce> in library <work> (architecture <Behavioral>) with generics.
	M = 15000000
	N = 24

Analyzing hierarchy for entity <db_fsm> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <control_lab2> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <mod_m_counter> in library <work> (architecture <arch>) with generics.
	M = 50000
	N = 16

Analyzing hierarchy for entity <d_ff_reset> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mod_m_counter> in library <work> (architecture <arch>) with generics.
	M = 500000
	N = 19

Analyzing hierarchy for entity <display_7_seg> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mod_m_counter> in library <work> (architecture <arch>) with generics.
	M = 15000000
	N = 24

Analyzing hierarchy for entity <CB16CE_MXILINX_db_fsm> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FTCE_MXILINX_db_fsm> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <main_lab_2> in library <work> (Architecture <behavioral>).
Entity <main_lab_2> analyzed. Unit <main_lab_2> generated.

Analyzing Entity <Decoder_key4x4> in library <work> (Architecture <Behavioral>).
Entity <Decoder_key4x4> analyzed. Unit <Decoder_key4x4> generated.

Analyzing generic Entity <mod_m_counter.1> in library <work> (Architecture <arch>).
	M = 50000
	N = 16
Entity <mod_m_counter.1> analyzed. Unit <mod_m_counter.1> generated.

Analyzing Entity <Modulo_display> in library <work> (Architecture <Behavioral>).
WARNING:Xst:753 - "C:/Users/aula/Desktop/CompDig/CompDig/lab2/Teclado/Modulo_display.vhd" line 26: Unconnected output port 'q' of component 'mod_m_counter'.
Entity <Modulo_display> analyzed. Unit <Modulo_display> generated.

Analyzing Entity <d_ff_reset> in library <work> (Architecture <arch>).
Entity <d_ff_reset> analyzed. Unit <d_ff_reset> generated.

Analyzing generic Entity <mod_m_counter.2> in library <work> (Architecture <arch>).
	M = 500000
	N = 19
Entity <mod_m_counter.2> analyzed. Unit <mod_m_counter.2> generated.

Analyzing Entity <display_7_seg> in library <work> (Architecture <arch>).
Entity <display_7_seg> analyzed. Unit <display_7_seg> generated.

Analyzing generic Entity <Debounce> in library <work> (Architecture <Behavioral>).
	M = 15000000
	N = 24
WARNING:Xst:753 - "C:/Users/aula/Desktop/CompDig/CompDig/lab2/Teclado/Debounce.vhd" line 16: Unconnected output port 'q' of component 'mod_m_counter'.
Entity <Debounce> analyzed. Unit <Debounce> generated.

Analyzing generic Entity <mod_m_counter.3> in library <work> (Architecture <arch>).
	M = 15000000
	N = 24
Entity <mod_m_counter.3> analyzed. Unit <mod_m_counter.3> generated.

Analyzing Entity <db_fsm> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_30> in unit <db_fsm>.
    Set user-defined property "INIT =  0" for instance <XLXI_31> in unit <db_fsm>.
    Set user-defined property "INIT =  0" for instance <XLXI_40> in unit <db_fsm>.
WARNING:Xst:753 - "C:/Users/aula/Desktop/CompDig/CompDig/lab2/Teclado/db_fsm.vhf" line 487: Unconnected output port 'CEO' of component 'CB16CE_MXILINX_db_fsm'.
WARNING:Xst:753 - "C:/Users/aula/Desktop/CompDig/CompDig/lab2/Teclado/db_fsm.vhf" line 487: Unconnected output port 'Q' of component 'CB16CE_MXILINX_db_fsm'.
    Set user-defined property "HU_SET =  XLXI_46_16" for instance <XLXI_46> in unit <db_fsm>.
Entity <db_fsm> analyzed. Unit <db_fsm> generated.

Analyzing Entity <CB16CE_MXILINX_db_fsm> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_1" for instance <I_Q0> in unit <CB16CE_MXILINX_db_fsm>.
    Set user-defined property "HU_SET =  I_Q1_0" for instance <I_Q1> in unit <CB16CE_MXILINX_db_fsm>.
    Set user-defined property "HU_SET =  I_Q2_3" for instance <I_Q2> in unit <CB16CE_MXILINX_db_fsm>.
    Set user-defined property "HU_SET =  I_Q3_2" for instance <I_Q3> in unit <CB16CE_MXILINX_db_fsm>.
    Set user-defined property "HU_SET =  I_Q4_7" for instance <I_Q4> in unit <CB16CE_MXILINX_db_fsm>.
    Set user-defined property "HU_SET =  I_Q5_6" for instance <I_Q5> in unit <CB16CE_MXILINX_db_fsm>.
    Set user-defined property "HU_SET =  I_Q6_5" for instance <I_Q6> in unit <CB16CE_MXILINX_db_fsm>.
    Set user-defined property "HU_SET =  I_Q7_4" for instance <I_Q7> in unit <CB16CE_MXILINX_db_fsm>.
    Set user-defined property "HU_SET =  I_Q8_8" for instance <I_Q8> in unit <CB16CE_MXILINX_db_fsm>.
    Set user-defined property "HU_SET =  I_Q9_9" for instance <I_Q9> in unit <CB16CE_MXILINX_db_fsm>.
    Set user-defined property "HU_SET =  I_Q10_10" for instance <I_Q10> in unit <CB16CE_MXILINX_db_fsm>.
    Set user-defined property "HU_SET =  I_Q11_11" for instance <I_Q11> in unit <CB16CE_MXILINX_db_fsm>.
    Set user-defined property "HU_SET =  I_Q12_12" for instance <I_Q12> in unit <CB16CE_MXILINX_db_fsm>.
    Set user-defined property "HU_SET =  I_Q13_13" for instance <I_Q13> in unit <CB16CE_MXILINX_db_fsm>.
    Set user-defined property "HU_SET =  I_Q14_14" for instance <I_Q14> in unit <CB16CE_MXILINX_db_fsm>.
    Set user-defined property "HU_SET =  I_Q15_15" for instance <I_Q15> in unit <CB16CE_MXILINX_db_fsm>.
Entity <CB16CE_MXILINX_db_fsm> analyzed. Unit <CB16CE_MXILINX_db_fsm> generated.

Analyzing generic Entity <FTCE_MXILINX_db_fsm> in library <work> (Architecture <behavioral>).
	INIT = '0'
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_db_fsm>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCE_MXILINX_db_fsm>.
Entity <FTCE_MXILINX_db_fsm> analyzed. Unit <FTCE_MXILINX_db_fsm> generated.

Analyzing Entity <control_lab2> in library <work> (Architecture <Behavioral>).
Entity <control_lab2> analyzed. Unit <control_lab2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <control_lab2>.
    Related source file is "C:/Users/aula/Desktop/CompDig/CompDig/lab2/Teclado/control_lab2.vhd".
    Found 4-bit register for signal <key_new>.
    Found 4-bit register for signal <key_old>.
    Found 4-bit register for signal <temp>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <control_lab2> synthesized.


Synthesizing Unit <mod_m_counter_1>.
    Related source file is "C:/Users/aula/Desktop/CompDig/CompDig/lab2/Teclado/mod_m_counter.vhd".
    Found 16-bit adder for signal <r_next$addsub0000> created at line 29.
    Found 16-bit register for signal <r_reg>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <mod_m_counter_1> synthesized.


Synthesizing Unit <d_ff_reset>.
    Related source file is "C:/Users/aula/Desktop/CompDig/CompDig/lab2/Teclado/d_ff_reset.vhd".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <d_ff_reset> synthesized.


Synthesizing Unit <mod_m_counter_2>.
    Related source file is "C:/Users/aula/Desktop/CompDig/CompDig/lab2/Teclado/mod_m_counter.vhd".
    Found 19-bit adder for signal <r_next$addsub0000> created at line 29.
    Found 19-bit register for signal <r_reg>.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <mod_m_counter_2> synthesized.


Synthesizing Unit <display_7_seg>.
    Related source file is "C:/Users/aula/Desktop/CompDig/CompDig/lab2/Teclado/display_7_seg.vhd".
    Found 7-bit 16-to-1 multiplexer for signal <seg_h>.
    Found 7-bit 16-to-1 multiplexer for signal <seg_l>.
    Summary:
	inferred  14 Multiplexer(s).
Unit <display_7_seg> synthesized.


Synthesizing Unit <mod_m_counter_3>.
    Related source file is "C:/Users/aula/Desktop/CompDig/CompDig/lab2/Teclado/mod_m_counter.vhd".
    Found 24-bit adder for signal <r_next$addsub0000> created at line 29.
    Found 24-bit register for signal <r_reg>.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <mod_m_counter_3> synthesized.


Synthesizing Unit <Decoder_key4x4>.
    Related source file is "C:/Users/aula/Desktop/CompDig/CompDig/lab2/Teclado/Decoder_key4x4.vhd".
WARNING:Xst:1780 - Signal <tick1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <init_val> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <key>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | tick                      (negative)           |
    | Power Up State     | c1                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <Col>.
    Found 4-bit register for signal <DecodeOut>.
    Found 1-bit register for signal <aux_new_in>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   9 D-type flip-flop(s).
Unit <Decoder_key4x4> synthesized.


Synthesizing Unit <Modulo_display>.
    Related source file is "C:/Users/aula/Desktop/CompDig/CompDig/lab2/Teclado/Modulo_display.vhd".
Unit <Modulo_display> synthesized.


Synthesizing Unit <Debounce>.
    Related source file is "C:/Users/aula/Desktop/CompDig/CompDig/lab2/Teclado/Debounce.vhd".
    Found 1-bit register for signal <init_val>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Debounce> synthesized.


Synthesizing Unit <FTCE_MXILINX_db_fsm>.
    Related source file is "C:/Users/aula/Desktop/CompDig/CompDig/lab2/Teclado/db_fsm.vhf".
Unit <FTCE_MXILINX_db_fsm> synthesized.


Synthesizing Unit <CB16CE_MXILINX_db_fsm>.
    Related source file is "C:/Users/aula/Desktop/CompDig/CompDig/lab2/Teclado/db_fsm.vhf".
Unit <CB16CE_MXILINX_db_fsm> synthesized.


Synthesizing Unit <db_fsm>.
    Related source file is "C:/Users/aula/Desktop/CompDig/CompDig/lab2/Teclado/db_fsm.vhf".
Unit <db_fsm> synthesized.


Synthesizing Unit <main_lab_2>.
    Related source file is "C:/Users/aula/Desktop/CompDig/CompDig/lab2/Teclado/main_lab_2.vhd".
WARNING:Xst:1780 - Signal <new_key> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <main_lab_2> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 19-bit adder                                          : 1
 24-bit adder                                          : 1
# Registers                                            : 11
 1-bit register                                        : 3
 16-bit register                                       : 1
 19-bit register                                       : 1
 24-bit register                                       : 1
 4-bit register                                        : 5
# Multiplexers                                         : 2
 7-bit 16-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_Decoder_key4x4/key/FSM> on signal <key[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 c1    | 00
 c2    | 01
 c3    | 11
 c4    | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 19-bit adder                                          : 1
 24-bit adder                                          : 1
# Registers                                            : 101
 Flip-Flops                                            : 101
# Multiplexers                                         : 2
 7-bit 16-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main_lab_2> ...

Optimizing unit <control_lab2> ...

Optimizing unit <mod_m_counter_1> ...

Optimizing unit <mod_m_counter_2> ...

Optimizing unit <display_7_seg> ...

Optimizing unit <mod_m_counter_3> ...

Optimizing unit <FTCE_MXILINX_db_fsm> ...

Optimizing unit <Decoder_key4x4> ...

Optimizing unit <CB16CE_MXILINX_db_fsm> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main_lab_2, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 103
 Flip-Flops                                            : 103

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main_lab_2.ngr
Top Level Output File Name         : main_lab_2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 337
#      AND2                        : 5
#      AND3                        : 4
#      AND4                        : 4
#      AND5                        : 3
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 56
#      LUT2                        : 47
#      LUT3                        : 5
#      LUT4                        : 49
#      LUT4_D                      : 2
#      LUT4_L                      : 2
#      MUXCY                       : 67
#      MUXF5                       : 7
#      VCC                         : 2
#      XOR2                        : 17
#      XORCY                       : 59
# FlipFlops/Latches                : 103
#      FD                          : 2
#      FDC                         : 53
#      FDCE                        : 16
#      FDE                         : 15
#      FDR                         : 16
#      FDRE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 5
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      107  out of   4656     2%  
 Number of Slice Flip Flops:            103  out of   9312     1%  
 Number of 4 input LUTs:                168  out of   9312     1%  
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    232     7%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------+----------------------------------+-------+
Clock Signal                                                                      | Clock buffer(FF name)            | Load  |
----------------------------------------------------------------------------------+----------------------------------+-------+
Inst_Modulo_display/tick(Inst_Modulo_display/counter/r_next_cmp_eq0000_wg_cy<4>:O)| NONE(*)(Inst_Modulo_display/fd/q)| 1     |
Inst_Decoder_key4x4/aux_new_in                                                    | NONE(Inst_Debounce/init_val)     | 1     |
clk                                                                               | BUFGP                            | 89    |
Inst_Debounce/init_val                                                            | NONE(Inst_control_lab2/key_old_3)| 12    |
----------------------------------------------------------------------------------+----------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------+------------------------------------------+-------+
Control Signal                                                                                      | Buffer(FF name)                          | Load  |
----------------------------------------------------------------------------------------------------+------------------------------------------+-------+
resetD(UUT/XLXI_40:Q)                                                                               | NONE(Inst_Modulo_display/counter/r_reg_0)| 28    |
Inst_Debounce/counter_not0000(Inst_Debounce/counter_not00001_INV_0:O)                               | NONE(Inst_Debounce/counter/r_reg_0)      | 24    |
UUT/XLXN_7(UUT/XLXI_9:O)                                                                            | NONE(UUT/XLXI_46/I_Q0/I_36_35)           | 16    |
Inst_Debounce/counter/r_next_cmp_eq0000_wg_cy<5>(Inst_Debounce/counter/r_next_cmp_eq0000_wg_cy<5>:O)| NONE(Inst_Debounce/init_val)             | 1     |
----------------------------------------------------------------------------------------------------+------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.780ns (Maximum Frequency: 113.895MHz)
   Minimum input arrival time before clock: 6.308ns
   Maximum output required time after clock: 6.191ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Modulo_display/tick'
  Clock period: 2.843ns (frequency: 351.741MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.843ns (Levels of Logic = 1)
  Source:            Inst_Modulo_display/fd/q (FF)
  Destination:       Inst_Modulo_display/fd/q (FF)
  Source Clock:      Inst_Modulo_display/tick rising
  Destination Clock: Inst_Modulo_display/tick rising

  Data Path: Inst_Modulo_display/fd/q to Inst_Modulo_display/fd/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.591   0.820  Inst_Modulo_display/fd/q (Inst_Modulo_display/fd/q)
     INV:I->O              1   0.704   0.420  Inst_Modulo_display/fd_not00001_INV_0 (Inst_Modulo_display/fd_not0000)
     FDC:D                     0.308          Inst_Modulo_display/fd/q
    ----------------------------------------
    Total                      2.843ns (1.603ns logic, 1.240ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.780ns (frequency: 113.895MHz)
  Total number of paths / destination ports: 2545 / 133
-------------------------------------------------------------------------
Delay:               8.780ns (Levels of Logic = 7)
  Source:            UUT/XLXI_46/I_Q0/I_36_35 (FF)
  Destination:       UUT/XLXI_46/I_Q15/I_36_35 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: UUT/XLXI_46/I_Q0/I_36_35 to UUT/XLXI_46/I_Q15/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.591   0.633  I_36_35 (Q)
     end scope: 'I_Q0'
     AND4:I3->O            5   0.704   0.633  I_36_10 (T4)
     AND5:I4->O            5   0.704   0.633  I_36_14 (T8)
     AND5:I4->O            5   0.704   0.633  I_36_29 (T12)
     AND5:I4->O            3   0.704   0.531  I_36_22 (TC)
     end scope: 'UUT/XLXI_46'
     INV:I->O             17   0.704   1.051  UUT/XLXI_41 (UUT/XLXN_23)
     begin scope: 'UUT/XLXI_46'
     begin scope: 'I_Q15'
     FDCE:CE                   0.555          I_36_35
    ----------------------------------------
    Total                      8.780ns (4.666ns logic, 4.114ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Debounce/init_val'
  Clock period: 1.319ns (frequency: 758.150MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.319ns (Levels of Logic = 0)
  Source:            Inst_control_lab2/temp_3 (FF)
  Destination:       Inst_control_lab2/key_old_3 (FF)
  Source Clock:      Inst_Debounce/init_val rising
  Destination Clock: Inst_Debounce/init_val rising

  Data Path: Inst_control_lab2/temp_3 to Inst_control_lab2/key_old_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  Inst_control_lab2/temp_3 (Inst_control_lab2/temp_3)
     FDC:D                     0.308          Inst_control_lab2/key_old_3
    ----------------------------------------
    Total                      1.319ns (0.899ns logic, 0.420ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 56 / 6
-------------------------------------------------------------------------
Offset:              6.308ns (Levels of Logic = 5)
  Source:            row<1> (PAD)
  Destination:       Inst_Decoder_key4x4/DecodeOut_1 (FF)
  Destination Clock: clk rising

  Data Path: row<1> to Inst_Decoder_key4x4/DecodeOut_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.218   0.961  row_1_IBUF (row_1_IBUF)
     LUT4_L:I1->LO         1   0.704   0.275  Inst_Decoder_key4x4/DecodeOut_mux0000<2>64 (Inst_Decoder_key4x4/DecodeOut_mux0000<2>64)
     LUT3:I0->O            1   0.704   0.595  Inst_Decoder_key4x4/DecodeOut_mux0000<2>80_SW0 (N6)
     LUT4_L:I0->LO         1   0.704   0.135  Inst_Decoder_key4x4/DecodeOut_mux0000<2>80 (Inst_Decoder_key4x4/DecodeOut_mux0000<2>80)
     LUT4:I2->O            1   0.704   0.000  Inst_Decoder_key4x4/DecodeOut_mux0000<2>105 (Inst_Decoder_key4x4/DecodeOut_mux0000<2>)
     FDE:D                     0.308          Inst_Decoder_key4x4/DecodeOut_1
    ----------------------------------------
    Total                      6.308ns (4.342ns logic, 1.966ns route)
                                       (68.8% logic, 31.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Modulo_display/tick'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.842ns (Levels of Logic = 2)
  Source:            Inst_Modulo_display/fd/q (FF)
  Destination:       display7<6> (PAD)
  Source Clock:      Inst_Modulo_display/tick rising

  Data Path: Inst_Modulo_display/fd/q to display7<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.591   0.820  Inst_Modulo_display/fd/q (Inst_Modulo_display/fd/q)
     MUXF5:S->O            1   0.739   0.420  Inst_Modulo_display/dis/hex7seg<4>57 (display7_4_OBUF)
     OBUF:I->O                 3.272          display7_4_OBUF (display7<4>)
    ----------------------------------------
    Total                      5.842ns (4.602ns logic, 1.240ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Debounce/init_val'
  Total number of paths / destination ports: 56 / 7
-------------------------------------------------------------------------
Offset:              6.191ns (Levels of Logic = 3)
  Source:            Inst_control_lab2/key_old_1 (FF)
  Destination:       display7<6> (PAD)
  Source Clock:      Inst_Debounce/init_val rising

  Data Path: Inst_control_lab2/key_old_1 to display7<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.591   0.883  Inst_control_lab2/key_old_1 (Inst_control_lab2/key_old_1)
     LUT4:I0->O            1   0.704   0.000  Inst_Modulo_display/dis/hex7seg<6>113_F (N14)
     MUXF5:I0->O           1   0.321   0.420  Inst_Modulo_display/dis/hex7seg<6>113 (display7_6_OBUF)
     OBUF:I->O                 3.272          display7_6_OBUF (display7<6>)
    ----------------------------------------
    Total                      6.191ns (4.888ns logic, 1.303ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            Inst_Decoder_key4x4/Col_3 (FF)
  Destination:       col<3> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_Decoder_key4x4/Col_3 to col<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.420  Inst_Decoder_key4x4/Col_3 (Inst_Decoder_key4x4/Col_3)
     OBUF:I->O                 3.272          col_3_OBUF (col<3>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.50 secs
 
--> 

Total memory usage is 273460 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    1 (   0 filtered)

