module demux1_4_tb;
wire [3:0] Y;
 reg [1:0] s;
reg din;
 demux1_4 uut (.Y0(Y0),.Y1(Y1),.Y2(Y2),.Y3(Y3), .s0(s1) .s1(s1), .din(din));
initial begin
 $dumpfile("dump.vcd");
 $dumpvars(1);
 din = 1;
 s = 2'b00;
#1 s = 2'b01;
#1 s = 2'b10;
#1 s = 2'b11;
end
initial begin
 $monitor("%t| Din = %d| s[1] = %d| s[0] = %d| Y[0] = %d| Y[1] = %d| Y[2] = %d| Y[3] = %d",
 $time, din, s[1], s[0], Y[0], Y[1], Y[2], Y[3]);
end
endmodule