Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Sep 13 10:24:41 2024
| Host         : DESKTOP-P2P8PNM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RISCVALU_timing_summary_routed.rpt -pb RISCVALU_timing_summary_routed.pb -rpx RISCVALU_timing_summary_routed.rpx -warn_on_violation
| Design       : RISCVALU
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                     14          
TIMING-20  Warning   Non-clocked latch                         3           
XDCH-2     Warning   Same min and max delay values on IO port  36          
LATCH-1    Advisory  Existing latches in the design            1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: ALUctl[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ALUctl[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ALUctl[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.702      -19.244                     16                   16        2.658        0.000                      0                   16           NA           NA                      NA                    NA  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
virtual_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -1.702      -19.244                     16                   16        2.658        0.000                      0                   16                                                                          


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group     From Clock     To Clock     
----------     ----------     --------     
(none)                                       
(none)         virtual_clock                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           16  Failing Endpoints,  Worst Slack       -1.702ns,  Total Violation      -19.244ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.658ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.702ns  (required time - arrival time)
  Source:                 A[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALUout[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        11.677ns  (logic 6.622ns (56.711%)  route 5.055ns (43.289%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1 MUXF7=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V2                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  A_IBUF[0]_inst/O
                         net (fo=9, routed)           1.531     2.992    A_IBUF[0]
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124     3.116 r  ALUout_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000     3.116    ALUout_OBUF[3]_inst_i_13_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.629 r  ALUout_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.629    ALUout_OBUF[3]_inst_i_5_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.944 r  ALUout_OBUF[8]_inst_i_3/O[3]
                         net (fo=1, routed)           1.855     5.799    data0[7]
    SLICE_X65Y87         LUT6 (Prop_lut6_I5_O)        0.307     6.106 r  ALUout_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.106    ALUout_OBUF[7]_inst_i_2_n_0
    SLICE_X65Y87         MUXF7 (Prop_muxf7_I0_O)      0.212     6.318 r  ALUout_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.669     7.987    ALUout_OBUF[7]
    E5                   OBUF (Prop_obuf_I_O)         3.691    11.677 r  ALUout_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.677    ALUout[7]
    E5                                                                r  ALUout[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -11.677    
  -------------------------------------------------------------------
                         slack                                 -1.702    

Slack (VIOLATED) :        -1.351ns  (required time - arrival time)
  Source:                 A[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALUout[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        11.326ns  (logic 6.345ns (56.023%)  route 4.981ns (43.977%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT6=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V2                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  A_IBUF[0]_inst/O
                         net (fo=9, routed)           1.531     2.992    A_IBUF[0]
    SLICE_X64Y33         LUT2 (Prop_lut2_I0_O)        0.124     3.116 r  ALUout_OBUF[3]_inst_i_13/O
                         net (fo=1, routed)           0.000     3.116    ALUout_OBUF[3]_inst_i_13_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.629 r  ALUout_OBUF[3]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.629    ALUout_OBUF[3]_inst_i_5_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  ALUout_OBUF[8]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    ALUout_OBUF[8]_inst_i_3_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.000 r  ALUout_OBUF[8]_inst_i_2/CO[0]
                         net (fo=1, routed)           0.418     4.418    data0[8]
    SLICE_X61Y35         LUT6 (Prop_lut6_I2_O)        0.367     4.785 r  ALUout_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.032     7.816    ALUout_OBUF[8]
    E6                   OBUF (Prop_obuf_I_O)         3.510    11.326 r  ALUout_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.326    ALUout[8]
    E6                                                                r  ALUout[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -11.326    
  -------------------------------------------------------------------
                         slack                                 -1.351    

Slack (VIOLATED) :        -1.316ns  (required time - arrival time)
  Source:                 A[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALUout[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        11.291ns  (logic 6.711ns (59.434%)  route 4.580ns (40.566%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1 MUXF7=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V2                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  A_IBUF[0]_inst/O
                         net (fo=9, routed)           1.402     2.862    A_IBUF[0]
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.124     2.986 r  ALUout_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.986    ALUout_OBUF[3]_inst_i_9_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.518 r  ALUout_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.518    ALUout_OBUF[3]_inst_i_4_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.852 r  ALUout_OBUF[15]_inst_i_3/O[1]
                         net (fo=1, routed)           0.815     4.668    data1[5]
    SLICE_X62Y44         LUT6 (Prop_lut6_I3_O)        0.303     4.971 r  ALUout_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     4.971    ALUout_OBUF[5]_inst_i_2_n_0
    SLICE_X62Y44         MUXF7 (Prop_muxf7_I0_O)      0.238     5.209 r  ALUout_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.363     7.572    ALUout_OBUF[5]
    E2                   OBUF (Prop_obuf_I_O)         3.719    11.291 r  ALUout_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.291    ALUout[5]
    E2                                                                r  ALUout[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                 -1.316    

Slack (VIOLATED) :        -1.305ns  (required time - arrival time)
  Source:                 A[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALUout[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        11.280ns  (logic 6.544ns (58.015%)  route 4.736ns (41.985%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1 MUXF7=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V2                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  A_IBUF[0]_inst/O
                         net (fo=9, routed)           1.402     2.862    A_IBUF[0]
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.124     2.986 r  ALUout_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.986    ALUout_OBUF[3]_inst_i_9_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.518 r  ALUout_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.518    ALUout_OBUF[3]_inst_i_4_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.740 r  ALUout_OBUF[15]_inst_i_3/O[0]
                         net (fo=1, routed)           1.014     4.754    data1[4]
    SLICE_X65Y51         LUT6 (Prop_lut6_I3_O)        0.299     5.053 r  ALUout_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.053    ALUout_OBUF[4]_inst_i_2_n_0
    SLICE_X65Y51         MUXF7 (Prop_muxf7_I0_O)      0.212     5.265 r  ALUout_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.321     7.586    ALUout_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         3.694    11.280 r  ALUout_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.280    ALUout[4]
    E1                                                                r  ALUout[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                 -1.305    

Slack (VIOLATED) :        -1.269ns  (required time - arrival time)
  Source:                 A[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALUout[12]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        11.244ns  (logic 6.278ns (55.836%)  route 4.966ns (44.164%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT4=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V2                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  A_IBUF[0]_inst/O
                         net (fo=9, routed)           1.402     2.862    A_IBUF[0]
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.124     2.986 r  ALUout_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.986    ALUout_OBUF[3]_inst_i_9_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.518 r  ALUout_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.518    ALUout_OBUF[3]_inst_i_4_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.632 r  ALUout_OBUF[15]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.632    ALUout_OBUF[15]_inst_i_3_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.854 r  ALUout_OBUF[15]_inst_i_2/O[0]
                         net (fo=3, routed)           0.448     4.302    data1__0[15]
    SLICE_X61Y33         LUT4 (Prop_lut4_I1_O)        0.299     4.601 r  ALUout_OBUF[15]_inst_i_1/O
                         net (fo=6, routed)           3.116     7.717    ALUout_OBUF[10]
    B3                   OBUF (Prop_obuf_I_O)         3.526    11.244 r  ALUout_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.244    ALUout[12]
    B3                                                                r  ALUout[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -11.244    
  -------------------------------------------------------------------
                         slack                                 -1.269    

Slack (VIOLATED) :        -1.252ns  (required time - arrival time)
  Source:                 A[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALUout[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        11.227ns  (logic 6.601ns (58.794%)  route 4.626ns (41.206%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1 MUXF7=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V2                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  A_IBUF[0]_inst/O
                         net (fo=9, routed)           1.402     2.862    A_IBUF[0]
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.124     2.986 r  ALUout_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.986    ALUout_OBUF[3]_inst_i_9_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.518 r  ALUout_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.518    ALUout_OBUF[3]_inst_i_4_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.757 r  ALUout_OBUF[15]_inst_i_3/O[2]
                         net (fo=1, routed)           1.163     4.921    data1[6]
    SLICE_X65Y57         LUT6 (Prop_lut6_I3_O)        0.302     5.223 r  ALUout_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.223    ALUout_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y57         MUXF7 (Prop_muxf7_I0_O)      0.238     5.461 r  ALUout_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.061     7.522    ALUout_OBUF[6]
    E3                   OBUF (Prop_obuf_I_O)         3.705    11.227 r  ALUout_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.227    ALUout[6]
    E3                                                                r  ALUout[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                 -1.252    

Slack (VIOLATED) :        -1.245ns  (required time - arrival time)
  Source:                 A[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALUout[9]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        11.220ns  (logic 6.273ns (55.908%)  route 4.947ns (44.092%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT5=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V2                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  A_IBUF[0]_inst/O
                         net (fo=9, routed)           1.402     2.862    A_IBUF[0]
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.124     2.986 r  ALUout_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.986    ALUout_OBUF[3]_inst_i_9_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.518 r  ALUout_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.518    ALUout_OBUF[3]_inst_i_4_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.632 r  ALUout_OBUF[15]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.632    ALUout_OBUF[15]_inst_i_3_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.854 r  ALUout_OBUF[15]_inst_i_2/O[0]
                         net (fo=3, routed)           0.651     4.505    data1__0[15]
    SLICE_X65Y41         LUT5 (Prop_lut5_I2_O)        0.299     4.804 r  ALUout_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.895     7.699    ALUout_OBUF[9]
    C3                   OBUF (Prop_obuf_I_O)         3.521    11.220 r  ALUout_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.220    ALUout[9]
    C3                                                                r  ALUout[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -11.220    
  -------------------------------------------------------------------
                         slack                                 -1.245    

Slack (VIOLATED) :        -1.233ns  (required time - arrival time)
  Source:                 A[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALUout[15]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        11.208ns  (logic 6.294ns (56.156%)  route 4.914ns (43.844%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT4=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V2                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  A_IBUF[0]_inst/O
                         net (fo=9, routed)           1.402     2.862    A_IBUF[0]
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.124     2.986 r  ALUout_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.986    ALUout_OBUF[3]_inst_i_9_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.518 r  ALUout_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.518    ALUout_OBUF[3]_inst_i_4_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.632 r  ALUout_OBUF[15]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.632    ALUout_OBUF[15]_inst_i_3_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.854 r  ALUout_OBUF[15]_inst_i_2/O[0]
                         net (fo=3, routed)           0.448     4.302    data1__0[15]
    SLICE_X61Y33         LUT4 (Prop_lut4_I1_O)        0.299     4.601 r  ALUout_OBUF[15]_inst_i_1/O
                         net (fo=6, routed)           3.065     7.666    ALUout_OBUF[10]
    A4                   OBUF (Prop_obuf_I_O)         3.542    11.208 r  ALUout_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.208    ALUout[15]
    A4                                                                r  ALUout[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -11.208    
  -------------------------------------------------------------------
                         slack                                 -1.233    

Slack (VIOLATED) :        -1.226ns  (required time - arrival time)
  Source:                 A[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALUout[14]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        11.201ns  (logic 6.279ns (56.055%)  route 4.922ns (43.945%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT4=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V2                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  A_IBUF[0]_inst/O
                         net (fo=9, routed)           1.402     2.862    A_IBUF[0]
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.124     2.986 r  ALUout_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.986    ALUout_OBUF[3]_inst_i_9_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.518 r  ALUout_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.518    ALUout_OBUF[3]_inst_i_4_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.632 r  ALUout_OBUF[15]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.632    ALUout_OBUF[15]_inst_i_3_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.854 r  ALUout_OBUF[15]_inst_i_2/O[0]
                         net (fo=3, routed)           0.448     4.302    data1__0[15]
    SLICE_X61Y33         LUT4 (Prop_lut4_I1_O)        0.299     4.601 r  ALUout_OBUF[15]_inst_i_1/O
                         net (fo=6, routed)           3.073     7.674    ALUout_OBUF[10]
    B4                   OBUF (Prop_obuf_I_O)         3.527    11.201 r  ALUout_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.201    ALUout[14]
    B4                                                                r  ALUout[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                 -1.226    

Slack (VIOLATED) :        -1.196ns  (required time - arrival time)
  Source:                 A[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALUout[13]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (virtual_clock rise@10.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        11.171ns  (logic 6.288ns (56.293%)  route 4.882ns (43.707%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT2=1 LUT4=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V2                                                0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  A_IBUF[0]_inst/O
                         net (fo=9, routed)           1.402     2.862    A_IBUF[0]
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.124     2.986 r  ALUout_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.986    ALUout_OBUF[3]_inst_i_9_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.518 r  ALUout_OBUF[3]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.518    ALUout_OBUF[3]_inst_i_4_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.632 r  ALUout_OBUF[15]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.632    ALUout_OBUF[15]_inst_i_3_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.854 r  ALUout_OBUF[15]_inst_i_2/O[0]
                         net (fo=3, routed)           0.448     4.302    data1__0[15]
    SLICE_X61Y33         LUT4 (Prop_lut4_I1_O)        0.299     4.601 r  ALUout_OBUF[15]_inst_i_1/O
                         net (fo=6, routed)           3.033     7.634    ALUout_OBUF[10]
    A3                   OBUF (Prop_obuf_I_O)         3.537    11.171 r  ALUout_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.171    ALUout[13]
    A3                                                                r  ALUout[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                         -11.171    
  -------------------------------------------------------------------
                         slack                                 -1.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.658ns  (arrival time - required time)
  Source:                 B[1]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALUout[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 1.628ns (60.685%)  route 1.055ns (39.315%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    N2                                                0.000     0.000 f  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    N2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  B_IBUF[1]_inst/O
                         net (fo=6, routed)           0.479     0.703    B_IBUF[1]
    SLICE_X64Y38         LUT5 (Prop_lut5_I3_O)        0.045     0.748 r  ALUout_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.748    ALUout_OBUF[1]_inst_i_3_n_0
    SLICE_X64Y38         MUXF7 (Prop_muxf7_I1_O)      0.075     0.823 r  ALUout_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.575     1.399    ALUout_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         1.284     2.683 r  ALUout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.683    ALUout[1]
    G2                                                                r  ALUout[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.668ns  (arrival time - required time)
  Source:                 B[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALUout[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 1.631ns (60.568%)  route 1.062ns (39.432%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    P1                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    P1                   IBUF (Prop_ibuf_I_O)         0.231     0.231 r  B_IBUF[0]_inst/O
                         net (fo=6, routed)           0.730     0.961    B_IBUF[0]
    SLICE_X65Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.006 r  ALUout_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.006    ALUout_OBUF[0]_inst_i_2_n_0
    SLICE_X65Y56         MUXF7 (Prop_muxf7_I0_O)      0.071     1.077 r  ALUout_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.408    ALUout_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         1.284     2.693 r  ALUout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.693    ALUout[0]
    G1                                                                r  ALUout[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.804ns  (arrival time - required time)
  Source:                 B[2]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALUout[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 1.616ns (57.120%)  route 1.213ns (42.880%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    N1                                                0.000     0.000 f  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    N1                   IBUF (Prop_ibuf_I_O)         0.220     0.220 f  B_IBUF[2]_inst/O
                         net (fo=6, routed)           0.702     0.922    B_IBUF[2]
    SLICE_X65Y46         LUT6 (Prop_lut6_I4_O)        0.045     0.967 r  ALUout_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.967    ALUout_OBUF[2]_inst_i_3_n_0
    SLICE_X65Y46         MUXF7 (Prop_muxf7_I1_O)      0.065     1.032 r  ALUout_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.511     1.543    ALUout_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         1.286     2.829 r  ALUout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.829    ALUout[2]
    F1                                                                r  ALUout[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  2.804    

Slack (MET) :             2.809ns  (arrival time - required time)
  Source:                 B[3]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALUout[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 1.626ns (57.386%)  route 1.208ns (42.614%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    M2                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    M2                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  B_IBUF[3]_inst/O
                         net (fo=6, routed)           0.761     0.995    B_IBUF[3]
    SLICE_X65Y53         LUT6 (Prop_lut6_I1_O)        0.045     1.040 r  ALUout_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.040    ALUout_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y53         MUXF7 (Prop_muxf7_I0_O)      0.062     1.102 r  ALUout_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.447     1.549    ALUout_OBUF[3]
    F2                   OBUF (Prop_obuf_I_O)         1.286     2.834 r  ALUout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.834    ALUout[3]
    F2                                                                r  ALUout[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  2.809    

Slack (MET) :             2.812ns  (arrival time - required time)
  Source:                 B[5]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALUout[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 1.642ns (57.871%)  route 1.195ns (42.129%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    L1                                                0.000     0.000 r  B[5] (IN)
                         net (fo=0)                   0.000     0.000    B[5]
    L1                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  B_IBUF[5]_inst/O
                         net (fo=6, routed)           0.597     0.814    B_IBUF[5]
    SLICE_X62Y44         LUT6 (Prop_lut6_I1_O)        0.045     0.859 r  ALUout_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.859    ALUout_OBUF[5]_inst_i_2_n_0
    SLICE_X62Y44         MUXF7 (Prop_muxf7_I0_O)      0.071     0.930 r  ALUout_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.598     1.528    ALUout_OBUF[5]
    E2                   OBUF (Prop_obuf_I_O)         1.309     2.837 r  ALUout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.837    ALUout[5]
    E2                                                                r  ALUout[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.825ns  (arrival time - required time)
  Source:                 B[6]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALUout[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 1.636ns (57.397%)  route 1.214ns (42.603%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    K2                                                0.000     0.000 r  B[6] (IN)
                         net (fo=0)                   0.000     0.000    B[6]
    K2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  B_IBUF[6]_inst/O
                         net (fo=6, routed)           0.712     0.938    B_IBUF[6]
    SLICE_X65Y57         LUT6 (Prop_lut6_I1_O)        0.045     0.983 r  ALUout_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.983    ALUout_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y57         MUXF7 (Prop_muxf7_I0_O)      0.071     1.054 r  ALUout_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.502     1.556    ALUout_OBUF[6]
    E3                   OBUF (Prop_obuf_I_O)         1.295     2.850 r  ALUout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.850    ALUout[6]
    E3                                                                r  ALUout[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.923ns  (arrival time - required time)
  Source:                 B[7]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALUout[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 1.608ns (54.534%)  route 1.340ns (45.466%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    K1                                                0.000     0.000 f  B[7] (IN)
                         net (fo=0)                   0.000     0.000    B[7]
    K1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  B_IBUF[7]_inst/O
                         net (fo=6, routed)           1.002     1.220    B_IBUF[7]
    SLICE_X65Y87         LUT5 (Prop_lut5_I3_O)        0.045     1.265 r  ALUout_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.265    ALUout_OBUF[7]_inst_i_3_n_0
    SLICE_X65Y87         MUXF7 (Prop_muxf7_I1_O)      0.065     1.330 r  ALUout_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.338     1.668    ALUout_OBUF[7]
    E5                   OBUF (Prop_obuf_I_O)         1.280     2.948 r  ALUout_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.948    ALUout[7]
    E5                                                                r  ALUout[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.948    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.946ns  (arrival time - required time)
  Source:                 A[7]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALUout[9]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 1.492ns (50.230%)  route 1.479ns (49.770%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    P2                                                0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    P2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  A_IBUF[7]_inst/O
                         net (fo=10, routed)          0.681     0.906    A_IBUF[7]
    SLICE_X65Y41         LUT5 (Prop_lut5_I0_O)        0.045     0.951 r  ALUout_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.798     1.749    ALUout_OBUF[9]
    C3                   OBUF (Prop_obuf_I_O)         1.222     2.971 r  ALUout_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.971    ALUout[9]
    C3                                                                r  ALUout[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.949ns  (arrival time - required time)
  Source:                 B[4]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALUout[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 1.612ns (54.195%)  route 1.362ns (45.805%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    M1                                                0.000     0.000 f  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    M1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  B_IBUF[4]_inst/O
                         net (fo=6, routed)           0.785     1.003    B_IBUF[4]
    SLICE_X65Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.048 r  ALUout_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.048    ALUout_OBUF[4]_inst_i_3_n_0
    SLICE_X65Y51         MUXF7 (Prop_muxf7_I1_O)      0.065     1.113 r  ALUout_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.578     1.691    ALUout_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         1.283     2.974 r  ALUout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.974    ALUout[4]
    E1                                                                r  ALUout[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             3.026ns  (arrival time - required time)
  Source:                 A[6]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALUout[8]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 1.472ns (48.233%)  route 1.579ns (51.767%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Input Delay:            0.000ns
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    R1                                                0.000     0.000 r  A[6] (IN)
                         net (fo=0)                   0.000     0.000    A[6]
    R1                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  A_IBUF[6]_inst/O
                         net (fo=10, routed)          0.738     0.954    A_IBUF[6]
    SLICE_X61Y35         LUT6 (Prop_lut6_I0_O)        0.045     0.999 r  ALUout_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.842     1.840    ALUout_OBUF[8]
    E6                   OBUF (Prop_obuf_I_O)         1.211     3.051 r  ALUout_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.051    ALUout[8]
    E6                                                                r  ALUout[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  3.026    






--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ALUop_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ALUout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.063ns  (logic 4.652ns (51.325%)  route 4.411ns (48.675%))
  Logic Levels:           4  (LDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  ALUop_reg[1]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ALUop_reg[1]/Q
                         net (fo=19, routed)          2.742     3.367    ALUop[1]
    SLICE_X65Y87         LUT6 (Prop_lut6_I2_O)        0.124     3.491 r  ALUout_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.491    ALUout_OBUF[7]_inst_i_2_n_0
    SLICE_X65Y87         MUXF7 (Prop_muxf7_I0_O)      0.212     3.703 r  ALUout_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.669     5.372    ALUout_OBUF[7]
    E5                   OBUF (Prop_obuf_I_O)         3.691     9.063 r  ALUout_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.063    ALUout[7]
    E5                                                                r  ALUout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUop_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ALUout[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.052ns  (logic 4.275ns (47.230%)  route 4.777ns (52.770%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  ALUop_reg[1]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  ALUop_reg[1]/Q
                         net (fo=19, routed)          1.661     2.286    ALUop[1]
    SLICE_X61Y33         LUT4 (Prop_lut4_I3_O)        0.124     2.410 r  ALUout_OBUF[15]_inst_i_1/O
                         net (fo=6, routed)           3.116     5.526    ALUout_OBUF[10]
    B3                   OBUF (Prop_obuf_I_O)         3.526     9.052 r  ALUout_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.052    ALUout[12]
    B3                                                                r  ALUout[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUop_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ALUout[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.017ns  (logic 4.291ns (47.594%)  route 4.725ns (52.406%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  ALUop_reg[1]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  ALUop_reg[1]/Q
                         net (fo=19, routed)          1.661     2.286    ALUop[1]
    SLICE_X61Y33         LUT4 (Prop_lut4_I3_O)        0.124     2.410 r  ALUout_OBUF[15]_inst_i_1/O
                         net (fo=6, routed)           3.065     5.474    ALUout_OBUF[10]
    A4                   OBUF (Prop_obuf_I_O)         3.542     9.017 r  ALUout_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.017    ALUout[15]
    A4                                                                r  ALUout[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUop_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ALUout[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.010ns  (logic 4.276ns (47.462%)  route 4.734ns (52.538%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  ALUop_reg[1]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  ALUop_reg[1]/Q
                         net (fo=19, routed)          1.661     2.286    ALUop[1]
    SLICE_X61Y33         LUT4 (Prop_lut4_I3_O)        0.124     2.410 r  ALUout_OBUF[15]_inst_i_1/O
                         net (fo=6, routed)           3.073     5.483    ALUout_OBUF[10]
    B4                   OBUF (Prop_obuf_I_O)         3.527     9.010 r  ALUout_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.010    ALUout[14]
    B4                                                                r  ALUout[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUop_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ALUout[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.979ns  (logic 4.286ns (47.729%)  route 4.694ns (52.271%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  ALUop_reg[1]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  ALUop_reg[1]/Q
                         net (fo=19, routed)          1.661     2.286    ALUop[1]
    SLICE_X61Y33         LUT4 (Prop_lut4_I3_O)        0.124     2.410 r  ALUout_OBUF[15]_inst_i_1/O
                         net (fo=6, routed)           3.033     5.443    ALUout_OBUF[10]
    A3                   OBUF (Prop_obuf_I_O)         3.537     8.979 r  ALUout_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.979    ALUout[13]
    A3                                                                r  ALUout[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUop_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ALUout[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.966ns  (logic 4.286ns (47.805%)  route 4.680ns (52.195%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  ALUop_reg[1]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  ALUop_reg[1]/Q
                         net (fo=19, routed)          1.661     2.286    ALUop[1]
    SLICE_X61Y33         LUT4 (Prop_lut4_I3_O)        0.124     2.410 r  ALUout_OBUF[15]_inst_i_1/O
                         net (fo=6, routed)           3.019     5.429    ALUout_OBUF[10]
    A2                   OBUF (Prop_obuf_I_O)         3.537     8.966 r  ALUout_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.966    ALUout[11]
    A2                                                                r  ALUout[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUop_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ALUout[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.943ns  (logic 4.282ns (47.886%)  route 4.660ns (52.114%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  ALUop_reg[1]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  ALUop_reg[1]/Q
                         net (fo=19, routed)          1.661     2.286    ALUop[1]
    SLICE_X61Y33         LUT4 (Prop_lut4_I3_O)        0.124     2.410 r  ALUout_OBUF[15]_inst_i_1/O
                         net (fo=6, routed)           3.000     5.409    ALUout_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.533     8.943 r  ALUout_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.943    ALUout[10]
    B2                                                                r  ALUout[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUop_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ALUout[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.810ns  (logic 4.259ns (48.340%)  route 4.551ns (51.660%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  ALUop_reg[1]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  ALUop_reg[1]/Q
                         net (fo=19, routed)          1.520     2.145    ALUop[1]
    SLICE_X61Y35         LUT6 (Prop_lut6_I5_O)        0.124     2.269 r  ALUout_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.032     5.300    ALUout_OBUF[8]
    E6                   OBUF (Prop_obuf_I_O)         3.510     8.810 r  ALUout_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.810    ALUout[8]
    E6                                                                r  ALUout[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUop_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ALUout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.424ns  (logic 4.699ns (55.783%)  route 3.725ns (44.217%))
  Logic Levels:           4  (LDCE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  ALUop_reg[1]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ALUop_reg[1]/Q
                         net (fo=19, routed)          1.664     2.289    ALUop[1]
    SLICE_X65Y57         LUT5 (Prop_lut5_I1_O)        0.124     2.413 r  ALUout_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.413    ALUout_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y57         MUXF7 (Prop_muxf7_I1_O)      0.245     2.658 r  ALUout_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.061     4.719    ALUout_OBUF[6]
    E3                   OBUF (Prop_obuf_I_O)         3.705     8.424 r  ALUout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.424    ALUout[6]
    E3                                                                r  ALUout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUop_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ALUout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.420ns  (logic 4.684ns (55.628%)  route 3.736ns (44.372%))
  Logic Levels:           4  (LDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  ALUop_reg[1]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ALUop_reg[1]/Q
                         net (fo=19, routed)          1.465     2.090    ALUop[1]
    SLICE_X64Y38         LUT6 (Prop_lut6_I2_O)        0.124     2.214 r  ALUout_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.214    ALUout_OBUF[1]_inst_i_2_n_0
    SLICE_X64Y38         MUXF7 (Prop_muxf7_I0_O)      0.241     2.455 r  ALUout_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.271     4.726    ALUout_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         3.694     8.420 r  ALUout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.420    ALUout[1]
    G2                                                                r  ALUout[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ALUop_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ALUout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.574ns (71.825%)  route 0.618ns (28.175%))
  Logic Levels:           4  (LDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  ALUop_reg[0]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ALUop_reg[0]/Q
                         net (fo=19, routed)          0.106     0.284    ALUop[0]
    SLICE_X65Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.329 r  ALUout_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.329    ALUout_OBUF[2]_inst_i_3_n_0
    SLICE_X65Y46         MUXF7 (Prop_muxf7_I1_O)      0.065     0.394 r  ALUout_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.511     0.906    ALUout_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         1.286     2.192 r  ALUout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.192    ALUout[2]
    F1                                                                r  ALUout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUop_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ALUout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.359ns  (logic 1.555ns (65.913%)  route 0.804ns (34.087%))
  Logic Levels:           3  (LDCE=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  ALUop_reg[2]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ALUop_reg[2]/Q
                         net (fo=11, routed)          0.473     0.651    ALUop[2]
    SLICE_X65Y56         MUXF7 (Prop_muxf7_S_O)       0.093     0.744 r  ALUout_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.075    ALUout_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         1.284     2.359 r  ALUout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.359    ALUout[0]
    G1                                                                r  ALUout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUop_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ALUout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.395ns  (logic 1.574ns (65.713%)  route 0.821ns (34.287%))
  Logic Levels:           4  (LDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  ALUop_reg[0]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ALUop_reg[0]/Q
                         net (fo=19, routed)          0.374     0.552    ALUop[0]
    SLICE_X65Y53         LUT6 (Prop_lut6_I3_O)        0.045     0.597 r  ALUout_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.597    ALUout_OBUF[3]_inst_i_3_n_0
    SLICE_X65Y53         MUXF7 (Prop_muxf7_I1_O)      0.065     0.662 r  ALUout_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.447     1.109    ALUout_OBUF[3]
    F2                   OBUF (Prop_obuf_I_O)         1.286     2.395 r  ALUout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.395    ALUout[3]
    F2                                                                r  ALUout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUop_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ALUout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.414ns  (logic 1.606ns (66.518%)  route 0.808ns (33.482%))
  Logic Levels:           4  (LDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  ALUop_reg[1]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ALUop_reg[1]/Q
                         net (fo=19, routed)          0.210     0.388    ALUop[1]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.045     0.433 r  ALUout_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.433    ALUout_OBUF[5]_inst_i_3_n_0
    SLICE_X62Y44         MUXF7 (Prop_muxf7_I1_O)      0.074     0.507 r  ALUout_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.598     1.105    ALUout_OBUF[5]
    E2                   OBUF (Prop_obuf_I_O)         1.309     2.414 r  ALUout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.414    ALUout[5]
    E2                                                                r  ALUout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUop_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ALUout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.546ns  (logic 1.546ns (60.748%)  route 0.999ns (39.252%))
  Logic Levels:           3  (LDCE=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  ALUop_reg[2]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ALUop_reg[2]/Q
                         net (fo=11, routed)          0.422     0.600    ALUop[2]
    SLICE_X65Y51         MUXF7 (Prop_muxf7_S_O)       0.085     0.685 r  ALUout_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.578     1.262    ALUout_OBUF[4]
    E1                   OBUF (Prop_obuf_I_O)         1.283     2.546 r  ALUout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.546    ALUout[4]
    E1                                                                r  ALUout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUop_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ALUout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.608ns  (logic 1.592ns (61.043%)  route 1.016ns (38.957%))
  Logic Levels:           4  (LDCE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  ALUop_reg[0]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ALUop_reg[0]/Q
                         net (fo=19, routed)          0.514     0.692    ALUop[0]
    SLICE_X65Y57         LUT5 (Prop_lut5_I2_O)        0.045     0.737 r  ALUout_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.737    ALUout_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y57         MUXF7 (Prop_muxf7_I1_O)      0.074     0.811 r  ALUout_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.502     1.313    ALUout_OBUF[6]
    E3                   OBUF (Prop_obuf_I_O)         1.295     2.608 r  ALUout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.608    ALUout[6]
    E3                                                                r  ALUout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUop_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ALUout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.631ns  (logic 1.580ns (60.054%)  route 1.051ns (39.946%))
  Logic Levels:           4  (LDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  ALUop_reg[0]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ALUop_reg[0]/Q
                         net (fo=19, routed)          0.476     0.654    ALUop[0]
    SLICE_X64Y38         LUT6 (Prop_lut6_I4_O)        0.045     0.699 r  ALUout_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.699    ALUout_OBUF[1]_inst_i_2_n_0
    SLICE_X64Y38         MUXF7 (Prop_muxf7_I0_O)      0.073     0.772 r  ALUout_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.575     1.347    ALUout_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         1.284     2.631 r  ALUout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.631    ALUout[1]
    G2                                                                r  ALUout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUop_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ALUout[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.681ns  (logic 1.445ns (53.907%)  route 1.236ns (46.093%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  ALUop_reg[2]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ALUop_reg[2]/Q
                         net (fo=11, routed)          0.438     0.616    ALUop[2]
    SLICE_X65Y41         LUT5 (Prop_lut5_I1_O)        0.045     0.661 r  ALUout_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.798     1.459    ALUout_OBUF[9]
    C3                   OBUF (Prop_obuf_I_O)         1.222     2.681 r  ALUout_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.681    ALUout[9]
    C3                                                                r  ALUout[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUop_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ALUout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.759ns  (logic 1.568ns (56.817%)  route 1.191ns (43.183%))
  Logic Levels:           4  (LDCE=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  ALUop_reg[0]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ALUop_reg[0]/Q
                         net (fo=19, routed)          0.853     1.031    ALUop[0]
    SLICE_X65Y87         LUT5 (Prop_lut5_I2_O)        0.045     1.076 r  ALUout_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.076    ALUout_OBUF[7]_inst_i_3_n_0
    SLICE_X65Y87         MUXF7 (Prop_muxf7_I1_O)      0.065     1.141 r  ALUout_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.338     1.479    ALUout_OBUF[7]
    E5                   OBUF (Prop_obuf_I_O)         1.280     2.759 r  ALUout_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.759    ALUout[7]
    E5                                                                r  ALUout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUop_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ALUout[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.857ns  (logic 1.434ns (50.181%)  route 1.423ns (49.819%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  ALUop_reg[0]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ALUop_reg[0]/Q
                         net (fo=19, routed)          0.582     0.760    ALUop[0]
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.805 r  ALUout_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.842     1.646    ALUout_OBUF[8]
    E6                   OBUF (Prop_obuf_I_O)         1.211     2.857 r  ALUout_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.857    ALUout[8]
    E6                                                                r  ALUout[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  virtual_clock
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ALUctl[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALUop_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.576ns  (logic 1.602ns (44.807%)  route 1.974ns (55.193%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  ALUctl[0] (IN)
                         net (fo=0)                   0.000     0.000    ALUctl[0]
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  ALUctl_IBUF[0]_inst/O
                         net (fo=3, routed)           1.592     3.048    ALUctl_IBUF[0]
    SLICE_X64Y46         LUT4 (Prop_lut4_I2_O)        0.146     3.194 r  ALUop_reg[1]_i_1/O
                         net (fo=1, routed)           0.382     3.576    ALUop_reg[1]_i_1_n_0
    SLICE_X64Y46         LDCE                                         r  ALUop_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUctl[2]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALUop_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.526ns  (logic 1.607ns (45.585%)  route 1.919ns (54.415%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    H2                                                0.000     0.000 r  ALUctl[2] (IN)
                         net (fo=0)                   0.000     0.000    ALUctl[2]
    H2                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  ALUctl_IBUF[2]_inst/O
                         net (fo=4, routed)           1.583     3.040    ALUctl_IBUF[2]
    SLICE_X64Y46         LUT2 (Prop_lut2_I1_O)        0.150     3.190 r  ALUop_reg[0]_i_1/O
                         net (fo=1, routed)           0.336     3.526    ALUop_reg[0]_i_1_n_0
    SLICE_X64Y46         LDCE                                         r  ALUop_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUctl[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALUop_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.504ns  (logic 1.580ns (45.112%)  route 1.923ns (54.888%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  ALUctl[0] (IN)
                         net (fo=0)                   0.000     0.000    ALUctl[0]
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  ALUctl_IBUF[0]_inst/O
                         net (fo=3, routed)           1.592     3.048    ALUctl_IBUF[0]
    SLICE_X64Y46         LUT4 (Prop_lut4_I0_O)        0.124     3.172 r  ALUop_reg[2]_i_1/O
                         net (fo=1, routed)           0.331     3.504    ALUop_reg[2]_i_1_n_0
    SLICE_X64Y46         LDCE                                         r  ALUop_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ALUctl[3]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALUop_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.858ns  (logic 0.275ns (32.014%)  route 0.583ns (67.986%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    J1                                                0.000     0.000 r  ALUctl[3] (IN)
                         net (fo=0)                   0.000     0.000    ALUctl[3]
    J1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  ALUctl_IBUF[3]_inst/O
                         net (fo=3, routed)           0.473     0.702    ALUctl_IBUF[3]
    SLICE_X64Y46         LUT4 (Prop_lut4_I3_O)        0.045     0.747 r  ALUop_reg[2]_i_1/O
                         net (fo=1, routed)           0.110     0.858    ALUop_reg[2]_i_1_n_0
    SLICE_X64Y46         LDCE                                         r  ALUop_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUctl[3]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALUop_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.870ns  (logic 0.278ns (31.919%)  route 0.592ns (68.081%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    J1                                                0.000     0.000 r  ALUctl[3] (IN)
                         net (fo=0)                   0.000     0.000    ALUctl[3]
    J1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  ALUctl_IBUF[3]_inst/O
                         net (fo=3, routed)           0.473     0.702    ALUctl_IBUF[3]
    SLICE_X64Y46         LUT4 (Prop_lut4_I3_O)        0.048     0.750 r  ALUop_reg[1]_i_1/O
                         net (fo=1, routed)           0.119     0.870    ALUop_reg[1]_i_1_n_0
    SLICE_X64Y46         LDCE                                         r  ALUop_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUctl[0]
                            (input port clocked by virtual_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ALUop_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.946ns  (logic 0.268ns (28.276%)  route 0.679ns (71.724%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  ALUctl[0] (IN)
                         net (fo=0)                   0.000     0.000    ALUctl[0]
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  ALUctl_IBUF[0]_inst/O
                         net (fo=3, routed)           0.563     0.787    ALUctl_IBUF[0]
    SLICE_X64Y46         LUT2 (Prop_lut2_I0_O)        0.043     0.830 r  ALUop_reg[0]_i_1/O
                         net (fo=1, routed)           0.116     0.946    ALUop_reg[0]_i_1_n_0
    SLICE_X64Y46         LDCE                                         r  ALUop_reg[0]/D
  -------------------------------------------------------------------    -------------------





