# digital-logic-design-project
 to design and implement a processor which supports instruction set: (SUB, ADD, AND, OR, XOR, ADDI, SUBI, ANDI, ORI, XORI, LD, ST, JUMP, PUSH, POP, BE, BNE). Processor will have 10 bits address width and 20 bits data width.
