#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027b7f59bd00 .scope module, "main" "main" 2 1;
 .timescale 0 0;
v0000027b7f65f8a0_0 .var "alu_enable", 0 0;
v0000027b7f65f940_0 .net "carry_flag", 0 0, v0000027b7f5e1a90_0;  1 drivers
v0000027b7f65fee0_0 .var "clk", 0 0;
v0000027b7f65fbc0_0 .var "data_bus_in", 7 0;
v0000027b7f65fe40_0 .net "data_bus_out", 7 0, L_0000027b7f661490;  1 drivers
v0000027b7f65f1c0_0 .var "immediate_input", 7 0;
v0000027b7f65f9e0_0 .var "instruction", 3 0;
v0000027b7f65fc60_0 .var "mem_enable", 0 0;
v0000027b7f65f260_0 .var "mode", 2 0;
v0000027b7f65fd00_0 .var "read_write", 0 0;
v0000027b7f65fda0_0 .var "register_select", 1 0;
v0000027b7f660ef0_0 .net "sum", 7 0, L_0000027b7f601880;  1 drivers
v0000027b7f6603b0_0 .net "zero_flag", 0 0, v0000027b7f5e1b30_0;  1 drivers
S_0000027b7f5f0a00 .scope module, "alu" "alu" 2 39, 3 1 0, S_0000027b7f59bd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 3 "mode";
    .port_info 3 /INPUT 8 "in_a";
    .port_info 4 /INPUT 8 "in_b";
    .port_info 5 /OUTPUT 8 "out";
    .port_info 6 /OUTPUT 1 "flag_zero";
    .port_info 7 /OUTPUT 1 "flag_carry";
P_0000027b7f5dae80 .param/l "N" 0 3 11, +C4<00000000000000000000000000001000>;
L_0000027b7f601880 .functor BUFZ 8, v0000027b7f59b720_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000027b7f59b720_0 .var "buf_out", 7 0;
v0000027b7f59be90_0 .net "clk", 0 0, v0000027b7f65fee0_0;  1 drivers
v0000027b7f59ea60_0 .net "enable", 0 0, v0000027b7f65f8a0_0;  1 drivers
v0000027b7f5e1a90_0 .var "flag_carry", 0 0;
v0000027b7f5e1b30_0 .var "flag_zero", 0 0;
v0000027b7f65f300_0 .net "in_a", 7 0, v0000027b7f65f1c0_0;  1 drivers
v0000027b7f65ff80_0 .net "in_b", 7 0, L_0000027b7f661490;  alias, 1 drivers
v0000027b7f65f440_0 .net "mode", 2 0, v0000027b7f65f260_0;  1 drivers
v0000027b7f65f080_0 .net "out", 7 0, L_0000027b7f601880;  alias, 1 drivers
v0000027b7f65f580_0 .var "temp_reg", 7 0;
E_0000027b7f5dc400 .event posedge, v0000027b7f59be90_0;
S_0000027b7f5f0b90 .scope module, "registers" "registers" 2 37, 4 1 0, S_0000027b7f59bd00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "register_select";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "mem_enable";
    .port_info 3 /INPUT 1 "read_write";
    .port_info 4 /INPUT 8 "data_bus_in";
    .port_info 5 /OUTPUT 8 "data_bus_out";
L_0000027b7f6a0088 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000027b7f65f620_0 .net/2u *"_ivl_0", 7 0, L_0000027b7f6a0088;  1 drivers
v0000027b7f65f760_0 .net "clk", 0 0, v0000027b7f65fee0_0;  alias, 1 drivers
v0000027b7f65fa80_0 .net "data_bus_in", 7 0, v0000027b7f65fbc0_0;  1 drivers
v0000027b7f65f3a0_0 .net "data_bus_out", 7 0, L_0000027b7f661490;  alias, 1 drivers
v0000027b7f65f6c0_0 .net "mem_enable", 0 0, v0000027b7f65fc60_0;  1 drivers
v0000027b7f65fb20_0 .net "read_write", 0 0, v0000027b7f65fd00_0;  1 drivers
v0000027b7f65f4e0 .array "register_array", 0 1, 7 0;
v0000027b7f65f120_0 .net "register_select", 1 0, v0000027b7f65fda0_0;  1 drivers
v0000027b7f65f800_0 .var "temp_reg", 7 0;
L_0000027b7f661490 .functor MUXZ 8, L_0000027b7f6a0088, v0000027b7f65f800_0, v0000027b7f65fd00_0, C4<>;
    .scope S_0000027b7f5f0b90;
T_0 ;
    %wait E_0000027b7f5dc400;
    %load/vec4 v0000027b7f65f6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000027b7f65fb20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0000027b7f65f120_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0000027b7f65f4e0, 4;
    %store/vec4 v0000027b7f65f800_0, 0, 8;
    %load/vec4 v0000027b7f65f120_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0000027b7f65f4e0, 4;
    %vpi_call 4 21 "$display", "READ   - Address=%d, Register_contents: %d", v0000027b7f65f120_0, S<0,vec4,u8> {1 0 0};
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0000027b7f65fa80_0;
    %load/vec4 v0000027b7f65f120_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0000027b7f65f4e0, 4, 0;
    %load/vec4 v0000027b7f65f120_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0000027b7f65f4e0, 4;
    %vpi_call 4 25 "$display", "WRITE   - Address=%d, Register_contents: %d", v0000027b7f65f120_0, S<0,vec4,u8> {1 0 0};
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027b7f5f0a00;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f5e1a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f5e1b30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027b7f65f580_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0000027b7f5f0a00;
T_2 ;
    %wait E_0000027b7f5dc400;
    %load/vec4 v0000027b7f59ea60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000027b7f65f440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000027b7f59b720_0, 0, 8;
    %jmp T_2.11;
T_2.2 ;
    %load/vec4 v0000027b7f65f300_0;
    %pad/u 9;
    %load/vec4 v0000027b7f65ff80_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0000027b7f59b720_0, 0, 8;
    %store/vec4 v0000027b7f5e1a90_0, 0, 1;
    %jmp T_2.11;
T_2.3 ;
    %load/vec4 v0000027b7f65f300_0;
    %pad/u 9;
    %load/vec4 v0000027b7f65ff80_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v0000027b7f65f580_0, 0, 8;
    %store/vec4 v0000027b7f5e1a90_0, 0, 1;
    %jmp T_2.11;
T_2.4 ;
    %load/vec4 v0000027b7f65f300_0;
    %pad/u 9;
    %load/vec4 v0000027b7f65ff80_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v0000027b7f59b720_0, 0, 8;
    %store/vec4 v0000027b7f5e1a90_0, 0, 1;
    %jmp T_2.11;
T_2.5 ;
    %load/vec4 v0000027b7f65f300_0;
    %pad/u 9;
    %addi 1, 0, 9;
    %split/vec4 8;
    %store/vec4 v0000027b7f59b720_0, 0, 8;
    %store/vec4 v0000027b7f5e1a90_0, 0, 1;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v0000027b7f65f300_0;
    %pad/u 9;
    %subi 1, 0, 9;
    %split/vec4 8;
    %store/vec4 v0000027b7f59b720_0, 0, 8;
    %store/vec4 v0000027b7f5e1a90_0, 0, 1;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v0000027b7f65f300_0;
    %load/vec4 v0000027b7f65ff80_0;
    %and;
    %store/vec4 v0000027b7f59b720_0, 0, 8;
    %jmp T_2.11;
T_2.8 ;
    %load/vec4 v0000027b7f65f300_0;
    %load/vec4 v0000027b7f65ff80_0;
    %or;
    %store/vec4 v0000027b7f59b720_0, 0, 8;
    %jmp T_2.11;
T_2.9 ;
    %load/vec4 v0000027b7f65f300_0;
    %load/vec4 v0000027b7f65ff80_0;
    %xor;
    %store/vec4 v0000027b7f59b720_0, 0, 8;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %vpi_call 3 46 "$display", "Operation Complete!" {0 0 0};
    %load/vec4 v0000027b7f59b720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000027b7f65f580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %pad/s 1;
    %store/vec4 v0000027b7f5e1b30_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027b7f59bd00;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65fee0_0, 0, 1;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000027b7f65f9e0_0, 0, 4;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000027b7f65f1c0_0, 0, 8;
T_3.0 ;
    %delay 20, 0;
    %load/vec4 v0000027b7f65fee0_0;
    %inv;
    %store/vec4 v0000027b7f65fee0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0000027b7f59bd00;
T_4 ;
    %load/vec4 v0000027b7f65f9e0_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.0 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65fd00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027b7f65fda0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65f8a0_0, 0, 1;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v0000027b7f65fbc0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000027b7f65f260_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65fd00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027b7f65fda0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65f8a0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65fc60_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65f8a0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65fd00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027b7f65fda0_0, 0, 2;
    %load/vec4 v0000027b7f660ef0_0;
    %store/vec4 v0000027b7f65fbc0_0, 0, 8;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65fd00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027b7f65fda0_0, 0, 2;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65fc60_0, 0, 1;
    %jmp T_4.6;
T_4.1 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65fd00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027b7f65fda0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65f8a0_0, 0, 1;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v0000027b7f65fbc0_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000027b7f65f260_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65fd00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027b7f65fda0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65f8a0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65fc60_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65f8a0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65fd00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027b7f65fda0_0, 0, 2;
    %load/vec4 v0000027b7f660ef0_0;
    %store/vec4 v0000027b7f65fbc0_0, 0, 8;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65fd00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027b7f65fda0_0, 0, 2;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65fc60_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65fd00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027b7f65fda0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65f8a0_0, 0, 1;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v0000027b7f65fbc0_0, 0, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000027b7f65f260_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65fd00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027b7f65fda0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65f8a0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65fc60_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65f8a0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65fd00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027b7f65fda0_0, 0, 2;
    %load/vec4 v0000027b7f660ef0_0;
    %store/vec4 v0000027b7f65fbc0_0, 0, 8;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65fd00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027b7f65fda0_0, 0, 2;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65fc60_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65fd00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027b7f65fda0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65f8a0_0, 0, 1;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v0000027b7f65fbc0_0, 0, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000027b7f65f260_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65fd00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027b7f65fda0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65f8a0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65fc60_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65f8a0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65fd00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027b7f65fda0_0, 0, 2;
    %load/vec4 v0000027b7f660ef0_0;
    %store/vec4 v0000027b7f65fbc0_0, 0, 8;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65fd00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027b7f65fda0_0, 0, 2;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65fc60_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65fd00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027b7f65fda0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65f8a0_0, 0, 1;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v0000027b7f65fbc0_0, 0, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000027b7f65f260_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65fd00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027b7f65fda0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65f8a0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65fc60_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65f8a0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65fd00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027b7f65fda0_0, 0, 2;
    %load/vec4 v0000027b7f660ef0_0;
    %store/vec4 v0000027b7f65fbc0_0, 0, 8;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65fd00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027b7f65fda0_0, 0, 2;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65fc60_0, 0, 1;
    %jmp T_4.6;
T_4.5 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65fd00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027b7f65fda0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65f8a0_0, 0, 1;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v0000027b7f65fbc0_0, 0, 8;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000027b7f65f260_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65fd00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000027b7f65fda0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65f8a0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65fc60_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65f8a0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65fd00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027b7f65fda0_0, 0, 2;
    %load/vec4 v0000027b7f660ef0_0;
    %store/vec4 v0000027b7f65fbc0_0, 0, 8;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b7f65fd00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000027b7f65fda0_0, 0, 2;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b7f65fc60_0, 0, 1;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %end;
    .thread T_4;
    .scope S_0000027b7f59bd00;
T_5 ;
    %vpi_call 2 129 "$monitor", "time = %2d, A = %d, data_bus_out = %d, SUM = %b, zero_flag = %b, carry_flag = %b", $time, v0000027b7f65f1c0_0, v0000027b7f65fe40_0, v0000027b7f660ef0_0, v0000027b7f6603b0_0, v0000027b7f65f940_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "main.v";
    "alu\alu.v";
    "registers\registers.v";
