/*
 * 
 *
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2021 Broadcom Inc. All rights reserved.
 *
 * J2X INTERRUPTS H
 * Auto jenerated by create_regs.pl
 */

#ifndef _J2X_INTR_H_
#define _J2X_INTR_H_

int soc_j2x_nof_interrupts(
    int unit,
    int *nof_interrupts);
int j2x_interrupts_array_init(
    int unit);
void j2x_interrupts_array_deinit(
    int unit);
int soc_j2x_interrupts_init(
    int unit);
int soc_j2x_interrupts_deinit(
    int unit);
int soc_j2x_interrupts_disable(
    int unit);
int soc_j2x_ser_init(
    int unit);

typedef enum
{
    J2X_INT_ARB_ERROR_ECC = 0,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_INT = 1,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_INT = 2,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_INT = 3,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_INT = 4,
    J2X_INT_ARB_TX_COLLISION_INT = 5,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_INT = 6,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_INT = 7,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_INT = 8,
    J2X_INT_ARB_TX_CREDITS_UNERFLOW_INT = 9,
    J2X_INT_ARB_ECC_ECC_1B_ERR_INT = 10,
    J2X_INT_ARB_ECC_ECC_2B_ERR_INT = 11,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_Q_PM_0_FIFOS_OVERFLOW_INTERRUPT_0 = 12,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_Q_PM_0_FIFOS_OVERFLOW_INTERRUPT_1 = 13,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_Q_PM_0_FIFOS_OVERFLOW_INTERRUPT_2 = 14,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_Q_PM_1_FIFOS_OVERFLOW_INTERRUPT_0 = 15,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_Q_PM_1_FIFOS_OVERFLOW_INTERRUPT_1 = 16,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_Q_PM_1_FIFOS_OVERFLOW_INTERRUPT_2 = 17,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_TMAC_FIFOS_OVERFLOW_INTERRUPT_0 = 18,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_TMAC_FIFOS_OVERFLOW_INTERRUPT_1 = 19,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_TMAC_FIFOS_OVERFLOW_INTERRUPT_2 = 20,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_0 = 21,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_1 = 22,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_2 = 23,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_3 = 24,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_4 = 25,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_5 = 26,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_6 = 27,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_7 = 28,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_8 = 29,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_9 = 30,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_10 = 31,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_11 = 32,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_12 = 33,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_13 = 34,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_14 = 35,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_15 = 36,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_16 = 37,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_17 = 38,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_18 = 39,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_19 = 40,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_20 = 41,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_21 = 42,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_22 = 43,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_23 = 44,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_24 = 45,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_25 = 46,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_26 = 47,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_27 = 48,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_28 = 49,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_29 = 50,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_30 = 51,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_31 = 52,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_32 = 53,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_33 = 54,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_34 = 55,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_35 = 56,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_36 = 57,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_37 = 58,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_38 = 59,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_39 = 60,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_40 = 61,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_41 = 62,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_42 = 63,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_43 = 64,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_44 = 65,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_45 = 66,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_46 = 67,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_47 = 68,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_48 = 69,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_49 = 70,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_50 = 71,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_51 = 72,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_52 = 73,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_53 = 74,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_54 = 75,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_55 = 76,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_56 = 77,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_57 = 78,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_58 = 79,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_59 = 80,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_60 = 81,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_61 = 82,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_62 = 83,
    J2X_INT_ARB_RX_FIFOS_OVERFLOW_RX_PM_FIFOS_OVERFLOW_INTERRUPT_63 = 84,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_Q_PM_0_FIFOS_UNDERFLOW_INTERRUPT_0 = 85,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_Q_PM_0_FIFOS_UNDERFLOW_INTERRUPT_1 = 86,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_Q_PM_0_FIFOS_UNDERFLOW_INTERRUPT_2 = 87,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_Q_PM_1_FIFOS_UNDERFLOW_INTERRUPT_0 = 88,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_Q_PM_1_FIFOS_UNDERFLOW_INTERRUPT_1 = 89,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_Q_PM_1_FIFOS_UNDERFLOW_INTERRUPT_2 = 90,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_0 = 91,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_1 = 92,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_2 = 93,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_0 = 94,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_1 = 95,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_2 = 96,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_3 = 97,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_4 = 98,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_5 = 99,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_6 = 100,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_7 = 101,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_8 = 102,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_9 = 103,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_10 = 104,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_11 = 105,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_12 = 106,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_13 = 107,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_14 = 108,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_15 = 109,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_16 = 110,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_17 = 111,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_18 = 112,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_19 = 113,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_20 = 114,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_21 = 115,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_22 = 116,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_23 = 117,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_24 = 118,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_25 = 119,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_26 = 120,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_27 = 121,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_28 = 122,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_29 = 123,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_30 = 124,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_31 = 125,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_32 = 126,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_33 = 127,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_34 = 128,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_35 = 129,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_36 = 130,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_37 = 131,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_38 = 132,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_39 = 133,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_40 = 134,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_41 = 135,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_42 = 136,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_43 = 137,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_44 = 138,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_45 = 139,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_46 = 140,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_47 = 141,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_48 = 142,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_49 = 143,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_50 = 144,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_51 = 145,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_52 = 146,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_53 = 147,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_54 = 148,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_55 = 149,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_56 = 150,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_57 = 151,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_58 = 152,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_59 = 153,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_60 = 154,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_61 = 155,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_62 = 156,
    J2X_INT_ARB_RX_FIFOS_UNDERFLOW_RX_PM_FIFOS_UNDERFLOW_INTERRUPT_63 = 157,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_0 = 158,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_1 = 159,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_2 = 160,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_3 = 161,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_4 = 162,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_5 = 163,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_6 = 164,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_7 = 165,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_8 = 166,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_9 = 167,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_10 = 168,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_11 = 169,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_12 = 170,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_13 = 171,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_14 = 172,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_15 = 173,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_16 = 174,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_17 = 175,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_18 = 176,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_19 = 177,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_20 = 178,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_21 = 179,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_22 = 180,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_23 = 181,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_24 = 182,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_25 = 183,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_26 = 184,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_27 = 185,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_28 = 186,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_29 = 187,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_30 = 188,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_31 = 189,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_32 = 190,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_33 = 191,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_34 = 192,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_35 = 193,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_36 = 194,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_37 = 195,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_38 = 196,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_39 = 197,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_40 = 198,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_41 = 199,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_42 = 200,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_43 = 201,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_44 = 202,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_45 = 203,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_46 = 204,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_47 = 205,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_48 = 206,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_49 = 207,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_50 = 208,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_51 = 209,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_52 = 210,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_53 = 211,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_54 = 212,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_55 = 213,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_56 = 214,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_57 = 215,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_58 = 216,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_59 = 217,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_60 = 218,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_61 = 219,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_62 = 220,
    J2X_INT_ARB_RX_PMS_THIRD_EOP_RX_PMS_THIRD_EOP_INTERRUPT_63 = 221,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_0 = 222,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_1 = 223,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_2 = 224,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_3 = 225,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_4 = 226,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_5 = 227,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_6 = 228,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_7 = 229,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_8 = 230,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_9 = 231,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_10 = 232,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_11 = 233,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_12 = 234,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_13 = 235,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_14 = 236,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_15 = 237,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_16 = 238,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_17 = 239,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_18 = 240,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_19 = 241,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_20 = 242,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_21 = 243,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_22 = 244,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_23 = 245,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_24 = 246,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_25 = 247,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_26 = 248,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_27 = 249,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_28 = 250,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_29 = 251,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_30 = 252,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_31 = 253,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_32 = 254,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_33 = 255,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_34 = 256,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_35 = 257,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_36 = 258,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_37 = 259,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_38 = 260,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_39 = 261,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_40 = 262,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_41 = 263,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_42 = 264,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_43 = 265,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_44 = 266,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_45 = 267,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_46 = 268,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_47 = 269,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_48 = 270,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_49 = 271,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_50 = 272,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_51 = 273,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_52 = 274,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_53 = 275,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_54 = 276,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_55 = 277,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_56 = 278,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_57 = 279,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_58 = 280,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_59 = 281,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_60 = 282,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_61 = 283,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_62 = 284,
    J2X_INT_ARB_RX_PMS_THIRD_SOP_RX_PMS_THIRD_SOP_INTERRUPT_63 = 285,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_SIF_ASYNC_FIFOS_OVERFLOW_INTERRUPT_0 = 286,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_SIF_ASYNC_FIFOS_OVERFLOW_INTERRUPT_1 = 287,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_SIF_FT_FIFOS_OVERFLOW_INTERRUPT_0 = 288,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_SIF_FT_FIFOS_OVERFLOW_INTERRUPT_1 = 289,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_0 = 290,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_1 = 291,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_2 = 292,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_3 = 293,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_4 = 294,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_5 = 295,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_6 = 296,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_7 = 297,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_8 = 298,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_9 = 299,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_10 = 300,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_11 = 301,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_12 = 302,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_13 = 303,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_14 = 304,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_15 = 305,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_16 = 306,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_17 = 307,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_18 = 308,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_19 = 309,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_20 = 310,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_21 = 311,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_22 = 312,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_23 = 313,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_24 = 314,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_25 = 315,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_26 = 316,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_27 = 317,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_28 = 318,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_29 = 319,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_30 = 320,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_31 = 321,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_32 = 322,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_33 = 323,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_34 = 324,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_35 = 325,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_36 = 326,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_37 = 327,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_38 = 328,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_39 = 329,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_40 = 330,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_41 = 331,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_42 = 332,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_43 = 333,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_44 = 334,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_45 = 335,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_46 = 336,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_47 = 337,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_48 = 338,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_49 = 339,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_50 = 340,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_51 = 341,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_52 = 342,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_53 = 343,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_54 = 344,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_55 = 345,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_56 = 346,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_57 = 347,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_58 = 348,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_59 = 349,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_60 = 350,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_61 = 351,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_62 = 352,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_63 = 353,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_64 = 354,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_65 = 355,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_66 = 356,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_67 = 357,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_68 = 358,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_69 = 359,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_70 = 360,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_71 = 361,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_72 = 362,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_73 = 363,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_74 = 364,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_75 = 365,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_76 = 366,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_77 = 367,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_78 = 368,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_79 = 369,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_80 = 370,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_81 = 371,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_82 = 372,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_83 = 373,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_84 = 374,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_85 = 375,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_86 = 376,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_87 = 377,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_88 = 378,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_89 = 379,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_90 = 380,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_91 = 381,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_92 = 382,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_93 = 383,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_94 = 384,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_95 = 385,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_96 = 386,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_97 = 387,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_98 = 388,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_99 = 389,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_100 = 390,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_101 = 391,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_102 = 392,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_103 = 393,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_104 = 394,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_105 = 395,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_106 = 396,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_107 = 397,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_108 = 398,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_109 = 399,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_110 = 400,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_111 = 401,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_112 = 402,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_113 = 403,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_114 = 404,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_115 = 405,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_116 = 406,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_117 = 407,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_118 = 408,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_119 = 409,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_120 = 410,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_121 = 411,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_122 = 412,
    J2X_INT_ARB_TX_FIFOS_OVERFLOW_TX_TMAC_FIFOS_OVERFLOW_INTERRUPT_123 = 413,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_SIF_ASYNC_FIFOS_UNDERFLOW_INTERRUPT_0 = 414,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_SIF_ASYNC_FIFOS_UNDERFLOW_INTERRUPT_1 = 415,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_SIF_FT_FIFOS_UNDERFLOW_INTERRUPT_0 = 416,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_SIF_FT_FIFOS_UNDERFLOW_INTERRUPT_1 = 417,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_0 = 418,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_1 = 419,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_2 = 420,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_3 = 421,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_4 = 422,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_5 = 423,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_6 = 424,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_7 = 425,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_8 = 426,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_9 = 427,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_10 = 428,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_11 = 429,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_12 = 430,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_13 = 431,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_14 = 432,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_15 = 433,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_16 = 434,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_17 = 435,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_18 = 436,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_19 = 437,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_20 = 438,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_21 = 439,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_22 = 440,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_23 = 441,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_24 = 442,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_25 = 443,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_26 = 444,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_27 = 445,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_28 = 446,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_29 = 447,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_30 = 448,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_31 = 449,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_32 = 450,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_33 = 451,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_34 = 452,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_35 = 453,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_36 = 454,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_37 = 455,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_38 = 456,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_39 = 457,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_40 = 458,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_41 = 459,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_42 = 460,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_43 = 461,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_44 = 462,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_45 = 463,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_46 = 464,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_47 = 465,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_48 = 466,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_49 = 467,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_50 = 468,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_51 = 469,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_52 = 470,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_53 = 471,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_54 = 472,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_55 = 473,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_56 = 474,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_57 = 475,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_58 = 476,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_59 = 477,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_60 = 478,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_61 = 479,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_62 = 480,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_63 = 481,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_64 = 482,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_65 = 483,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_66 = 484,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_67 = 485,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_68 = 486,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_69 = 487,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_70 = 488,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_71 = 489,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_72 = 490,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_73 = 491,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_74 = 492,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_75 = 493,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_76 = 494,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_77 = 495,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_78 = 496,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_79 = 497,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_80 = 498,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_81 = 499,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_82 = 500,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_83 = 501,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_84 = 502,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_85 = 503,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_86 = 504,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_87 = 505,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_88 = 506,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_89 = 507,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_90 = 508,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_91 = 509,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_92 = 510,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_93 = 511,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_94 = 512,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_95 = 513,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_96 = 514,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_97 = 515,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_98 = 516,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_99 = 517,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_100 = 518,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_101 = 519,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_102 = 520,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_103 = 521,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_104 = 522,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_105 = 523,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_106 = 524,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_107 = 525,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_108 = 526,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_109 = 527,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_110 = 528,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_111 = 529,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_112 = 530,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_113 = 531,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_114 = 532,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_115 = 533,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_116 = 534,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_117 = 535,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_118 = 536,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_119 = 537,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_120 = 538,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_121 = 539,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_122 = 540,
    J2X_INT_ARB_TX_FIFOS_UNDERFLOW_TX_TMAC_FIFOS_UNDERFLOW_INTERRUPT_123 = 541,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_0 = 542,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_1 = 543,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_2 = 544,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_3 = 545,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_4 = 546,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_5 = 547,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_6 = 548,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_7 = 549,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_8 = 550,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_9 = 551,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_10 = 552,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_11 = 553,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_12 = 554,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_13 = 555,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_14 = 556,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_15 = 557,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_16 = 558,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_17 = 559,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_18 = 560,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_19 = 561,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_20 = 562,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_21 = 563,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_22 = 564,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_23 = 565,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_24 = 566,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_25 = 567,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_26 = 568,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_27 = 569,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_28 = 570,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_29 = 571,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_30 = 572,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_31 = 573,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_32 = 574,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_33 = 575,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_34 = 576,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_35 = 577,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_36 = 578,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_37 = 579,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_38 = 580,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_39 = 581,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_40 = 582,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_41 = 583,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_42 = 584,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_43 = 585,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_44 = 586,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_45 = 587,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_46 = 588,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_47 = 589,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_48 = 590,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_49 = 591,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_50 = 592,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_51 = 593,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_52 = 594,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_53 = 595,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_54 = 596,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_55 = 597,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_56 = 598,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_57 = 599,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_58 = 600,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_59 = 601,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_60 = 602,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_61 = 603,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_62 = 604,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_63 = 605,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_64 = 606,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_65 = 607,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_66 = 608,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_67 = 609,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_68 = 610,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_69 = 611,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_70 = 612,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_71 = 613,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_72 = 614,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_73 = 615,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_74 = 616,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_75 = 617,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_76 = 618,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_77 = 619,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_78 = 620,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_79 = 621,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_80 = 622,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_81 = 623,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_82 = 624,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_83 = 625,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_84 = 626,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_85 = 627,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_86 = 628,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_87 = 629,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_88 = 630,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_89 = 631,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_90 = 632,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_91 = 633,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_92 = 634,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_93 = 635,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_94 = 636,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_95 = 637,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_96 = 638,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_97 = 639,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_98 = 640,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_99 = 641,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_100 = 642,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_101 = 643,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_102 = 644,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_103 = 645,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_104 = 646,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_105 = 647,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_106 = 648,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_107 = 649,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_108 = 650,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_109 = 651,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_110 = 652,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_111 = 653,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_112 = 654,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_113 = 655,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_114 = 656,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_115 = 657,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_116 = 658,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_117 = 659,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_118 = 660,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_119 = 661,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_120 = 662,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_121 = 663,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_122 = 664,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_123 = 665,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_124 = 666,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_125 = 667,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_126 = 668,
    J2X_INT_ARB_TX_CREDITS_OVERFLOW_TX_TMAC_CREDITS_OVERFLOW_INTERRUPT_127 = 669,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_0 = 670,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_1 = 671,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_2 = 672,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_3 = 673,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_4 = 674,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_5 = 675,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_6 = 676,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_7 = 677,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_8 = 678,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_9 = 679,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_10 = 680,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_11 = 681,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_12 = 682,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_13 = 683,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_14 = 684,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_15 = 685,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_16 = 686,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_17 = 687,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_18 = 688,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_19 = 689,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_20 = 690,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_21 = 691,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_22 = 692,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_23 = 693,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_24 = 694,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_25 = 695,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_26 = 696,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_27 = 697,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_28 = 698,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_29 = 699,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_30 = 700,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_31 = 701,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_32 = 702,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_33 = 703,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_34 = 704,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_35 = 705,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_36 = 706,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_37 = 707,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_38 = 708,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_39 = 709,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_40 = 710,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_41 = 711,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_42 = 712,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_43 = 713,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_44 = 714,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_45 = 715,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_46 = 716,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_47 = 717,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_48 = 718,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_49 = 719,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_50 = 720,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_51 = 721,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_52 = 722,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_53 = 723,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_54 = 724,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_55 = 725,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_56 = 726,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_57 = 727,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_58 = 728,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_59 = 729,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_60 = 730,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_61 = 731,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_62 = 732,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_63 = 733,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_64 = 734,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_65 = 735,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_66 = 736,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_67 = 737,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_68 = 738,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_69 = 739,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_70 = 740,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_71 = 741,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_72 = 742,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_73 = 743,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_74 = 744,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_75 = 745,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_76 = 746,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_77 = 747,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_78 = 748,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_79 = 749,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_80 = 750,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_81 = 751,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_82 = 752,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_83 = 753,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_84 = 754,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_85 = 755,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_86 = 756,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_87 = 757,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_88 = 758,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_89 = 759,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_90 = 760,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_91 = 761,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_92 = 762,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_93 = 763,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_94 = 764,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_95 = 765,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_96 = 766,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_97 = 767,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_98 = 768,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_99 = 769,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_100 = 770,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_101 = 771,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_102 = 772,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_103 = 773,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_104 = 774,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_105 = 775,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_106 = 776,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_107 = 777,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_108 = 778,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_109 = 779,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_110 = 780,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_111 = 781,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_112 = 782,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_113 = 783,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_114 = 784,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_115 = 785,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_116 = 786,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_117 = 787,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_118 = 788,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_119 = 789,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_120 = 790,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_121 = 791,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_122 = 792,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_123 = 793,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_124 = 794,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_125 = 795,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_126 = 796,
    J2X_INT_ARB_TX_CREDITS_UNDERFLOW_TX_TMAC_CREDITS_UNDERFLOW_INTERRUPT_127 = 797,
    J2X_INT_BDM_ERROR_ECC = 798,
    J2X_INT_BDM_FPC_0_FREE_ERROR = 799,
    J2X_INT_BDM_FPC_1_FREE_ERROR = 800,
    J2X_INT_BDM_FPC_2_FREE_ERROR = 801,
    J2X_INT_BDM_FPC_3_FREE_ERROR = 802,
    J2X_INT_BDM_ECC_ECC_1B_ERR_INT = 803,
    J2X_INT_BDM_ECC_ECC_2B_ERR_INT = 804,
    J2X_INT_CDPM_LINK_STATUS_CHANGE_INT = 805,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_INT = 806,
    J2X_INT_CDPM_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_0 = 807,
    J2X_INT_CDPM_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_1 = 808,
    J2X_INT_CDPM_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_2 = 809,
    J2X_INT_CDPM_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_3 = 810,
    J2X_INT_CDPM_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_4 = 811,
    J2X_INT_CDPM_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_5 = 812,
    J2X_INT_CDPM_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_6 = 813,
    J2X_INT_CDPM_LINK_STATUS_CHANGE_LINK_STATUS_CHANGE_INTERRUPT_REGISTER_7 = 814,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_LSB_INT_0 = 815,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_LSB_INT_1 = 816,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_LSB_INT_2 = 817,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_LSB_INT_3 = 818,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_LSB_INT_4 = 819,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_LSB_INT_5 = 820,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_LSB_INT_6 = 821,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_LSB_INT_7 = 822,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_MSB_INT_0 = 823,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_MSB_INT_1 = 824,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_MSB_INT_2 = 825,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_MSB_INT_3 = 826,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_MSB_INT_4 = 827,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_MSB_INT_5 = 828,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_MSB_INT_6 = 829,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_FIFO_OVERFLOW_WR_MSB_INT_7 = 830,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_TSRPT_FIFO_OVERFLOW_WR_INT_0 = 831,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_TSRPT_FIFO_OVERFLOW_WR_INT_1 = 832,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_TSRPT_FIFO_OVERFLOW_WR_INT_2 = 833,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_TSRPT_FIFO_OVERFLOW_WR_INT_3 = 834,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_TSRPT_FIFO_OVERFLOW_WR_INT_4 = 835,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_TSRPT_FIFO_OVERFLOW_WR_INT_5 = 836,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_TSRPT_FIFO_OVERFLOW_WR_INT_6 = 837,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_RX_TSRPT_FIFO_OVERFLOW_WR_INT_7 = 838,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_CREDIT_OVERFLOW_INT_0 = 839,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_CREDIT_OVERFLOW_INT_1 = 840,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_CREDIT_OVERFLOW_INT_2 = 841,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_CREDIT_OVERFLOW_INT_3 = 842,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_CREDIT_OVERFLOW_INT_4 = 843,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_CREDIT_OVERFLOW_INT_5 = 844,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_CREDIT_OVERFLOW_INT_6 = 845,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_CREDIT_OVERFLOW_INT_7 = 846,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_DATA_ASYNC_FIFO_OVERFLOW_INT_0 = 847,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_DATA_ASYNC_FIFO_OVERFLOW_INT_1 = 848,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_DATA_ASYNC_FIFO_OVERFLOW_INT_2 = 849,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_DATA_ASYNC_FIFO_OVERFLOW_INT_3 = 850,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_DATA_ASYNC_FIFO_OVERFLOW_INT_4 = 851,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_DATA_ASYNC_FIFO_OVERFLOW_INT_5 = 852,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_DATA_ASYNC_FIFO_OVERFLOW_INT_6 = 853,
    J2X_INT_CDPM_FRMR_W_40_DEBUG_LN_TX_DATA_ASYNC_FIFO_OVERFLOW_INT_7 = 854,
    J2X_INT_CFC_ERROR_ECC = 855,
    J2X_INT_CFC_ECC_ECC_1B_ERR_INT = 856,
    J2X_INT_CFC_ECC_ECC_2B_ERR_INT = 857,
    J2X_INT_CGM_ERROR_ECC = 858,
    J2X_INT_CGM_VOQ_OCCUPANCY_ERR_INT = 859,
    J2X_INT_CGM_VSQ_OCCUPANCY_ERR_INT = 860,
    J2X_INT_CGM_VOQ_TOTAL_OCCUPANCY_ERR_INT = 861,
    J2X_INT_CGM_VSQ_TOTAL_OCCUPANCY_ERR_INT = 862,
    J2X_INT_CGM_CONGESTION_INT = 863,
    J2X_INT_CGM_USR_CNT_DEC_VAL_ERR_INT = 864,
    J2X_INT_CGM_ERR_FLOW_ID_OVERFLOW = 865,
    J2X_INT_CGM_ERR_QUEUE_NUMBER_OVERFLOW = 866,
    J2X_INT_CGM_DRAM_BOUND_RECOVERY_STATUS_ERR_INT = 867,
    J2X_INT_CGM_VOQ_STATE_INTERNAL_CACHE_ERR_INT = 868,
    J2X_INT_CGM_LOW_PRIORITY_INT = 869,
    J2X_INT_CGM_DEL_CTR_RDY = 870,
    J2X_INT_CGM_DEL_CTR_DROP_ERR_INT = 871,
    J2X_INT_CGM_TIME_AWARE_FILTER_FIFO_INT = 872,
    J2X_INT_CGM_FIFO_ERR_INT = 873,
    J2X_INT_CGM_TAF_INTERRUPT = 874,
    J2X_INT_CGM_ECC_ECC_1B_ERR_INT = 875,
    J2X_INT_CGM_ECC_ECC_2B_ERR_INT = 876,
    J2X_INT_CGM_TOTAL_VOQ_OC_ERR_VOQ_WORDS_GRNTD_OC_ERR_INT = 877,
    J2X_INT_CGM_TOTAL_VOQ_OC_ERR_VOQ_WORDS_SHRD_OC_ERR_INT = 878,
    J2X_INT_CGM_TOTAL_VOQ_OC_ERR_VOQ_SRAM_BUFFERS_GRNTD_OC_ERR_INT = 879,
    J2X_INT_CGM_TOTAL_VOQ_OC_ERR_VOQ_SRAM_BUFFERS_SHRD_OC_ERR_INT = 880,
    J2X_INT_CGM_TOTAL_VOQ_OC_ERR_VOQ_SRAM_WORDS_GRNTD_OC_ERR_INT = 881,
    J2X_INT_CGM_TOTAL_VOQ_OC_ERR_VOQ_SRAM_WORDS_SHRD_OC_ERR_INT = 882,
    J2X_INT_CGM_TOTAL_VOQ_OC_ERR_VOQ_SRAM_PDS_GRNTD_OC_ERR_INT = 883,
    J2X_INT_CGM_TOTAL_VOQ_OC_ERR_VOQ_SRAM_PDS_SHRD_OC_ERR_INT = 884,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_WORDS_GRNTD_POOL_0_OC_ERR_INT = 885,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_WORDS_GRNTD_POOL_1_OC_ERR_INT = 886,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_WORDS_SHRD_POOL_0_OC_ERR_INT = 887,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_WORDS_SHRD_POOL_1_OC_ERR_INT = 888,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_WORDS_HDRM_OC_ERR_INT = 889,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_BUFFERS_GRNTD_POOL_0_OC_ERR_INT = 890,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_BUFFERS_GRNTD_POOL_1_OC_ERR_INT = 891,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_BUFFERS_SHRD_POOL_0_OC_ERR_INT = 892,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_BUFFERS_SHRD_POOL_1_OC_ERR_INT = 893,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_BUFFERS_HDRM_OC_ERR_INT = 894,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_BUFFERS_HDRM_EXT_POOL_0_OC_ERR_INT = 895,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_BUFFERS_HDRM_EXT_POOL_1_OC_ERR_INT = 896,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_PDS_GRNTD_POOL_0_OC_ERR_INT = 897,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_PDS_GRNTD_POOL_1_OC_ERR_INT = 898,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_PDS_SHRD_POOL_0_OC_ERR_INT = 899,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_PDS_SHRD_POOL_1_OC_ERR_INT = 900,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_PDS_HDRM_OC_ERR_INT = 901,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_PDS_HDRM_EXT_POOL_0_OC_ERR_INT = 902,
    J2X_INT_CGM_TOTAL_PB_VSQ_OC_ERR_PB_VSQ_SRAM_PDS_HDRM_EXT_POOL_1_OC_ERR_INT = 903,
    J2X_INT_CGM_VOQ_CTR_ERR_VOQ_CTR_ERR_WORDS_ERR_INT = 904,
    J2X_INT_CGM_VOQ_CTR_ERR_VOQ_CTR_ERR_SRAM_WORDS_ERR_INT = 905,
    J2X_INT_CGM_VOQ_CTR_ERR_VOQ_CTR_ERR_SRAM_BUFFERS_ERR_INT = 906,
    J2X_INT_CGM_VOQ_CTR_ERR_VOQ_CTR_ERR_SRAM_PDS_ERR_INT = 907,
    J2X_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQA_WORDS_ERR_INT = 908,
    J2X_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQA_SRAM_BUFFERS_ERR_INT = 909,
    J2X_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQA_SRAM_PDS_ERR_INT = 910,
    J2X_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQB_WORDS_ERR_INT = 911,
    J2X_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQB_SRAM_BUFFERS_ERR_INT = 912,
    J2X_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQB_SRAM_PDS_ERR_INT = 913,
    J2X_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQC_WORDS_ERR_INT = 914,
    J2X_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQC_SRAM_BUFFERS_ERR_INT = 915,
    J2X_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQC_SRAM_PDS_ERR_INT = 916,
    J2X_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQD_WORDS_ERR_INT = 917,
    J2X_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQD_SRAM_BUFFERS_ERR_INT = 918,
    J2X_INT_CGM_VSQ_CTR_ERR_QB_VSQ_CTR_ERR_VSQD_SRAM_PDS_ERR_INT = 919,
    J2X_INT_CGM_VSQ_CTR_ERR_PB_VSQ_CTR_ERR_VSQE_WORDS_ERR_INT = 920,
    J2X_INT_CGM_VSQ_CTR_ERR_PB_VSQ_CTR_ERR_VSQE_SRAM_BUFFERS_ERR_INT = 921,
    J2X_INT_CGM_VSQ_CTR_ERR_PB_VSQ_CTR_ERR_VSQE_SRAM_PDS_ERR_INT = 922,
    J2X_INT_CGM_VSQ_CTR_ERR_PB_VSQ_CTR_ERR_VSQF_WORDS_ERR_INT = 923,
    J2X_INT_CGM_VSQ_CTR_ERR_PB_VSQ_CTR_ERR_VSQF_SRAM_BUFFERS_ERR_INT = 924,
    J2X_INT_CGM_VSQ_CTR_ERR_PB_VSQ_CTR_ERR_VSQF_SRAM_PDS_ERR_INT = 925,
    J2X_INT_CGM_CONGESTION_PB_VSQ_PG_CONGESTION_FIFO_ORDY = 926,
    J2X_INT_CGM_CONGESTION_PB_VSQ_LLFC_CONGESTION_FIFO_ORDY = 927,
    J2X_INT_CGM_CONGESTION_VOQ_CONGESTION_FIFO_ORDY = 928,
    J2X_INT_CGM_CONGESTION_GLBL_SRAM_BUFFERS_FC_INT = 929,
    J2X_INT_CGM_CONGESTION_GLBL_SRAM_PDBS_FC_INT = 930,
    J2X_INT_CGM_CONGESTION_GLBL_DRAM_BDBS_FC_INT = 931,
    J2X_INT_CGM_CONGESTION_PB_VSQ_SRAM_BUFFERS_POOL_0_FC_INT = 932,
    J2X_INT_CGM_CONGESTION_PB_VSQ_SRAM_BUFFERS_POOL_1_FC_INT = 933,
    J2X_INT_CGM_CONGESTION_PB_VSQ_SRAM_PDS_POOL_0_FC_INT = 934,
    J2X_INT_CGM_CONGESTION_PB_VSQ_SRAM_PDS_POOL_1_FC_INT = 935,
    J2X_INT_CGM_CONGESTION_PB_VSQ_WORDS_POOL_0_FC_INT = 936,
    J2X_INT_CGM_CONGESTION_PB_VSQ_WORDS_POOL_1_FC_INT = 937,
    J2X_INT_CGM_LOW_PRIORITY_GLBL_SRAM_BUFFERS_FC_LP_INT = 938,
    J2X_INT_CGM_LOW_PRIORITY_GLBL_SRAM_PDBS_FC_LP_INT = 939,
    J2X_INT_CGM_LOW_PRIORITY_GLBL_DRAM_BDBS_FC_LP_INT = 940,
    J2X_INT_CGM_LOW_PRIORITY_PB_VSQ_SRAM_BUFFERS_POOL_0_FC_LP_INT = 941,
    J2X_INT_CGM_LOW_PRIORITY_PB_VSQ_SRAM_BUFFERS_POOL_1_FC_LP_INT = 942,
    J2X_INT_CGM_LOW_PRIORITY_PB_VSQ_SRAM_PDS_POOL_0_FC_LP_INT = 943,
    J2X_INT_CGM_LOW_PRIORITY_PB_VSQ_SRAM_PDS_POOL_1_FC_LP_INT = 944,
    J2X_INT_CGM_LOW_PRIORITY_PB_VSQ_WORDS_POOL_0_FC_LP_INT = 945,
    J2X_INT_CGM_LOW_PRIORITY_PB_VSQ_WORDS_POOL_1_FC_LP_INT = 946,
    J2X_INT_CGM_FIFO_ERR_DEQ_FIFO_0_OVF = 947,
    J2X_INT_CGM_FIFO_ERR_DEQ_FIFO_0_UNF = 948,
    J2X_INT_CGM_FIFO_ERR_DEQ_FIFO_1_OVF = 949,
    J2X_INT_CGM_FIFO_ERR_DEQ_FIFO_1_UNF = 950,
    J2X_INT_CGM_FIFO_ERR_ENQ_FIFO_0_OVF = 951,
    J2X_INT_CGM_FIFO_ERR_ENQ_FIFO_0_UNF = 952,
    J2X_INT_CGM_FIFO_ERR_ENQ_FIFO_1_OVF = 953,
    J2X_INT_CGM_FIFO_ERR_ENQ_FIFO_1_UNF = 954,
    J2X_INT_CGM_FIFO_ERR_ENQ_FIFO_2_OVF = 955,
    J2X_INT_CGM_FIFO_ERR_ENQ_FIFO_2_UNF = 956,
    J2X_INT_CGM_FIFO_ERR_ENQ_FIFO_3_OVF = 957,
    J2X_INT_CGM_FIFO_ERR_ENQ_FIFO_3_UNF = 958,
    J2X_INT_CGM_FIFO_ERR_ENQ_FIFO_4_OVF = 959,
    J2X_INT_CGM_FIFO_ERR_ENQ_FIFO_4_UNF = 960,
    J2X_INT_CGM_FIFO_ERR_ENQ_FIFO_5_OVF = 961,
    J2X_INT_CGM_FIFO_ERR_ENQ_FIFO_5_UNF = 962,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_0_OVF = 963,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_0_UNF = 964,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_1_OVF = 965,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_1_UNF = 966,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_2_OVF = 967,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_2_UNF = 968,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_3_OVF = 969,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_3_UNF = 970,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_4_OVF = 971,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_4_UNF = 972,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_5_OVF = 973,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_5_UNF = 974,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_6_OVF = 975,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_6_UNF = 976,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_7_OVF = 977,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_7_UNF = 978,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_8_OVF = 979,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_8_UNF = 980,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_9_OVF = 981,
    J2X_INT_CGM_FIFO_ERR_TAR_FIFO_9_UNF = 982,
    J2X_INT_CGM_FIFO_ERR_DCTR_FIFO_0_OVF = 983,
    J2X_INT_CGM_FIFO_ERR_DCTR_FIFO_0_UNF = 984,
    J2X_INT_CRPS_ERROR_ECC = 985,
    J2X_INT_CRPS_ERROR_LM_COLLIDE = 986,
    J2X_INT_CRPS_ERROR_COUNTER_OVF = 987,
    J2X_INT_CRPS_DMA_0_FULLNESS_EVENT = 988,
    J2X_INT_CRPS_DMA_1_FULLNESS_EVENT = 989,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED = 990,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL = 991,
    J2X_INT_CRPS_FIFOS_OVERFLOW = 992,
    J2X_INT_CRPS_FIFOS_UNDERFLOW = 993,
    J2X_INT_CRPS_ECC_ECC_1B_ERR_INT = 994,
    J2X_INT_CRPS_ECC_ECC_2B_ERR_INT = 995,
    J2X_INT_CRPS_LM_COLLISION_ERROR_LM_COLLISION_ERROR_0 = 996,
    J2X_INT_CRPS_LM_COLLISION_ERROR_LM_COLLISION_ERROR_1 = 997,
    J2X_INT_CRPS_LM_COLLISION_ERROR_LM_COLLISION_ERROR_2 = 998,
    J2X_INT_CRPS_LM_COLLISION_ERROR_LM_COLLISION_ERROR_3 = 999,
    J2X_INT_CRPS_LM_COLLISION_ERROR_LM_COLLISION_ERROR_4 = 1000,
    J2X_INT_CRPS_LM_COLLISION_ERROR_LM_COLLISION_ERROR_5 = 1001,
    J2X_INT_CRPS_LM_COLLISION_ERROR_LM_COLLISION_ERROR_6 = 1002,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_0 = 1003,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_1 = 1004,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_2 = 1005,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_3 = 1006,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_4 = 1007,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_5 = 1008,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_6 = 1009,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_7 = 1010,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_8 = 1011,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_9 = 1012,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_10 = 1013,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_11 = 1014,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_12 = 1015,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_13 = 1016,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_14 = 1017,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_15 = 1018,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_16 = 1019,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_17 = 1020,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_18 = 1021,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_19 = 1022,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_20 = 1023,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_21 = 1024,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_22 = 1025,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_23 = 1026,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_24 = 1027,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_25 = 1028,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_26 = 1029,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_27 = 1030,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_28 = 1031,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_29 = 1032,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_30 = 1033,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_31 = 1034,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_32 = 1035,
    J2X_INT_CRPS_ERROR_COUNTER_OVF_ERROR_COUNTER_OVF_ERROR_33 = 1036,
    J2X_INT_CRPS_DMA_0_FULLNESS_DMA_0_NOT_EMPTY_EVENT = 1037,
    J2X_INT_CRPS_DMA_0_FULLNESS_DMA_0_ALMOST_FULL_EVENT = 1038,
    J2X_INT_CRPS_DMA_0_FULLNESS_DMA_0_FULL_EVENT = 1039,
    J2X_INT_CRPS_DMA_1_FULLNESS_DMA_1_NOT_EMPTY_EVENT = 1040,
    J2X_INT_CRPS_DMA_1_FULLNESS_DMA_1_ALMOST_FULL_EVENT = 1041,
    J2X_INT_CRPS_DMA_1_FULLNESS_DMA_1_FULL_EVENT = 1042,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_0 = 1043,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_1 = 1044,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_2 = 1045,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_3 = 1046,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_4 = 1047,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_5 = 1048,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_6 = 1049,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_7 = 1050,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_8 = 1051,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_9 = 1052,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_10 = 1053,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_11 = 1054,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_12 = 1055,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_13 = 1056,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_14 = 1057,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_15 = 1058,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_16 = 1059,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_17 = 1060,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_18 = 1061,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_19 = 1062,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_20 = 1063,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_21 = 1064,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_22 = 1065,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_23 = 1066,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_24 = 1067,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_25 = 1068,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_26 = 1069,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_27 = 1070,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_28 = 1071,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_29 = 1072,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_30 = 1073,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_31 = 1074,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_32 = 1075,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_OCCURED_CONDITIONAL_TRIGGER_OCCURED_ENGINE_33 = 1076,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_0 = 1077,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_1 = 1078,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_2 = 1079,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_3 = 1080,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_4 = 1081,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_5 = 1082,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_6 = 1083,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_7 = 1084,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_8 = 1085,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_9 = 1086,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_10 = 1087,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_11 = 1088,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_12 = 1089,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_13 = 1090,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_14 = 1091,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_15 = 1092,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_16 = 1093,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_17 = 1094,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_18 = 1095,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_19 = 1096,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_20 = 1097,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_21 = 1098,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_22 = 1099,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_23 = 1100,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_24 = 1101,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_25 = 1102,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_26 = 1103,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_27 = 1104,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_28 = 1105,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_29 = 1106,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_30 = 1107,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_31 = 1108,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_32 = 1109,
    J2X_INT_CRPS_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_CONDITIONAL_TRIGGER_WHILE_FIFO_IS_FULL_ENGINE_33 = 1110,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_0_OVERFLOW_INT = 1111,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_1_OVERFLOW_INT = 1112,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_0_FIFO_OVERFLOW_INT = 1113,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_1_FIFO_OVERFLOW_INT = 1114,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_2_FIFO_OVERFLOW_INT = 1115,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_3_FIFO_OVERFLOW_INT = 1116,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_4_FIFO_OVERFLOW_INT = 1117,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_5_FIFO_OVERFLOW_INT = 1118,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_6_FIFO_OVERFLOW_INT = 1119,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_7_FIFO_OVERFLOW_INT = 1120,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_8_FIFO_OVERFLOW_INT = 1121,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_9_FIFO_OVERFLOW_INT = 1122,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_10_FIFO_OVERFLOW_INT = 1123,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_11_FIFO_OVERFLOW_INT = 1124,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_12_FIFO_OVERFLOW_INT = 1125,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_13_FIFO_OVERFLOW_INT = 1126,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_14_FIFO_OVERFLOW_INT = 1127,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_15_FIFO_OVERFLOW_INT = 1128,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_16_FIFO_OVERFLOW_INT = 1129,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_17_FIFO_OVERFLOW_INT = 1130,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_18_FIFO_OVERFLOW_INT = 1131,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_19_FIFO_OVERFLOW_INT = 1132,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_20_FIFO_OVERFLOW_INT = 1133,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_21_FIFO_OVERFLOW_INT = 1134,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_22_FIFO_OVERFLOW_INT = 1135,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_23_FIFO_OVERFLOW_INT = 1136,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_24_FIFO_OVERFLOW_INT = 1137,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_25_FIFO_OVERFLOW_INT = 1138,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_26_FIFO_OVERFLOW_INT = 1139,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_27_FIFO_OVERFLOW_INT = 1140,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_28_FIFO_OVERFLOW_INT = 1141,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_29_FIFO_OVERFLOW_INT = 1142,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_30_FIFO_OVERFLOW_INT = 1143,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_31_FIFO_OVERFLOW_INT = 1144,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_32_FIFO_OVERFLOW_INT = 1145,
    J2X_INT_CRPS_FIFOS_OVERFLOW_DMA_ENG_33_FIFO_OVERFLOW_INT = 1146,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_0_UNDERFLOW_INT = 1147,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_1_UNDERFLOW_INT = 1148,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_0_FIFO_UNDERFLOW_INT = 1149,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_1_FIFO_UNDERFLOW_INT = 1150,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_2_FIFO_UNDERFLOW_INT = 1151,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_3_FIFO_UNDERFLOW_INT = 1152,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_4_FIFO_UNDERFLOW_INT = 1153,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_5_FIFO_UNDERFLOW_INT = 1154,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_6_FIFO_UNDERFLOW_INT = 1155,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_7_FIFO_UNDERFLOW_INT = 1156,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_8_FIFO_UNDERFLOW_INT = 1157,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_9_FIFO_UNDERFLOW_INT = 1158,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_10_FIFO_UNDERFLOW_INT = 1159,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_11_FIFO_UNDERFLOW_INT = 1160,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_12_FIFO_UNDERFLOW_INT = 1161,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_13_FIFO_UNDERFLOW_INT = 1162,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_14_FIFO_UNDERFLOW_INT = 1163,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_15_FIFO_UNDERFLOW_INT = 1164,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_16_FIFO_UNDERFLOW_INT = 1165,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_17_FIFO_UNDERFLOW_INT = 1166,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_18_FIFO_UNDERFLOW_INT = 1167,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_19_FIFO_UNDERFLOW_INT = 1168,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_20_FIFO_UNDERFLOW_INT = 1169,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_21_FIFO_UNDERFLOW_INT = 1170,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_22_FIFO_UNDERFLOW_INT = 1171,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_23_FIFO_UNDERFLOW_INT = 1172,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_24_FIFO_UNDERFLOW_INT = 1173,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_25_FIFO_UNDERFLOW_INT = 1174,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_26_FIFO_UNDERFLOW_INT = 1175,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_27_FIFO_UNDERFLOW_INT = 1176,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_28_FIFO_UNDERFLOW_INT = 1177,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_29_FIFO_UNDERFLOW_INT = 1178,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_30_FIFO_UNDERFLOW_INT = 1179,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_31_FIFO_UNDERFLOW_INT = 1180,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_32_FIFO_UNDERFLOW_INT = 1181,
    J2X_INT_CRPS_FIFOS_UNDERFLOW_DMA_ENG_33_FIFO_UNDERFLOW_INT = 1182,
    J2X_INT_DDHA_ERROR_ECC = 1183,
    J2X_INT_DDHA_ECC_ECC_1B_ERR_INT = 1184,
    J2X_INT_DDHA_ECC_ECC_2B_ERR_INT = 1185,
    J2X_INT_DDHB_ERROR_ECC = 1186,
    J2X_INT_DDHB_ECC_ECC_1B_ERR_INT = 1187,
    J2X_INT_DDHB_ECC_ECC_2B_ERR_INT = 1188,
    J2X_INT_DDP_ERROR_ECC = 1189,
    J2X_INT_DDP_ERROR_PACKET_OVERSIZE = 1190,
    J2X_INT_DDP_ERROR_DRAM_BUNDLE_OVERSIZE = 1191,
    J2X_INT_DDP_ERROR_SRAM_16B_CNT_OVRF = 1192,
    J2X_INT_DDP_ERROR_OMAC_CNT_OVRF = 1193,
    J2X_INT_DDP_ERROR_EXTERNAL_MEM = 1194,
    J2X_INT_DDP_ERROR_UNPACK_PACKET_SIZE_ERROR = 1195,
    J2X_INT_DDP_ERROR_UNPACK_PACKET_SIZE_MISMATCH = 1196,
    J2X_INT_DDP_ERROR_UNPACK_BUNDLE_OVERFLOW_ERROR = 1197,
    J2X_INT_DDP_DELETE_BDB_FIFO_FULL = 1198,
    J2X_INT_DDP_DELETE_BDB_FIFO_NOT_EMPTY = 1199,
    J2X_INT_DDP_FIFO_ERROR = 1200,
    J2X_INT_DDP_ERROR_ITE = 1201,
    J2X_INT_DDP_ERROR_ITE_FIFO = 1202,
    J2X_INT_DDP_ERROR_BDBC = 1203,
    J2X_INT_DDP_ECC_ECC_1B_ERR_INT = 1204,
    J2X_INT_DDP_ECC_ECC_2B_ERR_INT = 1205,
    J2X_INT_DDP_EXT_MEM_ERR_PKUP_CPYDAT_ECC_1B_ERR_INT = 1206,
    J2X_INT_DDP_EXT_MEM_ERR_PKUP_CPYDAT_ECC_2B_ERR_INT = 1207,
    J2X_INT_DDP_EXT_MEM_ERR_PKUP_CPYDAT_CRC_ERR_INT = 1208,
    J2X_INT_DDP_EXT_MEM_ERR_PKUP_PACKET_CRC_ERR_INT = 1209,
    J2X_INT_DDP_EXT_MEM_ERR_BTC_TDU_ECC_1B_ERR_INT = 1210,
    J2X_INT_DDP_EXT_MEM_ERR_BTC_TDU_ECC_2B_ERR_INT = 1211,
    J2X_INT_DDP_EXT_MEM_ERR_PKUP_LAST_BUFF_CRC_ERR_INT = 1212,
    J2X_INT_DDP_FIFO_PKUP_RX_CFIF_OVERFLOW = 1213,
    J2X_INT_DDP_FIFO_PKUP_RX_CFIF_UNDERFLOW = 1214,
    J2X_INT_DDP_FIFO_PKP_OUT_FIF_OVERFLOW = 1215,
    J2X_INT_DDP_FIFO_BEC_PTR_FIFO_OVERFLOW = 1216,
    J2X_INT_DDP_FIFO_BEC_PTR_FIFO_UNDERFLOW = 1217,
    J2X_INT_DDP_FIFO_BEC_WAIT_FIFO_OVERFLOW = 1218,
    J2X_INT_DDP_FIFO_BEC_WAIT_FIFO_UNDERFLOW = 1219,
    J2X_INT_DDP_FIFO_BDBC_RESULT_FIF_OVERFLOW = 1220,
    J2X_INT_DDP_FIFO_BDBC_RESULT_FIF_UNDERFLOW = 1221,
    J2X_INT_DDP_FIFO_BDBC_SUB_REQ_FIF_OVERFLOW = 1222,
    J2X_INT_DDP_FIFO_BDBC_SUB_REQ_FIF_UNDERFLOW = 1223,
    J2X_INT_DDP_FIFO_BEC_ENQ_FIFO_OVERFLOW = 1224,
    J2X_INT_DDP_FIFO_BEC_ENQ_FIFO_UNDERFLOW = 1225,
    J2X_INT_DDP_FIFO_DBDF_OVERFLOW = 1226,
    J2X_INT_DDP_FIFO_DBDF_UNDERFLOW = 1227,
    J2X_INT_DDP_FIFO_PKP_RX_CFIF_OVERFLOW = 1228,
    J2X_INT_DDP_FIFO_PKP_RX_CFIF_UNDERFLOW = 1229,
    J2X_INT_DDP_FIFO_PKP_RX_DFIF_OVERFLOW = 1230,
    J2X_INT_DDP_FIFO_PKP_RX_DFIF_UNDERFLOW = 1231,
    J2X_INT_DDP_FIFO_WCF_OVERFLOW = 1232,
    J2X_INT_DDP_FIFO_WCF_UNDERFLOW = 1233,
    J2X_INT_DDP_FIFO_PKUP_BDBC_PEND_FIF_OVERFLOW = 1234,
    J2X_INT_DDP_FIFO_PKUP_BDBC_PEND_FIF_UNDERFLOW = 1235,
    J2X_INT_DDP_FIFO_PKUP_END_OF_BUFFER_FIF_OVERFLOW = 1236,
    J2X_INT_DDP_FIFO_PKUP_END_OF_BUFFER_FIF_UNDERFLOW = 1237,
    J2X_INT_DDP_FIFO_PKUP_QUARANTINE_FIF_OVERFLOW = 1238,
    J2X_INT_DDP_FIFO_PKUP_QUARANTINE_FIF_UNDERFLOW = 1239,
    J2X_INT_DDP_FIFO_PKUP_RX_DFIF_OVERFLOW = 1240,
    J2X_INT_DDP_FIFO_PKUP_RX_DFIF_UNDERFLOW = 1241,
    J2X_INT_DDP_FIFO_PKUP_RX_METADATA_FIF_OVERFLOW = 1242,
    J2X_INT_DDP_FIFO_PKUP_RX_METADATA_FIF_UNDERFLOW = 1243,
    J2X_INT_DDP_ITE_ERR_FTMH_PKT_SIZE_IS_NOT_STAMPPED = 1244,
    J2X_INT_DDP_ITE_ERR_FTMH_IS_NOT_STAMPPED = 1245,
    J2X_INT_DDP_ITE_ERR_BYTES_TO_ADD_ABOVE_MAX = 1246,
    J2X_INT_DDP_ITE_ERR_BYTES_TO_REMOVE_ABOVE_PSIZE = 1247,
    J2X_INT_DDP_ITE_ERR_FTMH_PSIZE_MISMATCH = 1248,
    J2X_INT_DDP_ITE_ERR_PSIZE_MISMATCH = 1249,
    J2X_INT_DDP_ITE_ERR_EXPECTED_ITPP_DELTA_MISMATCH = 1250,
    J2X_INT_DDP_ITE_ERR_NEGATIVE_DELTA = 1251,
    J2X_INT_DDP_ITE_FIFO_BYPASS_FIFO_OVERFLOW = 1252,
    J2X_INT_DDP_ITE_FIFO_BYPASS_FIFO_UNDERFLOW = 1253,
    J2X_INT_DDP_ITE_FIFO_WDF_OVERFLOW = 1254,
    J2X_INT_DDP_ITE_FIFO_WDF_UNDERFLOW = 1255,
    J2X_INT_DDP_ITE_FIFO_WDF_CPYDAT_OVERFLOW = 1256,
    J2X_INT_DDP_ITE_FIFO_WDF_CPYDAT_UNDERFLOW = 1257,
    J2X_INT_DDP_BDBC_TX_FIF_OVF = 1258,
    J2X_INT_DDP_BDBC_RX_SUB_REQ_FIF_OVF = 1259,
    J2X_INT_DQM_ERROR_ECC = 1260,
    J2X_INT_DQM_HEAD_UPDT_IN_LAST_ERR_INT = 1261,
    J2X_INT_DQM_HEAD_UPDT_IN_EMPTY_ERR_INT = 1262,
    J2X_INT_DQM_DEQ_CMD_TO_EMPTY_ERR_INT = 1263,
    J2X_INT_DQM_TX_FIFOS_ERR_INT = 1264,
    J2X_INT_DQM_ALLOCATED_BDM_BDB_RANGE_ERR = 1265,
    J2X_INT_DQM_ALLOCATED_WHEN_BDB_FIFO_EMPTY_ERR = 1266,
    J2X_INT_DQM_FIFO_ERR_INT = 1267,
    J2X_INT_DQM_ECC_ECC_1B_ERR_INT = 1268,
    J2X_INT_DQM_ECC_ECC_2B_ERR_INT = 1269,
    J2X_INT_DQM_TX_FIFO_ERR_TX_BD_FIFO_OVF_INT = 1270,
    J2X_INT_DQM_TX_FIFO_ERR_TX_BD_FIFO_UNF_INT = 1271,
    J2X_INT_DQM_TX_FIFO_ERR_TX_BB_FIFO_OVF_INT = 1272,
    J2X_INT_DQM_TX_FIFO_ERR_TX_BB_FIFO_UNF_INT = 1273,
    J2X_INT_DQM_FIFO_ERR_ENQ_FIFO_0_OVF = 1274,
    J2X_INT_DQM_FIFO_ERR_ENQ_FIFO_0_UNF = 1275,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_0_OVF = 1276,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_0_UNF = 1277,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_1_OVF = 1278,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_1_UNF = 1279,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_2_OVF = 1280,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_2_UNF = 1281,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_3_OVF = 1282,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_3_UNF = 1283,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_4_OVF = 1284,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_4_UNF = 1285,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_5_OVF = 1286,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_5_UNF = 1287,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_6_OVF = 1288,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_6_UNF = 1289,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_7_OVF = 1290,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_7_UNF = 1291,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_8_OVF = 1292,
    J2X_INT_DQM_FIFO_ERR_DEQ_FIFO_8_UNF = 1293,
    J2X_INT_DQM_FIFO_ERR_BDM_FIFO_0_OVF = 1294,
    J2X_INT_DQM_FIFO_ERR_BDM_FIFO_0_UNF = 1295,
    J2X_INT_DQM_FIFO_ERR_BDM_FIFO_1_OVF = 1296,
    J2X_INT_DQM_FIFO_ERR_BDM_FIFO_1_UNF = 1297,
    J2X_INT_ECGM_ERROR_ECC = 1298,
    J2X_INT_ECGM_CGM_REP_AROUND_INT_VEC = 1299,
    J2X_INT_ECGM_DROPPED_UC_PD_INT = 1300,
    J2X_INT_ECGM_DROPPED_UC_DB_INT = 1301,
    J2X_INT_ECGM_ECC_ECC_1B_ERR_INT = 1302,
    J2X_INT_ECGM_ECC_ECC_2B_ERR_INT = 1303,
    J2X_INT_ECGM_CGM_REP_AROUND_TOTAL_DB_OVERFLOW_REP_AROUND_INTERRUPT = 1304,
    J2X_INT_ECGM_CGM_REP_AROUND_TOTAL_DB_UNDERFLOW_REP_AROUND_INTERRUPT = 1305,
    J2X_INT_ECGM_CGM_REP_AROUND_TOTAL_PD_OVERFLOW_REP_AROUND_INTERRUPT = 1306,
    J2X_INT_ECGM_CGM_REP_AROUND_TOTAL_PD_UNDERFLOW_REP_AROUND_INTERRUPT = 1307,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_RSVD_PD_SP_0_REP_AROUND_INTERRUPT = 1308,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_RSVD_PD_SP_1_REP_AROUND_INTERRUPT = 1309,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_RSVD_DB_SP_0_REP_AROUND_INTERRUPT = 1310,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_RSVD_DB_SP_1_REP_AROUND_INTERRUPT = 1311,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_0_UNDERFLOW_REP_AROUND_INTERRUPT = 1312,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_1_UNDERFLOW_REP_AROUND_INTERRUPT = 1313,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_2_UNDERFLOW_REP_AROUND_INTERRUPT = 1314,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_3_UNDERFLOW_REP_AROUND_INTERRUPT = 1315,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_4_UNDERFLOW_REP_AROUND_INTERRUPT = 1316,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_5_UNDERFLOW_REP_AROUND_INTERRUPT = 1317,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_6_UNDERFLOW_REP_AROUND_INTERRUPT = 1318,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_7_UNDERFLOW_REP_AROUND_INTERRUPT = 1319,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_8_UNDERFLOW_REP_AROUND_INTERRUPT = 1320,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_9_UNDERFLOW_REP_AROUND_INTERRUPT = 1321,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_10_UNDERFLOW_REP_AROUND_INTERRUPT = 1322,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_11_UNDERFLOW_REP_AROUND_INTERRUPT = 1323,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_12_UNDERFLOW_REP_AROUND_INTERRUPT = 1324,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_13_UNDERFLOW_REP_AROUND_INTERRUPT = 1325,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_14_UNDERFLOW_REP_AROUND_INTERRUPT = 1326,
    J2X_INT_ECGM_CGM_REP_AROUND_MC_PD_SP_TC_15_UNDERFLOW_REP_AROUND_INTERRUPT = 1327,
    J2X_INT_ECGM_CGM_REP_AROUND_PDCM_UNDERFLOW_REP_AROUND_INTERRUPT = 1328,
    J2X_INT_ECGM_CGM_REP_AROUND_PDCM_OVERFLOW_REP_AROUND_INTERRUPT = 1329,
    J2X_INT_ECGM_CGM_REP_AROUND_QDCM_UNDERFLOW_REP_AROUND_INTERRUPT = 1330,
    J2X_INT_ECGM_CGM_REP_AROUND_QDCM_OVERFLOW_REP_AROUND_INTERRUPT = 1331,
    J2X_INT_ECGM_CGM_REP_AROUND_PQSM_UNDERFLOW_REP_AROUND_INTERRUPT = 1332,
    J2X_INT_ECGM_CGM_REP_AROUND_PQSM_OVERFLOW_REP_AROUND_INTERRUPT = 1333,
    J2X_INT_ECGM_CGM_REP_AROUND_QQSM_UNDERFLOW_REP_AROUND_INTERRUPT = 1334,
    J2X_INT_ECGM_CGM_REP_AROUND_QQSM_OVERFLOW_REP_AROUND_INTERRUPT = 1335,
    J2X_INT_ECGM_CGM_REP_AROUND_FQSM_UNDERFLOW_REP_AROUND_INTERRUPT = 1336,
    J2X_INT_ECGM_CGM_REP_AROUND_FQSM_OVERFLOW_REP_AROUND_INTERRUPT = 1337,
    J2X_INT_ECGM_CGM_REP_AROUND_FDCM_UNDERFLOW_REP_AROUND_INTERRUPT = 1338,
    J2X_INT_ECGM_CGM_REP_AROUND_FDCM_OVERFLOW_REP_AROUND_INTERRUPT = 1339,
    J2X_INT_ECI_ERROR_ECC = 1340,
    J2X_INT_ECI_UC_PLL_LOCKED_LOST = 1341,
    J2X_INT_ECI_UC_PLL_LOSS_REFCLK = 1342,
    J2X_INT_ECI_CORE_PLL_LOCKED_LOST = 1343,
    J2X_INT_ECI_CORE_PLL_LOSS_REFCLK = 1344,
    J2X_INT_ECI_FAB_LOCKED_LOST = 1345,
    J2X_INT_ECI_FAB_LOSS_REFCLK = 1346,
    J2X_INT_ECI_NIF_LOCKED_LOST = 1347,
    J2X_INT_ECI_NIF_LOSS_REFCLK = 1348,
    J2X_INT_ECI_NIF_TSC_LOCKED_LOST = 1349,
    J2X_INT_ECI_NIF_TSC_LOSS_REFCLK = 1350,
    J2X_INT_ECI_FRAMER_LOCKED_LOST = 1351,
    J2X_INT_ECI_FRAMER_LOSS_REFCLK = 1352,
    J2X_INT_ECI_BS_PLL_LOCKED_LOST = 1353,
    J2X_INT_ECI_BS_PLL_LOSS_REFCLK = 1354,
    J2X_INT_ECI_TS_PLL_LOCKED_LOST = 1355,
    J2X_INT_ECI_TS_PLL_LOSS_REFCLK = 1356,
    J2X_INT_ECI_SAR_PLL_LOCKED_LOST = 1357,
    J2X_INT_ECI_SAR_PLL_LOSS_REFCLK = 1358,
    J2X_INT_ECI_NS_TIMER_ASYNC_FIFO_FULL = 1359,
    J2X_INT_ECI_NS_TIMER_ASYNC_FIFO_OVERFLOW = 1360,
    J2X_INT_ECI_NS_TIMER_ASYNC_FIFO_UNDERFLOW = 1361,
    J2X_INT_ECI_NTP_TIMER_ASYNC_FIFO_FULL = 1362,
    J2X_INT_ECI_NTP_TIMER_ASYNC_FIFO_OVERFLOW = 1363,
    J2X_INT_ECI_NTP_TIMER_ASYNC_FIFO_UNDERFLOW = 1364,
    J2X_INT_ECI_IEEE_1588_TIMER_ASYNC_FIFO_FULL = 1365,
    J2X_INT_ECI_IEEE_1588_TIMER_ASYNC_FIFO_OVERFLOW = 1366,
    J2X_INT_ECI_IEEE_1588_TIMER_ASYNC_FIFO_UNDERFLOW = 1367,
    J2X_INT_ECI_TAS_TOD_ASYNC_FIFO_FULL = 1368,
    J2X_INT_ECI_TAS_TOD_ASYNC_FIFO_OVERFLOW = 1369,
    J2X_INT_ECI_TAS_TOD_ASYNC_FIFO_UNDERFLOW = 1370,
    J2X_INT_ECI_SB_FIFO_OVERFLOW = 1371,
    J2X_INT_ECI_SB_FIFO_UNDERFLOW = 1372,
    J2X_INT_ECI_CMIC_IP_RXI_OVERFLOW = 1373,
    J2X_INT_ECI_CMIC_IP_RXI_UNDERFLOW = 1374,
    J2X_INT_ECI_EPNI_RXI_OVERFLOW = 1375,
    J2X_INT_ECI_EPNI_RXI_UNDERFLOW = 1376,
    J2X_INT_ECI_NANOSYNC_INTR_0 = 1377,
    J2X_INT_ECI_NANOSYNC_INTR_1 = 1378,
    J2X_INT_ECI_NANOSYNC_DEBUG_INTR = 1379,
    J2X_INT_ECI_NANOSYNC_TAS_TOD_UPDATE = 1380,
    J2X_INT_ECI_SBUS_MASTER_ALERT_DBE = 1381,
    J2X_INT_ECI_SBUS_MASTER_ALERT_SBE = 1382,
    J2X_INT_ECI_ECC_ECC_1B_ERR_INT = 1383,
    J2X_INT_ECI_ECC_ECC_2B_ERR_INT = 1384,
    J2X_INT_EDB_ERROR_ECC = 1385,
    J2X_INT_EDB_ECC_ECC_1B_ERR_INT = 1386,
    J2X_INT_EDB_ECC_ECC_2B_ERR_INT = 1387,
    J2X_INT_EPNI_ERROR_ECC = 1388,
    J2X_INT_EPNI_SAT_OVF_INT = 1389,
    J2X_INT_EPNI_OLP_OVF_INT = 1390,
    J2X_INT_EPNI_OAM_OVF_INT = 1391,
    J2X_INT_EPNI_EVENTOR_OVF_INT = 1392,
    J2X_INT_EPNI_CPU_OVF_INT = 1393,
    J2X_INT_EPNI_ETPP_INC_ABOVE_TH_INT = 1394,
    J2X_INT_EPNI_ETPP_SOP_DEC_ABOVE_TH_INT = 1395,
    J2X_INT_EPNI_ETPP_EOP_DEC_ABOVE_TH_INT = 1396,
    J2X_INT_EPNI_ETPP_EOP_AND_SOP_DEC_ABOVE_TH_INT = 1397,
    J2X_INT_EPNI_ETPP_TOTAL_INC_ABOVE_TH_INT = 1398,
    J2X_INT_EPNI_ETPP_SOP_INC_DELTA_INT = 1399,
    J2X_INT_EPNI_ETPP_TOTAL_INC_ABOVE_TH_WITH_EBD_INT = 1400,
    J2X_INT_EPNI_ETPP_TOTAL_DEC_ABOVE_TH_INT = 1401,
    J2X_INT_EPNI_ETPP_TAIL_ABOVE_INC_INT = 1402,
    J2X_INT_EPNI_ETPP_EBD_ERR_INT = 1403,
    J2X_INT_EPNI_ETPP_TOTAL_DEC_ABOVE_PKT_SIZE_INT = 1404,
    J2X_INT_EPNI_ETPP_CROP_TWO_NULL_INT = 1405,
    J2X_INT_EPNI_ETPP_PKT_INC_ABOVE_MAX_PKT_SIZE_INT = 1406,
    J2X_INT_EPNI_ETPP_ILLEGAL_CROP_TYPE_INT = 1407,
    J2X_INT_EPNI_ETPP_MIRR_ADDITIONAL_INFO_ABOVE_TH_INT = 1408,
    J2X_INT_EPNI_ETPP_TAIL_ABOVE_TH_INT = 1409,
    J2X_INT_EPNI_INVALID_TXQ_INT = 1410,
    J2X_INT_EPNI_INVALID_ESB_QNUM_INT = 1411,
    J2X_INT_EPNI_INVALID_TXQ_ESB_QNUM_MAPPING_INT = 1412,
    J2X_INT_EPNI_ALIGNER_TRANSMIT_SIZE_ABOVE_TH_INT = 1413,
    J2X_INT_EPNI_PKT_SIZE_EOP_MISMATCH_INT = 1414,
    J2X_INT_EPNI_FIFO_UNDERFLOW_INT = 1415,
    J2X_INT_EPNI_FIFO_OVERFLOW_INT = 1416,
    J2X_INT_EPNI_NIF_CRDT_SAME_PORT_TWO_IFC_INT = 1417,
    J2X_INT_EPNI_WC_CRDT_SAME_PORT_TWO_IFC_INT = 1418,
    J2X_INT_EPNI_NIF_CRDT_INVALID_PORT_INT = 1419,
    J2X_INT_EPNI_WC_CRDT_INVALID_PORT_INT = 1420,
    J2X_INT_EPNI_ESB_SAR_TRAFFIC_WHEN_BYPASS_EN_INT = 1421,
    J2X_INT_EPNI_BYPASS_SAR_TRAFFIC_WHEN_BYPASS_DIS_INT = 1422,
    J2X_INT_EPNI_LARGE_SAR_PACKET_INT = 1423,
    J2X_INT_EPNI_ECC_ECC_1B_ERR_INT = 1424,
    J2X_INT_EPNI_ECC_ECC_2B_ERR_INT = 1425,
    J2X_INT_EPRE_ERROR_ECC = 1426,
    J2X_INT_EPRE_LMM_OVF_INT = 1427,
    J2X_INT_EPRE_HPM_OVF_INT = 1428,
    J2X_INT_EPRE_RCYM_OVF_INT = 1429,
    J2X_INT_EPRE_HPM_DROP_INT = 1430,
    J2X_INT_EPRE_LMM_DROP_INT = 1431,
    J2X_INT_EPRE_EPRE_FIFO_UNDERFLOW_INT = 1432,
    J2X_INT_EPRE_EPRE_FIFO_OVERFLOW_INT = 1433,
    J2X_INT_EPRE_ECC_ECC_1B_ERR_INT = 1434,
    J2X_INT_EPRE_ECC_ECC_2B_ERR_INT = 1435,
    J2X_INT_EPS_ERROR_ECC = 1436,
    J2X_INT_EPS_QP_ACC_OVERFLOW = 1437,
    J2X_INT_EPS_QP_DEQ_OVERFLOW = 1438,
    J2X_INT_EPS_TCG_ACC_OVERFLOW = 1439,
    J2X_INT_EPS_TCG_DEQ_OVERFLOW = 1440,
    J2X_INT_EPS_OTM_ACC_HP_OVERFLOW = 1441,
    J2X_INT_EPS_OTM_DEQ_HP_OVERFLOW = 1442,
    J2X_INT_EPS_CAL_ACC_HP_OVERFLOW = 1443,
    J2X_INT_EPS_CAL_DEQ_HP_OVERFLOW = 1444,
    J2X_INT_EPS_CAL_ACC_LP_OVERFLOW = 1445,
    J2X_INT_EPS_CAL_DEQ_LP_OVERFLOW = 1446,
    J2X_INT_EPS_MC_UC_WFQ_ACC_OVERFLOW = 1447,
    J2X_INT_EPS_MC_UC_WFQ_DEQ_OVERFLOW = 1448,
    J2X_INT_EPS_TCG_WFQ_ACC_OVERFLOW = 1449,
    J2X_INT_EPS_TCG_WFQ_DEQ_OVERFLOW = 1450,
    J2X_INT_EPS_FIFO_STATUS_INTERRUPT_REG = 1451,
    J2X_INT_EPS_ECC_ECC_1B_ERR_INT = 1452,
    J2X_INT_EPS_ECC_ECC_2B_ERR_INT = 1453,
    J2X_INT_EPS_EPS_FIFO_STATUS_QP_ACC_DEQ_FIFO_OVERFLOW = 1454,
    J2X_INT_EPS_EPS_FIFO_STATUS_QP_ACC_DEQ_FIFO_UNDERFLOW = 1455,
    J2X_INT_EPS_EPS_FIFO_STATUS_TCG_ACC_DEQ_FIFO_OVERFLOW = 1456,
    J2X_INT_EPS_EPS_FIFO_STATUS_TCG_ACC_DEQ_FIFO_UNDERFLOW = 1457,
    J2X_INT_EPS_EPS_FIFO_STATUS_OTM_ACC_DEQ_FIFO_OVERFLOW = 1458,
    J2X_INT_EPS_EPS_FIFO_STATUS_OTM_ACC_DEQ_FIFO_UNDERFLOW = 1459,
    J2X_INT_EPS_EPS_FIFO_STATUS_OTM_CALH_ENQ_FIFO_OVERFLOW = 1460,
    J2X_INT_EPS_EPS_FIFO_STATUS_OTM_CALH_ENQ_FIFO_UNDERFLOW = 1461,
    J2X_INT_EPS_EPS_FIFO_STATUS_OTM_CALL_ENQ_FIFO_OVERFLOW = 1462,
    J2X_INT_EPS_EPS_FIFO_STATUS_OTM_CALL_ENQ_FIFO_UNDERFLOW = 1463,
    J2X_INT_ERPP_ERROR_ECC = 1464,
    J2X_INT_ERPP_ERPP_DISCARD_INT_VEC = 1465,
    J2X_INT_ERPP_ERPP_DISCARD_INT_VEC_2 = 1466,
    J2X_INT_ERPP_ECC_PARITY_ERR_INT = 1467,
    J2X_INT_ERPP_ECC_ECC_1B_ERR_INT = 1468,
    J2X_INT_ERPP_ECC_ECC_2B_ERR_INT = 1469,
    J2X_INT_ERPP_ERPP_DISCARD_INVALID_OTM_INT = 1470,
    J2X_INT_ERPP_ERPP_DISCARD_DSS_STACKING_INT = 1471,
    J2X_INT_ERPP_ERPP_DISCARD_EXCLUDE_SRC_INT = 1472,
    J2X_INT_ERPP_ERPP_DISCARD_LAG_MULTICAST_INT = 1473,
    J2X_INT_ERPP_ERPP_DISCARD_UNACCEPTABLE_FRAME_TYPE_INT = 1474,
    J2X_INT_ERPP_ERPP_DISCARD_SRC_EQUAL_DEST_INT = 1475,
    J2X_INT_ERPP_ERPP_DISCARD_UNKNOWN_DA_INT = 1476,
    J2X_INT_ERPP_ERPP_DISCARD_SPLIT_HORIZON_INT = 1477,
    J2X_INT_ERPP_ERPP_DISCARD_GLEM_PP_TRAP_INT = 1478,
    J2X_INT_ERPP_ERPP_DISCARD_GLEM_NON_PP_TRAP_INT = 1479,
    J2X_INT_ERPP_ERPP_DISCARD_TTL_SCOPE_INT = 1480,
    J2X_INT_ERPP_ERPP_DISCARD_MTU_VIOLATION_INT = 1481,
    J2X_INT_ERPP_ERPP_DISCARD_IPV4_VERSION_ERROR_INT = 1482,
    J2X_INT_ERPP_ERPP_DISCARD_IPV6_VERSION_ERROR_INT = 1483,
    J2X_INT_ERPP_ERPP_DISCARD_IPV4_CHECKSUM_ERROR_INT = 1484,
    J2X_INT_ERPP_ERPP_DISCARD_IPV4_HEADER_LENGTH_ERROR_INT = 1485,
    J2X_INT_ERPP_ERPP_DISCARD_IPV4_TOTAL_LENGTH_ERROR_INT = 1486,
    J2X_INT_ERPP_ERPP_DISCARD_TTL_EQUALS_ONE_INT = 1487,
    J2X_INT_ERPP_ERPP_DISCARD_IPV4_OPTIONS_INT = 1488,
    J2X_INT_ERPP_ERPP_DISCARD_TTL_EQUALS_ZERO_INT = 1489,
    J2X_INT_ERPP_ERPP_DISCARD_IPV4_SIP_EQUALS_DIP_INT = 1490,
    J2X_INT_ERPP_ERPP_DISCARD_IPV4_DIP_EQUALS_ZERO_INT = 1491,
    J2X_INT_ERPP_ERPP_DISCARD_IPV4_SIP_IS_MC_INT = 1492,
    J2X_INT_ERPP_ERPP_DISCARD_IPV6_SIP_IS_MC_INT = 1493,
    J2X_INT_ERPP_ERPP_DISCARD_IPV6_UNSPECIFIED_DST_INT = 1494,
    J2X_INT_ERPP_ERPP_DISCARD_IPV6_UNSPECIFIED_SRC_INT = 1495,
    J2X_INT_ERPP_ERPP_DISCARD_IPV6_LOOPBACK_INT = 1496,
    J2X_INT_ERPP_ERPP_DISCARD_IPV6_HOP_BY_HOP_INT = 1497,
    J2X_INT_ERPP_ERPP_DISCARD_IPV6_LINK_LOCAL_DST_INT = 1498,
    J2X_INT_ERPP_ERPP_DISCARD_IPV6_SITE_LOCAL_DST_INT = 1499,
    J2X_INT_ERPP_ERPP_DISCARD_APP_AND_PIPE_COLLISION = 1500,
    J2X_INT_ERPP_ERPP_DISCARD_2_IPV6_LINK_LOCAL_SRC_INT = 1501,
    J2X_INT_ERPP_ERPP_DISCARD_2_IPV6_SITE_LOCAL_SRC_INT = 1502,
    J2X_INT_ERPP_ERPP_DISCARD_2_IPV6_IPV4_COMPATIBLE_DST_INT = 1503,
    J2X_INT_ERPP_ERPP_DISCARD_2_IPV6_IPV4_MAPPED_DST_INT = 1504,
    J2X_INT_ERPP_ERPP_DISCARD_2_IPV6_DIP_IS_MC_INT = 1505,
    J2X_INT_ERPP_ERPP_DISCARD_2_TDM_WRONG_PORT_INT = 1506,
    J2X_INT_ERPP_ERPP_DISCARD_2_TCP_SEQUENCE_NUMBER_AND_FLAGS_ARE_ZERO_INT = 1507,
    J2X_INT_ERPP_ERPP_DISCARD_2_TCP_SEQUENCE_NUMBER_IS_ZERO_AND_FIN_OR_URG_OR_PSH_IS_SET_INT = 1508,
    J2X_INT_ERPP_ERPP_DISCARD_2_TCP_SYN_AND_FIN_ARE_SET_INT = 1509,
    J2X_INT_ERPP_ERPP_DISCARD_2_TCP_SRC_PORT_EQUALS_DST_PORT_INT = 1510,
    J2X_INT_ERPP_ERPP_DISCARD_2_TCP_FRAGMENT_WITH_INCOMPLETE_TCP_HEADER_INT = 1511,
    J2X_INT_ERPP_ERPP_DISCARD_2_TCP_FRAGMENT_WITH_OFFSET_LESS_THAN_8_INT = 1512,
    J2X_INT_ERPP_ERPP_DISCARD_2_UDP_SRC_PORT_EQUALS_DST_PORT_INT = 1513,
    J2X_INT_ERPP_ERPP_DISCARD_2_TM_FIELDS_FIFO_ALMOST_FULL_INT = 1514,
    J2X_INT_ERPP_ERPP_DISCARD_2_NETWORK_HEADERS_FIFO_ALMOST_FULL_INT = 1515,
    J2X_INT_ERPP_ERPP_DISCARD_2_SYSTEM_HEADERS_CONTAINER_FIFO_ALMOST_FULL_INT = 1516,
    J2X_INT_ERPP_ERPP_DISCARD_2_PP_DSP_FOR_VISIBILITY_AND_IS_TDM_FIFO_ALMOST_FULL_HIGH_INT = 1517,
    J2X_INT_ERPP_ERPP_DISCARD_2_MPLS_BOS_PARSING_DATA_FIFO_ALMOST_FULL_INT = 1518,
    J2X_INT_ERPP_ERPP_DISCARD_2_PSG_HEADER_SIZE_ERR_INT = 1519,
    J2X_INT_ERPP_ERPP_DISCARD_2_PES_HEADER_SIZE_ERR_INT = 1520,
    J2X_INT_ERPP_ERPP_DISCARD_2_TM_DATA_BYPASS_FIFO_ALMOST_FULL_INT = 1521,
    J2X_INT_ERPP_ERPP_DISCARD_2_PRP_WAIT_FOR_GLEM_FIFO_ALMOST_FULL_INT = 1522,
    J2X_INT_ERPP_ERPP_DISCARD_2_PRP_PER_PORT_INFO_FIFO_ALMOST_FULL_INT = 1523,
    J2X_INT_ERPP_ERPP_DISCARD_2_PRP_WAIT_FOR_NETWORK_HEADER_FIFO_ALMOST_FULL_LOW_INT = 1524,
    J2X_INT_ERPP_ERPP_DISCARD_2_PRP_WAIT_FOR_NETWORK_HEADER_FIFO_ALMOST_FULL_HIGH_INT = 1525,
    J2X_INT_ERPP_ERPP_DISCARD_2_PRP_SAVE_NETWORK_HEADER_FIFO_ALMOST_FULL_INT = 1526,
    J2X_INT_ERPP_ERPP_DISCARD_2_PMF_INITIAL_ACTIONS_FIFO_ALMOST_FULL_INT = 1527,
    J2X_INT_ERPP_ERPP_DISCARD_2_PSG_QUALIFIER_SIZE_ERR_INT_0 = 1528,
    J2X_INT_ERPP_ERPP_DISCARD_2_PSG_QUALIFIER_SIZE_ERR_INT_1 = 1529,
    J2X_INT_ERPP_ERPP_DISCARD_2_PSG_QUALIFIER_SIZE_ERR_INT_2 = 1530,
    J2X_INT_ERPP_ERPP_DISCARD_2_PSG_QUALIFIER_SIZE_ERR_INT_3 = 1531,
    J2X_INT_ERPP_ERPP_DISCARD_2_PES_QUALIFIER_SIZE_ERR_INT_0 = 1532,
    J2X_INT_ERPP_ERPP_DISCARD_2_PES_QUALIFIER_SIZE_ERR_INT_1 = 1533,
    J2X_INT_ERPP_ERPP_DISCARD_2_PES_QUALIFIER_SIZE_ERR_INT_2 = 1534,
    J2X_INT_ERPP_ERPP_DISCARD_2_PES_QUALIFIER_SIZE_ERR_INT_3 = 1535,
    J2X_INT_ERPP_ERPP_DISCARD_2_PES_QUALIFIER_SIZE_ERR_INT_4 = 1536,
    J2X_INT_ERPP_ERPP_DISCARD_2_PES_QUALIFIER_SIZE_ERR_INT_5 = 1537,
    J2X_INT_ERPP_ERPP_DISCARD_2_PES_QUALIFIER_SIZE_ERR_INT_6 = 1538,
    J2X_INT_ERPP_ERPP_DISCARD_2_PES_QUALIFIER_SIZE_ERR_INT_7 = 1539,
    J2X_INT_ERPP_ERPP_DISCARD_2_DISCARD_INT = 1540,
    J2X_INT_ESB_ERROR_ECC = 1541,
    J2X_INT_ESB_EMPTY_BUFF_ALLOC_INT = 1542,
    J2X_INT_ESB_NO_EOB_INT = 1543,
    J2X_INT_ESB_TOO_MANY_UNITS_INT = 1544,
    J2X_INT_ESB_DEQ_WAS_CANCELED = 1545,
    J2X_INT_ESB_DEQ_WAS_CANCELED_EMPTY_Q = 1546,
    J2X_INT_ESB_ENQ_TO_NONE_VALID_Q = 1547,
    J2X_INT_ESB_ECC_ECC_1B_ERR_INT = 1548,
    J2X_INT_ESB_ECC_ECC_2B_ERR_INT = 1549,
    J2X_INT_ETPPA_ERROR_ECC = 1550,
    J2X_INT_ETPPA_ETPP_PRP_INT_VEC = 1551,
    J2X_INT_ETPPA_ETPPA_INT_VEC = 1552,
    J2X_INT_ETPPA_ECC_PARITY_ERR_INT = 1553,
    J2X_INT_ETPPA_ECC_ECC_1B_ERR_INT = 1554,
    J2X_INT_ETPPA_ECC_ECC_2B_ERR_INT = 1555,
    J2X_INT_ETPPA_ETPPA_BYPASS_FIFO_ALMOST_FULL_INT = 1556,
    J2X_INT_ETPPA_ETPPA_BYPASS_DATA_FIFO_OVERFLOW_INT = 1557,
    J2X_INT_ETPPA_ETPPA_BYPASS_DATA_FIFO_UNDERFLOW_INT = 1558,
    J2X_INT_ETPPA_ETPPA_BYPASS_CTRL_FIFO_OVERFLOW_INT = 1559,
    J2X_INT_ETPPA_ETPPA_BYPASS_CTRL_FIFO_UNDERFLOW_INT = 1560,
    J2X_INT_ETPPA_ETPPA_BYPASS_BTC_READ_WITHOUT_SOP_INT = 1561,
    J2X_INT_ETPPA_ETPPA_APP_AND_PIPE_COLLISION = 1562,
    J2X_INT_ETPPA_ETPPA_TM_FIELDS_FIFO_ALMOST_FULL_INT = 1563,
    J2X_INT_ETPPA_ETPPA_NETWORK_HEADERS_FIFO_ALMOST_FULL_INT = 1564,
    J2X_INT_ETPPA_ETPPA_SYSTEM_HEADERS_CONTAINER_FIFO_ALMOST_FULL_INT = 1565,
    J2X_INT_ETPPA_ETPPA_MPLS_BOS_PARSING_DATA_FIFO_ALMOST_FULL_INT = 1566,
    J2X_INT_ETPPA_ETPPA_PSG_HEADER_SIZE_ERR_INT = 1567,
    J2X_INT_ETPPA_ETPPA_PES_HEADER_SIZE_ERR_INT = 1568,
    J2X_INT_ETPPA_ETPPA_PSG_QUALIFIER_SIZE_ERR_INT_0 = 1569,
    J2X_INT_ETPPA_ETPPA_PSG_QUALIFIER_SIZE_ERR_INT_1 = 1570,
    J2X_INT_ETPPA_ETPPA_PSG_QUALIFIER_SIZE_ERR_INT_2 = 1571,
    J2X_INT_ETPPA_ETPPA_PSG_QUALIFIER_SIZE_ERR_INT_3 = 1572,
    J2X_INT_ETPPA_ETPPA_PES_QUALIFIER_SIZE_ERR_INT_0 = 1573,
    J2X_INT_ETPPA_ETPPA_PES_QUALIFIER_SIZE_ERR_INT_1 = 1574,
    J2X_INT_ETPPA_ETPPA_PES_QUALIFIER_SIZE_ERR_INT_2 = 1575,
    J2X_INT_ETPPA_ETPPA_PES_QUALIFIER_SIZE_ERR_INT_3 = 1576,
    J2X_INT_ETPPA_ETPPA_PES_QUALIFIER_SIZE_ERR_INT_4 = 1577,
    J2X_INT_ETPPA_ETPPA_PES_QUALIFIER_SIZE_ERR_INT_5 = 1578,
    J2X_INT_ETPPA_ETPPA_PES_QUALIFIER_SIZE_ERR_INT_6 = 1579,
    J2X_INT_ETPPA_ETPPA_PES_QUALIFIER_SIZE_ERR_INT_7 = 1580,
    J2X_INT_ETPPA_ETPPA_PP_DSP_FOR_VISIBILITY_AND_IS_TDM_FIFO_ALMOST_FULL_HIGH_INT = 1581,
    J2X_INT_ETPPA_ETPP_PRP_PRP_ACCEPTABLE_FRAME_TYPE_INT = 1582,
    J2X_INT_ETPPA_ETPP_PRP_PRP_GLEM_ERROR_INT = 1583,
    J2X_INT_ETPPA_ETPP_PRP_PRP_SYSTEM_HEADER_FIFO_ALMOST_FULL_INT = 1584,
    J2X_INT_ETPPA_ETPP_PRP_PRP_PORT_ATTRIBUTES_FIFO_ALMOST_FULL_INT = 1585,
    J2X_INT_ETPPA_ETPP_PRP_PRP_NETWORK_HEADER_FIFO_ALMOST_FULL_INT = 1586,
    J2X_INT_ETPPB_ERROR_ECC = 1587,
    J2X_INT_ETPPB_BTC_INT_VEC = 1588,
    J2X_INT_ETPPB_ETPPB_INT_VEC = 1589,
    J2X_INT_ETPPB_ECC_PARITY_ERR_INT = 1590,
    J2X_INT_ETPPB_ECC_ECC_1B_ERR_INT = 1591,
    J2X_INT_ETPPB_ECC_ECC_2B_ERR_INT = 1592,
    J2X_INT_ETPPB_ETPPB_PORT_MTU_TRAP_INT = 1593,
    J2X_INT_ETPPB_ETPPB_STP_TRAP_INT = 1594,
    J2X_INT_ETPPB_ETPPB_MEMBERSHIP_TRAP_INT = 1595,
    J2X_INT_ETPPB_ETPPB_TRAP_ORIGINAL_FTMH_FIFO_ALMOST_FULL_INT = 1596,
    J2X_INT_ETPPB_ETPPB_TRAP_BYPASS_FIFO_ALMOST_FULL_INT = 1597,
    J2X_INT_ETPPB_ETPPB_ENCAPSULATION_2_DATA_FIFO_ALMOST_FULL_INT = 1598,
    J2X_INT_ETPPB_ETPPB_ENCAPSULATION_3_DATA_FIFO_ALMOST_FULL_INT = 1599,
    J2X_INT_ETPPB_ETPPB_ENCAPSULATION_4_DATA_FIFO_ALMOST_FULL_INT = 1600,
    J2X_INT_ETPPB_ETPPB_ENCAPSULATION_5_DATA_FIFO_ALMOST_FULL_INT = 1601,
    J2X_INT_ETPPB_BTC_HEADER_SIZE_EXCEED = 1602,
    J2X_INT_ETPPB_BTC_NOF_INSTRUCTIONS_EXCEED = 1603,
    J2X_INT_ETPPB_BTC_HEADER_SIZE_NOT_BYTE_ALLIGNED = 1604,
    J2X_INT_ETPPB_BTC_POP_BEFORE_FIFO_READY = 1605,
    J2X_INT_ETPPC_ERROR_ECC = 1606,
    J2X_INT_ETPPC_ETPP_TERM_INT_VEC = 1607,
    J2X_INT_ETPPC_ENCAPSULATION_1_DATA_FIFO_ALMOST_FULL_INT = 1608,
    J2X_INT_ETPPC_ECC_PARITY_ERR_INT = 1609,
    J2X_INT_ETPPC_ECC_ECC_1B_ERR_INT = 1610,
    J2X_INT_ETPPC_ECC_ECC_2B_ERR_INT = 1611,
    J2X_INT_ETPPC_ETPP_TERM_TERM_PIPE_FIFO_1_ALMOST_FULL_INT = 1612,
    J2X_INT_ETPPC_ETPP_TERM_VSD_RESULT_FIFO_ALMOST_FULL_INT = 1613,
    J2X_INT_ETPPC_ETPP_TERM_ESEM_1_RESULT_FIFO_ALMOST_FULL_INT = 1614,
    J2X_INT_ETPPC_ETPP_TERM_ESEM_2_RESULT_FIFO_ALMOST_FULL_INT = 1615,
    J2X_INT_ETPPC_ETPP_TERM_EXEM_RESULT_FIFO_ALMOST_FULL_INT = 1616,
    J2X_INT_ETPPC_ETPP_TERM_OEM_RESULT_FIFO_ALMOST_FULL_INT = 1617,
    J2X_INT_ETPPC_ETPP_TERM_TERM_PIPE_FIFO_2_ALMOST_FULL_INT = 1618,
    J2X_INT_ETPPC_ETPP_TERM_CRPS_RESULT_FIFO_FULL_INT = 1619,
    J2X_INT_ETPPC_ETPP_TERM_MRPS_RESULT_FIFO_FULL_INT = 1620,
    J2X_INT_ETPPC_ETPP_TERM_TERM_SPLIT_HORIZON_INT = 1621,
    J2X_INT_ETPPC_ETPP_TERM_PROTECTION_TRAP_INT = 1622,
    J2X_INT_ETPPC_ETPP_TERM_LATENCY_TRAP_INT = 1623,
    J2X_INT_ETPPC_ETPP_TERM_ACTION_TRAP_INT = 1624,
    J2X_INT_ETPPC_ETPP_TERM_PORT_RATE_INT = 1625,
    J2X_INT_EVNT_ERROR_ECC = 1626,
    J2X_INT_EVNT_EVENTOR_INTERRUPT = 1627,
    J2X_INT_EVNT_ECC_ECC_1B_ERR_INT = 1628,
    J2X_INT_EVNT_ECC_ECC_2B_ERR_INT = 1629,
    J2X_INT_EVNT_EVENTOR_EVENTOR_INTERRUPT_BIT = 1630,
    J2X_INT_EVNT_EVENTOR_EVENTOR_RX_CMIC_ERROR_INTERRUPT_BIT = 1631,
    J2X_INT_EVNT_EVENTOR_EVENTOR_TX_CMIC_ERROR_INTERRUPT_BIT = 1632,
    J2X_INT_EVNT_EVENTOR_EVENTOR_TX_BINNING_WRP_INTERRUPT_BIT = 1633,
    J2X_INT_FCR_ERROR_ECC = 1634,
    J2X_INT_FCR_SRC_DV_CNG_LINK_EV = 1635,
    J2X_INT_FCR_CPU_CNT_CELL_FNE = 1636,
    J2X_INT_FCR_LOCAL_ROUT_FS_OVF = 1637,
    J2X_INT_FCR_LOCAL_ROUTRC_OVF = 1638,
    J2X_INT_FCR_REACH_FIFO_OVF = 1639,
    J2X_INT_FCR_FLOW_FIFO_OVF = 1640,
    J2X_INT_FCR_CREDIT_FIFO_OVF = 1641,
    J2X_INT_FCR_AUTO_DOC_NAME_1 = 1642,
    J2X_INT_FCR_ECC_ECC_1B_ERR_INT = 1643,
    J2X_INT_FCR_ECC_ECC_2B_ERR_INT = 1644,
    J2X_INT_FCT_ERROR_ECC = 1645,
    J2X_INT_FCT_UNRCH_DEST_EVENT = 1646,
    J2X_INT_FCT_ECC_ECC_1B_ERR_INT = 1647,
    J2X_INT_FCT_ECC_ECC_2B_ERR_INT = 1648,
    J2X_INT_FDA_ERROR_ECC = 1649,
    J2X_INT_FDA_AUTO_DOC_NAME_1 = 1650,
    J2X_INT_FDA_PRIO_0_DROP_INT = 1651,
    J2X_INT_FDA_PRIO_1_DROP_INT = 1652,
    J2X_INT_FDA_PRIO_2_DROP_INT = 1653,
    J2X_INT_FDA_PRIO_3_DROP_INT = 1654,
    J2X_INT_FDA_EGQ_0_MESHMC_0_OVF_DROP_INT = 1655,
    J2X_INT_FDA_EGQ_0_TDM_OVF_DROP = 1656,
    J2X_INT_FDA_ECC_ECC_1B_ERR_INT = 1657,
    J2X_INT_FDA_ECC_ECC_2B_ERR_INT = 1658,
    J2X_INT_FDR_ERROR_ECC = 1659,
    J2X_INT_FDR_INT_REG_P_1_MAC_0 = 1660,
    J2X_INT_FDR_INT_REG_P_1_MAC_1 = 1661,
    J2X_INT_FDR_INT_REG_P_1_MAC_2 = 1662,
    J2X_INT_FDR_INT_REG_P_1_MAC_3 = 1663,
    J2X_INT_FDR_INT_REG_P_1_MAC_4 = 1664,
    J2X_INT_FDR_INT_REG_P_1_MAC_5 = 1665,
    J2X_INT_FDR_INT_REG_P_1_MAC_6 = 1666,
    J2X_INT_FDR_INT_REG_P_1_MAC_7 = 1667,
    J2X_INT_FDR_INT_REG_P_2_MAC_0 = 1668,
    J2X_INT_FDR_INT_REG_P_2_MAC_1 = 1669,
    J2X_INT_FDR_INT_REG_P_2_MAC_2 = 1670,
    J2X_INT_FDR_INT_REG_P_2_MAC_3 = 1671,
    J2X_INT_FDR_INT_REG_P_2_MAC_4 = 1672,
    J2X_INT_FDR_INT_REG_P_2_MAC_5 = 1673,
    J2X_INT_FDR_INT_REG_P_2_MAC_6 = 1674,
    J2X_INT_FDR_INT_REG_P_2_MAC_7 = 1675,
    J2X_INT_FDR_INT_REG_P_3_MAC_0 = 1676,
    J2X_INT_FDR_INT_REG_P_3_MAC_1 = 1677,
    J2X_INT_FDR_INT_REG_P_3_MAC_2 = 1678,
    J2X_INT_FDR_INT_REG_P_3_MAC_3 = 1679,
    J2X_INT_FDR_INT_REG_P_3_MAC_4 = 1680,
    J2X_INT_FDR_INT_REG_P_3_MAC_5 = 1681,
    J2X_INT_FDR_INT_REG_P_3_MAC_6 = 1682,
    J2X_INT_FDR_INT_REG_P_3_MAC_7 = 1683,
    J2X_INT_FDR_INT_REG_GENERAL = 1684,
    J2X_INT_FDR_ECC_ECC_1B_ERR_INT = 1685,
    J2X_INT_FDR_ECC_ECC_2B_ERR_INT = 1686,
    J2X_INT_FDR_FDR_P_1_MAC_0_P_1_FDR_MAC_0_UN_EXP_CELL_1 = 1687,
    J2X_INT_FDR_FDR_P_1_MAC_0_P_1_FDR_MAC_0_UN_EXP_CELL_2 = 1688,
    J2X_INT_FDR_FDR_P_1_MAC_0_P_1_FDR_MAC_0_UN_EXP_CELL_3 = 1689,
    J2X_INT_FDR_FDR_P_1_MAC_0_P_1_IFMFO_MAC_0 = 1690,
    J2X_INT_FDR_FDR_P_1_MAC_0_P_1_ALTO_MAC_0 = 1691,
    J2X_INT_FDR_FDR_P_1_MAC_0_P_1_ERR_FILTER_DROP_INT_MAC_0 = 1692,
    J2X_INT_FDR_FDR_P_1_MAC_0_P_1_DROP_FILTER_DROP_INT_MAC_0 = 1693,
    J2X_INT_FDR_FDR_P_1_MAC_0_P_1_DROP_LOW_PRIO_MC_INT_MAC_0 = 1694,
    J2X_INT_FDR_FDR_P_1_MAC_1_P_1_FDR_MAC_1_UN_EXP_CELL_1 = 1695,
    J2X_INT_FDR_FDR_P_1_MAC_1_P_1_FDR_MAC_1_UN_EXP_CELL_2 = 1696,
    J2X_INT_FDR_FDR_P_1_MAC_1_P_1_FDR_MAC_1_UN_EXP_CELL_3 = 1697,
    J2X_INT_FDR_FDR_P_1_MAC_1_P_1_IFMFO_MAC_1 = 1698,
    J2X_INT_FDR_FDR_P_1_MAC_1_P_1_ALTO_MAC_1 = 1699,
    J2X_INT_FDR_FDR_P_1_MAC_1_P_1_ERR_FILTER_DROP_INT_MAC_1 = 1700,
    J2X_INT_FDR_FDR_P_1_MAC_1_P_1_DROP_FILTER_DROP_INT_MAC_1 = 1701,
    J2X_INT_FDR_FDR_P_1_MAC_1_P_1_DROP_LOW_PRIO_MC_INT_MAC_1 = 1702,
    J2X_INT_FDR_FDR_P_1_MAC_2_P_1_FDR_MAC_2_UN_EXP_CELL_1 = 1703,
    J2X_INT_FDR_FDR_P_1_MAC_2_P_1_FDR_MAC_2_UN_EXP_CELL_2 = 1704,
    J2X_INT_FDR_FDR_P_1_MAC_2_P_1_FDR_MAC_2_UN_EXP_CELL_3 = 1705,
    J2X_INT_FDR_FDR_P_1_MAC_2_P_1_IFMFO_MAC_2 = 1706,
    J2X_INT_FDR_FDR_P_1_MAC_2_P_1_ALTO_MAC_2 = 1707,
    J2X_INT_FDR_FDR_P_1_MAC_2_P_1_ERR_FILTER_DROP_INT_MAC_2 = 1708,
    J2X_INT_FDR_FDR_P_1_MAC_2_P_1_DROP_FILTER_DROP_INT_MAC_2 = 1709,
    J2X_INT_FDR_FDR_P_1_MAC_2_P_1_DROP_LOW_PRIO_MC_INT_MAC_2 = 1710,
    J2X_INT_FDR_FDR_P_1_MAC_3_P_1_FDR_MAC_3_UN_EXP_CELL_1 = 1711,
    J2X_INT_FDR_FDR_P_1_MAC_3_P_1_FDR_MAC_3_UN_EXP_CELL_2 = 1712,
    J2X_INT_FDR_FDR_P_1_MAC_3_P_1_FDR_MAC_3_UN_EXP_CELL_3 = 1713,
    J2X_INT_FDR_FDR_P_1_MAC_3_P_1_IFMFO_MAC_3 = 1714,
    J2X_INT_FDR_FDR_P_1_MAC_3_P_1_ALTO_MAC_3 = 1715,
    J2X_INT_FDR_FDR_P_1_MAC_3_P_1_ERR_FILTER_DROP_INT_MAC_3 = 1716,
    J2X_INT_FDR_FDR_P_1_MAC_3_P_1_DROP_FILTER_DROP_INT_MAC_3 = 1717,
    J2X_INT_FDR_FDR_P_1_MAC_3_P_1_DROP_LOW_PRIO_MC_INT_MAC_3 = 1718,
    J2X_INT_FDR_FDR_P_1_MAC_4_P_1_FDR_MAC_4_UN_EXP_CELL_1 = 1719,
    J2X_INT_FDR_FDR_P_1_MAC_4_P_1_FDR_MAC_4_UN_EXP_CELL_2 = 1720,
    J2X_INT_FDR_FDR_P_1_MAC_4_P_1_FDR_MAC_4_UN_EXP_CELL_3 = 1721,
    J2X_INT_FDR_FDR_P_1_MAC_4_P_1_IFMFO_MAC_4 = 1722,
    J2X_INT_FDR_FDR_P_1_MAC_4_P_1_ALTO_MAC_4 = 1723,
    J2X_INT_FDR_FDR_P_1_MAC_4_P_1_ERR_FILTER_DROP_INT_MAC_4 = 1724,
    J2X_INT_FDR_FDR_P_1_MAC_4_P_1_DROP_FILTER_DROP_INT_MAC_4 = 1725,
    J2X_INT_FDR_FDR_P_1_MAC_4_P_1_DROP_LOW_PRIO_MC_INT_MAC_4 = 1726,
    J2X_INT_FDR_FDR_P_1_MAC_5_P_1_FDR_MAC_5_UN_EXP_CELL_1 = 1727,
    J2X_INT_FDR_FDR_P_1_MAC_5_P_1_FDR_MAC_5_UN_EXP_CELL_2 = 1728,
    J2X_INT_FDR_FDR_P_1_MAC_5_P_1_FDR_MAC_5_UN_EXP_CELL_3 = 1729,
    J2X_INT_FDR_FDR_P_1_MAC_5_P_1_IFMFO_MAC_5 = 1730,
    J2X_INT_FDR_FDR_P_1_MAC_5_P_1_ALTO_MAC_5 = 1731,
    J2X_INT_FDR_FDR_P_1_MAC_5_P_1_ERR_FILTER_DROP_INT_MAC_5 = 1732,
    J2X_INT_FDR_FDR_P_1_MAC_5_P_1_DROP_FILTER_DROP_INT_MAC_5 = 1733,
    J2X_INT_FDR_FDR_P_1_MAC_5_P_1_DROP_LOW_PRIO_MC_INT_MAC_5 = 1734,
    J2X_INT_FDR_FDR_P_1_MAC_6_P_1_FDR_MAC_6_UN_EXP_CELL_1 = 1735,
    J2X_INT_FDR_FDR_P_1_MAC_6_P_1_FDR_MAC_6_UN_EXP_CELL_2 = 1736,
    J2X_INT_FDR_FDR_P_1_MAC_6_P_1_FDR_MAC_6_UN_EXP_CELL_3 = 1737,
    J2X_INT_FDR_FDR_P_1_MAC_6_P_1_IFMFO_MAC_6 = 1738,
    J2X_INT_FDR_FDR_P_1_MAC_6_P_1_ALTO_MAC_6 = 1739,
    J2X_INT_FDR_FDR_P_1_MAC_6_P_1_ERR_FILTER_DROP_INT_MAC_6 = 1740,
    J2X_INT_FDR_FDR_P_1_MAC_6_P_1_DROP_FILTER_DROP_INT_MAC_6 = 1741,
    J2X_INT_FDR_FDR_P_1_MAC_6_P_1_DROP_LOW_PRIO_MC_INT_MAC_6 = 1742,
    J2X_INT_FDR_FDR_P_1_MAC_7_P_1_FDR_MAC_7_UN_EXP_CELL_1 = 1743,
    J2X_INT_FDR_FDR_P_1_MAC_7_P_1_FDR_MAC_7_UN_EXP_CELL_2 = 1744,
    J2X_INT_FDR_FDR_P_1_MAC_7_P_1_FDR_MAC_7_UN_EXP_CELL_3 = 1745,
    J2X_INT_FDR_FDR_P_1_MAC_7_P_1_IFMFO_MAC_7 = 1746,
    J2X_INT_FDR_FDR_P_1_MAC_7_P_1_ALTO_MAC_7 = 1747,
    J2X_INT_FDR_FDR_P_1_MAC_7_P_1_ERR_FILTER_DROP_INT_MAC_7 = 1748,
    J2X_INT_FDR_FDR_P_1_MAC_7_P_1_DROP_FILTER_DROP_INT_MAC_7 = 1749,
    J2X_INT_FDR_FDR_P_1_MAC_7_P_1_DROP_LOW_PRIO_MC_INT_MAC_7 = 1750,
    J2X_INT_FDR_FDR_P_2_MAC_0_P_2_FDR_MAC_0_UN_EXP_CELL_1 = 1751,
    J2X_INT_FDR_FDR_P_2_MAC_0_P_2_FDR_MAC_0_UN_EXP_CELL_2 = 1752,
    J2X_INT_FDR_FDR_P_2_MAC_0_P_2_FDR_MAC_0_UN_EXP_CELL_3 = 1753,
    J2X_INT_FDR_FDR_P_2_MAC_0_P_2_IFMFO_MAC_0 = 1754,
    J2X_INT_FDR_FDR_P_2_MAC_0_P_2_ALTO_MAC_0 = 1755,
    J2X_INT_FDR_FDR_P_2_MAC_0_P_2_ERR_FILTER_DROP_INT_MAC_0 = 1756,
    J2X_INT_FDR_FDR_P_2_MAC_0_P_2_DROP_FILTER_DROP_INT_MAC_0 = 1757,
    J2X_INT_FDR_FDR_P_2_MAC_0_P_2_DROP_LOW_PRIO_MC_INT_MAC_0 = 1758,
    J2X_INT_FDR_FDR_P_2_MAC_1_P_2_FDR_MAC_1_UN_EXP_CELL_1 = 1759,
    J2X_INT_FDR_FDR_P_2_MAC_1_P_2_FDR_MAC_1_UN_EXP_CELL_2 = 1760,
    J2X_INT_FDR_FDR_P_2_MAC_1_P_2_FDR_MAC_1_UN_EXP_CELL_3 = 1761,
    J2X_INT_FDR_FDR_P_2_MAC_1_P_2_IFMFO_MAC_1 = 1762,
    J2X_INT_FDR_FDR_P_2_MAC_1_P_2_ALTO_MAC_1 = 1763,
    J2X_INT_FDR_FDR_P_2_MAC_1_P_2_ERR_FILTER_DROP_INT_MAC_1 = 1764,
    J2X_INT_FDR_FDR_P_2_MAC_1_P_2_DROP_FILTER_DROP_INT_MAC_1 = 1765,
    J2X_INT_FDR_FDR_P_2_MAC_1_P_2_DROP_LOW_PRIO_MC_INT_MAC_1 = 1766,
    J2X_INT_FDR_FDR_P_2_MAC_2_P_2_FDR_MAC_2_UN_EXP_CELL_1 = 1767,
    J2X_INT_FDR_FDR_P_2_MAC_2_P_2_FDR_MAC_2_UN_EXP_CELL_2 = 1768,
    J2X_INT_FDR_FDR_P_2_MAC_2_P_2_FDR_MAC_2_UN_EXP_CELL_3 = 1769,
    J2X_INT_FDR_FDR_P_2_MAC_2_P_2_IFMFO_MAC_2 = 1770,
    J2X_INT_FDR_FDR_P_2_MAC_2_P_2_ALTO_MAC_2 = 1771,
    J2X_INT_FDR_FDR_P_2_MAC_2_P_2_ERR_FILTER_DROP_INT_MAC_2 = 1772,
    J2X_INT_FDR_FDR_P_2_MAC_2_P_2_DROP_FILTER_DROP_INT_MAC_2 = 1773,
    J2X_INT_FDR_FDR_P_2_MAC_2_P_2_DROP_LOW_PRIO_MC_INT_MAC_2 = 1774,
    J2X_INT_FDR_FDR_P_2_MAC_3_P_2_FDR_MAC_3_UN_EXP_CELL_1 = 1775,
    J2X_INT_FDR_FDR_P_2_MAC_3_P_2_FDR_MAC_3_UN_EXP_CELL_2 = 1776,
    J2X_INT_FDR_FDR_P_2_MAC_3_P_2_FDR_MAC_3_UN_EXP_CELL_3 = 1777,
    J2X_INT_FDR_FDR_P_2_MAC_3_P_2_IFMFO_MAC_3 = 1778,
    J2X_INT_FDR_FDR_P_2_MAC_3_P_2_ALTO_MAC_3 = 1779,
    J2X_INT_FDR_FDR_P_2_MAC_3_P_2_ERR_FILTER_DROP_INT_MAC_3 = 1780,
    J2X_INT_FDR_FDR_P_2_MAC_3_P_2_DROP_FILTER_DROP_INT_MAC_3 = 1781,
    J2X_INT_FDR_FDR_P_2_MAC_3_P_2_DROP_LOW_PRIO_MC_INT_MAC_3 = 1782,
    J2X_INT_FDR_FDR_P_2_MAC_4_P_2_FDR_MAC_4_UN_EXP_CELL_1 = 1783,
    J2X_INT_FDR_FDR_P_2_MAC_4_P_2_FDR_MAC_4_UN_EXP_CELL_2 = 1784,
    J2X_INT_FDR_FDR_P_2_MAC_4_P_2_FDR_MAC_4_UN_EXP_CELL_3 = 1785,
    J2X_INT_FDR_FDR_P_2_MAC_4_P_2_IFMFO_MAC_4 = 1786,
    J2X_INT_FDR_FDR_P_2_MAC_4_P_2_ALTO_MAC_4 = 1787,
    J2X_INT_FDR_FDR_P_2_MAC_4_P_2_ERR_FILTER_DROP_INT_MAC_4 = 1788,
    J2X_INT_FDR_FDR_P_2_MAC_4_P_2_DROP_FILTER_DROP_INT_MAC_4 = 1789,
    J2X_INT_FDR_FDR_P_2_MAC_4_P_2_DROP_LOW_PRIO_MC_INT_MAC_4 = 1790,
    J2X_INT_FDR_FDR_P_2_MAC_5_P_2_FDR_MAC_5_UN_EXP_CELL_1 = 1791,
    J2X_INT_FDR_FDR_P_2_MAC_5_P_2_FDR_MAC_5_UN_EXP_CELL_2 = 1792,
    J2X_INT_FDR_FDR_P_2_MAC_5_P_2_FDR_MAC_5_UN_EXP_CELL_3 = 1793,
    J2X_INT_FDR_FDR_P_2_MAC_5_P_2_IFMFO_MAC_5 = 1794,
    J2X_INT_FDR_FDR_P_2_MAC_5_P_2_ALTO_MAC_5 = 1795,
    J2X_INT_FDR_FDR_P_2_MAC_5_P_2_ERR_FILTER_DROP_INT_MAC_5 = 1796,
    J2X_INT_FDR_FDR_P_2_MAC_5_P_2_DROP_FILTER_DROP_INT_MAC_5 = 1797,
    J2X_INT_FDR_FDR_P_2_MAC_5_P_2_DROP_LOW_PRIO_MC_INT_MAC_5 = 1798,
    J2X_INT_FDR_FDR_P_2_MAC_6_P_2_FDR_MAC_6_UN_EXP_CELL_1 = 1799,
    J2X_INT_FDR_FDR_P_2_MAC_6_P_2_FDR_MAC_6_UN_EXP_CELL_2 = 1800,
    J2X_INT_FDR_FDR_P_2_MAC_6_P_2_FDR_MAC_6_UN_EXP_CELL_3 = 1801,
    J2X_INT_FDR_FDR_P_2_MAC_6_P_2_IFMFO_MAC_6 = 1802,
    J2X_INT_FDR_FDR_P_2_MAC_6_P_2_ALTO_MAC_6 = 1803,
    J2X_INT_FDR_FDR_P_2_MAC_6_P_2_ERR_FILTER_DROP_INT_MAC_6 = 1804,
    J2X_INT_FDR_FDR_P_2_MAC_6_P_2_DROP_FILTER_DROP_INT_MAC_6 = 1805,
    J2X_INT_FDR_FDR_P_2_MAC_6_P_2_DROP_LOW_PRIO_MC_INT_MAC_6 = 1806,
    J2X_INT_FDR_FDR_P_2_MAC_7_P_2_FDR_MAC_7_UN_EXP_CELL_1 = 1807,
    J2X_INT_FDR_FDR_P_2_MAC_7_P_2_FDR_MAC_7_UN_EXP_CELL_2 = 1808,
    J2X_INT_FDR_FDR_P_2_MAC_7_P_2_FDR_MAC_7_UN_EXP_CELL_3 = 1809,
    J2X_INT_FDR_FDR_P_2_MAC_7_P_2_IFMFO_MAC_7 = 1810,
    J2X_INT_FDR_FDR_P_2_MAC_7_P_2_ALTO_MAC_7 = 1811,
    J2X_INT_FDR_FDR_P_2_MAC_7_P_2_ERR_FILTER_DROP_INT_MAC_7 = 1812,
    J2X_INT_FDR_FDR_P_2_MAC_7_P_2_DROP_FILTER_DROP_INT_MAC_7 = 1813,
    J2X_INT_FDR_FDR_P_2_MAC_7_P_2_DROP_LOW_PRIO_MC_INT_MAC_7 = 1814,
    J2X_INT_FDR_FDR_P_3_MAC_0_P_3_FDR_MAC_0_UN_EXP_CELL_1 = 1815,
    J2X_INT_FDR_FDR_P_3_MAC_0_P_3_FDR_MAC_0_UN_EXP_CELL_2 = 1816,
    J2X_INT_FDR_FDR_P_3_MAC_0_P_3_FDR_MAC_0_UN_EXP_CELL_3 = 1817,
    J2X_INT_FDR_FDR_P_3_MAC_0_P_3_IFMFO_MAC_0 = 1818,
    J2X_INT_FDR_FDR_P_3_MAC_0_P_3_ALTO_MAC_0 = 1819,
    J2X_INT_FDR_FDR_P_3_MAC_0_P_3_ERR_FILTER_DROP_INT_MAC_0 = 1820,
    J2X_INT_FDR_FDR_P_3_MAC_0_P_3_DROP_FILTER_DROP_INT_MAC_0 = 1821,
    J2X_INT_FDR_FDR_P_3_MAC_0_P_3_DROP_LOW_PRIO_MC_INT_MAC_0 = 1822,
    J2X_INT_FDR_FDR_P_3_MAC_1_P_3_FDR_MAC_1_UN_EXP_CELL_1 = 1823,
    J2X_INT_FDR_FDR_P_3_MAC_1_P_3_FDR_MAC_1_UN_EXP_CELL_2 = 1824,
    J2X_INT_FDR_FDR_P_3_MAC_1_P_3_FDR_MAC_1_UN_EXP_CELL_3 = 1825,
    J2X_INT_FDR_FDR_P_3_MAC_1_P_3_IFMFO_MAC_1 = 1826,
    J2X_INT_FDR_FDR_P_3_MAC_1_P_3_ALTO_MAC_1 = 1827,
    J2X_INT_FDR_FDR_P_3_MAC_1_P_3_ERR_FILTER_DROP_INT_MAC_1 = 1828,
    J2X_INT_FDR_FDR_P_3_MAC_1_P_3_DROP_FILTER_DROP_INT_MAC_1 = 1829,
    J2X_INT_FDR_FDR_P_3_MAC_1_P_3_DROP_LOW_PRIO_MC_INT_MAC_1 = 1830,
    J2X_INT_FDR_FDR_P_3_MAC_2_P_3_FDR_MAC_2_UN_EXP_CELL_1 = 1831,
    J2X_INT_FDR_FDR_P_3_MAC_2_P_3_FDR_MAC_2_UN_EXP_CELL_2 = 1832,
    J2X_INT_FDR_FDR_P_3_MAC_2_P_3_FDR_MAC_2_UN_EXP_CELL_3 = 1833,
    J2X_INT_FDR_FDR_P_3_MAC_2_P_3_IFMFO_MAC_2 = 1834,
    J2X_INT_FDR_FDR_P_3_MAC_2_P_3_ALTO_MAC_2 = 1835,
    J2X_INT_FDR_FDR_P_3_MAC_2_P_3_ERR_FILTER_DROP_INT_MAC_2 = 1836,
    J2X_INT_FDR_FDR_P_3_MAC_2_P_3_DROP_FILTER_DROP_INT_MAC_2 = 1837,
    J2X_INT_FDR_FDR_P_3_MAC_2_P_3_DROP_LOW_PRIO_MC_INT_MAC_2 = 1838,
    J2X_INT_FDR_FDR_P_3_MAC_3_P_3_FDR_MAC_3_UN_EXP_CELL_1 = 1839,
    J2X_INT_FDR_FDR_P_3_MAC_3_P_3_FDR_MAC_3_UN_EXP_CELL_2 = 1840,
    J2X_INT_FDR_FDR_P_3_MAC_3_P_3_FDR_MAC_3_UN_EXP_CELL_3 = 1841,
    J2X_INT_FDR_FDR_P_3_MAC_3_P_3_IFMFO_MAC_3 = 1842,
    J2X_INT_FDR_FDR_P_3_MAC_3_P_3_ALTO_MAC_3 = 1843,
    J2X_INT_FDR_FDR_P_3_MAC_3_P_3_ERR_FILTER_DROP_INT_MAC_3 = 1844,
    J2X_INT_FDR_FDR_P_3_MAC_3_P_3_DROP_FILTER_DROP_INT_MAC_3 = 1845,
    J2X_INT_FDR_FDR_P_3_MAC_3_P_3_DROP_LOW_PRIO_MC_INT_MAC_3 = 1846,
    J2X_INT_FDR_FDR_P_3_MAC_4_P_3_FDR_MAC_4_UN_EXP_CELL_1 = 1847,
    J2X_INT_FDR_FDR_P_3_MAC_4_P_3_FDR_MAC_4_UN_EXP_CELL_2 = 1848,
    J2X_INT_FDR_FDR_P_3_MAC_4_P_3_FDR_MAC_4_UN_EXP_CELL_3 = 1849,
    J2X_INT_FDR_FDR_P_3_MAC_4_P_3_IFMFO_MAC_4 = 1850,
    J2X_INT_FDR_FDR_P_3_MAC_4_P_3_ALTO_MAC_4 = 1851,
    J2X_INT_FDR_FDR_P_3_MAC_4_P_3_ERR_FILTER_DROP_INT_MAC_4 = 1852,
    J2X_INT_FDR_FDR_P_3_MAC_4_P_3_DROP_FILTER_DROP_INT_MAC_4 = 1853,
    J2X_INT_FDR_FDR_P_3_MAC_4_P_3_DROP_LOW_PRIO_MC_INT_MAC_4 = 1854,
    J2X_INT_FDR_FDR_P_3_MAC_5_P_3_FDR_MAC_5_UN_EXP_CELL_1 = 1855,
    J2X_INT_FDR_FDR_P_3_MAC_5_P_3_FDR_MAC_5_UN_EXP_CELL_2 = 1856,
    J2X_INT_FDR_FDR_P_3_MAC_5_P_3_FDR_MAC_5_UN_EXP_CELL_3 = 1857,
    J2X_INT_FDR_FDR_P_3_MAC_5_P_3_IFMFO_MAC_5 = 1858,
    J2X_INT_FDR_FDR_P_3_MAC_5_P_3_ALTO_MAC_5 = 1859,
    J2X_INT_FDR_FDR_P_3_MAC_5_P_3_ERR_FILTER_DROP_INT_MAC_5 = 1860,
    J2X_INT_FDR_FDR_P_3_MAC_5_P_3_DROP_FILTER_DROP_INT_MAC_5 = 1861,
    J2X_INT_FDR_FDR_P_3_MAC_5_P_3_DROP_LOW_PRIO_MC_INT_MAC_5 = 1862,
    J2X_INT_FDR_FDR_P_3_MAC_6_P_3_FDR_MAC_6_UN_EXP_CELL_1 = 1863,
    J2X_INT_FDR_FDR_P_3_MAC_6_P_3_FDR_MAC_6_UN_EXP_CELL_2 = 1864,
    J2X_INT_FDR_FDR_P_3_MAC_6_P_3_FDR_MAC_6_UN_EXP_CELL_3 = 1865,
    J2X_INT_FDR_FDR_P_3_MAC_6_P_3_IFMFO_MAC_6 = 1866,
    J2X_INT_FDR_FDR_P_3_MAC_6_P_3_ALTO_MAC_6 = 1867,
    J2X_INT_FDR_FDR_P_3_MAC_6_P_3_ERR_FILTER_DROP_INT_MAC_6 = 1868,
    J2X_INT_FDR_FDR_P_3_MAC_6_P_3_DROP_FILTER_DROP_INT_MAC_6 = 1869,
    J2X_INT_FDR_FDR_P_3_MAC_6_P_3_DROP_LOW_PRIO_MC_INT_MAC_6 = 1870,
    J2X_INT_FDR_FDR_P_3_MAC_7_P_3_FDR_MAC_7_UN_EXP_CELL_1 = 1871,
    J2X_INT_FDR_FDR_P_3_MAC_7_P_3_FDR_MAC_7_UN_EXP_CELL_2 = 1872,
    J2X_INT_FDR_FDR_P_3_MAC_7_P_3_FDR_MAC_7_UN_EXP_CELL_3 = 1873,
    J2X_INT_FDR_FDR_P_3_MAC_7_P_3_IFMFO_MAC_7 = 1874,
    J2X_INT_FDR_FDR_P_3_MAC_7_P_3_ALTO_MAC_7 = 1875,
    J2X_INT_FDR_FDR_P_3_MAC_7_P_3_ERR_FILTER_DROP_INT_MAC_7 = 1876,
    J2X_INT_FDR_FDR_P_3_MAC_7_P_3_DROP_FILTER_DROP_INT_MAC_7 = 1877,
    J2X_INT_FDR_FDR_P_3_MAC_7_P_3_DROP_LOW_PRIO_MC_INT_MAC_7 = 1878,
    J2X_INT_FDR_FDR_GENERAL_IN_BAND_FIFO_FULL = 1879,
    J2X_INT_FDR_FDR_GENERAL_FDR_INTERRUPT_REGISTER_GENERAL_FIELD_0 = 1880,
    J2X_INT_FDR_FDR_GENERAL_P_1_OFM_FIFO_TRAFFIC_CLASS_DROP_INT = 1881,
    J2X_INT_FDR_FDR_GENERAL_P_2_OFM_FIFO_TRAFFIC_CLASS_DROP_INT = 1882,
    J2X_INT_FDR_FDR_GENERAL_P_3_OFM_FIFO_TRAFFIC_CLASS_DROP_INT = 1883,
    J2X_INT_FDR_FDR_GENERAL_P_1_OFM_FIFO_OVFLW_DROP_INT = 1884,
    J2X_INT_FDR_FDR_GENERAL_P_2_OFM_FIFO_OVFLW_DROP_INT = 1885,
    J2X_INT_FDR_FDR_GENERAL_P_3_OFM_FIFO_OVFLW_DROP_INT = 1886,
    J2X_INT_FDR_FDR_GENERAL_P_1_FDR_OUT_UN_EXP_CELL = 1887,
    J2X_INT_FDR_FDR_GENERAL_P_2_FDR_OUT_UN_EXP_CELL = 1888,
    J2X_INT_FDR_FDR_GENERAL_P_3_FDR_OUT_UN_EXP_CELL = 1889,
    J2X_INT_FDR_FDR_GENERAL_CPUDATACELLFNE_MAC_0 = 1890,
    J2X_INT_FDR_FDR_GENERAL_CPUDATACELLFNE_MAC_1 = 1891,
    J2X_INT_FDR_FDR_GENERAL_CPUDATACELLFNE_MAC_2 = 1892,
    J2X_INT_FDR_FDR_GENERAL_CPUDATACELLFNE_MAC_3 = 1893,
    J2X_INT_FDR_FDR_GENERAL_CPUDATACELLFNE_MAC_4 = 1894,
    J2X_INT_FDR_FDR_GENERAL_CPUDATACELLFNE_MAC_5 = 1895,
    J2X_INT_FDR_FDR_GENERAL_CPUDATACELLFNE_MAC_6 = 1896,
    J2X_INT_FDR_FDR_GENERAL_CPUDATACELLFNE_MAC_7 = 1897,
    J2X_INT_FDR_FDR_GENERAL_CPU_DATA_CELL_FIFO_OFLW_INT_MAC_0 = 1898,
    J2X_INT_FDR_FDR_GENERAL_CPU_DATA_CELL_FIFO_OFLW_INT_MAC_1 = 1899,
    J2X_INT_FDR_FDR_GENERAL_CPU_DATA_CELL_FIFO_OFLW_INT_MAC_2 = 1900,
    J2X_INT_FDR_FDR_GENERAL_CPU_DATA_CELL_FIFO_OFLW_INT_MAC_3 = 1901,
    J2X_INT_FDR_FDR_GENERAL_CPU_DATA_CELL_FIFO_OFLW_INT_MAC_4 = 1902,
    J2X_INT_FDR_FDR_GENERAL_CPU_DATA_CELL_FIFO_OFLW_INT_MAC_5 = 1903,
    J2X_INT_FDR_FDR_GENERAL_CPU_DATA_CELL_FIFO_OFLW_INT_MAC_6 = 1904,
    J2X_INT_FDR_FDR_GENERAL_CPU_DATA_CELL_FIFO_OFLW_INT_MAC_7 = 1905,
    J2X_INT_FDT_ERROR_ECC = 1906,
    J2X_INT_FDT_UNRCH_DEST_INT_0 = 1907,
    J2X_INT_FDT_ILEGAL_IRE_PACKET_SIZE_INT = 1908,
    J2X_INT_FDT_IN_BAND_LAST_READ_CNT_ZERO_INT = 1909,
    J2X_INT_FDT_AUTO_DOC_NAME_1 = 1910,
    J2X_INT_FDT_ECC_ECC_1B_ERR_INT = 1911,
    J2X_INT_FDT_ECC_ECC_2B_ERR_INT = 1912,
    J2X_INT_FDTL_ERROR_ECC = 1913,
    J2X_INT_FDTL_ECC_ECC_1B_ERR_INT = 1914,
    J2X_INT_FDTL_ECC_ECC_2B_ERR_INT = 1915,
    J2X_INT_FMAC_ERROR_ECC = 1916,
    J2X_INT_FMAC_INT_REG_1 = 1917,
    J2X_INT_FMAC_INT_REG_2 = 1918,
    J2X_INT_FMAC_INT_REG_3 = 1919,
    J2X_INT_FMAC_INT_REG_4 = 1920,
    J2X_INT_FMAC_INT_REG_5 = 1921,
    J2X_INT_FMAC_INT_REG_6 = 1922,
    J2X_INT_FMAC_INT_REG_7 = 1923,
    J2X_INT_FMAC_INT_REG_8 = 1924,
    J2X_INT_FMAC_AUTO_DOC_NAME_0_0 = 1925,
    J2X_INT_FMAC_AUTO_DOC_NAME_0_1 = 1926,
    J2X_INT_FMAC_AUTO_DOC_NAME_0_2 = 1927,
    J2X_INT_FMAC_AUTO_DOC_NAME_0_3 = 1928,
    J2X_INT_FMAC_RX_RRR_CRL_OVF_DROP_INT_0 = 1929,
    J2X_INT_FMAC_RX_RRR_CRL_OVF_DROP_INT_1 = 1930,
    J2X_INT_FMAC_RX_RRR_CRL_OVF_DROP_INT_2 = 1931,
    J2X_INT_FMAC_RX_RRR_CRL_OVF_DROP_INT_3 = 1932,
    J2X_INT_FMAC_AUTO_DOC_NAME_2_0 = 1933,
    J2X_INT_FMAC_AUTO_DOC_NAME_2_1 = 1934,
    J2X_INT_FMAC_AUTO_DOC_NAME_2_2 = 1935,
    J2X_INT_FMAC_AUTO_DOC_NAME_2_3 = 1936,
    J2X_INT_FMAC_AUTO_DOC_NAME_3_0 = 1937,
    J2X_INT_FMAC_AUTO_DOC_NAME_3_1 = 1938,
    J2X_INT_FMAC_AUTO_DOC_NAME_3_2 = 1939,
    J2X_INT_FMAC_AUTO_DOC_NAME_3_3 = 1940,
    J2X_INT_FMAC_AUTO_DOC_NAME_4_0 = 1941,
    J2X_INT_FMAC_AUTO_DOC_NAME_4_1 = 1942,
    J2X_INT_FMAC_AUTO_DOC_NAME_4_2 = 1943,
    J2X_INT_FMAC_AUTO_DOC_NAME_4_3 = 1944,
    J2X_INT_FMAC_AUTO_DOC_NAME_5_0 = 1945,
    J2X_INT_FMAC_AUTO_DOC_NAME_5_1 = 1946,
    J2X_INT_FMAC_AUTO_DOC_NAME_5_2 = 1947,
    J2X_INT_FMAC_AUTO_DOC_NAME_5_3 = 1948,
    J2X_INT_FMAC_AUTO_DOC_NAME_6_0 = 1949,
    J2X_INT_FMAC_AUTO_DOC_NAME_6_1 = 1950,
    J2X_INT_FMAC_AUTO_DOC_NAME_6_2 = 1951,
    J2X_INT_FMAC_AUTO_DOC_NAME_6_3 = 1952,
    J2X_INT_FMAC_AUTO_DOC_NAME_7_0 = 1953,
    J2X_INT_FMAC_AUTO_DOC_NAME_7_1 = 1954,
    J2X_INT_FMAC_AUTO_DOC_NAME_7_2 = 1955,
    J2X_INT_FMAC_AUTO_DOC_NAME_7_3 = 1956,
    J2X_INT_FMAC_AUTO_DOC_NAME_8_0 = 1957,
    J2X_INT_FMAC_AUTO_DOC_NAME_8_1 = 1958,
    J2X_INT_FMAC_AUTO_DOC_NAME_8_2 = 1959,
    J2X_INT_FMAC_AUTO_DOC_NAME_8_3 = 1960,
    J2X_INT_FMAC_AUTO_DOC_NAME_9_0 = 1961,
    J2X_INT_FMAC_AUTO_DOC_NAME_9_1 = 1962,
    J2X_INT_FMAC_AUTO_DOC_NAME_9_2 = 1963,
    J2X_INT_FMAC_AUTO_DOC_NAME_9_3 = 1964,
    J2X_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_0 = 1965,
    J2X_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_1 = 1966,
    J2X_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_2 = 1967,
    J2X_INT_FMAC_INTERRUPT_REGISTER_FIELD_0_3 = 1968,
    J2X_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_0 = 1969,
    J2X_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_1 = 1970,
    J2X_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_2 = 1971,
    J2X_INT_FMAC_INTERRUPT_REGISTER_FIELD_1_3 = 1972,
    J2X_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_0 = 1973,
    J2X_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_1 = 1974,
    J2X_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_2 = 1975,
    J2X_INT_FMAC_INTERRUPT_REGISTER_FIELD_2_3 = 1976,
    J2X_INT_FMAC_ECC_ECC_1B_ERR_INT = 1977,
    J2X_INT_FMAC_ECC_ECC_2B_ERR_INT = 1978,
    J2X_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_0 = 1979,
    J2X_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_1 = 1980,
    J2X_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_2 = 1981,
    J2X_INT_FMAC_FMAC_1_RX_CRC_ERR_N_INT_3 = 1982,
    J2X_INT_FMAC_FMAC_1_WRONG_SIZE_INT_0 = 1983,
    J2X_INT_FMAC_FMAC_1_WRONG_SIZE_INT_1 = 1984,
    J2X_INT_FMAC_FMAC_1_WRONG_SIZE_INT_2 = 1985,
    J2X_INT_FMAC_FMAC_1_WRONG_SIZE_INT_3 = 1986,
    J2X_INT_FMAC_FMAC_2_LOS_INT_0 = 1987,
    J2X_INT_FMAC_FMAC_2_LOS_INT_1 = 1988,
    J2X_INT_FMAC_FMAC_2_LOS_INT_2 = 1989,
    J2X_INT_FMAC_FMAC_2_LOS_INT_3 = 1990,
    J2X_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_0 = 1991,
    J2X_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_1 = 1992,
    J2X_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_2 = 1993,
    J2X_INT_FMAC_FMAC_2_RX_LOST_OF_SYNC_3 = 1994,
    J2X_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_0 = 1995,
    J2X_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_1 = 1996,
    J2X_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_2 = 1997,
    J2X_INT_FMAC_FMAC_3_LNKLVL_AGE_N_INT_3 = 1998,
    J2X_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_0 = 1999,
    J2X_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_1 = 2000,
    J2X_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_2 = 2001,
    J2X_INT_FMAC_FMAC_3_LNKLVL_HALT_N_INT_3 = 2002,
    J2X_INT_FMAC_FMAC_4_OOF_INT_0 = 2003,
    J2X_INT_FMAC_FMAC_4_OOF_INT_1 = 2004,
    J2X_INT_FMAC_FMAC_4_OOF_INT_2 = 2005,
    J2X_INT_FMAC_FMAC_4_OOF_INT_3 = 2006,
    J2X_INT_FMAC_FMAC_4_DEC_ERR_INT_0 = 2007,
    J2X_INT_FMAC_FMAC_4_DEC_ERR_INT_1 = 2008,
    J2X_INT_FMAC_FMAC_4_DEC_ERR_INT_2 = 2009,
    J2X_INT_FMAC_FMAC_4_DEC_ERR_INT_3 = 2010,
    J2X_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_0 = 2011,
    J2X_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_1 = 2012,
    J2X_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_2 = 2013,
    J2X_INT_FMAC_FMAC_5_TRANSMIT_ERR_INT_3 = 2014,
    J2X_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_0 = 2015,
    J2X_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_1 = 2016,
    J2X_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_2 = 2017,
    J2X_INT_FMAC_FMAC_6_LNKLVL_AGE_CTX_BN_INT_3 = 2018,
    J2X_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_0 = 2019,
    J2X_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_1 = 2020,
    J2X_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_2 = 2021,
    J2X_INT_FMAC_FMAC_6_LNKLVL_HALT_CTX_BN_INT_3 = 2022,
    J2X_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_0 = 2023,
    J2X_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_1 = 2024,
    J2X_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_2 = 2025,
    J2X_INT_FMAC_FMAC_7_LNKLVL_AGE_CTX_CN_INT_3 = 2026,
    J2X_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_0 = 2027,
    J2X_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_1 = 2028,
    J2X_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_2 = 2029,
    J2X_INT_FMAC_FMAC_7_LNKLVL_HALT_CTX_CN_INT_3 = 2030,
    J2X_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_0 = 2031,
    J2X_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_1 = 2032,
    J2X_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_2 = 2033,
    J2X_INT_FMAC_FMAC_8_TX_FDRC_IF_CRC_INT_3 = 2034,
    J2X_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_0 = 2035,
    J2X_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_1 = 2036,
    J2X_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_2 = 2037,
    J2X_INT_FMAC_FMAC_8_AUTO_DOC_NAME_11_3 = 2038,
    J2X_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_0 = 2039,
    J2X_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_1 = 2040,
    J2X_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_2 = 2041,
    J2X_INT_FMAC_FMAC_8_TX_FDRC_IF_FAULT_INT_3 = 2042,
    J2X_INT_FQP_ERROR_ECC = 2043,
    J2X_INT_FQP_TXQ_OVF_INT = 2044,
    J2X_INT_FQP_TXQ_READ_CONJESTED_INT = 2045,
    J2X_INT_FQP_TXQ_WRITE_CONJESTED_INT = 2046,
    J2X_INT_FQP_ECC_ECC_1B_ERR_INT = 2047,
    J2X_INT_FQP_ECC_ECC_2B_ERR_INT = 2048,
    J2X_INT_FSRD_ERROR_ECC = 2049,
    J2X_INT_FSRD_INT_REG_0 = 2050,
    J2X_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_0 = 2051,
    J2X_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_1 = 2052,
    J2X_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_2 = 2053,
    J2X_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_3 = 2054,
    J2X_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_4 = 2055,
    J2X_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_5 = 2056,
    J2X_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_6 = 2057,
    J2X_INT_FSRD_QUAD_0_FSRD_N_SYNC_STATUS_CHANGED_7 = 2058,
    J2X_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_0 = 2059,
    J2X_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_1 = 2060,
    J2X_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_2 = 2061,
    J2X_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_3 = 2062,
    J2X_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_4 = 2063,
    J2X_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_5 = 2064,
    J2X_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_6 = 2065,
    J2X_INT_FSRD_QUAD_0_FSRD_N_RX_LOCK_CHANGED_7 = 2066,
    J2X_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_0 = 2067,
    J2X_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_1 = 2068,
    J2X_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_2 = 2069,
    J2X_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_3 = 2070,
    J2X_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_4 = 2071,
    J2X_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_5 = 2072,
    J2X_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_6 = 2073,
    J2X_INT_FSRD_QUAD_0_AUTO_DOC_NAME_0_7 = 2074,
    J2X_INT_FSRD_QUAD_0_FSRD_N_PLL_0_LOCK_CHANGED = 2075,
    J2X_INT_FSRD_QUAD_0_FSRD_N_PMD_MICRO_EXT_INTR = 2076,
    J2X_INT_HBC_ERROR_ECC = 2077,
    J2X_INT_HBC_HBM_ECC_DETECTED_ERROR = 2078,
    J2X_INT_HBC_HBM_ECC_CORRECTED_ERROR = 2079,
    J2X_INT_HBC_DSI_ERROR = 2080,
    J2X_INT_HBC_RDR_ERROR = 2081,
    J2X_INT_HBC_PIPELINES_ERROR = 2082,
    J2X_INT_HBC_ECC_ECC_1B_ERR_INT = 2083,
    J2X_INT_HBC_ECC_ECC_2B_ERR_INT = 2084,
    J2X_INT_HBC_DSI_COHERENCY_WRITE_OVERFLOW = 2085,
    J2X_INT_HBC_DSI_COHERENCY_WRITE_UNDERFLOW = 2086,
    J2X_INT_HBC_DSI_COHERENCY_READ_OVERFLOW = 2087,
    J2X_INT_HBC_DSI_COHERENCY_READ_UNDERFLOW = 2088,
    J2X_INT_HBC_DSI_COHERENCY_WRITE_OUT_SYNCHRONIZER_OVERFLOW = 2089,
    J2X_INT_HBC_DSI_COHERENCY_WRITE_OUT_SYNCHRONIZER_UNDERFLOW = 2090,
    J2X_INT_HBC_DSI_COHERENCY_PASSED_SYNCHRONIZER_OVERFLOW = 2091,
    J2X_INT_HBC_DSI_COHERENCY_PASSED_SYNCHRONIZER_UNDERFLOW = 2092,
    J2X_INT_HBC_DSI_BANK_ORDER_FIFO_OVERFLOW_0 = 2093,
    J2X_INT_HBC_DSI_BANK_ORDER_FIFO_UNDERFLOW_0 = 2094,
    J2X_INT_HBC_DSI_WDS_OVERFLOW = 2095,
    J2X_INT_HBC_DSI_READ_REQUEST_ASYNC_FIFO_OVERFLOW = 2096,
    J2X_INT_HBC_DSI_READ_REQUEST_ASYNC_FIFO_UNDERFLOW = 2097,
    J2X_INT_HBC_DSI_WRITE_REQUEST_ASYNC_FIFO_OVERFLOW = 2098,
    J2X_INT_HBC_DSI_WRITE_REQUEST_ASYNC_FIFO_UNDERFLOW = 2099,
    J2X_INT_HBC_DSI_USED_POINTERS_SYNCHRONIZER_OVERFLOW = 2100,
    J2X_INT_HBC_DSI_USED_POINTERS_SYNCHRONIZER_UNDERFLOW = 2101,
    J2X_INT_HBC_DSI_USED_POINTERS_PREFETCH_OVERFLOW = 2102,
    J2X_INT_HBC_DSI_USED_POINTERS_PREFETCH_UNDERFLOW = 2103,
    J2X_INT_HBC_DSI_WDS_OVERFLOW_SYNCHRONIZER_OVERFLOW = 2104,
    J2X_INT_HBC_DSI_WDS_OVERFLOW_SYNCHRONIZER_UNDERFLOW = 2105,
    J2X_INT_HBC_DSI_WRITE_CREDIT_SYNCHRONIZER_FIFO_OVERFLOW_0 = 2106,
    J2X_INT_HBC_DSI_WRITE_CREDIT_SYNCHRONIZER_FIFO_UNDERFLOW_0 = 2107,
    J2X_INT_HBC_DSI_WDS_WRITE_TO_FULL_ADDR_SYNCHRONIZER_OVERFLOW = 2108,
    J2X_INT_HBC_DSI_WDS_WRITE_TO_FULL_ADDR_SYNCHRONIZER_UNDERFLOW = 2109,
    J2X_INT_HBC_DSI_READ_CREDIT_SYNCHRONIZER_OVERFLOW_0 = 2110,
    J2X_INT_HBC_DSI_READ_CREDIT_SYNCHRONIZER_UNDERFLOW_0 = 2111,
    J2X_INT_HBC_DSI_WRITE_REQUEST_PREFETCH_OVERFLOW = 2112,
    J2X_INT_HBC_DSI_WRITE_REQUEST_PREFETCH_UNDERFLOW = 2113,
    J2X_INT_HBC_DSI_READ_REQUEST_PREFETCH_OVERFLOW = 2114,
    J2X_INT_HBC_DSI_READ_REQUEST_PREFETCH_UNDERFLOW = 2115,
    J2X_INT_HBC_RDR_REASSEMBLY_INFO_FIFO_OVERFLOW = 2116,
    J2X_INT_HBC_RDR_REASSEMBLY_INFO_FIFO_UNDERFLOW = 2117,
    J2X_INT_HBC_RDR_SLICE_INFO_FIFO_OVERFLOW_DS_0 = 2118,
    J2X_INT_HBC_RDR_SLICE_INFO_FIFO_UNDERFLOW_DS_0 = 2119,
    J2X_INT_HBC_RDR_RDS_OVERFLOW = 2120,
    J2X_INT_HBC_RDR_PSEUDO_CHANNEL_ORDER_FIFO_OVERFLOW = 2121,
    J2X_INT_HBC_RDR_PSEUDO_CHANNEL_ORDER_FIFO_UNDERFLOW = 2122,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_0_UI_0_OVERFLOW = 2123,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_0_UI_1_OVERFLOW = 2124,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_1_UI_0_OVERFLOW = 2125,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_1_UI_1_OVERFLOW = 2126,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_2_UI_0_OVERFLOW = 2127,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_2_UI_1_OVERFLOW = 2128,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_3_UI_0_OVERFLOW = 2129,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_3_UI_1_OVERFLOW = 2130,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_0_UI_0_UNDERFLOW = 2131,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_0_UI_1_UNDERFLOW = 2132,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_1_UI_0_UNDERFLOW = 2133,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_1_UI_1_UNDERFLOW = 2134,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_2_UI_0_UNDERFLOW = 2135,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_2_UI_1_UNDERFLOW = 2136,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_3_UI_0_UNDERFLOW = 2137,
    J2X_INT_HBC_PIPELINES_READ_DATA_QUEUE_DWORD_3_UI_1_UNDERFLOW = 2138,
    J2X_INT_HBC_PIPELINES_ROW_COMMAND_CONTENTION = 2139,
    J2X_INT_HBC_PIPELINES_COLUMN_COMMAND_CONTENTION = 2140,
    J2X_INT_HBC_PIPELINES_ECC_INFO_QUEUE_OVERFLOW = 2141,
    J2X_INT_HBC_PIPELINES_ECC_INFO_QUEUE_UNDERFLOW = 2142,
    J2X_INT_HBC_PIPELINES_READ_DATA_SELECTOR_FIFO_OVERFLOW = 2143,
    J2X_INT_HBC_PIPELINES_READ_DATA_SELECTOR_FIFO_UNDERFLOW = 2144,
    J2X_INT_HBMC_ERROR_ECC = 2145,
    J2X_INT_HBMC_HBM_CATTRIP = 2146,
    J2X_INT_HBMC_HBM_TEMP_CHANGE = 2147,
    J2X_INT_ILE_ERROR_ECC = 2148,
    J2X_INT_ILE_ILKN_RX_PORT_0_STATUS_CHANGE_INT = 2149,
    J2X_INT_ILE_ILKN_RX_PORT_1_STATUS_CHANGE_INT = 2150,
    J2X_INT_ILE_ILKN_LINK_PARTNER_STATUS_CHANGE_ILKN_0_INT = 2151,
    J2X_INT_ILE_ILKN_LINK_PARTNER_STATUS_CHANGE_ILKN_1_INT = 2152,
    J2X_INT_ILE_ILKN_CORE_RX_0_INT = 2153,
    J2X_INT_ILE_ILKN_CORE_RX_0_SECOND_INT = 2154,
    J2X_INT_ILE_ILKN_CORE_TX_0_INT = 2155,
    J2X_INT_ILE_ILKN_CORE_TX_0_SECOND_INT = 2156,
    J2X_INT_ILE_ILKN_CORE_RX_1_INT = 2157,
    J2X_INT_ILE_ILKN_CORE_RX_1_SECOND_INT = 2158,
    J2X_INT_ILE_ILKN_CORE_TX_1_INT = 2159,
    J2X_INT_ILE_ILKN_CORE_TX_1_SECOND_INT = 2160,
    J2X_INT_ILE_RX_ELK_OVF_INT = 2161,
    J2X_INT_ILE_ECC_ECC_1B_ERR_INT = 2162,
    J2X_INT_ILE_ECC_ECC_2B_ERR_INT = 2163,
    J2X_INT_ILU_ERROR_ECC = 2164,
    J2X_INT_ILU_RX_HRF_BURST_MERGE_ERROR_INT_0 = 2165,
    J2X_INT_ILU_RX_HRF_BURST_MERGE_ERROR_INT_1 = 2166,
    J2X_INT_ILU_RX_HRF_BURST_MERGE_ERROR_INT_2 = 2167,
    J2X_INT_ILU_RX_HRF_BURST_MERGE_ERROR_INT_3 = 2168,
    J2X_INT_ILU_ECC_ECC_1B_ERR_INT = 2169,
    J2X_INT_ILU_ECC_ECC_2B_ERR_INT = 2170,
    J2X_INT_IPPA_ERROR_ECC = 2171,
    J2X_INT_IPPA_VTD_OUTLIF_OVERLOAD = 2172,
    J2X_INT_IPPA_VTE_OUTLIF_OVERLOAD = 2173,
    J2X_INT_IPPA_ECC_PARITY_ERR_INT = 2174,
    J2X_INT_IPPA_ECC_ECC_1B_ERR_INT = 2175,
    J2X_INT_IPPA_ECC_ECC_2B_ERR_INT = 2176,
    J2X_INT_IPPB_ERROR_ECC = 2177,
    J2X_INT_IPPB_FLP_PACKETS_REJECTED_BY_EGW_INT = 2178,
    J2X_INT_IPPB_FLP_PACKETS_REJECTED_BY_EGW_I_OPCODE = 2179,
    J2X_INT_IPPB_LEL_INTERRUPT_REGISTER_ONE = 2180,
    J2X_INT_IPPB_LEL_ONE_LEL_BURST_FIFO_DROP = 2181,
    J2X_INT_IPPB_LEL_ONE_EGRESS_OPPORTUNISTIC_FIFO_DROP = 2182,
    J2X_INT_IPPB_LEL_ONE_OPPORTUNISTIC_LOOKUP_DROP = 2183,
    J2X_INT_IPPB_LEL_ONE_LEL_ERR_DATA_VALID = 2184,
    J2X_INT_IPPB_LEL_ONE_LEL_CONTROL_FIFO_DROP = 2185,
    J2X_INT_IPPB_LEL_ONE_LEL_TXI_DROP = 2186,
    J2X_INT_IPPB_ECC_PARITY_ERR_INT = 2187,
    J2X_INT_IPPB_ECC_ECC_1B_ERR_INT = 2188,
    J2X_INT_IPPB_ECC_ECC_2B_ERR_INT = 2189,
    J2X_INT_IPPC_ERROR_ECC = 2190,
    J2X_INT_IPPC_ECC_PARITY_ERR_INT = 2191,
    J2X_INT_IPPC_ECC_ECC_1B_ERR_INT = 2192,
    J2X_INT_IPPC_ECC_ECC_2B_ERR_INT = 2193,
    J2X_INT_IPPD_ERROR_ECC = 2194,
    J2X_INT_IPPD_ILLEGAL_BYTES_TO_REMOVE_VALUE = 2195,
    J2X_INT_IPPD_ILLEGAL_CONSTRUCTED_HEADER_SIZE = 2196,
    J2X_INT_IPPD_INVALID_DESTINATION_VALID = 2197,
    J2X_INT_IPPD_SIP_TRANSPLANT_DETECTION_INT = 2198,
    J2X_INT_IPPD_MC_EXPLICIT_RPF_INT = 2199,
    J2X_INT_IPPD_MC_SIP_BASED_RPF_INT = 2200,
    J2X_INT_IPPD_UC_LOOSE_RPF_INT = 2201,
    J2X_INT_IPPD_UC_STRICT_RPF_INT = 2202,
    J2X_INT_IPPD_SAME_INTERACE_INT = 2203,
    J2X_INT_IPPD_FACILITY_INVALID_INT = 2204,
    J2X_INT_IPPD_OUTLIF_OVER_FLOW_INT = 2205,
    J2X_INT_IPPD_PACKET_IS_APPLET = 2206,
    J2X_INT_IPPD_PARSING_START_OFFSET_OVF = 2207,
    J2X_INT_IPPD_FTMH_BIER_STRING_OFFSET_OVF = 2208,
    J2X_INT_IPPD_IEEE_1588_OFFSET_OVF = 2209,
    J2X_INT_IPPD_OAM_OFFSET_OVF = 2210,
    J2X_INT_IPPD_ECC_PARITY_ERR_INT = 2211,
    J2X_INT_IPPD_ECC_ECC_1B_ERR_INT = 2212,
    J2X_INT_IPPD_ECC_ECC_2B_ERR_INT = 2213,
    J2X_INT_IPPE_ERROR_ECC = 2214,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_0 = 2215,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_1 = 2216,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_2 = 2217,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_3 = 2218,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_4 = 2219,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_5 = 2220,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_6 = 2221,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_7 = 2222,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_8 = 2223,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_9 = 2224,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_10 = 2225,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_11 = 2226,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_12 = 2227,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_13 = 2228,
    J2X_INT_IPPE_QUALIFIER_SIZE_ERROR_14 = 2229,
    J2X_INT_IPPE_APP_AND_PIPE_COLLISION = 2230,
    J2X_INT_IPPE_ECC_PARITY_ERR_INT = 2231,
    J2X_INT_IPPE_ECC_ECC_1B_ERR_INT = 2232,
    J2X_INT_IPPE_ECC_ECC_2B_ERR_INT = 2233,
    J2X_INT_IPPF_ERROR_ECC = 2234,
    J2X_INT_IPPF_VTC_OUTLIF_OVERLOAD = 2235,
    J2X_INT_IPPF_ECC_PARITY_ERR_INT = 2236,
    J2X_INT_IPPF_ECC_ECC_1B_ERR_INT = 2237,
    J2X_INT_IPPF_ECC_ECC_2B_ERR_INT = 2238,
    J2X_INT_IPS_ERROR_ECC = 2239,
    J2X_INT_IPS_SQM_DQCQ_ERR = 2240,
    J2X_INT_IPS_DQM_DQCQ_ERR = 2241,
    J2X_INT_IPS_QUEUE_ENTERED_DEL = 2242,
    J2X_INT_IPS_CRDT_LOST = 2243,
    J2X_INT_IPS_CRBAL_OVERFLOW = 2244,
    J2X_INT_IPS_PUSH_QUEUE_ACTIVE = 2245,
    J2X_INT_IPS_LOST_FSM_EVENT = 2246,
    J2X_INT_IPS_CRDT_FLOW_ID_ERR_INT = 2247,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_INT = 2248,
    J2X_INT_IPS_QDESC_0_INTERNAL_CACHE_ERROR = 2249,
    J2X_INT_IPS_QDESC_1_INTERNAL_CACHE_ERROR = 2250,
    J2X_INT_IPS_SQM_DQCQ_INTERNAL_CACHE_ERROR = 2251,
    J2X_INT_IPS_FIFO_ERR_INT = 2252,
    J2X_INT_IPS_ECC_ECC_1B_ERR_INT = 2253,
    J2X_INT_IPS_ECC_ECC_2B_ERR_INT = 2254,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_ACTIVE_QUEUE_COUNT_OVF_INT = 2255,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_ACTIVE_QUEUE_COUNT_UNF_INT = 2256,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_OVF_INT = 2257,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_UNF_INT = 2258,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_A_OVF_INT = 2259,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_A_UNF_INT = 2260,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_B_OVF_INT = 2261,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_B_UNF_INT = 2262,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_C_OVF_INT = 2263,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_C_UNF_INT = 2264,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_D_OVF_INT = 2265,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_SQM_ACTIVE_QUEUE_COUNT_D_UNF_INT = 2266,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_OVF_INT = 2267,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_UNF_INT = 2268,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_A_OVF_INT = 2269,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_A_UNF_INT = 2270,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_B_OVF_INT = 2271,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_B_UNF_INT = 2272,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_C_OVF_INT = 2273,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_C_UNF_INT = 2274,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_D_OVF_INT = 2275,
    J2X_INT_IPS_ACTIVE_QUEUE_COUNT_ERR_DQM_ACTIVE_QUEUE_COUNT_D_UNF_INT = 2276,
    J2X_INT_IPS_FIFO_ERR_CRDT_FIFO_0_OVF = 2277,
    J2X_INT_IPS_FIFO_ERR_CRDT_FIFO_0_UNF = 2278,
    J2X_INT_IPS_FIFO_ERR_CRDT_FIFO_1_OVF = 2279,
    J2X_INT_IPS_FIFO_ERR_CRDT_FIFO_1_UNF = 2280,
    J2X_INT_IPS_FIFO_ERR_FMS_FIFO_0_OVF = 2281,
    J2X_INT_IPS_FIFO_ERR_FMS_FIFO_0_UNF = 2282,
    J2X_INT_IPS_FIFO_ERR_FSMRQ_FIFO_0_OVF = 2283,
    J2X_INT_IPS_FIFO_ERR_FSMRQ_FIFO_0_UNF = 2284,
    J2X_INT_IPT_ERROR_ECC = 2285,
    J2X_INT_IPT_ERROR_FIFOS = 2286,
    J2X_INT_IPT_ERROR_ITE = 2287,
    J2X_INT_IPT_ERROR_ITE_FIFO = 2288,
    J2X_INT_IPT_ECC_ECC_1B_ERR_INT = 2289,
    J2X_INT_IPT_ECC_ECC_2B_ERR_INT = 2290,
    J2X_INT_IPT_FIFO_ERROR_RRF_OVERFLOW_0 = 2291,
    J2X_INT_IPT_FIFO_ERROR_RRF_OVERFLOW_1 = 2292,
    J2X_INT_IPT_FIFO_ERROR_RRF_OVERFLOW_2 = 2293,
    J2X_INT_IPT_FIFO_ERROR_RRF_UNDERFLOW_0 = 2294,
    J2X_INT_IPT_FIFO_ERROR_RRF_UNDERFLOW_1 = 2295,
    J2X_INT_IPT_FIFO_ERROR_RRF_UNDERFLOW_2 = 2296,
    J2X_INT_IPT_FIFO_ERROR_RRF_MISCONFIG_0 = 2297,
    J2X_INT_IPT_FIFO_ERROR_RRF_MISCONFIG_1 = 2298,
    J2X_INT_IPT_FIFO_ERROR_RRF_MISCONFIG_2 = 2299,
    J2X_INT_IPT_FIFO_ERROR_RRF_OVERSIZE = 2300,
    J2X_INT_IPT_FIFO_ERROR_RDF_CRDT_OVERFLOW_0 = 2301,
    J2X_INT_IPT_FIFO_ERROR_RDF_CRDT_OVERFLOW_1 = 2302,
    J2X_INT_IPT_FIFO_ERROR_RDF_CRDT_OVERFLOW_2 = 2303,
    J2X_INT_IPT_FIFO_ERROR_RDF_SRAM_OVERFLOW_0 = 2304,
    J2X_INT_IPT_FIFO_ERROR_RDF_SRAM_OVERFLOW_1 = 2305,
    J2X_INT_IPT_FIFO_ERROR_RDF_SRAM_OVERFLOW_2 = 2306,
    J2X_INT_IPT_FIFO_ERROR_RDF_SRAM_UNDERFLOW_0 = 2307,
    J2X_INT_IPT_FIFO_ERROR_RDF_SRAM_UNDERFLOW_1 = 2308,
    J2X_INT_IPT_FIFO_ERROR_RDF_SRAM_UNDERFLOW_2 = 2309,
    J2X_INT_IPT_FIFO_ERROR_RDF_SRAM_OVERSIZE = 2310,
    J2X_INT_IPT_FIFO_ERROR_DQCF_OVERFLOW = 2311,
    J2X_INT_IPT_FIFO_ERROR_DQCF_UNDERFLOW = 2312,
    J2X_INT_IPT_FIFO_ERROR_DQCF_OVERSIZE = 2313,
    J2X_INT_IPT_FIFO_ERROR_D_BLF_OVERFLOW = 2314,
    J2X_INT_IPT_FIFO_ERROR_D_BLF_UNDERFLOW = 2315,
    J2X_INT_IPT_FIFO_ERROR_PBF_OVERFLOW = 2316,
    J2X_INT_IPT_FIFO_ERROR_PBF_UNDERFLOW = 2317,
    J2X_INT_IPT_FIFO_ERROR_PBF_MISCONFIG = 2318,
    J2X_INT_IPT_FIFO_ERROR_PBF_OVERSIZE = 2319,
    J2X_INT_IPT_FIFO_ERROR_S_2D_DQCF_OVERFLOW = 2320,
    J2X_INT_IPT_FIFO_ERROR_S_2D_DQCF_UNDERFLOW = 2321,
    J2X_INT_IPT_FIFO_ERROR_S_2D_DQCF_OVERSIZE = 2322,
    J2X_INT_IPT_FIFO_ERROR_S_2D_D_BLF_OVERFLOW = 2323,
    J2X_INT_IPT_FIFO_ERROR_S_2D_D_BLF_UNDERFLOW = 2324,
    J2X_INT_IPT_FIFO_ERROR_S_2D_D_BLF_MISCONFIG = 2325,
    J2X_INT_IPT_FIFO_ERROR_S_2D_PBF_OVERFLOW = 2326,
    J2X_INT_IPT_FIFO_ERROR_S_2D_PBF_UNDERFLOW = 2327,
    J2X_INT_IPT_FIFO_ERROR_S_2D_PBF_MISCONFIG = 2328,
    J2X_INT_IPT_FIFO_ERROR_S_2D_PBF_OVERSIZE = 2329,
    J2X_INT_IPT_FIFO_COMP_CNT_UNDERFLOW = 2330,
    J2X_INT_IPT_FIFO_COMP_CNT_OVERFLOW = 2331,
    J2X_INT_IPT_FIFO_SCS_UNDERFLOW = 2332,
    J2X_INT_IPT_FIFO_RDF_EOB_FIFO_OVERFLOW_0 = 2333,
    J2X_INT_IPT_FIFO_RDF_EOB_FIFO_OVERFLOW_1 = 2334,
    J2X_INT_IPT_FIFO_RDF_EOB_FIFO_OVERFLOW_2 = 2335,
    J2X_INT_IPT_FIFO_RDF_EOB_FIFO_OVERFLOW_3 = 2336,
    J2X_INT_IPT_FIFO_RDF_EOB_FIFO_UNDERFLOW_0 = 2337,
    J2X_INT_IPT_FIFO_RDF_EOB_FIFO_UNDERFLOW_1 = 2338,
    J2X_INT_IPT_FIFO_RDF_EOB_FIFO_UNDERFLOW_2 = 2339,
    J2X_INT_IPT_FIFO_RDF_EOB_FIFO_UNDERFLOW_3 = 2340,
    J2X_INT_IPT_FIFO_RDF_DRAM_FIFO_OVERFLOW = 2341,
    J2X_INT_IPT_FIFO_RDF_DRAM_FIFO_UNDERFLOW = 2342,
    J2X_INT_IPT_ITE_ERR_FTMH_PKT_SIZE_IS_NOT_STAMPPED = 2343,
    J2X_INT_IPT_ITE_ERR_FTMH_IS_NOT_STAMPPED = 2344,
    J2X_INT_IPT_ITE_ERR_BYTES_TO_ADD_ABOVE_MAX = 2345,
    J2X_INT_IPT_ITE_ERR_BYTES_TO_REMOVE_ABOVE_PSIZE = 2346,
    J2X_INT_IPT_ITE_ERR_FTMH_PSIZE_MISMATCH = 2347,
    J2X_INT_IPT_ITE_ERR_PSIZE_MISMATCH = 2348,
    J2X_INT_IPT_ITE_ERR_EXPECTED_ITPP_DELTA_MISMATCH = 2349,
    J2X_INT_IPT_ITE_ERR_NEGATIVE_DELTA = 2350,
    J2X_INT_IPT_ITE_FIFO_BYPASS_FIFO_OVERFLOW = 2351,
    J2X_INT_IPT_ITE_FIFO_BYPASS_FIFO_UNDERFLOW = 2352,
    J2X_INT_IPT_ITE_FIFO_WDF_OVERFLOW = 2353,
    J2X_INT_IPT_ITE_FIFO_WDF_UNDERFLOW = 2354,
    J2X_INT_IPT_ITE_FIFO_WDF_CPYDAT_OVERFLOW = 2355,
    J2X_INT_IPT_ITE_FIFO_WDF_CPYDAT_UNDERFLOW = 2356,
    J2X_INT_IQM_ERROR_ECC = 2357,
    J2X_INT_IQM_PDQ_SEQ_NUM_INTERNAL_CACHE_ERROR = 2358,
    J2X_INT_IQM_QM_RPRT_FIFO_OVF_INT = 2359,
    J2X_INT_IQM_FIFO_ERR_INT = 2360,
    J2X_INT_IQM_ECC_ECC_1B_ERR_INT = 2361,
    J2X_INT_IQM_ECC_ECC_2B_ERR_INT = 2362,
    J2X_INT_IQM_FIFO_ERR_BTX_FIFO_0_OVF = 2363,
    J2X_INT_IQM_FIFO_ERR_BTX_FIFO_0_UNF = 2364,
    J2X_INT_IQM_FIFO_ERR_BTX_FIFO_1_OVF = 2365,
    J2X_INT_IQM_FIFO_ERR_BTX_FIFO_1_UNF = 2366,
    J2X_INT_IQM_FIFO_ERR_QMRP_FIFO_0_OVF = 2367,
    J2X_INT_IQM_FIFO_ERR_QMRP_FIFO_0_UNF = 2368,
    J2X_INT_IQM_FIFO_ERR_QSTATE_FIFO_0_OVF = 2369,
    J2X_INT_IQM_FIFO_ERR_QSTATE_FIFO_0_UNF = 2370,
    J2X_INT_IRE_ERROR_ECC = 2371,
    J2X_INT_IRE_RCY_INTERFACE_ERROR = 2372,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR = 2373,
    J2X_INT_IRE_NIF_ERROR = 2374,
    J2X_INT_IRE_ERROR_UNEXPECTED_SOP = 2375,
    J2X_INT_IRE_ERROR_UNEXPECTED_MOP = 2376,
    J2X_INT_IRE_ERROR_BAD_REASSEMBLY_CONTEXT = 2377,
    J2X_INT_IRE_ERROR_REASSEMBLY_CONTEXT = 2378,
    J2X_INT_IRE_TDM_CTXT_MAP_INVALID_RD_ADDR = 2379,
    J2X_INT_IRE_TDM_NIF_BT_ERROR = 2380,
    J2X_INT_IRE_TDM_SAT_BT_ERROR = 2381,
    J2X_INT_IRE_TDM_IPG_BT_ERROR = 2382,
    J2X_INT_IRE_TDM_CPU_BT_ERROR = 2383,
    J2X_INT_IRE_TDM_DROP = 2384,
    J2X_INT_IRE_TDM_WSL_DROP = 2385,
    J2X_INT_IRE_TDM_ERR = 2386,
    J2X_INT_IRE_TDM_SIZE_ERR = 2387,
    J2X_INT_IRE_FIFO_ERROR = 2388,
    J2X_INT_IRE_ECC_PARITY_ERR_INT = 2389,
    J2X_INT_IRE_ECC_ECC_1B_ERR_INT = 2390,
    J2X_INT_IRE_ECC_ECC_2B_ERR_INT = 2391,
    J2X_INT_IRE_RCY_INTERFACE_ERROR_RCYH_ERR_DATA_ARRIVED = 2392,
    J2X_INT_IRE_RCY_INTERFACE_ERROR_RCYH_ERR_PACKET_SIZE = 2393,
    J2X_INT_IRE_RCY_INTERFACE_ERROR_RCYH_ERR_SOP_WORD_SIZE = 2394,
    J2X_INT_IRE_RCY_INTERFACE_ERROR_RCYL_ERR_DATA_ARRIVED = 2395,
    J2X_INT_IRE_RCY_INTERFACE_ERROR_RCYL_ERR_PACKET_SIZE = 2396,
    J2X_INT_IRE_RCY_INTERFACE_ERROR_RCYL_ERR_SOP_WORD_SIZE = 2397,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_SAT_ERR_DATA_ARRIVED = 2398,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_SAT_ERR_BCOUNT = 2399,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_SAT_ERR_MISSING_EOP = 2400,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_SAT_ERR_MISSING_SOP = 2401,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_CPU_ERR_DATA_ARRIVED = 2402,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_CPU_ERR_BCOUNT = 2403,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_CPU_ERR_MISSING_EOP = 2404,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_CPU_ERR_MISSING_SOP = 2405,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_OLP_ERR_DATA_ARRIVED = 2406,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_OLP_ERR_BCOUNT = 2407,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_OLP_ERR_MISSING_EOP = 2408,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_OLP_ERR_MISSING_SOP = 2409,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_OAMP_ERR_DATA_ARRIVED = 2410,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_OAMP_ERR_BCOUNT = 2411,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_OAMP_ERR_MISSING_EOP = 2412,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_OAMP_ERR_MISSING_SOP = 2413,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_EVENTOR_ERR_DATA_ARRIVED = 2414,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_EVENTOR_ERR_BCOUNT = 2415,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_EVENTOR_ERR_MISSING_EOP = 2416,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_EVENTOR_ERR_MISSING_SOP = 2417,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_REGI_ERR_DATA_ARRIVED = 2418,
    J2X_INT_IRE_INTERNAL_INTERFACE_ERROR_REGI_ERR_PACKET_SIZE = 2419,
    J2X_INT_IRE_NIF_ERROR_NIF_ERR_SOP_LESS_THAN_384_BYTES = 2420,
    J2X_INT_IRE_NIF_ERROR_NIF_ERR_DATA_ARRIVED = 2421,
    J2X_INT_IRE_NIF_ERROR_NIF_ERR_PACKET_SIZE = 2422,
    J2X_INT_IRE_FIFO_ERROR_ACF_FIFO_OVERFLOW = 2423,
    J2X_INT_IRE_FIFO_ERROR_ACF_FIFO_UNDERFLOW = 2424,
    J2X_INT_IRE_FIFO_ERROR_HPF_DATA_FIFO_OVERFLOW = 2425,
    J2X_INT_IRE_FIFO_ERROR_HPF_DATA_FIFO_UNDERFLOW = 2426,
    J2X_INT_IRE_FIFO_ERROR_PEF_CTRL_FIFO_OVERFLOW = 2427,
    J2X_INT_IRE_FIFO_ERROR_PEF_CTRL_FIFO_UNDERFLOW = 2428,
    J2X_INT_IRE_FIFO_ERROR_PEF_DATA_FIFO_OVERFLOW = 2429,
    J2X_INT_IRE_FIFO_ERROR_PEF_DATA_FIFO_UNDERFLOW = 2430,
    J2X_INT_IRE_FIFO_ERROR_WDF_CTRL_FIFO_OVERFLOW = 2431,
    J2X_INT_IRE_FIFO_ERROR_WDF_CTRL_FIFO_UNDERFLOW = 2432,
    J2X_INT_IRE_FIFO_ERROR_WDF_DATA_0_FIFO_OVERFLOW = 2433,
    J2X_INT_IRE_FIFO_ERROR_WDF_DATA_0_FIFO_UNDERFLOW = 2434,
    J2X_INT_IRE_FIFO_ERROR_WDF_DATA_1_FIFO_OVERFLOW = 2435,
    J2X_INT_IRE_FIFO_ERROR_WDF_DATA_1_FIFO_UNDERFLOW = 2436,
    J2X_INT_ITPP_ERROR_ECC = 2437,
    J2X_INT_ITPP_ERR_ITPP_PSIZE_TYPE_0_MISMATCH = 2438,
    J2X_INT_ITPP_ERR_ITPP_PSIZE_TYPE_1_MISMATCH = 2439,
    J2X_INT_ITPP_ERR_ITPP_PSIZE_TYPE_2_MISMATCH = 2440,
    J2X_INT_ITPP_ERR_ITPP_PSIZE_TYPE_3_MISMATCH = 2441,
    J2X_INT_ITPP_ERR_ITPP_PSIZE_TYPE_4_MISMATCH = 2442,
    J2X_INT_ITPP_ECC_ECC_1B_ERR_INT = 2443,
    J2X_INT_ITPP_ECC_ECC_2B_ERR_INT = 2444,
    J2X_INT_ITPPD_ERROR_ECC = 2445,
    J2X_INT_ITPPD_ERR_ITPP_PSIZE_TYPE_0_MISMATCH = 2446,
    J2X_INT_ITPPD_ERR_ITPP_PSIZE_TYPE_1_MISMATCH = 2447,
    J2X_INT_ITPPD_ERR_ITPP_PSIZE_TYPE_2_MISMATCH = 2448,
    J2X_INT_ITPPD_ERR_ITPP_PSIZE_TYPE_3_MISMATCH = 2449,
    J2X_INT_ITPPD_ERR_ITPP_PSIZE_TYPE_4_MISMATCH = 2450,
    J2X_INT_ITPPD_ECC_ECC_1B_ERR_INT = 2451,
    J2X_INT_ITPPD_ECC_ECC_2B_ERR_INT = 2452,
    J2X_INT_KAPS_ERROR_ECC = 2453,
    J2X_INT_KAPS_TECC_A_0_1B_ERROR = 2454,
    J2X_INT_KAPS_TECC_A_0_2B_ERROR = 2455,
    J2X_INT_KAPS_TECC_B_0_1B_ERROR = 2456,
    J2X_INT_KAPS_TECC_B_0_2B_ERROR = 2457,
    J2X_INT_KAPS_TECC_A_1_1B_ERROR = 2458,
    J2X_INT_KAPS_TECC_A_1_2B_ERROR = 2459,
    J2X_INT_KAPS_TECC_B_1_1B_ERROR = 2460,
    J2X_INT_KAPS_TECC_B_1_2B_ERROR = 2461,
    J2X_INT_KAPS_ECC_ECC_1B_ERR_INT = 2462,
    J2X_INT_KAPS_ECC_ECC_2B_ERR_INT = 2463,
    J2X_INT_MACT_ERROR_ECC = 2464,
    J2X_INT_MACT_LOCAL_MACT_INT = 2465,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_ERR_LEARN_REQUEST_OVER_STRONGER = 2466,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_WARNING_LEARN_OVER_EXISTING = 2467,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_ERR_DELETE_NON_EXIST = 2468,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_ERR_TRANSPLANT_REQUEST_OVER_STRONGER = 2469,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_ERR_REFRESH_REQUEST_OVER_STRONGER = 2470,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_WARNING_TRANSPLANT_NON_EXIST = 2471,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_WARNING_REFRESH_NON_EXIST = 2472,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_MNGMNT_REQ_FID_EXCEED_LIMIT = 2473,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_MNGMNT_REQ_FID_EXCEED_LIMIT_ALLOWED = 2474,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_EVENT_READY = 2475,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_EVENT_FIFO_HIGH_THRESHOLD_REACHED = 2476,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_REPLY_READY = 2477,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_REPLY_FIFO_REPLY_DROP = 2478,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_FID_COUNTER_OVERFLOW = 2479,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_MNGMNT_REQ_LARGE_EM_DB_EXCEED_LIMIT = 2480,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_MNGMNT_REQ_LARGE_EM_DB_EXCEED_LIMIT_ALLOWED = 2481,
    J2X_INT_MACT_LARGE_EM_EMP_NON_LARGE_EM_EVENT_DROP = 2482,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_LEL_FID_EXCEED_LIMIT = 2483,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_LEL_LARGE_EM_DB_EXCEED_LIMIT = 2484,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_MRQ_FIFO_STATUS_OVERFLOW = 2485,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_MRQ_FIFO_STATUS_UNDERFLOW = 2486,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_EVENT_FIFO_STATUS_OVERFLOW = 2487,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_EVENT_FIFO_STATUS_UNDERFLOW = 2488,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_REPLY_FIFO_STATUS_OVERFLOW = 2489,
    J2X_INT_MACT_LARGE_EM_LARGE_EM_REPLY_FIFO_STATUS_UNDERFLOW = 2490,
    J2X_INT_MACT_ECC_ECC_1B_ERR_INT = 2491,
    J2X_INT_MACT_ECC_ECC_2B_ERR_INT = 2492,
    J2X_INT_MCP_ERROR_ECC = 2493,
    J2X_INT_MCP_ENG_DB_A_BANK_0_ACCESS_ERR_INT = 2494,
    J2X_INT_MCP_ENG_DB_A_BANK_1_ACCESS_ERR_INT = 2495,
    J2X_INT_MCP_ENG_DB_C_BANK_0_ACCESS_ERR_INT = 2496,
    J2X_INT_MCP_ENG_DB_C_BANK_1_ACCESS_ERR_INT = 2497,
    J2X_INT_MCP_ENG_DB_C_BANK_2_ACCESS_ERR_INT = 2498,
    J2X_INT_MCP_ENG_DB_C_BANK_3_ACCESS_ERR_INT = 2499,
    J2X_INT_MCP_ENG_DB_C_BANK_4_ACCESS_ERR_INT = 2500,
    J2X_INT_MCP_ENG_DB_C_BANK_5_ACCESS_ERR_INT = 2501,
    J2X_INT_MCP_ENG_DB_C_BANK_6_ACCESS_ERR_INT = 2502,
    J2X_INT_MCP_ENG_DB_C_BANK_7_ACCESS_ERR_INT = 2503,
    J2X_INT_MCP_ENG_DB_C_BANK_8_ACCESS_ERR_INT = 2504,
    J2X_INT_MCP_ENG_DB_C_BANK_9_ACCESS_ERR_INT = 2505,
    J2X_INT_MCP_ENG_DB_C_BANK_10_ACCESS_ERR_INT = 2506,
    J2X_INT_MCP_ENG_DB_C_BANK_11_ACCESS_ERR_INT = 2507,
    J2X_INT_MCP_ENG_DB_C_BANK_12_ACCESS_ERR_INT = 2508,
    J2X_INT_MCP_ENG_DB_C_BANK_13_ACCESS_ERR_INT = 2509,
    J2X_INT_MCP_ENG_DB_C_BANK_14_ACCESS_ERR_INT = 2510,
    J2X_INT_MCP_ENG_DB_C_BANK_15_ACCESS_ERR_INT = 2511,
    J2X_INT_MCP_ENG_DB_C_BANK_16_ACCESS_ERR_INT = 2512,
    J2X_INT_MCP_ENG_DB_C_BANK_17_ACCESS_ERR_INT = 2513,
    J2X_INT_MCP_ENG_DB_C_BANK_18_ACCESS_ERR_INT = 2514,
    J2X_INT_MCP_ENG_DB_C_BANK_19_ACCESS_ERR_INT = 2515,
    J2X_INT_MCP_ENG_DB_C_BANK_20_ACCESS_ERR_INT = 2516,
    J2X_INT_MCP_ENG_DB_C_BANK_21_ACCESS_ERR_INT = 2517,
    J2X_INT_MCP_ENG_DB_C_BANK_22_ACCESS_ERR_INT = 2518,
    J2X_INT_MCP_ENG_DB_C_BANK_23_ACCESS_ERR_INT = 2519,
    J2X_INT_MCP_ENG_DB_C_BANK_24_ACCESS_ERR_INT = 2520,
    J2X_INT_MCP_ENG_DB_C_BANK_25_ACCESS_ERR_INT = 2521,
    J2X_INT_MCP_ENG_DB_C_BANK_26_ACCESS_ERR_INT = 2522,
    J2X_INT_MCP_ENG_DB_C_BANK_27_ACCESS_ERR_INT = 2523,
    J2X_INT_MCP_ENG_DB_C_BANK_28_ACCESS_ERR_INT = 2524,
    J2X_INT_MCP_ENG_DB_C_BANK_29_ACCESS_ERR_INT = 2525,
    J2X_INT_MCP_ENG_DB_C_BANK_30_ACCESS_ERR_INT = 2526,
    J2X_INT_MCP_ENG_DB_C_BANK_31_ACCESS_ERR_INT = 2527,
    J2X_INT_MCP_ENG_DB_C_BANK_32_ACCESS_ERR_INT = 2528,
    J2X_INT_MCP_ENG_DB_C_BANK_33_ACCESS_ERR_INT = 2529,
    J2X_INT_MCP_ENG_DB_C_BANK_34_ACCESS_ERR_INT = 2530,
    J2X_INT_MCP_ENG_DB_C_BANK_35_ACCESS_ERR_INT = 2531,
    J2X_INT_MCP_ECC_ECC_1B_ERR_INT = 2532,
    J2X_INT_MCP_ECC_ECC_2B_ERR_INT = 2533,
    J2X_INT_MDB_ERROR_ECC = 2534,
    J2X_INT_MDB_ISEM_1_EM_CUCKOO_FAIL = 2535,
    J2X_INT_MDB_ISEM_2_EM_CUCKOO_FAIL = 2536,
    J2X_INT_MDB_ISEM_3_EM_CUCKOO_FAIL = 2537,
    J2X_INT_MDB_LEM_EM_CUCKOO_FAIL = 2538,
    J2X_INT_MDB_IOEM_0_EM_CUCKOO_FAIL = 2539,
    J2X_INT_MDB_IOEM_1_EM_CUCKOO_FAIL = 2540,
    J2X_INT_MDB_MC_ID_EM_CUCKOO_FAIL = 2541,
    J2X_INT_MDB_GLEM_0_EM_CUCKOO_FAIL = 2542,
    J2X_INT_MDB_GLEM_1_EM_CUCKOO_FAIL = 2543,
    J2X_INT_MDB_EOEM_0_EM_CUCKOO_FAIL = 2544,
    J2X_INT_MDB_EOEM_1_EM_CUCKOO_FAIL = 2545,
    J2X_INT_MDB_ESEM_EM_CUCKOO_FAIL = 2546,
    J2X_INT_MDB_EXEM_1_EM_CUCKOO_FAIL = 2547,
    J2X_INT_MDB_EXEM_2_EM_CUCKOO_FAIL = 2548,
    J2X_INT_MDB_EXEM_3_EM_CUCKOO_FAIL = 2549,
    J2X_INT_MDB_EXEM_4_EM_CUCKOO_FAIL = 2550,
    J2X_INT_MDB_RMEP_EM_CUCKOO_FAIL = 2551,
    J2X_INT_MDB_LEM_EMP_PULSE_SCAN_DONE = 2552,
    J2X_INT_MDB_EXEM_3_EMP_PULSE_SCAN_DONE = 2553,
    J2X_INT_MDB_EXEM_4_EMP_PULSE_SCAN_DONE = 2554,
    J2X_INT_MDB_ECC_PARITY_ERR_INT = 2555,
    J2X_INT_MDB_ECC_ECC_1B_ERR_INT = 2556,
    J2X_INT_MDB_ECC_ECC_2B_ERR_INT = 2557,
    J2X_INT_MESH_TOPOLOGY_MESH_INTERRUPTS_INTERRUPT_1 = 2558,
    J2X_INT_MESH_TOPOLOGY_MESH_INTERRUPTS_INTERRUPT_2 = 2559,
    J2X_INT_MRPS_ERROR_ECC = 2560,
    J2X_INT_MRPS_INGRESS_ENG_WRAP_ERR_INT = 2561,
    J2X_INT_MRPS_EGRESS_ENG_WRAP_ERR_INT = 2562,
    J2X_INT_MRPS_INGRESS_ENG_OOP_FIFO_NOT_EMPTY_INT = 2563,
    J2X_INT_MRPS_EGRESS_ENG_OOP_FIFO_NOT_EMPTY_INT = 2564,
    J2X_INT_MRPS_ECC_ECC_1B_ERR_INT = 2565,
    J2X_INT_MRPS_ECC_ECC_2B_ERR_INT = 2566,
    J2X_INT_MRPS_ING_ENG_WRAP_ING_GLBL_ENG_WRAP_ERR_INT = 2567,
    J2X_INT_MRPS_ING_ENG_WRAP_ING_ENG_0_WRAP_ERR_INT = 2568,
    J2X_INT_MRPS_ING_ENG_WRAP_ING_ENG_1_WRAP_ERR_INT = 2569,
    J2X_INT_MRPS_ING_ENG_WRAP_ING_ENG_2_WRAP_ERR_INT = 2570,
    J2X_INT_MRPS_EGR_ENG_WRAP_EGR_ENG_0_WRAP_ERR_INT = 2571,
    J2X_INT_MRPS_EGR_ENG_WRAP_EGR_ENG_1_WRAP_ERR_INT = 2572,
    J2X_INT_MRPS_ING_ENG_OOP_FIFO_NOT_EMPTY_ING_GLBL_ENG_OOP_FIFO_NOT_EMPTY_INT = 2573,
    J2X_INT_MRPS_ING_ENG_OOP_FIFO_NOT_EMPTY_ING_ENG_0_OOP_FIFO_NOT_EMPTY_INT = 2574,
    J2X_INT_MRPS_ING_ENG_OOP_FIFO_NOT_EMPTY_ING_ENG_1_OOP_FIFO_NOT_EMPTY_INT = 2575,
    J2X_INT_MRPS_ING_ENG_OOP_FIFO_NOT_EMPTY_ING_ENG_2_OOP_FIFO_NOT_EMPTY_INT = 2576,
    J2X_INT_MRPS_EGR_ENG_OOP_FIFO_NOT_EMPTY_EGR_ENG_0_OOP_FIFO_NOT_EMPTY_INT = 2577,
    J2X_INT_MRPS_EGR_ENG_OOP_FIFO_NOT_EMPTY_EGR_ENG_1_OOP_FIFO_NOT_EMPTY_INT = 2578,
    J2X_INT_MSW_ERROR_ECC = 2579,
    J2X_INT_MSW_MACSEC_INT = 2580,
    J2X_INT_MSW_MACSEC_MACSEC_INTERRUPT_REGISTER = 2581,
    J2X_INT_MTM_ERROR_ECC = 2582,
    J2X_INT_MTM_ING_ERR_MAX_REPLICATION = 2583,
    J2X_INT_MTM_ING_ERR_REPLICATION_EMPTY = 2584,
    J2X_INT_MTM_EGR_ERR_MAX_REPLICATION = 2585,
    J2X_INT_MTM_EGR_ERR_REPLICATION_EMPTY = 2586,
    J2X_INT_MTM_ING_BMP_DIRECT_ACCESS = 2587,
    J2X_INT_MTM_EGR_BMP_DIRECT_ACCESS = 2588,
    J2X_INT_MTM_ECC_ECC_1B_ERR_INT = 2589,
    J2X_INT_MTM_ECC_ECC_2B_ERR_INT = 2590,
    J2X_INT_OAMP_ERROR_ECC = 2591,
    J2X_INT_OAMP_PENDING_EVENT = 2592,
    J2X_INT_OAMP_STAT_PENDING_EVENT = 2593,
    J2X_INT_OAMP_RX_STATS_DONE = 2594,
    J2X_INT_OAMP_RFC_6374_PKT_DROPPED = 2595,
    J2X_INT_OAMP_TXO_MESSAGE_SENT = 2596,
    J2X_INT_OAMP_TXO_REQ_FIFO_EMPTY = 2597,
    J2X_INT_OAMP_MDB_0_ERR = 2598,
    J2X_INT_OAMP_MDB_1_ERR = 2599,
    J2X_INT_OAMP_RXP_FIFO_WRITE_FULL = 2600,
    J2X_INT_OAMP_SAT_TX_PKT_CONTAINER_FIFO_ALMOST_FULL_INT = 2601,
    J2X_INT_OAMP_ECC_ECC_1B_ERR_INT = 2602,
    J2X_INT_OAMP_ECC_ECC_2B_ERR_INT = 2603,
    J2X_INT_OCB_ERROR_ECC = 2604,
    J2X_INT_OCB_ECC_ECC_1B_ERR_INT = 2605,
    J2X_INT_OCB_ECC_ECC_2B_ERR_INT = 2606,
    J2X_INT_OCBM_ERROR_ECC = 2607,
    J2X_INT_OCBM_ERROR_FREE_INT = 2608,
    J2X_INT_OCBM_ERROR_FBC_BANK = 2609,
    J2X_INT_OCBM_ERROR_FBM_0_BUFF_STAT_OVF_INT = 2610,
    J2X_INT_OCBM_ERROR_FBM_1_BUFF_STAT_OVF_INT = 2611,
    J2X_INT_OCBM_ERROR_OCBM_BUFF_STAT_OVF_INT = 2612,
    J2X_INT_OCBM_ERROR_FIFO_INT = 2613,
    J2X_INT_OCBM_ECC_ECC_1B_ERR_INT = 2614,
    J2X_INT_OCBM_ECC_ECC_2B_ERR_INT = 2615,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_0 = 2616,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_1 = 2617,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_2 = 2618,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_3 = 2619,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_4 = 2620,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_5 = 2621,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_6 = 2622,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_7 = 2623,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_8 = 2624,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_9 = 2625,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_10 = 2626,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_11 = 2627,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_12 = 2628,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_13 = 2629,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_14 = 2630,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_15 = 2631,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_16 = 2632,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_17 = 2633,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_18 = 2634,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_19 = 2635,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_20 = 2636,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_21 = 2637,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_22 = 2638,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_23 = 2639,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_24 = 2640,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_25 = 2641,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_26 = 2642,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_27 = 2643,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_28 = 2644,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_29 = 2645,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_30 = 2646,
    J2X_INT_OCBM_FBC_BANK_ERROR_FBC_BANK_31 = 2647,
    J2X_INT_OCBM_OCBM_FIFO_RSUT_WR_RXI_CTRL_OVERFLOW = 2648,
    J2X_INT_OCBM_OCBM_FIFO_RSUT_WR_RXI_CTRL_UNDERFLOW = 2649,
    J2X_INT_OCBM_OCBM_FIFO_FBM_RING_0_RD_2D_FREE_FIFO_OVERFLOW = 2650,
    J2X_INT_OCBM_OCBM_FIFO_FBM_RING_0_RD_2D_FREE_FIFO_UNDERFLOW = 2651,
    J2X_INT_OCBM_OCBM_FIFO_FBM_RING_0_DEL_FREE_FIFO_OVERFLOW = 2652,
    J2X_INT_OCBM_OCBM_FIFO_FBM_RING_0_DEL_FREE_FIFO_UNDERFLOW = 2653,
    J2X_INT_OCBM_OCBM_FIFO_FBM_RING_1_RD_2D_FREE_FIFO_OVERFLOW = 2654,
    J2X_INT_OCBM_OCBM_FIFO_FBM_RING_1_RD_2D_FREE_FIFO_UNDERFLOW = 2655,
    J2X_INT_OCBM_OCBM_FIFO_FBM_RING_1_DEL_FREE_FIFO_OVERFLOW = 2656,
    J2X_INT_OCBM_OCBM_FIFO_FBM_RING_1_DEL_FREE_FIFO_UNDERFLOW = 2657,
    J2X_INT_OCBM_OCBM_FIFO_RRM_RING_0_S_2F_RD_REQ_ADDR_FIFO_OVERFLOW = 2658,
    J2X_INT_OCBM_OCBM_FIFO_RRM_RING_0_S_2F_RD_REQ_ADDR_FIFO_UNDERFLOW = 2659,
    J2X_INT_OCBM_OCBM_FIFO_RRM_RING_0_S_2D_RD_REQ_ADDR_FIFO_OVERFLOW = 2660,
    J2X_INT_OCBM_OCBM_FIFO_RRM_RING_0_S_2D_RD_REQ_ADDR_FIFO_UNDERFLOW = 2661,
    J2X_INT_OCBM_OCBM_FIFO_RRM_RING_1_S_2F_RD_REQ_ADDR_FIFO_OVERFLOW = 2662,
    J2X_INT_OCBM_OCBM_FIFO_RRM_RING_1_S_2F_RD_REQ_ADDR_FIFO_UNDERFLOW = 2663,
    J2X_INT_OCBM_OCBM_FIFO_RRM_RING_1_S_2D_RD_REQ_ADDR_FIFO_OVERFLOW = 2664,
    J2X_INT_OCBM_OCBM_FIFO_RRM_RING_1_S_2D_RD_REQ_ADDR_FIFO_UNDERFLOW = 2665,
    J2X_INT_OCBM_OCBM_FIFO_RMU_FREE_RXI_DEL_OVERFLOW = 2666,
    J2X_INT_OCBM_OCBM_FIFO_RMU_FREE_RXI_DEL_UNDERFLOW = 2667,
    J2X_INT_OCBM_OCBM_FIFO_RMU_FREE_RXI_S_2D_OVERFLOW = 2668,
    J2X_INT_OCBM_OCBM_FIFO_RMU_FREE_RXI_S_2D_UNDERFLOW = 2669,
    J2X_INT_OCBM_OCBM_FIFO_RSUT_RD_REQ_S_2D_RXI_OVERFLOW = 2670,
    J2X_INT_OCBM_OCBM_FIFO_RSUT_RD_REQ_S_2D_RXI_UNDERFLOW = 2671,
    J2X_INT_OFR_ERROR_ECC = 2672,
    J2X_INT_OFR_RX_FIFO_OVERFLOW_INT = 2673,
    J2X_INT_OFR_WRONG_WORD_FROM_MAC_0_INT = 2674,
    J2X_INT_OFR_RX_NUM_DROPPED_EOPS_INT = 2675,
    J2X_INT_OFR_RX_NUM_DROPPED_EOPS_75P_INT = 2676,
    J2X_INT_OFR_NBI_PKT_DROP_COUNTERS_0_75P_INTERRUPT = 2677,
    J2X_INT_OFR_ALIGNER_FIFO_OVF_INT = 2678,
    J2X_INT_OFR_PFC_DEADLOCK_BREAKING_MECHANISM_INT = 2679,
    J2X_INT_OFR_SAR_FIFO_OVF_INT = 2680,
    J2X_INT_OFR_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_0_INT = 2681,
    J2X_INT_OFR_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_1_INT = 2682,
    J2X_INT_OFR_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_2_INT = 2683,
    J2X_INT_OFR_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_3_INT = 2684,
    J2X_INT_OFR_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_4_INT = 2685,
    J2X_INT_OFR_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_5_INT = 2686,
    J2X_INT_OFR_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_6_INT = 2687,
    J2X_INT_OFR_NBI_PKT_DROP_COUNTERS_75P_PKT_DROP_COUNTER_75P_PORT_7_INT = 2688,
    J2X_INT_OFR_ECC_PARITY_ERR_INT = 2689,
    J2X_INT_OFR_ECC_ECC_1B_ERR_INT = 2690,
    J2X_INT_OFR_ECC_ECC_2B_ERR_INT = 2691,
    J2X_INT_OFT_ERROR_ECC = 2692,
    J2X_INT_OFT_TX_FIFO_OVERFLOW_INT = 2693,
    J2X_INT_OFT_TX_PKT_OR_FRG_IS_TOO_SMALL_INT = 2694,
    J2X_INT_OFT_TX_MISSING_SOF_INT = 2695,
    J2X_INT_OFT_TX_DOUBLE_SOF_INT = 2696,
    J2X_INT_OFT_ECC_PARITY_ERR_INT = 2697,
    J2X_INT_OFT_ECC_ECC_1B_ERR_INT = 2698,
    J2X_INT_OFT_ECC_ECC_2B_ERR_INT = 2699,
    J2X_INT_OLP_ERROR_ECC = 2700,
    J2X_INT_OLP_ERROR_EGRESS_PIPE_CFG = 2701,
    J2X_INT_OLP_ECC_ECC_1B_ERR_INT = 2702,
    J2X_INT_OLP_ECC_ECC_2B_ERR_INT = 2703,
    J2X_INT_PDM_ERROR_ECC = 2704,
    J2X_INT_PDM_FREE_ERROR = 2705,
    J2X_INT_PDM_ECC_ECC_1B_ERR_INT = 2706,
    J2X_INT_PDM_ECC_ECC_2B_ERR_INT = 2707,
    J2X_INT_PEM_ERROR_ECC = 2708,
    J2X_INT_PEM_ECC_ECC_1B_ERR_INT = 2709,
    J2X_INT_PEM_ECC_ECC_2B_ERR_INT = 2710,
    J2X_INT_PQP_ERROR_ECC = 2711,
    J2X_INT_PQP_DELETE_FIFO_FULL = 2712,
    J2X_INT_PQP_LCD_FIFO_FULL = 2713,
    J2X_INT_PQP_TC_MAPPING_MISS_CONFIG = 2714,
    J2X_INT_PQP_MC_MAX_REPLICATION_OVERFLOW_INT = 2715,
    J2X_INT_PQP_EBTR_ILLEGAL_VALUE = 2716,
    J2X_INT_PQP_INVALID_OTM_INT = 2717,
    J2X_INT_PQP_FIFO_STATUS_INTERRUPT_REG = 2718,
    J2X_INT_PQP_ECC_ECC_1B_ERR_INT = 2719,
    J2X_INT_PQP_ECC_ECC_2B_ERR_INT = 2720,
    J2X_INT_PQP_FIFO_STATUS_ECGM_FIFO_OVERFLOW = 2721,
    J2X_INT_PQP_FIFO_STATUS_ECGM_FIFO_UNDERFLOW = 2722,
    J2X_INT_PQP_FIFO_STATUS_TDM_DEL_FIFO_OVERFLOW = 2723,
    J2X_INT_PQP_FIFO_STATUS_TDM_DEL_FIFO_UNDERFLOW = 2724,
    J2X_INT_PQP_FIFO_STATUS_NONTDM_DEL_FIFO_OVERFLOW = 2725,
    J2X_INT_PQP_FIFO_STATUS_NONTDM_DEL_FIFO_UNDERFLOW = 2726,
    J2X_INT_PQP_FIFO_STATUS_TDM_DEL_FBC_FIFO_OVERFLOW = 2727,
    J2X_INT_PQP_FIFO_STATUS_TDM_DEL_FBC_FIFO_UNDERFLOW = 2728,
    J2X_INT_PQP_FIFO_STATUS_NONTDM_DEL_FBC_FIFO_OVERFLOW = 2729,
    J2X_INT_PQP_FIFO_STATUS_NONTDM_DEL_FBC_FIFO_UNDERFLOW = 2730,
    J2X_INT_PQP_FIFO_STATUS_TDM_LCD_FIFO_OVERFLOW = 2731,
    J2X_INT_PQP_FIFO_STATUS_TDM_LCD_FIFO_UNDERFLOW = 2732,
    J2X_INT_PQP_FIFO_STATUS_NONTDM_LCD_FIFO_OVERFLOW = 2733,
    J2X_INT_PQP_FIFO_STATUS_NONTDM_LCD_FIFO_UNDERFLOW = 2734,
    J2X_INT_PQP_FIFO_STATUS_TDM_LCD_FBC_FIFO_OVERFLOW = 2735,
    J2X_INT_PQP_FIFO_STATUS_TDM_LCD_FBC_FIFO_UNDERFLOW = 2736,
    J2X_INT_PQP_FIFO_STATUS_NONTDM_LCD_FBC_FIFO_OVERFLOW = 2737,
    J2X_INT_PQP_FIFO_STATUS_NONTDM_LCD_FBC_FIFO_UNDERFLOW = 2738,
    J2X_INT_PQP_FIFO_STATUS_ERPP_BYPASS_FIFO_OVERFLOW = 2739,
    J2X_INT_PQP_FIFO_STATUS_ERPP_BYPASS_FIFO_UNDERFLOW = 2740,
    J2X_INT_RQP_ERROR_ECC = 2741,
    J2X_INT_RQP_PKT_REAS_INT_VEC = 2742,
    J2X_INT_RQP_TDM_PACKET_SIZE_INT = 2743,
    J2X_INT_RQP_ALL_DATA_BUFFERS_ALLOCATED_INT = 2744,
    J2X_INT_RQP_DBF_USED_SAME_BANK_INT = 2745,
    J2X_INT_RQP_UC_FIFO_FULL_INT = 2746,
    J2X_INT_RQP_TDM_FIFO_FULL_INT = 2747,
    J2X_INT_RQP_MCH_FIFO_FULL_INT = 2748,
    J2X_INT_RQP_MCL_FIFO_FULL_INT = 2749,
    J2X_INT_RQP_UC_PKT_PORT_FF = 2750,
    J2X_INT_RQP_ILLEGAL_PKT_SIZE_INT = 2751,
    J2X_INT_RQP_ILLEGAL_BIER_OFFSET = 2752,
    J2X_INT_RQP_PRS_INT_VEC = 2753,
    J2X_INT_RQP_ETB_INT_VEC = 2754,
    J2X_INT_RQP_PRS_FIFO_OVERFLOW = 2755,
    J2X_INT_RQP_PRS_FIFO_UNDERFLOW = 2756,
    J2X_INT_RQP_PRS_FRF_OVERFLOW = 2757,
    J2X_INT_RQP_PRS_FRF_UNDERFLOW = 2758,
    J2X_INT_RQP_RCM_FIFO_OVERFLOW = 2759,
    J2X_INT_RQP_RCM_FIFO_UNDERFLOW = 2760,
    J2X_INT_RQP_RQP_ACR_OVERFLOW = 2761,
    J2X_INT_RQP_RQP_ALIGNER_RXI_OVERFLOW = 2762,
    J2X_INT_RQP_RQP_TRF_OVERFLOW = 2763,
    J2X_INT_RQP_STUCK_FIFO_OVERFLOW = 2764,
    J2X_INT_RQP_STUCK_FIFO_UNDERFLOW = 2765,
    J2X_INT_RQP_CTRL_FIFO_OVERFLOW = 2766,
    J2X_INT_RQP_CTRL_FIFO_UNDERFLOW = 2767,
    J2X_INT_RQP_HDR_FIFO_OVERFLOW = 2768,
    J2X_INT_RQP_HDR_FIFO_UNDERFLOW = 2769,
    J2X_INT_RQP_EMR_FPC_FIFO_OVERFLOW = 2770,
    J2X_INT_RQP_EMR_FPC_FIFO_UNDERFLOW = 2771,
    J2X_INT_RQP_EMR_MC_FIFOS_OVERFLOW_0 = 2772,
    J2X_INT_RQP_EMR_MC_FIFOS_OVERFLOW_1 = 2773,
    J2X_INT_RQP_EMR_MC_FIFOS_OVERFLOW_2 = 2774,
    J2X_INT_RQP_EMR_MC_FIFOS_UNDERFLOW_0 = 2775,
    J2X_INT_RQP_EMR_MC_FIFOS_UNDERFLOW_1 = 2776,
    J2X_INT_RQP_EMR_MC_FIFOS_UNDERFLOW_2 = 2777,
    J2X_INT_RQP_EMR_UC_FIFO_OVERFLOW = 2778,
    J2X_INT_RQP_EMR_UC_FIFO_UNDERFLOW = 2779,
    J2X_INT_RQP_EMR_REPL_RPLY_NONTDM_RXI_OVERFLOW = 2780,
    J2X_INT_RQP_EMR_REPL_RPLY_TDM_RXI_OVERFLOW = 2781,
    J2X_INT_RQP_EGQ_FTR_OVERFLOW = 2782,
    J2X_INT_RQP_EGQ_LTR_OVERFLOW = 2783,
    J2X_INT_RQP_ECC_PARITY_ERR_INT = 2784,
    J2X_INT_RQP_ECC_ECC_1B_ERR_INT = 2785,
    J2X_INT_RQP_ECC_ECC_2B_ERR_INT = 2786,
    J2X_INT_RQP_PACKET_REASSEMBLY_CDC_PKT_SIZE_ERR = 2787,
    J2X_INT_RQP_PACKET_REASSEMBLY_CDC_FRAG_NUM_ZERO_ERR = 2788,
    J2X_INT_RQP_PACKET_REASSEMBLY_CDC_PCP_LOC_NOT_IN_CELL_ERR = 2789,
    J2X_INT_RQP_PACKET_REASSEMBLY_CDC_NO_EOP_ON_EOC_ERR = 2790,
    J2X_INT_RQP_PACKET_REASSEMBLY_CDC_FDR_ERR = 2791,
    J2X_INT_RQP_PACKET_REASSEMBLY_CDC_PAIR_FRAG_NUM_ERR = 2792,
    J2X_INT_RQP_PACKET_REASSEMBLY_CDC_CELL_0_LAST_EOP_PSIZE_ERR = 2793,
    J2X_INT_RQP_PACKET_REASSEMBLY_CDC_SINGLE_CELL_SRC_ERR = 2794,
    J2X_INT_RQP_PACKET_REASSEMBLY_CDC_SOP_CELL_SIZE_ERR = 2795,
    J2X_INT_RQP_PACKET_REASSEMBLY_CDC_SOP_CELL_OVERSIZE_ERR = 2796,
    J2X_INT_RQP_PACKET_REASSEMBLY_CUP_MISSING_SOP_ERR = 2797,
    J2X_INT_RQP_PACKET_REASSEMBLY_CUP_MISSING_EOP_ERR = 2798,
    J2X_INT_RQP_PACKET_REASSEMBLY_CUP_MISSING_CELL_ERR = 2799,
    J2X_INT_RQP_PACKET_REASSEMBLY_CUP_TDM_MISMATCH_ERR = 2800,
    J2X_INT_RQP_PACKET_REASSEMBLY_CUP_PKT_SIZE_MISMATCH_ERR = 2801,
    J2X_INT_RQP_PACKET_REASSEMBLY_CUP_MOP_CELL_SIZE_ERR = 2802,
    J2X_INT_RQP_PACKET_REASSEMBLY_CUP_CELL_0_LAST_EOP_PSIZE_ERR = 2803,
    J2X_INT_RQP_PACKET_REASSEMBLY_CRC_ERR = 2804,
    J2X_INT_RQP_PACKET_REASSEMBLY_RCM_ALL_CONTEXTS_TAKEN_ERR = 2805,
    J2X_INT_RQP_PACKET_REASSEMBLY_RCM_ALL_CONTEXTS_TAKEN_DISCARD_ERR = 2806,
    J2X_INT_RQP_PACKET_REASSEMBLY_RCM_DYNAMIC_MISSING_SOP_ERR = 2807,
    J2X_INT_RQP_PACKET_REASSEMBLY_RCM_STATIC_MISS_CONFIG_ERR = 2808,
    J2X_INT_RQP_PRS_PRS_ORIGIN_ERR = 2809,
    J2X_INT_RQP_PRS_PRS_SOURCE_ERR = 2810,
    J2X_INT_RQP_PRS_PRS_PRD_FULL = 2811,
    J2X_INT_RQP_PRS_PRS_PRF_FULL = 2812,
    J2X_INT_RQP_PRS_ETB_FRAG_NUM_ERR = 2813,
    J2X_INT_RQP_PRS_ETB_FDA_ERR = 2814,
    J2X_INT_RQP_PRS_ETB_TDM_MISMATCH_ERR = 2815,
    J2X_INT_RQP_ETB_ETB_PKT_CELL_SIZE_MISMATCH = 2816,
    J2X_INT_RQP_ETB_ETB_WRONG_FTMH_PKT_SIZE = 2817,
    J2X_INT_RQP_ETB_ETB_TDM_PKT_DROP_CLK_PWR_DWN = 2818,
    J2X_INT_RQP_ETB_ETB_CRC_ERR = 2819,
    J2X_INT_RTP_ERROR_ECC = 2820,
    J2X_INT_RTP_LINK_MASK_CHANGE = 2821,
    J2X_INT_RTP_TABLE_CHANGE = 2822,
    J2X_INT_RTP_DISCONNECT_INT = 2823,
    J2X_INT_RTP_ECC_ECC_1B_ERR_INT = 2824,
    J2X_INT_RTP_ECC_ECC_2B_ERR_INT = 2825,
    J2X_INT_SCH_ERROR_ECC = 2826,
    J2X_INT_SCH_RES_1 = 2827,
    J2X_INT_SCH_ACT_FLOW_BAD_PARAMS = 2828,
    J2X_INT_SCH_SHP_FLOW_BAD_PARAMS = 2829,
    J2X_INT_SCH_RESTART_FLOW_EVENT = 2830,
    J2X_INT_SCH_SMP_THROW_SCL_MSG = 2831,
    J2X_INT_SCH_SMP_FULL_LEVEL_1 = 2832,
    J2X_INT_SCH_SMP_FULL_LEVEL_2 = 2833,
    J2X_INT_SCH_AGGR_FIFO_AF = 2834,
    J2X_INT_SCH_DVS_FIFO_AF = 2835,
    J2X_INT_SCH_UP_CREDIT_FIFO_AF = 2836,
    J2X_INT_SCH_RETURNED_CREDIT_FIFO_AF = 2837,
    J2X_INT_SCH_MCAST_CREDIT_FIFO_AF = 2838,
    J2X_INT_SCH_ING_SHAPE_CREDIT_FIFO_AF = 2839,
    J2X_INT_SCH_FCT_FIFO_OVF = 2840,
    J2X_INT_SCH_SCL_GROUP_CHANGED = 2841,
    J2X_INT_SCH_RES_2 = 2842,
    J2X_INT_SCH_SMP_BAD_MSG = 2843,
    J2X_INT_SCH_SMP_FABRIC_MSGS_FIFO_FULL = 2844,
    J2X_INT_SCH_FIFO_OVERFLOW = 2845,
    J2X_INT_SCH_FIFO_UNDERFLOW = 2846,
    J2X_INT_SCH_ECC_PARITY_ERR_INT = 2847,
    J2X_INT_SCH_ECC_ECC_1B_ERR_INT = 2848,
    J2X_INT_SCH_ECC_ECC_2B_ERR_INT = 2849,
    J2X_INT_SIF_ERROR_ECC = 2850,
    J2X_INT_SIF_STATISTICS_BILLING_FIFOS_ERR_INT = 2851,
    J2X_INT_SIF_STATISTICS_BILLING_OPCODE_ERR_INT = 2852,
    J2X_INT_SIF_ECC_ECC_1B_ERR_INT = 2853,
    J2X_INT_SIF_ECC_ECC_2B_ERR_INT = 2854,
    J2X_INT_SIF_ST_RPRT_BILLING_RX_FIFO_ERR_ST_BILL_FIFO_OVF_INT_0 = 2855,
    J2X_INT_SIF_ST_RPRT_BILLING_RX_FIFO_ERR_ST_BILL_FIFO_OVF_INT_1 = 2856,
    J2X_INT_SIF_ST_RPRT_BILLING_RX_FIFO_ERR_ST_BILL_FIFO_OVF_INT_2 = 2857,
    J2X_INT_SIF_ST_BILL_OPCODE_ERR_ST_BILL_OPCODE_INT_0 = 2858,
    J2X_INT_SIF_ST_BILL_OPCODE_ERR_ST_BILL_OPCODE_INT_1 = 2859,
    J2X_INT_SIF_ST_BILL_OPCODE_ERR_ST_BILL_OPCODE_INT_2 = 2860,
    J2X_INT_SPB_ERROR_ECC = 2861,
    J2X_INT_SPB_ERROR_TIMEOUT = 2862,
    J2X_INT_SPB_ERROR_REASSEMBLY = 2863,
    J2X_INT_SPB_ERROR_FIFO = 2864,
    J2X_INT_SPB_ERROR_REASSEMBLY_CONTEXT = 2865,
    J2X_INT_SPB_ERROR_BYTE_NUM = 2866,
    J2X_INT_SPB_ERROR_PKT_CRC = 2867,
    J2X_INT_SPB_ERROR_S_2D_PKT_CRC = 2868,
    J2X_INT_SPB_FIFO_ERROR = 2869,
    J2X_INT_SPB_ECC_PARITY_ERR_INT = 2870,
    J2X_INT_SPB_ECC_ECC_1B_ERR_INT = 2871,
    J2X_INT_SPB_ECC_ECC_2B_ERR_INT = 2872,
    J2X_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_MINIMUM_ORIGINAL_SIZE = 2873,
    J2X_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_MINIMUM_SIZE = 2874,
    J2X_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_MAXIMUM_ORIGINAL_SIZE = 2875,
    J2X_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_MAXIMUM_SIZE = 2876,
    J2X_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_MAXIMUM_BUFF = 2877,
    J2X_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_NO_BUFF = 2878,
    J2X_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_UNEXPECTED_MOP = 2879,
    J2X_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_UNEXPECTED_SOP = 2880,
    J2X_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_GENERAL_MOP = 2881,
    J2X_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_GENERAL_SOP = 2882,
    J2X_INT_SPB_REASSEMBLY_REASSEMBLY_ERROR_PACKET_REJECT = 2883,
    J2X_INT_SPB_FIFO_ERROR_S_2F_RPC_SROT_FIFO_OVERFLOW_0 = 2884,
    J2X_INT_SPB_FIFO_ERROR_S_2F_RPC_SROT_FIFO_OVERFLOW_1 = 2885,
    J2X_INT_SPB_FIFO_ERROR_S_2F_RPC_SROT_FIFO_OVERFLOW_2 = 2886,
    J2X_INT_SPB_FIFO_ERROR_S_2F_RPC_SROT_FIFO_UNDERFLOW_0 = 2887,
    J2X_INT_SPB_FIFO_ERROR_S_2F_RPC_SROT_FIFO_UNDERFLOW_1 = 2888,
    J2X_INT_SPB_FIFO_ERROR_S_2F_RPC_SROT_FIFO_UNDERFLOW_2 = 2889,
    J2X_INT_SPB_FIFO_ERROR_S_2D_RPC_SROT_FIFO_OVERFLOW_0 = 2890,
    J2X_INT_SPB_FIFO_ERROR_S_2D_RPC_SROT_FIFO_OVERFLOW_1 = 2891,
    J2X_INT_SPB_FIFO_ERROR_S_2D_RPC_SROT_FIFO_UNDERFLOW_0 = 2892,
    J2X_INT_SPB_FIFO_ERROR_S_2D_RPC_SROT_FIFO_UNDERFLOW_1 = 2893,
    J2X_INT_SPB_FIFO_ERROR_PSF_CTRL_FIFO_OVERFLOW = 2894,
    J2X_INT_SPB_FIFO_ERROR_PSF_CTRL_FIFO_UNDERFLOW = 2895,
    J2X_INT_SPB_FIFO_ERROR_PSF_DATA_FIFO_OVERFLOW = 2896,
    J2X_INT_SPB_FIFO_ERROR_PSF_DATA_FIFO_UNDERFLOW = 2897,
    J2X_INT_SPB_FIFO_ERROR_WBR_FIFO_OVERFLOW = 2898,
    J2X_INT_SPB_FIFO_ERROR_WBR_FIFO_UNDERFLOW = 2899,
    J2X_INT_SPB_FIFO_ERROR_S_2_F_TCF_FIFO_OVERFLOW = 2900,
    J2X_INT_SPB_FIFO_ERROR_S_2_F_TCF_FIFO_UNDERFLOW = 2901,
    J2X_INT_SPB_FIFO_ERROR_S_2_D_TCF_FIFO_OVERFLOW = 2902,
    J2X_INT_SPB_FIFO_ERROR_S_2_D_TCF_FIFO_UNDERFLOW = 2903,
    J2X_INT_SPB_FIFO_ERROR_BRC_S_2_F_REL_FIFO_OVERFLOW = 2904,
    J2X_INT_SPB_FIFO_ERROR_BRC_S_2_F_REL_FIFO_UNDERFLOW = 2905,
    J2X_INT_SPB_FIFO_ERROR_BRC_S_2_F_FREE_FIFO_OVERFLOW = 2906,
    J2X_INT_SPB_FIFO_ERROR_BRC_S_2_F_FREE_FIFO_UNDERFLOW = 2907,
    J2X_INT_SPB_FIFO_ERROR_BRC_S_2_D_REL_FIFO_OVERFLOW = 2908,
    J2X_INT_SPB_FIFO_ERROR_BRC_S_2_D_REL_FIFO_UNDERFLOW = 2909,
    J2X_INT_SPB_FIFO_ERROR_BRC_S_2_D_FREE_FIFO_OVERFLOW = 2910,
    J2X_INT_SPB_FIFO_ERROR_BRC_S_2_D_FREE_FIFO_UNDERFLOW = 2911,
    J2X_INT_SQM_ERROR_ECC = 2912,
    J2X_INT_SQM_HEAD_UPDT_IN_LAST_ERR_INT = 2913,
    J2X_INT_SQM_HEAD_UPDT_IN_EMPTY_ERR_INT = 2914,
    J2X_INT_SQM_DEQ_CMD_TO_EMPTY_ERR_INT = 2915,
    J2X_INT_SQM_TX_FIFOS_ERR_INT = 2916,
    J2X_INT_SQM_QDM_INTERNAL_CACHE_ERROR = 2917,
    J2X_INT_SQM_ALLOCATED_PDM_PDB_RANGE_ERR = 2918,
    J2X_INT_SQM_ALLOCATED_WHEN_PDB_FIFO_EMPTY_ERR = 2919,
    J2X_INT_SQM_RELEASED_WHEN_PDB_FIFO_FULL_ERR = 2920,
    J2X_INT_SQM_FIFO_ERR_INT = 2921,
    J2X_INT_SQM_ECC_ECC_1B_ERR_INT = 2922,
    J2X_INT_SQM_ECC_ECC_2B_ERR_INT = 2923,
    J2X_INT_SQM_TX_FIFO_ERR_TO_DRAM_TX_PD_FIFO_OVF_INT = 2924,
    J2X_INT_SQM_TX_FIFO_ERR_TO_DRAM_TX_PD_FIFO_UNF_INT = 2925,
    J2X_INT_SQM_TX_FIFO_ERR_TO_DRAM_TX_BUNDLE_FIFO_OVF_INT = 2926,
    J2X_INT_SQM_TX_FIFO_ERR_TO_DRAM_TX_BUNDLE_FIFO_UNF_INT = 2927,
    J2X_INT_SQM_TX_FIFO_ERR_TO_FABRIC_TX_PD_FIFO_OVF_INT = 2928,
    J2X_INT_SQM_TX_FIFO_ERR_TO_FABRIC_TX_PD_FIFO_UNF_INT = 2929,
    J2X_INT_SQM_TX_FIFO_ERR_TO_FABRIC_TX_BUNDLE_FIFO_OVF_INT = 2930,
    J2X_INT_SQM_TX_FIFO_ERR_TO_FABRIC_TX_BUNDLE_FIFO_UNF_INT = 2931,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_0_OVF = 2932,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_0_UNF = 2933,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_1_OVF = 2934,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_1_UNF = 2935,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_2_OVF = 2936,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_2_UNF = 2937,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_3_OVF = 2938,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_3_UNF = 2939,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_4_OVF = 2940,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_4_UNF = 2941,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_5_OVF = 2942,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_5_UNF = 2943,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_6_OVF = 2944,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_6_UNF = 2945,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_7_OVF = 2946,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_7_UNF = 2947,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_8_OVF = 2948,
    J2X_INT_SQM_FIFO_ERR_DEQ_FIFO_8_UNF = 2949,
    J2X_INT_SQM_FIFO_ERR_PDM_FIFO_0_OVF = 2950,
    J2X_INT_SQM_FIFO_ERR_PDM_FIFO_0_UNF = 2951,
    J2X_INT_SQM_FIFO_ERR_PDM_FIFO_1_OVF = 2952,
    J2X_INT_SQM_FIFO_ERR_PDM_FIFO_1_UNF = 2953,
    J2X_INT_SQM_FIFO_ERR_PDM_FIFO_2_OVF = 2954,
    J2X_INT_SQM_FIFO_ERR_PDM_FIFO_2_UNF = 2955,
    J2X_INT_TCAM_ERROR_ECC = 2956,
    J2X_INT_TCAM_TCAM_PROTECTION_ERROR_1_BIT_ECC = 2957,
    J2X_INT_TCAM_TCAM_PROTECTION_ERROR_2_BIT_ECC = 2958,
    J2X_INT_TCAM_TCAM_QUERY_FAILURE_VALID = 2959,
    J2X_INT_TCAM_TCAM_MOVE_ECC_VALID = 2960,
    J2X_INT_TCAM_ECC_ECC_1B_ERR_INT = 2961,
    J2X_INT_TCAM_ECC_ECC_2B_ERR_INT = 2962,
    J2X_INT_TDU_ERROR_ECC = 2963,
    J2X_INT_TDU_COHERENCY_WRITE_OVERFLOW = 2964,
    J2X_INT_TDU_COHERENCY_WRITE_UNDERFLOW = 2965,
    J2X_INT_TDU_COHERENCY_READ_OVERFLOW = 2966,
    J2X_INT_TDU_COHERENCY_READ_UNDERFLOW = 2967,
    J2X_INT_TDU_WRITE_REQUEST_RXI_OVERFLOW = 2968,
    J2X_INT_TDU_READ_REQUEST_RXI_OVERFLOW = 2969,
    J2X_INT_TDU_WRITE_REQUEST_RXI_UNDERFLOW = 2970,
    J2X_INT_TDU_READ_REQUEST_RXI_UNDERFLOW = 2971,
    J2X_INT_TDU_READ_DATA_TXI_OVERFLOW = 2972,
    J2X_INT_TDU_CHANNEL_ORDER_FIFO_OVERFLOW = 2973,
    J2X_INT_TDU_CHANNEL_ORDER_FIFO_UNDERFLOW = 2974,
    J2X_INT_TDU_ECC_ECC_1B_ERR_INT = 2975,
    J2X_INT_TDU_ECC_ECC_2B_ERR_INT = 2976,
    J2X_INT_TSN_ERROR_ECC = 2977,
    J2X_INT_TSN_TSN_STOP_INT_0 = 2978,
    J2X_INT_TSN_TSN_STOP_INT_1 = 2979,
    J2X_INT_TSN_TSN_STOP_INT_2 = 2980,
    J2X_INT_TSN_TSN_STOP_INT_3 = 2981,
    J2X_INT_TSN_TSN_STOP_INT_4 = 2982,
    J2X_INT_TSN_TSN_STOP_INT_5 = 2983,
    J2X_INT_TSN_TSN_STOP_INT_6 = 2984,
    J2X_INT_TSN_TSN_STOP_INT_7 = 2985,
    J2X_INT_TSN_TSN_STOP_INT_8 = 2986,
    J2X_INT_TSN_TSN_STOP_INT_9 = 2987,
    J2X_INT_TSN_TSN_STOP_INT_10 = 2988,
    J2X_INT_TSN_TSN_STOP_INT_11 = 2989,
    J2X_INT_TSN_TSN_STOP_INT_12 = 2990,
    J2X_INT_TSN_TSN_STOP_INT_13 = 2991,
    J2X_INT_TSN_TSN_STOP_INT_14 = 2992,
    J2X_INT_TSN_TSN_STOP_INT_15 = 2993,
    J2X_INT_TSN_TSN_STOP_INT_16 = 2994,
    J2X_INT_TSN_TSN_STOP_INT_17 = 2995,
    J2X_INT_TSN_TSN_STOP_INT_18 = 2996,
    J2X_INT_TSN_TSN_STOP_INT_19 = 2997,
    J2X_INT_TSN_TSN_STOP_INT_20 = 2998,
    J2X_INT_TSN_TSN_STOP_INT_21 = 2999,
    J2X_INT_TSN_TSN_STOP_INT_22 = 3000,
    J2X_INT_TSN_TSN_STOP_INT_23 = 3001,
    J2X_INT_TSN_TSN_STOP_INT_24 = 3002,
    J2X_INT_TSN_TSN_STOP_INT_25 = 3003,
    J2X_INT_TSN_TSN_STOP_INT_26 = 3004,
    J2X_INT_TSN_TSN_STOP_INT_27 = 3005,
    J2X_INT_TSN_TSN_STOP_INT_28 = 3006,
    J2X_INT_TSN_TSN_STOP_INT_29 = 3007,
    J2X_INT_TSN_TSN_STOP_INT_30 = 3008,
    J2X_INT_TSN_TSN_STOP_INT_31 = 3009,
    J2X_INT_TSN_TSN_STOP_INT_32 = 3010,
    J2X_INT_TSN_TSN_STOP_INT_33 = 3011,
    J2X_INT_TSN_TSN_STOP_INT_34 = 3012,
    J2X_INT_TSN_TSN_STOP_INT_35 = 3013,
    J2X_INT_TSN_TSN_STOP_INT_36 = 3014,
    J2X_INT_TSN_TSN_STOP_INT_37 = 3015,
    J2X_INT_TSN_TSN_STOP_INT_38 = 3016,
    J2X_INT_TSN_TSN_STOP_INT_39 = 3017,
    J2X_INT_TSN_TSN_STOP_INT_40 = 3018,
    J2X_INT_TSN_TSN_STOP_INT_41 = 3019,
    J2X_INT_TSN_TSN_STOP_INT_42 = 3020,
    J2X_INT_TSN_TSN_STOP_INT_43 = 3021,
    J2X_INT_TSN_TSN_STOP_INT_44 = 3022,
    J2X_INT_TSN_TSN_STOP_INT_45 = 3023,
    J2X_INT_TSN_TSN_STOP_INT_46 = 3024,
    J2X_INT_TSN_TSN_STOP_INT_47 = 3025,
    J2X_INT_TSN_TSN_STOP_INT_48 = 3026,
    J2X_INT_TSN_TSN_STOP_INT_49 = 3027,
    J2X_INT_TSN_TSN_STOP_INT_50 = 3028,
    J2X_INT_TSN_TSN_STOP_INT_51 = 3029,
    J2X_INT_TSN_TSN_STOP_INT_52 = 3030,
    J2X_INT_TSN_TSN_STOP_INT_53 = 3031,
    J2X_INT_TSN_TSN_STOP_INT_54 = 3032,
    J2X_INT_TSN_TSN_STOP_INT_55 = 3033,
    J2X_INT_TSN_TSN_STOP_INT_56 = 3034,
    J2X_INT_TSN_TSN_STOP_INT_57 = 3035,
    J2X_INT_TSN_TSN_STOP_INT_58 = 3036,
    J2X_INT_TSN_TSN_STOP_INT_59 = 3037,
    J2X_INT_TSN_TSN_STOP_INT_60 = 3038,
    J2X_INT_TSN_TSN_STOP_INT_61 = 3039,
    J2X_INT_TSN_TSN_STOP_INT_62 = 3040,
    J2X_INT_TSN_TSN_STOP_INT_63 = 3041,
    J2X_INT_TSN_ECC_ECC_1B_ERR_INT = 3042,
    J2X_INT_TSN_ECC_ECC_2B_ERR_INT = 3043,
    J2X_INT_LAST = 3044
} j2x_interrupt_type;

#endif
