"R10" ((("analogLib" "res" "spectre" "spectre") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")))
"I48" ((("D_CELLS_HD" "AND2HDX0" "cmos_sch" "cmos_sch") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"M26" ((("PRIMLIB" "ne3" "spectre" "spectre") ("Stimulator_IMP" "CurrentMirror_ST" "schematic" "schematic")))
"nand2_1" ((("GATES_HD" "nand2" "schematic" "schematic") ("D_CELLS_HD" "AND2HDX0" "cmos_sch" "cmos_sch")))
"M7" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_IMP" "CurrentMirror_ST" "schematic" "schematic")) (("PRIMLIB" "ne3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX2" "cmos_sch" "cmos_sch")) (("PRIMLIB" "ne3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch")))
"M1" ((("PRIMLIB" "ped_bjt" "spectre" "spectre") ("Stimulator_IMP" "CurrentMirror_ST" "schematic" "schematic")) (("PRIMLIB" "ne3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX2" "cmos_sch" "cmos_sch")) (("PRIMLIB" "ne3" "spectre" "spectre") ("Stimulator_IMP" "Ext_Iref_ST" "schematic" "schematic")) (("PRIMLIB" "ped_bjt" "spectre" "spectre") ("Stimulator_IMP" "LS_LowSide_V2_ST" "schematic" "schematic")) (("PRIMLIB" "ne3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch")))
"C5" ((("PRIMLIB" "csft5a" "spectre" "spectre") ("Stimulator_IMP" "CurrentMirror_ST" "schematic" "schematic")))
"pe" ((("PRIMLIB" "pe" "spectre" "spectre") ("GATES_HD" "invr" "schematic" "schematic")))
"MN2" ((("PRIMLIB" "ne" "spectre" "spectre") ("GATES_HD" "nand2" "schematic" "schematic")))
"M3" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_IMP" "CurrentMirror_ST" "schematic" "schematic")) (("PRIMLIB" "ne3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX2" "cmos_sch" "cmos_sch")) (("PRIMLIB" "ne3" "spectre" "spectre") ("Stimulator_IMP" "Ext_Iref_ST" "schematic" "schematic")) (("PRIMLIB" "ne3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch")))
"R6" ((("analogLib" "res" "spectre" "spectre") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")))
"V3" ((("analogLib" "vdc" "spectre" "spectre") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")))
"I7" ((("Stimulator_IMP" "HalfBridge_ST" "schematic" "schematic") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")))
"M16" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_IMP" "CurrentMirror_ST" "schematic" "schematic")))
"I31" ((("Stimulator_IMP" "Decoder8" "functional" "functional") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")) (("D_CELLS_3V" "IN_3VX2" "cmos_sch" "cmos_sch") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"I0" ((("Stimulator_IMP" "HalfBridge_ST" "schematic" "schematic") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")) (("Stimulator_IMP" "Ext_Iref_ST" "schematic" "schematic") ("Stimulator_IMP" "CurrentSource_All_ST" "schematic" "schematic")) (("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch") ("Stimulator_IMP" "LS_LowSide_V2_ST" "schematic" "schematic")))
"R8" ((("analogLib" "res" "spectre" "spectre") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")))
"I10" ((("D_CELLS_3V" "IN_3VX2" "cmos_sch" "cmos_sch") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")) (("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch") ("Stimulator_IMP" "LS_HighSide_V3_ST" "schematic" "schematic")))
"MN1" ((("PRIMLIB" "ne" "spectre" "spectre") ("GATES_HD" "nand2" "schematic" "schematic")) (("PRIMLIB" "ne3" "spectre" "spectre") ("GATES_3V" "invrv3" "schematic" "schematic")))
"M10" ((("PRIMLIB" "ped_bjt" "spectre" "spectre") ("Stimulator_IMP" "CurrentMirror_ST" "schematic" "schematic")))
"C1" ((("PRIMLIB" "csft5a" "spectre" "spectre") ("Stimulator_IMP" "CurrentMirror_ST" "schematic" "schematic")))
"I45" ((("D_CELLS_HD" "AND2HDX0" "cmos_sch" "cmos_sch") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"M42" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"R9" ((("analogLib" "res" "spectre" "spectre") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")))
"V2" ((("analogLib" "vdc" "spectre" "spectre") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")))
"M47" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"MP1" ((("PRIMLIB" "pe" "spectre" "spectre") ("GATES_HD" "nand2" "schematic" "schematic")) (("PRIMLIB" "pe3" "spectre" "spectre") ("GATES_3V" "invrv3" "schematic" "schematic")))
"I16" ((("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"M22" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"I1" ((("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic") ("Stimulator_IMP" "CurrentSource_All_ST" "schematic" "schematic")))
"invr_1" ((("GATES_HD" "invr" "schematic" "schematic") ("D_CELLS_HD" "AND2HDX0" "cmos_sch" "cmos_sch")) (("GATES_3V" "invrv3" "schematic" "schematic") ("D_CELLS_3V" "IN_3VX2" "cmos_sch" "cmos_sch")))
"M48" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_IMP" "Ext_Iref_ST" "schematic" "schematic")))
"M11" ((("PRIMLIB" "ped_bjt" "spectre" "spectre") ("Stimulator_IMP" "CurrentMirror_ST" "schematic" "schematic")))
"M17" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_IMP" "CurrentMirror_ST" "schematic" "schematic")))
"I47" ((("D_CELLS_HD" "AND2HDX0" "cmos_sch" "cmos_sch") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"I15" ((("Stimulator_IMP" "HalfBridge_ST" "schematic" "schematic") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")) (("D_CELLS_3V" "IN_3VX2" "cmos_sch" "cmos_sch") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"R2" ((("analogLib" "res" "spectre" "spectre") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")) (("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "LS_LowSide_V2_ST" "schematic" "schematic")))
"I8" ((("Stimulator_IMP" "LS_HighSide_V3_ST" "schematic" "schematic") ("Stimulator_IMP" "HalfBridge_ST" "schematic" "schematic")))
"I17" ((("Stimulator_IMP" "HalfBridge_ST" "schematic" "schematic") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")) (("D_CELLS_M3V" "LSHVT18U3VX2" "cmos_sch" "cmos_sch") ("Stimulator_IMP" "CurrentMirror_ST" "schematic" "schematic")))
"M33" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"M66" ((("PRIMLIB" "ped_bjt" "spectre" "spectre") ("Stimulator_IMP" "HalfBridge_ST" "schematic" "schematic")))
"R7" ((("analogLib" "res" "spectre" "spectre") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")))
"V1" ((("analogLib" "vdc" "spectre" "spectre") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")))
"I49" ((("D_CELLS_HD" "AND2HDX0" "cmos_sch" "cmos_sch") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"ne" ((("PRIMLIB" "ne" "spectre" "spectre") ("GATES_HD" "invr" "schematic" "schematic")))
"M8" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_IMP" "CurrentMirror_ST" "schematic" "schematic")) (("PRIMLIB" "pe3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX2" "cmos_sch" "cmos_sch")) (("PRIMLIB" "pe3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch")))
"M0" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_IMP" "CurrentMirror_ST" "schematic" "schematic")) (("PRIMLIB" "pe3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX2" "cmos_sch" "cmos_sch")) (("PRIMLIB" "ne3" "spectre" "spectre") ("Stimulator_IMP" "Ext_Iref_ST" "schematic" "schematic")) (("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_IMP" "LS_LowSide_V2_ST" "schematic" "schematic")) (("PRIMLIB" "pe3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch")))
"R5" ((("analogLib" "res" "spectre" "spectre") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")))
"I19" ((("Stimulator_IMP" "HalfBridge_ST" "schematic" "schematic") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")))
"I2" ((("Stimulator_IMP" "CurrentMirror_ST" "schematic" "schematic") ("Stimulator_IMP" "CurrentSource_All_ST" "schematic" "schematic")))
"M45" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"R0" ((("analogLib" "res" "spectre" "spectre") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")) (("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "CurrentMirror_ST" "schematic" "schematic")) (("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "Ext_Iref_ST" "schematic" "schematic")) (("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "LS_LowSide_V2_ST" "schematic" "schematic")) (("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "LS_HighSide_V3_ST" "schematic" "schematic")))
"M12" ((("PRIMLIB" "ped_bjt" "spectre" "spectre") ("Stimulator_IMP" "CurrentMirror_ST" "schematic" "schematic")))
"M29" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"M6" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_IMP" "CurrentMirror_ST" "schematic" "schematic")) (("PRIMLIB" "pe3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX2" "cmos_sch" "cmos_sch")) (("PRIMLIB" "pe3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch")))
"M2" ((("PRIMLIB" "ped_bjt" "spectre" "spectre") ("Stimulator_IMP" "CurrentMirror_ST" "schematic" "schematic")) (("PRIMLIB" "pe3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX2" "cmos_sch" "cmos_sch")) (("PRIMLIB" "ne3" "spectre" "spectre") ("Stimulator_IMP" "Ext_Iref_ST" "schematic" "schematic")) (("PRIMLIB" "pe3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch")))
"M5" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_IMP" "CurrentMirror_ST" "schematic" "schematic")) (("PRIMLIB" "ne3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX2" "cmos_sch" "cmos_sch")) (("PRIMLIB" "ne3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch")))
"M31" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"M46" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"M49" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_IMP" "Ext_Iref_ST" "schematic" "schematic")))
"R4" ((("analogLib" "res" "spectre" "spectre") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")))
"M14" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_IMP" "CurrentMirror_ST" "schematic" "schematic")))
"I14" ((("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"M9" ((("PRIMLIB" "ped_bjt" "spectre" "spectre") ("Stimulator_IMP" "CurrentMirror_ST" "schematic" "schematic")) (("PRIMLIB" "pe3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX2" "cmos_sch" "cmos_sch")) (("PRIMLIB" "pe3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch")))
"M4" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_IMP" "CurrentMirror_ST" "schematic" "schematic")) (("PRIMLIB" "pe3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX2" "cmos_sch" "cmos_sch")) (("PRIMLIB" "pe3" "spectre" "spectre") ("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch")))
"I30" ((("Stimulator_IMP" "Decoder8" "functional" "functional") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")) (("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"M36" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"M35" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"M38" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"M15" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_IMP" "CurrentMirror_ST" "schematic" "schematic")))
"I29" ((("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"I12" ((("D_CELLS_M3V" "LSHVT18U3VX1" "cmos_sch" "cmos_sch") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"M44" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"M13" ((("PRIMLIB" "ne3" "spectre" "spectre") ("Stimulator_IMP" "CurrentMirror_ST" "schematic" "schematic")) (("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_IMP" "LS_HighSide_V3_ST" "schematic" "schematic")))
"V0" ((("analogLib" "vdc" "spectre" "spectre") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")))
"R1" ((("analogLib" "res" "spectre" "spectre") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")) (("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "CurrentMirror_ST" "schematic" "schematic")) (("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "LS_LowSide_V2_ST" "schematic" "schematic")) (("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "LS_HighSide_V3_ST" "schematic" "schematic")))
"M34" ((("PRIMLIB" "nedia_bjt" "spectre" "spectre") ("Stimulator_IMP" "HalfBridge_ST" "schematic" "schematic")))
"I26" ((("Stimulator_IMP" "CurrentSource_All_ST" "schematic" "schematic") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")))
"I13" ((("Stimulator_IMP" "HalfBridge_ST" "schematic" "schematic") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")) (("D_CELLS_3V" "IN_3VX2" "cmos_sch" "cmos_sch") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"M32" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"M41" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"I9" ((("Stimulator_IMP" "HalfBridge_ST" "schematic" "schematic") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")) (("Stimulator_IMP" "LS_LowSide_V2_ST" "schematic" "schematic") ("Stimulator_IMP" "HalfBridge_ST" "schematic" "schematic")))
"MP2" ((("PRIMLIB" "pe" "spectre" "spectre") ("GATES_HD" "nand2" "schematic" "schematic")))
"I32" ((("Stimulator_IMP" "Digital_Stimulus_V2_ST" "functional" "functional") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")))
"I46" ((("D_CELLS_HD" "AND2HDX0" "cmos_sch" "cmos_sch") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"R3" ((("analogLib" "res" "spectre" "spectre") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")) (("PRIMLIB" "rpp1k1" "spectre" "spectre") ("Stimulator_IMP" "LS_LowSide_V2_ST" "schematic" "schematic")))
"I27" ((("analogLib" "idc" "spectre" "spectre") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")))
"I11" ((("Stimulator_IMP" "HalfBridge_ST" "schematic" "schematic") ("Stimulator_TestBench" "TB_ChannelSelection_imp" "schematic" "schematic")) (("D_CELLS_3V" "IN_3VX2" "cmos_sch" "cmos_sch") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
"M39" ((("PRIMLIB" "pe3" "spectre" "spectre") ("Stimulator_IMP" "Idac_5bit_ST" "schematic" "schematic")))
