C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Dma_Ip.c:303:26:Static_Dma_Ip_SetLogicChannelGlobalConfig.constprop	120	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Dma_Ip.c:374:26:Static_Dma_Ip_SetLogicChannelTransferConfig	248	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Dma_Ip.c:295:8:Dma_Ip_ConvertLogicChToHwCh	0	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Dma_Ip.c:707:19:Dma_Ip_SetLogicInstanceCommand	16	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Dma_Ip.c:761:19:Dma_Ip_GetLogicInstanceStatus	8	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Dma_Ip.c:818:19:Dma_Ip_LogicChannelInit	80	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Dma_Ip.c:501:19:Dma_Ip_Init	32	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Dma_Ip.c:942:19:Dma_Ip_LogicChannelDeinit	24	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Dma_Ip.c:627:19:Dma_Ip_Deinit	8	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Dma_Ip.c:1024:19:Dma_Ip_SetLogicChannelCommand	40	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Dma_Ip.c:1122:19:Dma_Ip_GetLogicChannelStatus	32	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Dma_Ip.c:1196:19:Dma_Ip_SetLogicChannelGlobalList	48	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Dma_Ip.c:1310:19:Dma_Ip_SetLogicChannelTransferList	56	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Dma_Ip.c:1448:19:Dma_Ip_SetLogicChannelScatterGatherList	56	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Dma_Ip.c:1565:19:Dma_Ip_GetLogicChannelParam	16	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Dma_Ip.c:1625:19:Dma_Ip_SetLogicChannelScatterGatherConfig	40	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Dma_Ip.c:1848:6:Dma_Ip_IntIrqHandler	8	static
C:/Users/acalg/OneDrive/Belgeler/github/S32EX/Matlab_Softwares/TJA1042_Loop_Example/TJA1042_Loop_Example_Config/RTD/src/Dma_Ip.c:1863:6:Dma_Ip_ErrorIrqHandler	32	static
