Au, J. and Tiwari, P. 2010. Static power-management verification of Cypress's PSoC programmable system-on-chip for embedded systems. In Proceedings of the Design and Verification Conference and Exhibition.
Alessandro Bogliolo , Luca Benini , Giovanni De Micheli , Bruno RiccÃ³, Gate-level power and current simulation of CMOS integrated circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.473-488, Dec. 1997[doi>10.1109/92.645074]
Shi-Hao Chen , Jiing-Yuan Lin, Experiences of low power design implementation and verification, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Chen, S. H. and Lin, J. Y. 2009. Implementation and verification practices of DVFS and power gating, In Proceedings of International Symposium on VLSI Design Automation and Test, (VLSI-DAT'09), 19--22.
E. Goldberg , M. Prasad , R. Brayton, Using SAT for combinational equivalence checking, Proceedings of the conference on Design, automation and test in Europe, p.114-121, March 2001, Munich, Germany
Khan, N. 2010. Mixed signal verification of dynamic adaptive power management in low power SoC. In Proceedings of the Design and Verification Conference and Exhibition.
Amandeep Singh , Peng Li, On behavioral model equivalence checking for large analog/mixed signal systems, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
Yeung, P. and Choi, S. 2009. Advanced static verification for SoC designs. In Proceedings of the International SoC Design Conference (ISOCC). 295--300.
