Analysis & Synthesis report for Processor
Wed Nov 01 18:32:32 2017
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "PS:Step11"
 10. Port Connectivity Checks: "ALU:Step10|MUX6TO1:MUXFINAL"
 11. Port Connectivity Checks: "RM:Step5"
 12. Port Connectivity Checks: "Registry:Step2|mux16:MUXB"
 13. Port Connectivity Checks: "Registry:Step2|mux16:MUXA"
 14. Port Connectivity Checks: "Registry:Step2|decoder16:decoder"
 15. Port Connectivity Checks: "CU:Step1"
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 01 18:32:32 2017         ;
; Quartus II Version                 ; 11.0 Build 208 07/03/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; Processor                                     ;
; Top-level Entity Name              ; processor                                     ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 0                                             ;
;     Total combinational functions  ; 0                                             ;
;     Dedicated logic registers      ; 0                                             ;
; Total registers                    ; 0                                             ;
; Total pins                         ; 26                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0                                             ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; processor          ; Processor          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                   ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------+
; project/RZ.vhdl                  ; yes             ; User VHDL File  ; Z:/csce230/altera/Project/230project/project/RZ.vhdl           ;
; project/RY.vhdl                  ; yes             ; User VHDL File  ; Z:/csce230/altera/Project/230project/project/RY.vhdl           ;
; project/RM.vhdl                  ; yes             ; User VHDL File  ; Z:/csce230/altera/Project/230project/project/RM.vhdl           ;
; project/RB.vhdl                  ; yes             ; User VHDL File  ; Z:/csce230/altera/Project/230project/project/RB.vhdl           ;
; project/RA.vhdl                  ; yes             ; User VHDL File  ; Z:/csce230/altera/Project/230project/project/RA.vhdl           ;
; project/immediate.vhdl           ; yes             ; User VHDL File  ; Z:/csce230/altera/Project/230project/project/immediate.vhdl    ;
; project/SIXTEENBITFA.vhdl        ; yes             ; User VHDL File  ; Z:/csce230/altera/Project/230project/project/SIXTEENBITFA.vhdl ;
; project/Registry.vhdl            ; yes             ; User VHDL File  ; Z:/csce230/altera/Project/230project/project/Registry.vhdl     ;
; project/reg16.vhdl               ; yes             ; User VHDL File  ; Z:/csce230/altera/Project/230project/project/reg16.vhdl        ;
; project/mux16.vhdl               ; yes             ; User VHDL File  ; Z:/csce230/altera/Project/230project/project/mux16.vhdl        ;
; project/MUX.vhdl                 ; yes             ; User VHDL File  ; Z:/csce230/altera/Project/230project/project/MUX.vhdl          ;
; project/FLAGLOGIC.vhdl           ; yes             ; User VHDL File  ; Z:/csce230/altera/Project/230project/project/FLAGLOGIC.vhdl    ;
; project/FA.vhdl                  ; yes             ; User VHDL File  ; Z:/csce230/altera/Project/230project/project/FA.vhdl           ;
; project/decoder16.vhdl           ; yes             ; User VHDL File  ; Z:/csce230/altera/Project/230project/project/decoder16.vhdl    ;
; project/CU.vhdl                  ; yes             ; User VHDL File  ; Z:/csce230/altera/Project/230project/project/CU.vhdl           ;
; project/ALU.vhdl                 ; yes             ; User VHDL File  ; Z:/csce230/altera/Project/230project/project/ALU.vhdl          ;
; project/processor.vhdl           ; yes             ; User VHDL File  ; Z:/csce230/altera/Project/230project/project/processor.vhdl    ;
; project/PS.vhdl                  ; yes             ; User VHDL File  ; Z:/csce230/altera/Project/230project/project/PS.vhdl           ;
; project/IR.vhdl                  ; yes             ; User VHDL File  ; Z:/csce230/altera/Project/230project/project/IR.vhdl           ;
; project/MUXB.vhdl                ; yes             ; User VHDL File  ; Z:/csce230/altera/Project/230project/project/MUXB.vhdl         ;
; project/MUXY.vhdl                ; yes             ; User VHDL File  ; Z:/csce230/altera/Project/230project/project/MUXY.vhdl         ;
; project/MUX6TO1.vhdl             ; yes             ; User VHDL File  ; Z:/csce230/altera/Project/230project/project/MUX6TO1.vhdl      ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 26    ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |processor                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 26   ; 0            ; |processor          ;              ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------+
; Port Connectivity Checks: "PS:Step11"    ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; enable ; Input ; Info     ; Stuck at VCC ;
+--------+-------+----------+--------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "ALU:Step10|MUX6TO1:MUXFINAL" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; in5  ; Input ; Info     ; Stuck at GND                  ;
; in6  ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RM:Step5"                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "Registry:Step2|mux16:MUXB" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; d0   ; Input ; Info     ; Stuck at VCC                ;
+------+-------+----------+-----------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "Registry:Step2|mux16:MUXA" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; d0   ; Input ; Info     ; Stuck at VCC                ;
+------+-------+----------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Registry:Step2|decoder16:decoder"                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; output[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CU:Step1"                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; c_select   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rf_write   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ma_select  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem_read   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem_write  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc_select  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc_enable  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inc_select ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 01 18:32:26 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Processor
Warning: Parallel compilation is not licensed and has been disabled
Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/pc_temp.vhdl
    Info: Found design unit 1: pc_temp-SYN
    Info: Found entity 1: PC_Temp
Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/pc.vhdl
    Info: Found design unit 1: pc-SYN
    Info: Found entity 1: PC
Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/muxpc.vhdl
    Info: Found design unit 1: muxpc-SYN
    Info: Found entity 1: MuxPC
Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/muxinc.vhdl
    Info: Found design unit 1: muxinc-SYN
    Info: Found entity 1: MuxINC
Info: Found 1 design units, including 1 entities, in source file project/memfilesprocessor/memoryinterface.bdf
    Info: Found entity 1: MemoryInterface
Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/mainmemory.vhdl
    Info: Found design unit 1: mainmemory-SYN
    Info: Found entity 1: MainMemory
Info: Found 1 design units, including 1 entities, in source file project/memfilesprocessor/instructionaddressgenerator.bdf
    Info: Found entity 1: InstructionAddressGenerator
Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/const.vhdl
    Info: Found design unit 1: const-SYN
    Info: Found entity 1: Const
Info: Found 2 design units, including 1 entities, in source file project/memfilesprocessor/adder.vhdl
    Info: Found design unit 1: adder-SYN
    Info: Found entity 1: Adder
Info: Found 2 design units, including 1 entities, in source file project/reg_16.vhdl
    Info: Found design unit 1: reg_16-SYN
    Info: Found entity 1: Reg_16
Info: Found 2 design units, including 1 entities, in source file project/mux2_1.vhdl
    Info: Found design unit 1: mux2_1-SYN
    Info: Found entity 1: MUX2_1
Info: Found 1 design units, including 1 entities, in source file project/io_memoryinterface.bdf
    Info: Found entity 1: IO_MemoryInterface
Info: Found 2 design units, including 1 entities, in source file project/rz.vhdl
    Info: Found design unit 1: RZ-behavior
    Info: Found entity 1: RZ
Info: Found 2 design units, including 1 entities, in source file project/ry.vhdl
    Info: Found design unit 1: RY-behavior
    Info: Found entity 1: RY
Info: Found 2 design units, including 1 entities, in source file project/rm.vhdl
    Info: Found design unit 1: RM-behavior
    Info: Found entity 1: RM
Info: Found 2 design units, including 1 entities, in source file project/rb.vhdl
    Info: Found design unit 1: RB-behavior
    Info: Found entity 1: RB
Info: Found 2 design units, including 1 entities, in source file project/ra.vhdl
    Info: Found design unit 1: RA-behavior
    Info: Found entity 1: RA
Info: Found 2 design units, including 1 entities, in source file project/immediate.vhdl
    Info: Found design unit 1: immediate-arch
    Info: Found entity 1: immediate
Info: Found 2 design units, including 1 entities, in source file project/sixteenbitfa.vhdl
    Info: Found design unit 1: SIXTEENBITFA-FUADD
    Info: Found entity 1: SIXTEENBITFA
Info: Found 2 design units, including 1 entities, in source file project/registry.vhdl
    Info: Found design unit 1: Registry-LOGIC
    Info: Found entity 1: Registry
Info: Found 2 design units, including 1 entities, in source file project/reg16.vhdl
    Info: Found design unit 1: Reg16-behavior
    Info: Found entity 1: Reg16
Info: Found 2 design units, including 1 entities, in source file project/mux16.vhdl
    Info: Found design unit 1: mux16-multiplex
    Info: Found entity 1: mux16
Info: Found 2 design units, including 1 entities, in source file project/mux4to1.vhdl
    Info: Found design unit 1: MUX4TO1-Four21
    Info: Found entity 1: MUX4TO1
Warning: Entity "MUX" obtained from "project/MUX.vhdl" instead of from Quartus II megafunction library
Info: Found 2 design units, including 1 entities, in source file project/mux.vhdl
    Info: Found design unit 1: MUX-TwoTo1
    Info: Found entity 1: MUX
Info: Found 2 design units, including 1 entities, in source file project/flaglogic.vhdl
    Info: Found design unit 1: FLAGLOGIC-LOGIC
    Info: Found entity 1: FLAGLOGIC
Info: Found 2 design units, including 1 entities, in source file project/fa.vhdl
    Info: Found design unit 1: FA-ADD
    Info: Found entity 1: FA
Info: Found 2 design units, including 1 entities, in source file project/decoder16.vhdl
    Info: Found design unit 1: decoder16-decode
    Info: Found entity 1: decoder16
Info: Found 2 design units, including 1 entities, in source file project/cu.vhdl
    Info: Found design unit 1: CU-behavior
    Info: Found entity 1: CU
Info: Found 2 design units, including 1 entities, in source file project/alu.vhdl
    Info: Found design unit 1: ALU-LOGIC
    Info: Found entity 1: ALU
Info: Found 2 design units, including 1 entities, in source file project/processor.vhdl
    Info: Found design unit 1: processor-LOGIC
    Info: Found entity 1: processor
Info: Found 2 design units, including 1 entities, in source file project/ps.vhdl
    Info: Found design unit 1: PS-arch
    Info: Found entity 1: PS
Info: Found 2 design units, including 1 entities, in source file project/ir.vhdl
    Info: Found design unit 1: IR-arch
    Info: Found entity 1: IR
Info: Found 2 design units, including 1 entities, in source file project/muxb.vhdl
    Info: Found design unit 1: MUXB-MUX
    Info: Found entity 1: MUXB
Info: Found 2 design units, including 1 entities, in source file project/muxy.vhdl
    Info: Found design unit 1: MUXY-MUX
    Info: Found entity 1: MUXY
Info: Found 2 design units, including 1 entities, in source file project/mux6to1.vhdl
    Info: Found design unit 1: MUX6TO1-mux
    Info: Found entity 1: MUX6TO1
Info: Elaborating entity "processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(130): object "ma_select" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(130): object "mem_read" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(130): object "mem_write" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(130): object "pc_select" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(130): object "pc_enable" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(130): object "inc_select" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(131): object "c_select" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(132): object "rf_write" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at processor.vhdl(135): used implicit default value for signal "mfc" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at processor.vhdl(138): used implicit default value for signal "Enable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at processor.vhdl(144): object "DataM" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at processor.vhdl(150): used implicit default value for signal "memIn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at processor.vhdl(151): used implicit default value for signal "ReturnAddress" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "CU" for hierarchy "CU:Step1"
Info: Elaborating entity "Registry" for hierarchy "Registry:Step2"
Info: Elaborating entity "decoder16" for hierarchy "Registry:Step2|decoder16:decoder"
Info: Elaborating entity "Reg16" for hierarchy "Registry:Step2|Reg16:Register1"
Info: Elaborating entity "mux16" for hierarchy "Registry:Step2|mux16:MUXA"
Info: Elaborating entity "RA" for hierarchy "RA:Step3"
Info: Elaborating entity "RB" for hierarchy "RB:Step4"
Info: Elaborating entity "RM" for hierarchy "RM:Step5"
Info: Elaborating entity "RY" for hierarchy "RY:Step6"
Info: Elaborating entity "RZ" for hierarchy "RZ:Step7"
Info: Elaborating entity "MUXB" for hierarchy "MUXB:Step8"
Info: Elaborating entity "MUXY" for hierarchy "MUXY:Step9"
Info: Elaborating entity "ALU" for hierarchy "ALU:Step10"
Info: Elaborating entity "MUX" for hierarchy "ALU:Step10|MUX:MUXA"
Info: Elaborating entity "SIXTEENBITFA" for hierarchy "ALU:Step10|SIXTEENBITFA:RIPPLEADD"
Info: Elaborating entity "FA" for hierarchy "ALU:Step10|SIXTEENBITFA:RIPPLEADD|FA:add0"
Info: Elaborating entity "MUX6TO1" for hierarchy "ALU:Step10|MUX6TO1:MUXFINAL"
Info: Elaborating entity "FLAGLOGIC" for hierarchy "ALU:Step10|FLAGLOGIC:FLAGCHECK"
Info: Elaborating entity "PS" for hierarchy "PS:Step11"
Info: Elaborating entity "IR" for hierarchy "IR:Step12"
Info: Elaborating entity "immediate" for hierarchy "immediate:Step13"
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 26 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Instruction[0]"
    Warning (15610): No output dependent on input pin "Instruction[1]"
    Warning (15610): No output dependent on input pin "Instruction[2]"
    Warning (15610): No output dependent on input pin "Instruction[3]"
    Warning (15610): No output dependent on input pin "Instruction[4]"
    Warning (15610): No output dependent on input pin "Instruction[5]"
    Warning (15610): No output dependent on input pin "Instruction[6]"
    Warning (15610): No output dependent on input pin "Instruction[7]"
    Warning (15610): No output dependent on input pin "Instruction[8]"
    Warning (15610): No output dependent on input pin "Instruction[9]"
    Warning (15610): No output dependent on input pin "Instruction[10]"
    Warning (15610): No output dependent on input pin "Instruction[11]"
    Warning (15610): No output dependent on input pin "Instruction[12]"
    Warning (15610): No output dependent on input pin "Instruction[13]"
    Warning (15610): No output dependent on input pin "Instruction[14]"
    Warning (15610): No output dependent on input pin "Instruction[15]"
    Warning (15610): No output dependent on input pin "Instruction[16]"
    Warning (15610): No output dependent on input pin "Instruction[17]"
    Warning (15610): No output dependent on input pin "Instruction[18]"
    Warning (15610): No output dependent on input pin "Instruction[19]"
    Warning (15610): No output dependent on input pin "Instruction[20]"
    Warning (15610): No output dependent on input pin "Instruction[21]"
    Warning (15610): No output dependent on input pin "Instruction[22]"
    Warning (15610): No output dependent on input pin "Instruction[23]"
    Warning (15610): No output dependent on input pin "clock"
    Warning (15610): No output dependent on input pin "reset"
Info: Implemented 26 device resources after synthesis - the final resource count might be different
    Info: Implemented 26 input pins
    Info: Implemented 0 output pins
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 312 megabytes
    Info: Processing ended: Wed Nov 01 18:32:32 2017
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:03


