Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_hls_cnn_2d_100s_top glbl -Oenable_linking_all_libraries -prj hls_cnn_2d_100s.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s hls_cnn_2d_100s -debug all 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_compute_output_buffer_2d_array_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_array_ap_fixed_10_6_5_3_0_1u_config7_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/AESL_axi_s_input_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_mul_16s_13s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_28_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_mul_16s_16s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_16s_30_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_mul_16s_12ns_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12ns_28_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_mul_16s_15s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_31_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_mul_16s_15s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_15s_30_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_fifo_w320_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w320_d247_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_mul_16s_12s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_28_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_fifo_w120_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w120_d238_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s_w7_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_sparsemux_69_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sparsemux_69_6_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_mul_16s_14ns_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14ns_30_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_fifo_w240_d247_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w240_d247_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROeOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_12_2_5_3_0_20u_config2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w10_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_hls_cnn_2d_100s_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_mul_16s_12s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_12s_27_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_mul_16s_14s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_29_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config2_mult_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_fifo_w160_d238_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_fifo_w160_d238_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_mul_16s_11s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_11s_27_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb_core
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_shift_line_buffer_array_ap_fixed_16_2_5_3_0_1u_config2_s_void_conv_2d_buffer_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/AESL_axi_s_layer8_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer8_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_latency_ap_fixed_16_2_5_3_0_ap_fixed_12_2_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_mul_16s_14s_30_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_14s_30_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_mul_16s_13ns_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_cnn_2d_100s_mul_16s_13ns_29_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_fifo_w10_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_20u_array_ap_fixed_16_2_5_3_0_20u_relu_config3_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_12_2_5_3_0_10u_config4fYi.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_start_for_relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_start_for_dense_array_ap_fixed_10u_array_ap_fixed_10_6_5_3_0_1u_config7_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/albertu/Works/hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/sim/verilog/hls_cnn_2d_100s_start_for_sigmoid_array_array_ap_fixed_16_2_5_3_0_1u_sigmoid_config8_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_shift_line_buffe...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13ns_29_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_29_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_11s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_16s_30_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12ns_28_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_13s_28_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_14ns_30_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_12s_27_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_compute_output_b...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_regslice_both(Da...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_latency_ap...
Compiling module xil_defaultlib.hls_cnn_2d_100s_conv_2d_cl_array...
Compiling module xil_defaultlib.hls_cnn_2d_100s_relu_array_ap_fi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_flow_control_loo...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_arra...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sparsemux_69_6_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_mul_16s_15s_31_1...
Compiling module xil_defaultlib.hls_cnn_2d_100s_dense_array_ap_f...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_sigmoid_array_ar...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w240_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w320_d247_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w120_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w160_d238_A
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S_Sh...
Compiling module xil_defaultlib.hls_cnn_2d_100s_fifo_w10_d1_S
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_conv_2...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_relu_a...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_dense_...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s_start_for_sigmoi...
Compiling module xil_defaultlib.hls_cnn_2d_100s
Compiling module xil_defaultlib.fifo(DEPTH=1024,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_input_1
Compiling module xil_defaultlib.fifo(DEPTH=2,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_layer8_out
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=6)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=10)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_hls_cnn_2d_100s_top
Compiling module work.glbl
Built simulation snapshot hls_cnn_2d_100s
