#ifndef _xs3a_rom_h_
#define _xs3a_rom_h_

#define XS3A_ROM_ADDRESS__cp 0xfff02138
#define XS3A_ROM_ADDRESS__dp 0xfff02138
#define XS3A_ROM_ADDRESS__fbss 0xfff02138
#define XS3A_ROM_ADDRESS__fdp_DOT_bss 0xfff02238
#define XS3A_ROM_ADDRESS__fdp_DOT_bss_DOT_large 0xfff02238
#define XS3A_ROM_ADDRESS__CTOR_LIST_ 0xfff02138
#define XS3A_ROM_ADDRESS__DTOR_LIST_ 0xfff02138
#define XS3A_ROM_ADDRESS__xs1_timer_hz 0x05f5e100
#define XS3A_ROM_ADDRESS__processor_hz 0x1dcd6500
#define XS3A_ROM_ADDRESS__default_clkblk 0x00000006
#define XS3A_ROM_ADDRESS__cmdline_buffer_bytes 0x00000000
#define XS3A_ROM_ADDRESS__start 0x00000000
#define XS3A_ROM_ADDRESS_BootROM_SLASH_xs3a_SLASH_boot_DOT_S 0x00000000
#define XS3A_ROM_ADDRESS_bitrev_poly 0xfff02138
#define XS3A_ROM_ADDRESS_crc_disable_magic 0xfff0213c
#define XS3A_ROM_ADDRESS_ramBase 0xfff02140
#define XS3A_ROM_ADDRESS_qspi_cs_port 0xfff02144
#define XS3A_ROM_ADDRESS_qspi_sclk_port 0xfff02148
#define XS3A_ROM_ADDRESS_qspi_sio_port 0xfff0214c
#define XS3A_ROM_ADDRESS_otp_data_port 0xfff02150
#define XS3A_ROM_ADDRESS_otp_addr_port 0xfff02154
#define XS3A_ROM_ADDRESS_otp_ctrl_port 0xfff02158
#define XS3A_ROM_ADDRESS__coverageOn1 0xfff00000
#define XS3A_ROM_ADDRESS_rom_start 0xfff00000
#define XS3A_ROM_ADDRESS_debug_entry 0xfff00004
#define XS3A_ROM_ADDRESS__StdDebug 0xfff00018
#define XS3A_ROM_ADDRESS__DbgCommandLoop 0xfff00054
#define XS3A_ROM_ADDRESS__DbgAckError 0xfff000a4
#define XS3A_ROM_ADDRESS__DbgAckOk 0xfff000ac
#define XS3A_ROM_ADDRESS__DbgReadWord 0xfff000b4
#define XS3A_ROM_ADDRESS__DbgRead4PI 0xfff000c0
#define XS3A_ROM_ADDRESS__DbgReadVec 0xfff000f2
#define XS3A_ROM_ADDRESS__DbgReadSSwitch 0xfff00102
#define XS3A_ROM_ADDRESS__DbgWriteWord 0xfff00126
#define XS3A_ROM_ADDRESS__DbgWrite4PI 0xfff00134
#define XS3A_ROM_ADDRESS__DbgWriteVec 0xfff00168
#define XS3A_ROM_ADDRESS__DbgWriteSSwitch 0xfff0017a
#define XS3A_ROM_ADDRESS__DbgGetPs 0xfff001a2
#define XS3A_ROM_ADDRESS__DbgSetPs 0xfff001b2
#define XS3A_ROM_ADDRESS__DbgSetPsRamBase 0xfff001c4
#define XS3A_ROM_ADDRESS__DbgSetPsDone 0xfff001ca
#define XS3A_ROM_ADDRESS__DbgGetState 0xfff001ce
#define XS3A_ROM_ADDRESS__DbgSetState 0xfff001f2
#define XS3A_ROM_ADDRESS__coverageOff1 0xfff0020c
#define XS3A_ROM_ADDRESS__coverageOn2 0xfff00214
#define XS3A_ROM_ADDRESS__DbgSetStateTable 0xfff00214
#define XS3A_ROM_ADDRESS__DbgSetRegister 0xfff00218
#define XS3A_ROM_ADDRESS__DbgInitCp 0xfff00278
#define XS3A_ROM_ADDRESS__DbgInitDp 0xfff00280
#define XS3A_ROM_ADDRESS__DbgInitSp 0xfff00288
#define XS3A_ROM_ADDRESS__DbgInitLr 0xfff00290
#define XS3A_ROM_ADDRESS__DbgInitPc 0xfff00298
#define XS3A_ROM_ADDRESS__DbgCall 0xfff002a0
#define XS3A_ROM_ADDRESS__DbgExitDebug 0xfff002ca
#define XS3A_ROM_ADDRESS__coverageOff2 0xfff002fe
#define XS3A_ROM_ADDRESS__coverageOn3 0xfff00300
#define XS3A_ROM_ADDRESS__DbgExceptionHandler 0xfff00300
#define XS3A_ROM_ADDRESS__coverageOff3 0xfff00316
#define XS3A_ROM_ADDRESS__coverageOn4 0xfff00340
#define XS3A_ROM_ADDRESS_rom_boot 0xfff00342
#define XS3A_ROM_ADDRESS_rom_vector_base 0xfff00000
#define XS3A_ROM_ADDRESS_OtpSetup 0xfff00364
#define XS3A_ROM_ADDRESS_Tile1Delay 0xfff00378
#define XS3A_ROM_ADDRESS_SkipDelay 0xfff0037c
#define XS3A_ROM_ADDRESS_CheckTileId 0xfff003c4
#define XS3A_ROM_ADDRESS_ReadHobbleWord 0xfff003ca
#define XS3A_ROM_ADDRESS_PllClkDisableVal 0xfff0215c
#define XS3A_ROM_ADDRESS_PSwitchAddressTile1 0xfff02160
#define XS3A_ROM_ADDRESS_DisableTile 0xfff003e4
#define XS3A_ROM_ADDRESS_SkipDisableTile 0xfff003ee
#define XS3A_ROM_ADDRESS__coverageOff4 0xfff00462
#define XS3A_ROM_ADDRESS__coverageOn5 0xfff00480
#define XS3A_ROM_ADDRESS__ExceptionHandler 0xfff00480
#define XS3A_ROM_ADDRESS__coverageOff5 0xfff00484
#define XS3A_ROM_ADDRESS__coverageOn6 0xfff004c0
#define XS3A_ROM_ADDRESS_BootModeOTPReadWord 0xfff004c2
#define XS3A_ROM_ADDRESS_DoOtpReadWord 0xfff004d6
#define XS3A_ROM_ADDRESS_OtpGrantWaitLoopReadWord 0xfff004e6
#define XS3A_ROM_ADDRESS_OtpReadData 0xfff00534
#define XS3A_ROM_ADDRESS_OtpIncrementAddr 0xfff00572
#define XS3A_ROM_ADDRESS_DoneOtpReadWord 0xfff0057e
#define XS3A_ROM_ADDRESS_SetOtpRedundantMode 0xfff00580
#define XS3A_ROM_ADDRESS_RedundantGrantWaitLoop 0xfff00594
#define XS3A_ROM_ADDRESS_RedundantUseOtpDapRfmr 0xfff00632
#define XS3A_ROM_ADDRESS_RedundantSkipModeChange 0xfff00688
#define XS3A_ROM_ADDRESS_BootModeOTP 0xfff00698
#define XS3A_ROM_ADDRESS_BootModeOTPLoop 0xfff006c8
#define XS3A_ROM_ADDRESS_BootModeOTPLoopEntry 0xfff006ce
#define XS3A_ROM_ADDRESS_BootModeOtpSkipCrc 0xfff006e0
#define XS3A_ROM_ADDRESS_BootModeJTAG 0xfff006e4
#define XS3A_ROM_ADDRESS_BootModeRAM 0xfff006f0
#define XS3A_ROM_ADDRESS_Link0Table 0xfff02168
#define XS3A_ROM_ADDRESS_Link1_2_5_6Table 0xfff02178
#define XS3A_ROM_ADDRESS_Link4_7Table 0xfff021a0
#define XS3A_ROM_ADDRESS_Link0_3Table 0xfff021c8
#define XS3A_ROM_ADDRESS_LinkTableLookup 0xfff021ec
#define XS3A_ROM_ADDRESS_BootModeChanEnableLinks 0xfff0070c
#define XS3A_ROM_ADDRESS_BootModeChanEnableLinksLoop 0xfff00720
#define XS3A_ROM_ADDRESS_BootModeChanEnableLinksTest 0xfff0072a
#define XS3A_ROM_ADDRESS_BootModeChan 0xfff00732
#define XS3A_ROM_ADDRESS_BootModeChanSkipAlloc 0xfff0073e
#define XS3A_ROM_ADDRESS_BootModeChanLoop 0xfff00750
#define XS3A_ROM_ADDRESS_BootModeChanLoopEntry 0xfff00756
#define XS3A_ROM_ADDRESS_BootModeChanSkipCRC 0xfff0076a
#define XS3A_ROM_ADDRESS_sqi_qread_zipped_shifted 0xfff021fc
#define XS3A_ROM_ADDRESS_BootModeQSPI 0xfff00772
#define XS3A_ROM_ADDRESS_BootModeQSPILoop 0xfff007dc
#define XS3A_ROM_ADDRESS_BootModeQSPICheckCrc 0xfff007ea
#define XS3A_ROM_ADDRESS_BootModeQSPISkipCrc 0xfff007fa
#define XS3A_ROM_ADDRESS_spi_ss_port 0xfff02200
#define XS3A_ROM_ADDRESS_spi_sclk_port 0xfff02204
#define XS3A_ROM_ADDRESS_spi_miso_port 0xfff02208
#define XS3A_ROM_ADDRESS_spi_mosi_port 0xfff0220c
#define XS3A_ROM_ADDRESS_BootModeSPIMaster 0xfff0080c
#define XS3A_ROM_ADDRESS_BootModeSPILoop 0xfff00880
#define XS3A_ROM_ADDRESS_BootModeSPICheckCrc 0xfff0088e
#define XS3A_ROM_ADDRESS_BootModeSPISkipCrc 0xfff0089e
#define XS3A_ROM_ADDRESS__coverageOff6 0xfff008b2
#define XS3A_ROM_ADDRESS_tile1chanend0 0xfff02210
#define XS3A_ROM_ADDRESS_spi_slave_ss_port 0xfff02214
#define XS3A_ROM_ADDRESS_SPISlaveJump 0xfff008b4
#define XS3A_ROM_ADDRESS_BootModeSPISlavePtr 0xfff008c0
#define XS3A_ROM_ADDRESS_BootModeSPISlave 0xfff008fc
#define XS3A_ROM_ADDRESS_SPISlaveJumpEnd 0xfff008c4
#define XS3A_ROM_ADDRESS_SPISlaveJumpWords 0x00000004
#define XS3A_ROM_ADDRESS__coverageOn7 0xfff008c4
#define XS3A_ROM_ADDRESS_BootModeTwoTileSPISlave 0xfff008c4
#define XS3A_ROM_ADDRESS_BootModeTwoTileSPISlaveLoop 0xfff008de
#define XS3A_ROM_ADDRESS_BootModeSPISlaveFail 0xfff00948
#define XS3A_ROM_ADDRESS_BootModeSPISlaveStart 0xfff00948
#define XS3A_ROM_ADDRESS_BootModeSPISlaveSize 0xfff00964
#define XS3A_ROM_ADDRESS_BootModeSPISlaveData 0xfff00972
#define XS3A_ROM_ADDRESS_BootModeSPISlaveCheckCrc 0xfff00982
#define XS3A_ROM_ADDRESS_BootModeSPISlaveSkipCrc 0xfff0098c
#define XS3A_ROM_ADDRESS__coverageOff7 0xfff00998
#define XS3A_ROM_ADDRESS_blockSize 0xfff02218
#define XS3A_ROM_ADDRESS_blockDoubleWordsMinusOne 0xfff0221c
#define XS3A_ROM_ADDRESS_blockSizeMinusEight 0xfff02220
#define XS3A_ROM_ADDRESS_oneMinusBlockDoubleWords 0xfff02224
#define XS3A_ROM_ADDRESS__dualIssueOn0 0xfff00998
#define XS3A_ROM_ADDRESS__coverageOn8 0xfff00998
#define XS3A_ROM_ADDRESS_MarchTest 0xfff00998
#define XS3A_ROM_ADDRESS_March_M0_loop 0xfff009a0
#define XS3A_ROM_ADDRESS_March_M1_loop 0xfff009b8
#define XS3A_ROM_ADDRESS_March_M2_loop 0xfff009e0
#define XS3A_ROM_ADDRESS_March_M3_loop 0xfff00a00
#define XS3A_ROM_ADDRESS_March_M4_loop 0xfff00a18
#define XS3A_ROM_ADDRESS_March_M5_loop 0xfff00a38
#define XS3A_ROM_ADDRESS_March_M6_loop 0xfff00a60
#define XS3A_ROM_ADDRESS_March_M7_loop 0xfff00a78
#define XS3A_ROM_ADDRESS__coverageOff8 0xfff00a90
#define XS3A_ROM_ADDRESS_db_table 0xfff02228
#define XS3A_ROM_ADDRESS__coverageOn9 0xfff00a90
#define XS3A_ROM_ADDRESS_ExtendedMarchTest 0xfff00a90
#define XS3A_ROM_ADDRESS_ExtendedMarchTestSkipFail 0xfff00b14
#define XS3A_ROM_ADDRESS__coverageOff9 0xfff00b18
#define XS3A_ROM_ADDRESS__dualIssueOff0 0xfff00b18
#define XS3A_ROM_ADDRESS__coverageOn10 0xfff00b18
#define XS3A_ROM_ADDRESS_MemoryTest 0xfff00b18
#define XS3A_ROM_ADDRESS_MemoryTestThreadLoop 0xfff00b2a
#define XS3A_ROM_ADDRESS_MemoryTestRomLoop 0xfff00b50
#define XS3A_ROM_ADDRESS_MemoryTestRomPass 0xfff00b66
#define XS3A_ROM_ADDRESS_MemoryTestPassPc 0xfff00b6e
#define XS3A_ROM_ADDRESS_MemoryTestFail 0xfff00b70
#define XS3A_ROM_ADDRESS_MemoryTestFailPc 0xfff00b72
#define XS3A_ROM_ADDRESS__coverageOff10 0xfff00b74
#define XS3A_ROM_ADDRESS_AESDecryptBlock 0xfff00b74
#define XS3A_ROM_ADDRESS__coverageOn100 0xfff00b74
#define XS3A_ROM_ADDRESS__coverageOff100 0xfff00b86
#define XS3A_ROM_ADDRESS_sBoxInv 0xfff00b88
#define XS3A_ROM_ADDRESS__coverageOn101 0xfff00c94
#define XS3A_ROM_ADDRESS_AESDecryptBlockAligned 0xfff00c94
#define XS3A_ROM_ADDRESS__dualIssueOn101 0xfff00c94
#define XS3A_ROM_ADDRESS_AESDecryptRoundsLoop 0xfff00cfc
#define XS3A_ROM_ADDRESS_AESDecryptRoundsInnerLoop 0xfff00d00
#define XS3A_ROM_ADDRESS__coverageOff101 0xfff00d6c
#define XS3A_ROM_ADDRESS__coverageOn102 0xfff00d70
#define XS3A_ROM_ADDRESS_AESDecryptRound1Loop 0xfff00d70
#define XS3A_ROM_ADDRESS__dualIssueOff101 0xfff00dbc
#define XS3A_ROM_ADDRESS__coverageOff102 0xfff00dbc
#define XS3A_ROM_ADDRESS_T0InvTable 0xfff00dbc
#define XS3A_ROM_ADDRESS_AESEncryptBlock 0xfff011bc
#define XS3A_ROM_ADDRESS__coverageOn200 0xfff011bc
#define XS3A_ROM_ADDRESS__coverageOff200 0xfff011ce
#define XS3A_ROM_ADDRESS_sBox 0xfff011d0
#define XS3A_ROM_ADDRESS__coverageOn201 0xfff012d4
#define XS3A_ROM_ADDRESS__dualIssueOn201 0xfff012d4
#define XS3A_ROM_ADDRESS_AESEncryptBlockAligned 0xfff012d4
#define XS3A_ROM_ADDRESS_AESEncryptRoundsLoop 0xfff0133c
#define XS3A_ROM_ADDRESS_AESEncryptRoundsInnerLoop 0xfff01340
#define XS3A_ROM_ADDRESS__coverageOff201 0xfff013ac
#define XS3A_ROM_ADDRESS__coverageOn202 0xfff013b0
#define XS3A_ROM_ADDRESS_AESEncryptRound1Loop 0xfff013b0
#define XS3A_ROM_ADDRESS__dualIssueOff201 0xfff013fc
#define XS3A_ROM_ADDRESS__coverageOff202 0xfff013fc
#define XS3A_ROM_ADDRESS_T0Table 0xfff013fc
#define XS3A_ROM_ADDRESS_AESDecryptExpandKey 0xfff017fc
#define XS3A_ROM_ADDRESS__coverageOn300 0xfff017fc
#define XS3A_ROM_ADDRESS_AESDecryptExpandKeyLoop 0xfff0182c
#define XS3A_ROM_ADDRESS__coverageOff300 0xfff01870
#define XS3A_ROM_ADDRESS_rCon_rev 0xfff01870
#define XS3A_ROM_ADDRESS_AESEncryptExpandKey 0xfff0187c
#define XS3A_ROM_ADDRESS__coverageOn400 0xfff0187c
#define XS3A_ROM_ADDRESS_AESEncryptExpandKeyLoop 0xfff018a0
#define XS3A_ROM_ADDRESS__coverageOff400 0xfff018f8
#define XS3A_ROM_ADDRESS_crc_ecc 0xfff018f8
#define XS3A_ROM_ADDRESS__coverageOn500 0xfff018f8
#define XS3A_ROM_ADDRESS__dualIssueOn500 0xfff018fc
#define XS3A_ROM_ADDRESS_crc_ecc_loop 0xfff0190c
#define XS3A_ROM_ADDRESS_crc_ecc_rev_loop 0xfff01924
#define XS3A_ROM_ADDRESS_crc_ecc_correct 0xfff01944
#define XS3A_ROM_ADDRESS__coverageOff500 0xfff0195c
#define XS3A_ROM_ADDRESS__dualIssueOff500 0xfff0195c
#define XS3A_ROM_ADDRESS_memset 0xfff01960
#define XS3A_ROM_ADDRESS__coverageOn700 0xfff01960
#define XS3A_ROM_ADDRESS__dualIssueOn700 0xfff01960
#define XS3A_ROM_ADDRESS__coverageOff700 0xfff01970
#define XS3A_ROM_ADDRESS__coverageOn701 0xfff01970
#define XS3A_ROM_ADDRESS_memset_bytewise_loop 0xfff01970
#define XS3A_ROM_ADDRESS__coverageOff701 0xfff0197c
#define XS3A_ROM_ADDRESS__coverageOn702 0xfff01980
#define XS3A_ROM_ADDRESS_memset_large 0xfff01980
#define XS3A_ROM_ADDRESS__coverageOff702 0xfff019f0
#define XS3A_ROM_ADDRESS__coverageOn703 0xfff019f0
#define XS3A_ROM_ADDRESS_memset_loop 0xfff019f0
#define XS3A_ROM_ADDRESS_memset_loop7 0xfff019f8
#define XS3A_ROM_ADDRESS_memset_loop6 0xfff019fc
#define XS3A_ROM_ADDRESS_memset_loop5 0xfff01a00
#define XS3A_ROM_ADDRESS_memset_loop4 0xfff01a04
#define XS3A_ROM_ADDRESS_memset_loop3 0xfff01a08
#define XS3A_ROM_ADDRESS_memset_loop2 0xfff01a0c
#define XS3A_ROM_ADDRESS_memset_loop1 0xfff01a10
#define XS3A_ROM_ADDRESS_memset_loop0 0xfff01a14
#define XS3A_ROM_ADDRESS__coverageOff703 0xfff01a1c
#define XS3A_ROM_ADDRESS__dualIssueOff700 0xfff01a1c
#define XS3A_ROM_ADDRESS_memset_DOT_nstackwords 0x00000000
#define XS3A_ROM_ADDRESS_memset_DOT_maxcores 0x00000001
#define XS3A_ROM_ADDRESS_memset_DOT_maxtimers 0x00000000
#define XS3A_ROM_ADDRESS_memset_DOT_maxchanends 0x00000000
#define XS3A_ROM_ADDRESS__coverageOn600 0xfff01a20
#define XS3A_ROM_ADDRESS_memcpy 0xfff01a20
#define XS3A_ROM_ADDRESS__dualIssueOn600 0xfff01a24
#define XS3A_ROM_ADDRESS_memcpy_bytewise 0xfff01a2c
#define XS3A_ROM_ADDRESS_memcpy_bytewise_14 0xfff01a74
#define XS3A_ROM_ADDRESS_memcpy_bytewise_13 0xfff01a7c
#define XS3A_ROM_ADDRESS_memcpy_bytewise_12 0xfff01a84
#define XS3A_ROM_ADDRESS_memcpy_bytewise_11 0xfff01a8c
#define XS3A_ROM_ADDRESS_memcpy_bytewise_10 0xfff01a94
#define XS3A_ROM_ADDRESS_memcpy_bytewise_9 0xfff01a9c
#define XS3A_ROM_ADDRESS_memcpy_bytewise_8 0xfff01aa4
#define XS3A_ROM_ADDRESS_memcpy_bytewise_7 0xfff01aac
#define XS3A_ROM_ADDRESS_memcpy_bytewise_6 0xfff01ab4
#define XS3A_ROM_ADDRESS_memcpy_bytewise_5 0xfff01abc
#define XS3A_ROM_ADDRESS_memcpy_bytewise_4 0xfff01ac4
#define XS3A_ROM_ADDRESS_memcpy_bytewise_3 0xfff01acc
#define XS3A_ROM_ADDRESS_memcpy_bytewise_2 0xfff01ad4
#define XS3A_ROM_ADDRESS_memcpy_bytewise_1 0xfff01adc
#define XS3A_ROM_ADDRESS_memcpy_bytewise_0 0xfff01ae4
#define XS3A_ROM_ADDRESS__coverageOff600 0xfff01aec
#define XS3A_ROM_ADDRESS__coverageOn601 0xfff01af0
#define XS3A_ROM_ADDRESS_memcpy_large 0xfff01af0
#define XS3A_ROM_ADDRESS_memcpy_part1_6 0xfff01b1c
#define XS3A_ROM_ADDRESS_memcpy_part1_5 0xfff01b24
#define XS3A_ROM_ADDRESS_memcpy_part1_4 0xfff01b2c
#define XS3A_ROM_ADDRESS_memcpy_part1_3 0xfff01b34
#define XS3A_ROM_ADDRESS_memcpy_part1_2 0xfff01b3c
#define XS3A_ROM_ADDRESS_memcpy_part1_1 0xfff01b44
#define XS3A_ROM_ADDRESS_memcpy_part1_0 0xfff01b4c
#define XS3A_ROM_ADDRESS_memcpy_align1_5 0xfff01b80
#define XS3A_ROM_ADDRESS_memcpy_align1_5_loop 0xfff01b98
#define XS3A_ROM_ADDRESS_memcpy_align1_5_loop_end 0xfff01bac
#define XS3A_ROM_ADDRESS_memcpy_align2_6 0xfff01bd0
#define XS3A_ROM_ADDRESS_memcpy_align2_6_loop 0xfff01be8
#define XS3A_ROM_ADDRESS_memcpy_align2_6_loop_end 0xfff01bfc
#define XS3A_ROM_ADDRESS__coverageOff601 0xfff01c10
#define XS3A_ROM_ADDRESS__coverageOn602 0xfff01c18
#define XS3A_ROM_ADDRESS_memcpy_align4 0xfff01c18
#define XS3A_ROM_ADDRESS_memcpy_align4_loop 0xfff01c30
#define XS3A_ROM_ADDRESS_memcpy_align4_loop_mid 0xfff01c3c
#define XS3A_ROM_ADDRESS_memcpy_align4_loop_end 0xfff01c48
#define XS3A_ROM_ADDRESS__coverageOff602 0xfff01c58
#define XS3A_ROM_ADDRESS__coverageOn603 0xfff01c60
#define XS3A_ROM_ADDRESS_memcpy_align0 0xfff01c60
#define XS3A_ROM_ADDRESS_memcpy_align0_loop 0xfff01c60
#define XS3A_ROM_ADDRESS_memcpy_align0_skip 0xfff01c6c
#define XS3A_ROM_ADDRESS_memcpy_endbytes 0xfff01c74
#define XS3A_ROM_ADDRESS_memcpy_endbytes_6 0xfff01c9c
#define XS3A_ROM_ADDRESS_memcpy_endbytes_5 0xfff01ca4
#define XS3A_ROM_ADDRESS_memcpy_endbytes_4 0xfff01cac
#define XS3A_ROM_ADDRESS_memcpy_endbytes_3 0xfff01cb4
#define XS3A_ROM_ADDRESS_memcpy_endbytes_2 0xfff01cbc
#define XS3A_ROM_ADDRESS_memcpy_endbytes_1 0xfff01cc4
#define XS3A_ROM_ADDRESS_memcpy_endbytes_0 0xfff01ccc
#define XS3A_ROM_ADDRESS__coverageOff603 0xfff01cd0
#define XS3A_ROM_ADDRESS__coverageOn604 0xfff01cd4
#define XS3A_ROM_ADDRESS_memcpy_align3_7 0xfff01cd4
#define XS3A_ROM_ADDRESS_memcpy_align3_7_loop 0xfff01d00
#define XS3A_ROM_ADDRESS_memcpy_align3_7_loop_end 0xfff01d14
#define XS3A_ROM_ADDRESS__coverageOff604 0xfff01d28
#define XS3A_ROM_ADDRESS__dualIssueOff600 0xfff01d28
#define XS3A_ROM_ADDRESS__coverageOn1000 0xfff01d28
#define XS3A_ROM_ADDRESS_sout_char_array 0xfff01d28
#define XS3A_ROM_ADDRESS__dualIssueOn1000 0xfff01d2c
#define XS3A_ROM_ADDRESS__coverageOff1000 0xfff01d8c
#define XS3A_ROM_ADDRESS__coverageOn1001 0xfff01d90
#define XS3A_ROM_ADDRESS__coverageOff1001 0xfff01e0c
#define XS3A_ROM_ADDRESS__dualIssueOff1000 0xfff01e0c
#define XS3A_ROM_ADDRESS__coverageOn900 0xfff01e0c
#define XS3A_ROM_ADDRESS_sin_char_array 0xfff01e0c
#define XS3A_ROM_ADDRESS__dualIssueOn900 0xfff01e10
#define XS3A_ROM_ADDRESS__coverageOff900 0xfff01e68
#define XS3A_ROM_ADDRESS__coverageOn901 0xfff01e68
#define XS3A_ROM_ADDRESS__coverageOff901 0xfff01ee0
#define XS3A_ROM_ADDRESS__dualIssueOff900 0xfff01ee0
#define XS3A_ROM_ADDRESS__coverageOn1100 0xfff01ee0
#define XS3A_ROM_ADDRESS_read_switch_reg 0xfff01ee0
#define XS3A_ROM_ADDRESS__coverageOff1100 0xfff01f0a
#define XS3A_ROM_ADDRESS__coverageOn1101 0xfff01f0c
#define XS3A_ROM_ADDRESS_write_switch_reg_no_ack 0xfff01f0c
#define XS3A_ROM_ADDRESS__coverageOff1101 0xfff01f36
#define XS3A_ROM_ADDRESS_write_switch_reg 0xfff01f38
#define XS3A_ROM_ADDRESS__coverageOn1102 0xfff01f38
#define XS3A_ROM_ADDRESS__coverageOff1102 0xfff01f64
#define XS3A_ROM_ADDRESS__coverageOn800 0xfff01f64
#define XS3A_ROM_ADDRESS_write_periph_8_on_chanend 0xfff01f64
#define XS3A_ROM_ADDRESS_write_periph_8_on_chanend_loop 0xfff01f7c
#define XS3A_ROM_ADDRESS_write_periph_8_on_chanend_loop_end 0xfff01f84
#define XS3A_ROM_ADDRESS__coverageOff800 0xfff01f8e
#define XS3A_ROM_ADDRESS__coverageOn801 0xfff01f90
#define XS3A_ROM_ADDRESS_write_periph_8 0xfff01f90
#define XS3A_ROM_ADDRESS_write_periph_8_loop 0xfff01fac
#define XS3A_ROM_ADDRESS_write_periph_8_loop_end 0xfff01fb4
#define XS3A_ROM_ADDRESS__coverageOff801 0xfff01fc0
#define XS3A_ROM_ADDRESS__coverageOn802 0xfff01fc0
#define XS3A_ROM_ADDRESS_write_periph_8_on_chanend_no_ack 0xfff01fc0
#define XS3A_ROM_ADDRESS_write_periph_8_on_chanend_no_ack_loop 0xfff01fd8
#define XS3A_ROM_ADDRESS_write_periph_8_on_chanend_no_ack_loop_end 0xfff01fe0
#define XS3A_ROM_ADDRESS__coverageOff802 0xfff01fe4
#define XS3A_ROM_ADDRESS__coverageOn803 0xfff01fe4
#define XS3A_ROM_ADDRESS_write_periph_8_no_ack 0xfff01fe4
#define XS3A_ROM_ADDRESS_write_periph_8_no_ack_loop 0xfff02000
#define XS3A_ROM_ADDRESS_write_periph_8_no_ack_loop_end 0xfff02008
#define XS3A_ROM_ADDRESS__coverageOff803 0xfff02010
#define XS3A_ROM_ADDRESS__coverageOn804 0xfff02010
#define XS3A_ROM_ADDRESS_write_periph_32_on_chanend 0xfff02010
#define XS3A_ROM_ADDRESS_write_periph_32_on_chanend_loop 0xfff0202c
#define XS3A_ROM_ADDRESS_write_periph_32_on_chanend_loop_end 0xfff02034
#define XS3A_ROM_ADDRESS__coverageOff804 0xfff0203e
#define XS3A_ROM_ADDRESS__coverageOn805 0xfff02040
#define XS3A_ROM_ADDRESS_write_periph_32 0xfff02040
#define XS3A_ROM_ADDRESS_write_periph_32_loop 0xfff02060
#define XS3A_ROM_ADDRESS_write_periph_32_loop_end 0xfff02068
#define XS3A_ROM_ADDRESS__coverageOff805 0xfff02074
#define XS3A_ROM_ADDRESS__coverageOn806 0xfff02074
#define XS3A_ROM_ADDRESS_write_periph_32_on_chanend_no_ack 0xfff02074
#define XS3A_ROM_ADDRESS_write_periph_32_on_chanend_no_ack_loop 0xfff02090
#define XS3A_ROM_ADDRESS_write_periph_32_on_chanend_no_ack_loop_end 0xfff02098
#define XS3A_ROM_ADDRESS__coverageOff806 0xfff0209c
#define XS3A_ROM_ADDRESS__coverageOn807 0xfff0209c
#define XS3A_ROM_ADDRESS_write_periph_32_no_ack 0xfff0209c
#define XS3A_ROM_ADDRESS_write_periph_32_no_ack_loop 0xfff020bc
#define XS3A_ROM_ADDRESS_write_periph_32_no_ack_loop_end 0xfff020c4
#define XS3A_ROM_ADDRESS__coverageOff807 0xfff020cc
#define XS3A_ROM_ADDRESS_SetRamBase 0xfff020cc
#define XS3A_ROM_ADDRESS__coverageOn808 0xfff020cc
#define XS3A_ROM_ADDRESS__coverageOff808 0xfff020d8
#define XS3A_ROM_ADDRESS__coverageOn1601 0xfff020d8
#define XS3A_ROM_ADDRESS_MemoryTestRomCRC 0xfff020d8
#define XS3A_ROM_ADDRESS_romThreadLoop 0xfff020e8
#define XS3A_ROM_ADDRESS_romCRCtest 0xfff02106
#define XS3A_ROM_ADDRESS_romCRCloop 0xfff0211a
#define XS3A_ROM_ADDRESS_romCRCdone 0xfff02132
#define XS3A_ROM_ADDRESS__coverageOff1601 0xfff02134
#define XS3A_ROM_ADDRESS__coverageOn1602 0xfff02134
#define XS3A_ROM_ADDRESS_memoryBISTPass 0xfff02134
#define XS3A_ROM_ADDRESS__coverageOff1602 0xfff02136
#define XS3A_ROM_ADDRESS__coverageOn1603 0xfff02136
#define XS3A_ROM_ADDRESS_memoryBISTFail 0xfff02136
#define XS3A_ROM_ADDRESS__coverageOff1603 0xfff02138
#define XS3A_ROM_ADDRESS__DOLLAR_s_DOT_102 0xfff01ee0
#define XS3A_ROM_ADDRESS__DOLLAR_d_DOT_103 0xfff018f8
#define XS3A_ROM_ADDRESS__DOLLAR_s_DOT_104 0xfff017fc
#define XS3A_ROM_ADDRESS__DOLLAR_d_DOT_105 0xfff012d4
#define XS3A_ROM_ADDRESS__DOLLAR_s_DOT_106 0xfff011bc
#define XS3A_ROM_ADDRESS__DOLLAR_d_DOT_107 0xfff00c94
#define XS3A_ROM_ADDRESS__DOLLAR_s_DOT_108 0xfff00b18
#define XS3A_ROM_ADDRESS__DOLLAR_d_DOT_109 0xfff00998
#define XS3A_ROM_ADDRESS__DOLLAR_s_DOT_110 0xfff00000
#define XS3A_ROM_ADDRESS___main_default_network 0x00000000
#define XS3A_ROM_ADDRESS__ir_DOT_xcRe7SxD 0x00000000
#define XS3A_ROM_ADDRESS__ebss 0xfff02138
#define XS3A_ROM_ADDRESS__edp_DOT_bss 0xfff02238
#define XS3A_ROM_ADDRESS__edp_DOT_bss_DOT_large 0xfff02238
#define XS3A_ROM_ADDRESS__CTOR_END_ 0xfff02138
#define XS3A_ROM_ADDRESS__DTOR_END_ 0xfff02138
#define XS3A_ROM_ADDRESS__DOT_ram_size 0x00080000
#define XS3A_ROM_ADDRESS__DOT_ram_base 0xfff00000
#define XS3A_ROM_ADDRESS__local_tile_id 0x00000000

#endif //_xs3a_rom_h_
