\begin{table*}[t]
\centering


\caption{Performance comparison with other FPGA implementations of the Jet-DNN network on a Xilinx VU9P FPGA
%, showing model accuracy, latency, resource utilization. 
}
\label{table:cmp_fpga}
\scalebox{.78}{
\begin{threeparttable}
\centering
\begin{tabular}{c| c | c | c |c |c | c |c |c |c }
\toprule
 
Model & FPGA & Accuracy(\%) & Latency(ns) & Latency(cycles) & DSP(\%) & LUT(\%) & FF(\%)  & Power (W) & $\alpha_q$ \\

\midrule
HLS4ML DNN~\cite{duarte2018fast} & KU115 & 75 & 75 & 15 & 17.3 (954) & - & - & - & -  \\
\midrule

LogicNets JSC-M~\cite{umuroglu2020logicnets} & VU9P & 70.6 & NA & NA & 0 (0) & 1.2 (14,428) & 0.02 (440) & - & -\\
\midrule
LogicNets JSC-L~\cite{umuroglu2020logicnets} & VU9P & 71.8 & 13\tnote{a} & 5 & 0 (0) & 3.2 (37,931) & 0.03 (810) & - & -\\
\midrule
Qkeras Q6~\cite{coelho2021automatic} & VU9P & 74.8 & 55 & 11 & 1.8 (124) & 3.4 (39,782) & 0.3 (8,128) & - & -\\
\midrule
AutoQkeras QE~\cite{coelho2021automatic} & VU9P & 72.3 & 55 & 11 & 1.0 (66) & 0.8 (9,149) & 0.1 (1,781) & - & -\\
\midrule
AutoQkeras QB~\cite{coelho2021automatic} & VU9P & 71.9 & 70 & 14 & 1.0 (69) & 0.9 (11,193) & 0.1 (1,771) & - & -\\
\midrule
\midrule
This work Baseline  & VU9P &  \textbf{76.1} & 70  & 14 & 9.3 (638) & 5.9 (69,751) & 0.5 (10,933)& 2.51~\tnote{b} &  0.01 \\
\midrule
This work S+P+Q  & VU9P &  \textbf{75.6} &45 & 9 & 0.7 (50) & 0.6 (6,698) & 0.05 (1,180)& 0.199~\tnote{b} &  0.01 \\
\midrule
This work S+P+Q  & VU9P & \textbf{72.8} & 40 & 8 & 0.2 (23) & 0.6 (7,224) & 0.04 (942) & 0.166~\tnote{b} & 0.04 \\


\bottomrule
\end{tabular}

   \begin{tablenotes}
    \footnotesize
     %\item[a] Not provided.  
     \item[a] A clock frequency of 384 MHz is used and the final softmax layer is removed from this estimate. 
     \item[b] Dynamic power reported by Vivado place and route. The static power of all the three designs are about 2.5W. 
    \normalsize
   \end{tablenotes}
\end{threeparttable}}
\end{table*}