<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-6666</identifier><datestamp>2011-12-27T05:36:10Z</datestamp><dc:title>Implications of fin width scaling on variability and reliability of high-k metal gate FinFETs</dc:title><dc:creator>CHABUKSWAR, S</dc:creator><dc:creator>MAJI, D</dc:creator><dc:creator>MANOJ, CR</dc:creator><dc:creator>ANIL, KG</dc:creator><dc:creator>RAO, VR</dc:creator><dc:creator>CRUPI, F</dc:creator><dc:creator>MAGNONE, P</dc:creator><dc:creator>GIUSI, G</dc:creator><dc:creator>PACE, C</dc:creator><dc:creator>COLLAERT, N</dc:creator><dc:subject>performance</dc:subject><dc:subject>impact</dc:subject><dc:subject>resistance</dc:subject><dc:subject>devices</dc:subject><dc:subject>finfets</dc:subject><dc:subject>variability</dc:subject><dc:subject>reliability</dc:subject><dc:subject>hot-carriers</dc:subject><dc:subject>negative bias instability</dc:subject><dc:description>In this paper, we report a study to understand the fin width dependence on performance, variability and reliability of n-type and p-type triple-gate fin field effect transistors (FinFETs) with high-k dielectric and metal gate. Our results indicate that with decreasing fin width the well-known performance improvement in terms of sub-threshold swing and drain-induced barrier lowering are accompanied by a degradation of the variability and the reliability. As a matter of fact fin width scaling causes (i) higher hot-carrier degradation (HC) in nFinFETs owing to the higher charge carrier temperature for the same internal stress voltages: (ii) worse negative bias temperature instability (NBTI) in pFinFETs due to the increased contribution from the (1 1 0) surface: (iii) higher variability due to the non-uniform fin extension doping, as highlighted by applying a novel characterization technique. (C) 2009</dc:description><dc:publisher>ELSEVIER SCIENCE BV</dc:publisher><dc:date>2011-07-25T06:53:16Z</dc:date><dc:date>2011-12-26T12:50:09Z</dc:date><dc:date>2011-12-27T05:36:10Z</dc:date><dc:date>2011-07-25T06:53:16Z</dc:date><dc:date>2011-12-26T12:50:09Z</dc:date><dc:date>2011-12-27T05:36:10Z</dc:date><dc:date>2010</dc:date><dc:type>Article</dc:type><dc:identifier>MICROELECTRONIC ENGINEERING, 87(10), 1963-1967</dc:identifier><dc:identifier>0167-9317</dc:identifier><dc:identifier>http://dx.doi.org/10.1016/j.mee.2009.12.013</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/6666</dc:identifier><dc:identifier>http://hdl.handle.net/10054/6666</dc:identifier><dc:language>en</dc:language></oai_dc:dc>