
Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	-files ../tcl/par2.tcl 
Date:		Tue Jan 17 09:23:37 2023
Host:		ce-epo3-cad.ewi.tudelft.nl (x86_64 w/Linux 3.10.0-1160.76.1.el7.x86_64) (1core*8cpus*Intel(R) Xeon(R) CPU E5-2683 v3 @ 2.00GHz 35840KB)
OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
Sourcing file "../tcl/par2.tcl" ...
<CMD> setPreference CmdLogMode 2
<CMD> set init_lef_file /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Back_End/lef/tcb018gbwp7t_270a/lef/tcb018gbwp7t_6lm.lef
<CMD> set init_mmmc_file ../in/mmmc.view
<CMD> set init_verilog ../in/top.v
<CMD> set init_top_cell top
<CMD> set init_gnd_net dgnd
<CMD> set init_pwr_net dvdd
<CMD> suppressMessage TECHLIB IMPLF IMPVL IMPFP IMPCTE IMPRM IMPSP IMPCTE NRDB IMPEXT
<CMD> encMessage info 0
rc_bc rc_wc
**WARN: (EMS-42):	Message (IMPLF-1) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPLF-99) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPLF-200) has been suppressed from output.
Loading view definition file from ../in/mmmc.view
*** End library_loading (cpu=0.04min, real=0.05min, mem=32.0M, fe_cpu=0.21min, fe_real=0.22min, fe_mem=522.4M) ***
**WARN: (EMS-42):	Message (IMPVL-159) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPVL-148) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPVL-101) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPVL-106) has been suppressed from output.
*** Netlist is unique.
**WARN: (EMS-42):	Message (IMPFP-3961) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPRM-144) has been suppressed from output.
top
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../in/top.sdc, Line 34).

**WARN: (EMS-42):	Message (IMPCTE-290) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2658) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2706) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2663) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2664) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2606) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2666) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2667) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2668) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2669) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2670) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2671) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2672) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2673) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2674) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-6162) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-3307) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-1001) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-6161) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2675) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-1010) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-6163) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-3345) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2828) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2832) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPRM-148) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPRM-143) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPFP-325) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPSP-5134) has been suppressed from output.
top
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../in/top.sdc, Line 34).

<CMD> encMessage warning 1
Un-suppress "**WARN ..." messages.
<CMD> sroute
#% Begin sroute (date=01/17 09:23:51, mem=689.3M)
*** Begin SPECIAL ROUTE on Tue Jan 17 09:23:51 2023 ***
SPECIAL ROUTE ran on directory: /home/ghpdohmen/epo3/epo3/gwtf/backend/par/run
SPECIAL ROUTE ran on machine: ce-epo3-cad.ewi.tudelft.nl (Linux 3.10.0-1160.76.1.el7.x86_64 Xeon 2.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1522.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 1128 macros, 69 used
Read in 1052 components
  1052 core components: 68 unplaced, 0 placed, 984 fixed
Read in 40 physical pins
  40 physical pins: 0 unplaced, 0 placed, 40 fixed
Read in 20 nets
Read in 2 special nets, 2 routed
Read in 40 terminals
Begin power routing ...
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net dvdd.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net dvdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net dvdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net dvdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net dgnd.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net dgnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net dgnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net dgnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net dvdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net dvdd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net dgnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net dgnd.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 83
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1538.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 40 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 83 wires.
ViaGen created 1245 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL1 |       83       |       NA       |
|  VIA12 |       415      |        0       |
|  VIA23 |       415      |        0       |
|  VIA34 |       415      |        0       |
+--------+----------------+----------------+
#% End sroute (date=01/17 09:23:51, total cpu=0:00:00.2, real=0:00:01.0, peak res=710.2M, current mem=710.2M)
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=802.027 CPU=0:00:00.1 REAL=0:00:00.0) 

*summary: 28 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Effort level <high> specified for reg2reg_tmp.6561 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (EMS-42):	Message (IMPCTE-241) has been suppressed from output.
Start delay calculation (fullDC) (1 T). (MEM=1005.54)
Total number of fetched objects 435
End delay calculation. (MEM=1069.84 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=972.465 CPU=0:00:00.4 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 984 physical insts as they were marked preplaced.
*** Starting "NanoPlace(TM) placement v#10 (mem=958.3M)" ...
total jobs 12088
multi thread init TemplateIndex for each ta. thread num 1
Wait...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:01.3 mem=958.3M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.6 mem=958.3M) ***
No user setting net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (EMS-42):	Message (IMPSP-9043) has been suppressed from output.
#std cell=1366 (984 fixed + 382 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=400 #term=1482 #term/net=3.71, #fixedIo=0, #floatIo=0, #fixedPin=20, #floatPin=0
stdCell: 1366 single + 0 double + 0 multi
Total standard cell length = 3.1265 (mm), area = 0.0123 (mm^2)
Average module density = 0.080.
Density for the design = 0.080.
       = stdcell_area 3615 sites (7936 um^2) / alloc_area 45027 sites (98843 um^2).
Pin Density = 0.03116.
            = total # of pins 1482 / total area 47560.
=== lastAutoLevel = 8 
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 9.677e+03 (4.31e+03 5.37e+03)
              Est.  stn bbox = 1.058e+04 (4.72e+03 5.86e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1006.3M
Iteration  2: Total net bbox = 9.677e+03 (4.31e+03 5.37e+03)
              Est.  stn bbox = 1.058e+04 (4.72e+03 5.86e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1006.3M
Iteration  3: Total net bbox = 4.527e+02 (1.88e+02 2.65e+02)
              Est.  stn bbox = 5.448e+02 (2.33e+02 3.11e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1022.3M
Active setup views:
    setup_wc
Iteration  4: Total net bbox = 2.863e+03 (2.16e+03 7.02e+02)
              Est.  stn bbox = 3.346e+03 (2.54e+03 8.05e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1022.3M
Iteration  5: Total net bbox = 4.109e+03 (2.06e+03 2.05e+03)
              Est.  stn bbox = 4.915e+03 (2.51e+03 2.40e+03)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 1022.3M
Iteration  6: Total net bbox = 5.114e+03 (2.84e+03 2.28e+03)
              Est.  stn bbox = 6.077e+03 (3.43e+03 2.65e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1022.3M
Iteration  7: Total net bbox = 6.159e+03 (3.71e+03 2.45e+03)
              Est.  stn bbox = 7.215e+03 (4.37e+03 2.84e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1022.3M
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Iteration  8: Total net bbox = 6.159e+03 (3.71e+03 2.45e+03)
              Est.  stn bbox = 7.215e+03 (4.37e+03 2.84e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1022.3M
Iteration  9: Total net bbox = 8.196e+03 (4.26e+03 3.93e+03)
              Est.  stn bbox = 9.549e+03 (4.98e+03 4.57e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1022.3M
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Iteration 10: Total net bbox = 8.196e+03 (4.26e+03 3.93e+03)
              Est.  stn bbox = 9.549e+03 (4.98e+03 4.57e+03)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 1022.3M
Iteration 11: Total net bbox = 1.034e+04 (5.35e+03 4.99e+03)
              Est.  stn bbox = 1.183e+04 (6.14e+03 5.69e+03)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 1022.3M
Iteration 12: Total net bbox = 1.034e+04 (5.35e+03 4.99e+03)
              Est.  stn bbox = 1.183e+04 (6.14e+03 5.69e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1022.3M
Iteration 13: Total net bbox = 1.034e+04 (5.35e+03 4.99e+03)
              Est.  stn bbox = 1.183e+04 (6.14e+03 5.69e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1022.3M
*** cost = 1.034e+04 (5.35e+03 4.99e+03) (cpu for global=0:00:02.1) real=0:00:03.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Solver runtime cpu: 0:00:01.6 real: 0:00:01.8
Core Placement runtime cpu: 0:00:01.7 real: 0:00:02.0
**WARN: (EMS-42):	Message (IMPSP-9025) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPSP-2905) has been suppressed from output.
Total net bbox length = 1.034e+04 (5.354e+03 4.991e+03) (ext = 9.519e+02)
Density distribution unevenness ratio = 70.173%
Move report: Detail placement moves 382 insts, mean move: 1.79 um, max move: 16.83 um
	Max move on inst (ms_cnt_g227): (167.02, 279.33) --> (151.20, 278.32)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1022.3MB
Summary Report:
Instances move: 382 (out of 382 movable)
Instances flipped: 0
Mean displacement: 1.79 um
Max displacement: 16.83 um (Instance: ms_cnt_g227) (167.019, 279.334) -> (151.2, 278.32)
	Length: 7 sites, height: 1 rows, site name: core7T, cell type: MOAI22D0BWP7T
Total net bbox length = 9.662e+03 (4.613e+03 5.048e+03) (ext = 8.960e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1022.3MB
*** End of Placement (cpu=0:00:03.9, real=0:00:06.0, mem=1022.3M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 81 )
Density distribution unevenness ratio = 44.840%
*** Free Virtual Timing Model ...(mem=1022.3M)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4498 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=400  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 400 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 400 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 1.134056e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       6( 0.10%)       0( 0.00%)   ( 0.10%) 
[NR-eGR] Layer2       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)       1( 0.01%)   ( 0.01%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total        6( 0.02%)       1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(H) length: 8.503615e+02um, number of vias: 1504
[NR-eGR] Layer2(METAL2)(V) length: 5.776960e+03um, number of vias: 1176
[NR-eGR] Layer3(METAL3)(H) length: 4.787159e+03um, number of vias: 55
[NR-eGR] Layer4(METAL4)(V) length: 3.385200e+02um, number of vias: 0
[NR-eGR] Total length: 1.175300e+04um, number of vias: 2735
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 9.556400e+02um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 5, real = 0: 0: 6, mem = 953.7M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   TA-112              20  A timing loop was found in the design.   
WARNING   TA-113              20  The arc from '%s' to '%s' has been cut %...
WARNING   TA-146               7  A combinational timing loop(s) was found...
*** Message Summary: 48 warning(s), 0 error(s)

<CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0 -checkPinLayerForAccess 1
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command refinePlace is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
Density distribution unevenness ratio = 69.760%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 953.7MB
Summary Report:
Instances move: 0 (out of 382 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 953.7MB
Density distribution unevenness ratio = 44.840%
<CMD> timeDesign -preCTS
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=953.7M)
**WARN: (EMS-42):	Message (IMPEXT-7040) has been suppressed from output.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4498 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=400  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 400 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 400 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 1.134056e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       6( 0.10%)       0( 0.00%)   ( 0.10%) 
[NR-eGR] Layer2       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)       1( 0.01%)   ( 0.01%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total        6( 0.02%)       1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(H) length: 8.503615e+02um, number of vias: 1504
[NR-eGR] Layer2(METAL2)(V) length: 5.776960e+03um, number of vias: 1176
[NR-eGR] Layer3(METAL3)(H) length: 4.787159e+03um, number of vias: 55
[NR-eGR] Layer4(METAL4)(V) length: 3.385200e+02um, number of vias: 0
[NR-eGR] Total length: 1.175300e+04um, number of vias: 2735
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 9.556400e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 953.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
**WARN: (EMS-42):	Message (IMPEXT-1083) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-3530) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2845) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2846) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2805) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2856) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2857) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2858) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2859) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2862) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2861) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-6167) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2868) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2869) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-7015) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2848) has been suppressed from output.
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=959.535)
Total number of fetched objects 435
End delay calculation. (MEM=1048.9 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1048.9 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:19.7 mem=1048.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 22.600  | 22.600  | 24.804  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   183   |   147   |   47    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.715   |      9 (9)       |
|   max_tran     |      8 (14)      |   -5.613   |      8 (14)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.929%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.41 sec
Total Real time: 0.0 sec
Total Memory Usage: 989.660156 Mbytes
<CMD> timeDesign -preCTS -hold
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=971.5M)
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=975.535)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Total number of fetched objects 435
End delay calculation. (MEM=1056.44 CPU=0:00:00.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1056.44 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:20.1 mem=1056.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 hold_bc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.154  |  0.154  |  0.295  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   183   |   147   |   47    |
+--------------------+---------+---------+---------+

Density: 7.929%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.34 sec
Total Real time: 1.0 sec
Total Memory Usage: 971.503906 Mbytes
<CMD> optDesign -preCTS -incr
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 763.2M, totSessionCpu=0:00:22 **
**INFO: DRVs not fixed with -incr option
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=979.5M)

Footprint cell infomation for calculating maxBufDist
*info: There are 20 candidate Buffer cells
*info: There are 20 candidate Inverter cells

Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1098.83)
*** Calculating scaling factor for wc libraries using the default operating condition of each library.
Total number of fetched objects 435
End delay calculation. (MEM=1114.96 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1114.96 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:22.4 mem=1115.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 22.600  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   183   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.715   |      9 (9)       |
|   max_tran     |      8 (14)      |   -5.613   |      8 (14)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.929%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 826.6M, totSessionCpu=0:00:22 **
The useful skew maximum allowed delay is: 0.3
**WARN: (EMS-42):	Message (IMPCTE-232) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPCTE-233) has been suppressed from output.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 7.93
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     7.93%|        -|   0.000|   0.000|   0:00:00.0| 1185.1M|
|     7.93%|        0|   0.000|   0.000|   0:00:00.0| 1185.1M|
|     7.93%|        0|   0.000|   0.000|   0:00:00.0| 1185.1M|
|     7.93%|        0|   0.000|   0.000|   0:00:00.0| 1185.1M|
|     7.93%|        0|   0.000|   0.000|   0:00:00.0| 1185.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 7.93
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:02.0) **
Total net bbox length = 9.662e+03 (4.613e+03 5.048e+03) (ext = 8.960e+02)
**WARN: (EMS-42):	Message (IMPSP-5140) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPSP-315) has been suppressed from output.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1185.1MB
Summary Report:
Instances move: 0 (out of 382 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.662e+03 (4.613e+03 5.048e+03) (ext = 8.960e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1185.1MB
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1185.1M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1185.1M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1027.60M, totSessionCpu=0:00:26).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4498 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=400  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 400 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 400 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 1.134056e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       6( 0.10%)       0( 0.00%)   ( 0.10%) 
[NR-eGR] Layer2       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)       1( 0.01%)   ( 0.01%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total        6( 0.02%)       1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(H) length: 8.503615e+02um, number of vias: 1504
[NR-eGR] Layer2(METAL2)(V) length: 5.776960e+03um, number of vias: 1176
[NR-eGR] Layer3(METAL3)(H) length: 4.787159e+03um, number of vias: 55
[NR-eGR] Layer4(METAL4)(V) length: 3.385200e+02um, number of vias: 0
[NR-eGR] Total length: 1.175300e+04um, number of vias: 2735
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 9.556400e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1004.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1059.91)
Total number of fetched objects 435
End delay calculation. (MEM=1095.12 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1095.12 CPU=0:00:00.2 REAL=0:00:00.0)
GigaOpt: Skipping postEco DRV optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1095.1M)
Compute RC Scale Done ...

Active setup views:
 setup_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1011.18)
Total number of fetched objects 435
End delay calculation. (MEM=1086.54 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1086.54 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:26.0 mem=1086.5M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 842.7M, totSessionCpu=0:00:26 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 22.600  | 22.600  | 24.804  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   183   |   147   |   47    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.715   |      9 (9)       |
|   max_tran     |      8 (14)      |   -5.613   |      8 (14)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.929%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 843.2M, totSessionCpu=0:00:26 **
*** Finished optDesign ***
<CMD> set_ccopt_property buffer_cells { CKBD0BWP7T CKBD10BWP7T CKBD12BWP7T CKBD1BWP7T CKBD2BWP7T CKBD3BWP7T CKBD4BWP7T CKBD6BWP7T CKBD8BWP7T }
<CMD> set_ccopt_property inverter_cells { CKND0BWP7T CKND10BWP7T CKND12BWP7T CKND1BWP7T CKND2BWP7T CKND3BWP7T CKND4BWP7T CKND6BWP7T CKND8BWP7T }
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): timing_constrain
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 88 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ccopt_design
#% Begin ccopt_design (date=01/17 09:24:05, mem=864.7M)
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1015.2M, init mem=1015.2M)
*info: Placed = 1366           (Fixed = 984)
*info: Unplaced = 0           
Placement Density:7.93%(7936/100084)
Placement Density (including fixed std cells):11.74%(12256/104404)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1015.2M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Non-default CCOpt properties:
buffer_cells is set for at least one key
inverter_cells is set for at least one key
preferred_extra_space is set for at least one key
route_type is set for at least one key
source_driver is set for at least one key
useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties for clock tree clk:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: INVD0BWP7T/I INVD0BWP7T/ZN (default: )
Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2085 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
  Library trimming buffers in power domain auto-default and half-corner wc:setup.late removed 0 of 9 cells
  Library trimming inverters in power domain auto-default and half-corner wc:setup.late removed 0 of 9 cells
  For power domain auto-default:
    Buffers:     CKBD12BWP7T CKBD10BWP7T CKBD8BWP7T CKBD6BWP7T CKBD4BWP7T CKBD3BWP7T CKBD2BWP7T CKBD1BWP7T CKBD0BWP7T 
    Inverters:   CKND12BWP7T CKND10BWP7T CKND8BWP7T CKND6BWP7T CKND4BWP7T CKND3BWP7T CKND2BWP7T CKND1BWP7T CKND0BWP7T 
    Clock gates: CKLNQD8BWP7T CKLNQD6BWP7T CKLNQD4BWP7T CKLNQD2BWP7T CKLNQD1BWP7T 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 105495.040um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
    Unshielded; Mask Constraint: 0; Source: route_type.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  For timing_corner wc:setup, late:
    Slew time target (leaf):    0.564ns
    Slew time target (trunk):   0.564ns
    Slew time target (top):     0.565ns (Note: no nets are considered top nets in this clock tree)
    Buffer unit delay for power domain auto-default:   0.214ns
    Buffer max distance for power domain auto-default: 2561.935um
  Fastest wire driving cells and distances for power domain auto-default:
    Buffer    : {lib_cell:CKBD12BWP7T, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=2561.935um, saturatedSlew=0.489ns, speed=5395.819um per ns, cellArea=18.851um^2 per 1000um}
    Inverter  : {lib_cell:CKND12BWP7T, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=1796.463um, saturatedSlew=0.332ns, speed=6368.176um per ns, cellArea=19.551um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD8BWP7T, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=2296.333um, saturatedSlew=0.490ns, speed=4042.128um per ns, cellArea=28.679um^2 per 1000um}
Library Trimming done.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/timing_constrain:
  Sources:                     pin clk
  Total number of sinks:       88
  Delay constrained sinks:     88
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner wc:setup.late:
  Skew target:                 0.214ns
Primary reporting skew group is skew_group clk/timing_constrain with 88 clock sinks.

Via Selection for Estimated Routes (rule default):

-----------------------------------------------------------------
Layer    Via Cell         Res.     Cap.     RC       Top of Stack
Range                     (Ohm)    (fF)     (fs)     Only
-----------------------------------------------------------------
M1-M2    VIA12_VV         6.983    0.033    0.233    false
M2-M3    VIA2             6.983    0.025    0.175    false
M2-M3    VIAGEN23_M_NH    6.983    0.048    0.335    true
M3-M4    VIA3             6.983    0.025    0.175    false
M3-M4    VIAGEN34_M_EV    6.983    0.048    0.335    true
M4-M5    VIA4             6.983    0.025    0.173    false
M4-M5    VIAGEN45_M_NH    6.983    0.048    0.334    true
M5-M6    VIAGEN56_HV_S    2.696    0.051    0.138    false
M5-M6    VIAGEN56_M_EV    2.696    0.051    0.139    true
-----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:01.7)
Innovus will update I/O latencies
All good
Check Prerequisites done. (took cpu=0:00:01.7 real=0:00:01.7)
CCOpt::Phase::Initialization done. (took cpu=0:00:01.7 real=0:00:01.7)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1072.4 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4498 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=400  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 400 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 400 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 1.134056e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       6( 0.10%)       0( 0.00%)   ( 0.10%) 
[NR-eGR] Layer2       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)       1( 0.01%)   ( 0.01%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total        6( 0.02%)       1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(H) length: 8.503615e+02um, number of vias: 1504
[NR-eGR] Layer2(METAL2)(V) length: 5.776960e+03um, number of vias: 1176
[NR-eGR] Layer3(METAL3)(H) length: 4.787159e+03um, number of vias: 55
[NR-eGR] Layer4(METAL4)(V) length: 3.385200e+02um, number of vias: 0
[NR-eGR] Total length: 1.175300e+04um, number of vias: 2735
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 9.556400e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 973.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Non-default CCOpt properties:
buffer_cells is set for at least one key
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
inverter_cells is set for at least one key
preferred_extra_space is set for at least one key
route_type is set for at least one key
source_driver is set for at least one key
useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties for clock tree clk:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: INVD0BWP7T/I INVD0BWP7T/ZN (default: )
Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2085 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
  Library trimming buffers in power domain auto-default and half-corner wc:setup.late removed 0 of 9 cells
  Library trimming inverters in power domain auto-default and half-corner wc:setup.late removed 0 of 9 cells
  For power domain auto-default:
    Buffers:     CKBD12BWP7T CKBD10BWP7T CKBD8BWP7T CKBD6BWP7T CKBD4BWP7T CKBD3BWP7T CKBD2BWP7T CKBD1BWP7T CKBD0BWP7T 
    Inverters:   CKND12BWP7T CKND10BWP7T CKND8BWP7T CKND6BWP7T CKND4BWP7T CKND3BWP7T CKND2BWP7T CKND1BWP7T CKND0BWP7T 
    Clock gates: CKLNQD8BWP7T CKLNQD6BWP7T CKLNQD4BWP7T CKLNQD2BWP7T CKLNQD1BWP7T 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 105495.040um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
    Unshielded; Mask Constraint: 0; Source: route_type.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
  For timing_corner wc:setup, late:
    Slew time target (leaf):    0.564ns
    Slew time target (trunk):   0.564ns
    Slew time target (top):     0.565ns (Note: no nets are considered top nets in this clock tree)
    Buffer unit delay for power domain auto-default:   0.214ns
    Buffer max distance for power domain auto-default: 2561.935um
  Fastest wire driving cells and distances for power domain auto-default:
    Buffer    : {lib_cell:CKBD12BWP7T, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=2561.935um, saturatedSlew=0.489ns, speed=5395.819um per ns, cellArea=18.851um^2 per 1000um}
    Inverter  : {lib_cell:CKND12BWP7T, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=1796.463um, saturatedSlew=0.332ns, speed=6368.176um per ns, cellArea=19.551um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD8BWP7T, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=2296.333um, saturatedSlew=0.490ns, speed=4042.128um per ns, cellArea=28.679um^2 per 1000um}
Library Trimming done.

Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/timing_constrain:
  Sources:                     pin clk
  Total number of sinks:       88
  Delay constrained sinks:     88
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner wc:setup.late:
  Skew target:                 0.214ns
Primary reporting skew group is skew_group clk/timing_constrain with 88 clock sinks.

Via Selection for Estimated Routes (rule default):

-----------------------------------------------------------------
Layer    Via Cell         Res.     Cap.     RC       Top of Stack
Range                     (Ohm)    (fF)     (fs)     Only
-----------------------------------------------------------------
M1-M2    VIA12_VV         6.983    0.033    0.233    false
M2-M3    VIA2             6.983    0.025    0.175    false
M2-M3    VIAGEN23_M_NH    6.983    0.048    0.335    true
M3-M4    VIA3             6.983    0.025    0.175    false
M3-M4    VIAGEN34_M_EV    6.983    0.048    0.335    true
M4-M5    VIA4             6.983    0.025    0.173    false
M4-M5    VIAGEN45_M_NH    6.983    0.048    0.334    true
M5-M6    VIAGEN56_HV_S    2.696    0.051    0.138    false
M5-M6    VIAGEN56_M_EV    2.696    0.051    0.139    true
-----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.7 real=0:00:01.7)
Synthesizing clock trees...
  Preparing To Balance...
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=96.589um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=96.589um^2
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD12BWP7T: 2 
    Bottom-up phase done. (took cpu=0:00:00.4 real=0:00:00.4)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for datapath.
Total net bbox length = 9.778e+03 (4.689e+03 5.089e+03) (ext = 8.977e+02)
Density distribution unevenness ratio = 69.450%
Move report: Detail placement moves 2 insts, mean move: 3.36 um, max move: 5.04 um
	Max move on inst (ms_g1897): (100.80, 278.32) --> (101.92, 282.24)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1014.8MB
Summary Report:
Instances move: 2 (out of 384 movable)
Instances flipped: 0
Mean displacement: 3.36 um
Max displacement: 5.04 um (Instance: ms_g1897) (100.8, 278.32) -> (101.92, 282.24)
	Length: 8 sites, height: 1 rows, site name: core7T, cell type: AO22D0BWP7T
Total net bbox length = 9.794e+03 (4.694e+03 5.100e+03) (ext = 8.977e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1014.8MB
    Moved 0 and flipped 0 of 90 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Clustering':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=96.589um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=96.589um^2
      cell capacitance : b=0.047pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.047pF
      sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.128pF, total=0.142pF
      wire lengths     : top=0.000um, trunk=121.800um, leaf=952.279um, total=1074.079um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.564ns count=2 avg=0.255ns sd=0.263ns min=0.069ns max=0.441ns {1 <= 0.113ns, 1 <= 0.451ns}
      Leaf  : target=0.564ns count=1 avg=0.308ns sd=0.000ns min=0.308ns max=0.308ns {1 <= 0.338ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD12BWP7T: 2 
    Primary reporting skew group after 'Clustering':
      skew_group clk/timing_constrain: insertion delay [min=0.459, max=0.471, avg=0.467, sd=0.004], skew [0.012 vs 0.214, 100% {0.459, 0.471}] (wid=0.022 ws=0.012) (gid=0.449 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk/timing_constrain: insertion delay [min=0.459, max=0.471, avg=0.467, sd=0.004], skew [0.012 vs 0.214, 100% {0.459, 0.471}] (wid=0.022 ws=0.012) (gid=0.449 gs=0.000)
    Clock network insertion delays are now [0.459ns, 0.471ns] average 0.467ns std.dev 0.004ns
    Legalizer calls during this step: 25 succeeded with DRC/Color checks: 25 succeeded without DRC/Color checks: 0
  Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
  
  Post-Clustering Statistics Report
  =================================
  
  Fanout Statistics:
  
  ----------------------------------------------------------------------------
  Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
                       Fanout    Fanout    Fanout    Fanout       Distribution
  ----------------------------------------------------------------------------
  Trunk         3       1.000       1         1        0.000      {3 <= 2}
  Leaf          1      88.000      88        88        0.000      {1 <= 89}
  ----------------------------------------------------------------------------
  
  Clustering Failure Statistics:
  
  --------------------------------
  Net Type    Clusters    Clusters
              Tried       Failed
  --------------------------------
  Trunk          1           0
  Leaf           1           0
  --------------------------------
  
  
  Update congestion based capacitance...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 5 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
    cell areas       : b=96.589um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=96.589um^2
    cell capacitance : b=0.047pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.047pF
    sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.130pF, total=0.145pF
    wire lengths     : top=0.000um, trunk=121.800um, leaf=952.279um, total=1074.079um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.564ns count=2 avg=0.255ns sd=0.263ns min=0.069ns max=0.441ns {1 <= 0.113ns, 1 <= 0.451ns}
    Leaf  : target=0.564ns count=1 avg=0.309ns sd=0.000ns min=0.309ns max=0.309ns {1 <= 0.338ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: CKBD12BWP7T: 2 
  Primary reporting skew group After congestion update:
    skew_group clk/timing_constrain: insertion delay [min=0.460, max=0.472, avg=0.468, sd=0.004], skew [0.012 vs 0.214, 100% {0.460, 0.472}] (wid=0.022 ws=0.012) (gid=0.450 gs=0.000)
  Skew group summary After congestion update:
    skew_group clk/timing_constrain: insertion delay [min=0.460, max=0.472, avg=0.468, sd=0.004], skew [0.012 vs 0.214, 100% {0.460, 0.472}] (wid=0.022 ws=0.012) (gid=0.450 gs=0.000)
  Clock network insertion delays are now [0.460ns, 0.472ns] average 0.468ns std.dev 0.004ns
  Update congestion based capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=96.589um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=96.589um^2
      cell capacitance : b=0.047pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.047pF
      sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.130pF, total=0.145pF
      wire lengths     : top=0.000um, trunk=121.800um, leaf=952.279um, total=1074.079um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.564ns count=2 avg=0.255ns sd=0.263ns min=0.069ns max=0.441ns {1 <= 0.113ns, 1 <= 0.451ns}
      Leaf  : target=0.564ns count=1 avg=0.309ns sd=0.000ns min=0.309ns max=0.309ns {1 <= 0.338ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD12BWP7T: 2 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/timing_constrain: insertion delay [min=0.460, max=0.472, avg=0.468, sd=0.004], skew [0.012 vs 0.214, 100% {0.460, 0.472}] (wid=0.022 ws=0.012) (gid=0.450 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/timing_constrain: insertion delay [min=0.460, max=0.472, avg=0.468, sd=0.004], skew [0.012 vs 0.214, 100% {0.460, 0.472}] (wid=0.022 ws=0.012) (gid=0.450 gs=0.000)
    Clock network insertion delays are now [0.460ns, 0.472ns] average 0.468ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=2, i=0, icg=0, nicg=0, l=0, total=2
      cell areas       : b=96.589um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=96.589um^2
      cell capacitance : b=0.047pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.047pF
      sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.130pF, total=0.145pF
      wire lengths     : top=0.000um, trunk=121.800um, leaf=952.279um, total=1074.079um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.564ns count=2 avg=0.255ns sd=0.263ns min=0.069ns max=0.441ns {1 <= 0.113ns, 1 <= 0.451ns}
      Leaf  : target=0.564ns count=1 avg=0.309ns sd=0.000ns min=0.309ns max=0.309ns {1 <= 0.338ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD12BWP7T: 2 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/timing_constrain: insertion delay [min=0.460, max=0.472, avg=0.468, sd=0.004], skew [0.012 vs 0.214, 100% {0.460, 0.472}] (wid=0.022 ws=0.012) (gid=0.450 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/timing_constrain: insertion delay [min=0.460, max=0.472, avg=0.468, sd=0.004], skew [0.012 vs 0.214, 100% {0.460, 0.472}] (wid=0.022 ws=0.012) (gid=0.450 gs=0.000)
    Clock network insertion delays are now [0.460ns, 0.472ns] average 0.468ns std.dev 0.004ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=48.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=48.294um^2
      cell capacitance : b=0.023pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.023pF
      sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.126pF, total=0.134pF
      wire lengths     : top=0.000um, trunk=66.360um, leaf=918.960um, total=985.320um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.564ns count=1 avg=0.551ns sd=0.000ns min=0.551ns max=0.551ns {1 <= 0.564ns}
      Leaf  : target=0.564ns count=1 avg=0.310ns sd=0.000ns min=0.310ns max=0.310ns {1 <= 0.338ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD12BWP7T: 1 
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group clk/timing_constrain: insertion delay [min=0.349, max=0.371, avg=0.363, sd=0.007], skew [0.022 vs 0.214, 100% {0.349, 0.371}] (wid=0.030 ws=0.022) (gid=0.342 gs=0.000)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/timing_constrain: insertion delay [min=0.349, max=0.371, avg=0.363, sd=0.007], skew [0.022 vs 0.214, 100% {0.349, 0.371}] (wid=0.030 ws=0.022) (gid=0.342 gs=0.000)
    Clock network insertion delays are now [0.349ns, 0.371ns] average 0.363ns std.dev 0.007ns
    Legalizer calls during this step: 5 succeeded with DRC/Color checks: 5 succeeded without DRC/Color checks: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=48.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=48.294um^2
      cell capacitance : b=0.023pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.023pF
      sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.126pF, total=0.134pF
      wire lengths     : top=0.000um, trunk=66.360um, leaf=918.960um, total=985.320um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.564ns count=1 avg=0.551ns sd=0.000ns min=0.551ns max=0.551ns {1 <= 0.564ns}
      Leaf  : target=0.564ns count=1 avg=0.310ns sd=0.000ns min=0.310ns max=0.310ns {1 <= 0.338ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD12BWP7T: 1 
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group clk/timing_constrain: insertion delay [min=0.349, max=0.371, avg=0.363, sd=0.007], skew [0.022 vs 0.214, 100% {0.349, 0.371}] (wid=0.030 ws=0.022) (gid=0.342 gs=0.000)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/timing_constrain: insertion delay [min=0.349, max=0.371, avg=0.363, sd=0.007], skew [0.022 vs 0.214, 100% {0.349, 0.371}] (wid=0.030 ws=0.022) (gid=0.342 gs=0.000)
    Clock network insertion delays are now [0.349ns, 0.371ns] average 0.363ns std.dev 0.007ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=48.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=48.294um^2
      cell capacitance : b=0.023pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.023pF
      sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.126pF, total=0.134pF
      wire lengths     : top=0.000um, trunk=66.360um, leaf=918.960um, total=985.320um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.564ns count=1 avg=0.551ns sd=0.000ns min=0.551ns max=0.551ns {1 <= 0.564ns}
      Leaf  : target=0.564ns count=1 avg=0.310ns sd=0.000ns min=0.310ns max=0.310ns {1 <= 0.338ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD12BWP7T: 1 
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group clk/timing_constrain: insertion delay [min=0.349, max=0.371, avg=0.363, sd=0.007], skew [0.022 vs 0.214, 100% {0.349, 0.371}] (wid=0.030 ws=0.022) (gid=0.342 gs=0.000)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/timing_constrain: insertion delay [min=0.349, max=0.371, avg=0.363, sd=0.007], skew [0.022 vs 0.214, 100% {0.349, 0.371}] (wid=0.030 ws=0.022) (gid=0.342 gs=0.000)
    Clock network insertion delays are now [0.349ns, 0.371ns] average 0.363ns std.dev 0.007ns
    Legalizer calls during this step: 9 succeeded with DRC/Color checks: 9 succeeded without DRC/Color checks: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=48.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=48.294um^2
      cell capacitance : b=0.023pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.023pF
      sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.126pF, total=0.134pF
      wire lengths     : top=0.000um, trunk=66.360um, leaf=918.960um, total=985.320um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.564ns count=1 avg=0.551ns sd=0.000ns min=0.551ns max=0.551ns {1 <= 0.564ns}
      Leaf  : target=0.564ns count=1 avg=0.310ns sd=0.000ns min=0.310ns max=0.310ns {1 <= 0.338ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD12BWP7T: 1 
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group clk/timing_constrain: insertion delay [min=0.349, max=0.371, avg=0.363, sd=0.007], skew [0.022 vs 0.214, 100% {0.349, 0.371}] (wid=0.030 ws=0.022) (gid=0.342 gs=0.000)
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/timing_constrain: insertion delay [min=0.349, max=0.371, avg=0.363, sd=0.007], skew [0.022 vs 0.214, 100% {0.349, 0.371}] (wid=0.030 ws=0.022) (gid=0.342 gs=0.000)
    Clock network insertion delays are now [0.349ns, 0.371ns] average 0.363ns std.dev 0.007ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=48.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=48.294um^2
      cell capacitance : b=0.023pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.023pF
      sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.129pF, total=0.132pF
      wire lengths     : top=0.000um, trunk=23.240um, leaf=943.599um, total=966.839um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.564ns count=1 avg=0.462ns sd=0.000ns min=0.462ns max=0.462ns {1 <= 0.564ns}
      Leaf  : target=0.564ns count=1 avg=0.313ns sd=0.000ns min=0.313ns max=0.313ns {1 <= 0.338ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD12BWP7T: 1 
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group clk/timing_constrain: insertion delay [min=0.343, max=0.355, avg=0.351, sd=0.003], skew [0.012 vs 0.214, 100% {0.343, 0.355}] (wid=0.025 ws=0.012) (gid=0.330 gs=0.000)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/timing_constrain: insertion delay [min=0.343, max=0.355, avg=0.351, sd=0.003], skew [0.012 vs 0.214, 100% {0.343, 0.355}] (wid=0.025 ws=0.012) (gid=0.330 gs=0.000)
    Clock network insertion delays are now [0.343ns, 0.355ns] average 0.351ns std.dev 0.003ns
    Legalizer calls during this step: 42 succeeded with DRC/Color checks: 38 succeeded without DRC/Color checks: 4
  Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Construction done. (took cpu=0:00:00.8 real=0:00:00.8)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=48.294um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=48.294um^2
      cell capacitance : b=0.023pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.023pF
      sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.129pF, total=0.132pF
      wire lengths     : top=0.000um, trunk=23.240um, leaf=943.599um, total=966.839um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.564ns count=1 avg=0.462ns sd=0.000ns min=0.462ns max=0.462ns {1 <= 0.564ns}
      Leaf  : target=0.564ns count=1 avg=0.313ns sd=0.000ns min=0.313ns max=0.313ns {1 <= 0.338ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD12BWP7T: 1 
    Primary reporting skew group after 'Improving clock tree routing':
      skew_group clk/timing_constrain: insertion delay [min=0.343, max=0.355, avg=0.351, sd=0.003], skew [0.012 vs 0.214, 100% {0.343, 0.355}] (wid=0.025 ws=0.012) (gid=0.330 gs=0.000)
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/timing_constrain: insertion delay [min=0.343, max=0.355, avg=0.351, sd=0.003], skew [0.012 vs 0.214, 100% {0.343, 0.355}] (wid=0.025 ws=0.012) (gid=0.330 gs=0.000)
    Clock network insertion delays are now [0.343ns, 0.355ns] average 0.351ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.129pF, total=0.132pF
      wire lengths     : top=0.000um, trunk=23.240um, leaf=943.599um, total=966.839um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.564ns count=1 avg=0.413ns sd=0.000ns min=0.413ns max=0.413ns {1 <= 0.451ns}
      Leaf  : target=0.564ns count=1 avg=0.341ns sd=0.000ns min=0.341ns max=0.341ns {1 <= 0.451ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD10BWP7T: 1 
    Primary reporting skew group after 'Reducing clock tree power 1':
      skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.371, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.359, 0.371}] (wid=0.025 ws=0.012) (gid=0.346 gs=0.000)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.371, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.359, 0.371}] (wid=0.025 ws=0.012) (gid=0.346 gs=0.000)
    Clock network insertion delays are now [0.359ns, 0.371ns] average 0.368ns std.dev 0.003ns
    Legalizer calls during this step: 1 succeeded with DRC/Color checks: 1 succeeded without DRC/Color checks: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.129pF, total=0.132pF
      wire lengths     : top=0.000um, trunk=23.240um, leaf=943.599um, total=966.839um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.564ns count=1 avg=0.413ns sd=0.000ns min=0.413ns max=0.413ns {1 <= 0.451ns}
      Leaf  : target=0.564ns count=1 avg=0.341ns sd=0.000ns min=0.341ns max=0.341ns {1 <= 0.451ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD10BWP7T: 1 
    Primary reporting skew group after 'Reducing clock tree power 2':
      skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.371, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.359, 0.371}] (wid=0.025 ws=0.012) (gid=0.346 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.371, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.359, 0.371}] (wid=0.025 ws=0.012) (gid=0.346 gs=0.000)
    Clock network insertion delays are now [0.359ns, 0.371ns] average 0.368ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Running the trial balancer to estimate the amount of delay to be added in Balancing...
      Estimated delay to be added in balancing: 0.000ns
    Running the trial balancer to estimate the amount of delay to be added in Balancing done.
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 3 Succeeded: 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
          cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
          cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
          sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.129pF, total=0.132pF
          wire lengths     : top=0.000um, trunk=23.240um, leaf=943.599um, total=966.839um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.564ns count=1 avg=0.413ns sd=0.000ns min=0.413ns max=0.413ns {1 <= 0.451ns}
          Leaf  : target=0.564ns count=1 avg=0.341ns sd=0.000ns min=0.341ns max=0.341ns {1 <= 0.451ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD10BWP7T: 1 
        Clock network insertion delays are now [0.359ns, 0.371ns] average 0.368ns std.dev 0.003ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
          cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
          cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
          sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.129pF, total=0.132pF
          wire lengths     : top=0.000um, trunk=23.240um, leaf=943.599um, total=966.839um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.564ns count=1 avg=0.413ns sd=0.000ns min=0.413ns max=0.413ns {1 <= 0.451ns}
          Leaf  : target=0.564ns count=1 avg=0.341ns sd=0.000ns min=0.341ns max=0.341ns {1 <= 0.451ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD10BWP7T: 1 
        Clock network insertion delays are now [0.359ns, 0.371ns] average 0.368ns std.dev 0.003ns
        Legalizer calls during this step: 2 succeeded with DRC/Color checks: 2 succeeded without DRC/Color checks: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
          cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
          cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
          sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.129pF, total=0.132pF
          wire lengths     : top=0.000um, trunk=23.240um, leaf=943.599um, total=966.839um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.564ns count=1 avg=0.413ns sd=0.000ns min=0.413ns max=0.413ns {1 <= 0.451ns}
          Leaf  : target=0.564ns count=1 avg=0.341ns sd=0.000ns min=0.341ns max=0.341ns {1 <= 0.451ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD10BWP7T: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.129pF, total=0.132pF
      wire lengths     : top=0.000um, trunk=23.240um, leaf=943.599um, total=966.839um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.564ns count=1 avg=0.413ns sd=0.000ns min=0.413ns max=0.413ns {1 <= 0.451ns}
      Leaf  : target=0.564ns count=1 avg=0.341ns sd=0.000ns min=0.341ns max=0.341ns {1 <= 0.451ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD10BWP7T: 1 
    Clock network insertion delays are now [0.359ns, 0.371ns] average 0.368ns std.dev 0.003ns
    Legalizer calls during this step: 2 succeeded with DRC/Color checks: 2 succeeded without DRC/Color checks: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
    cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
    cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
    sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.129pF, total=0.132pF
    wire lengths     : top=0.000um, trunk=23.240um, leaf=943.599um, total=966.839um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.564ns count=1 avg=0.413ns sd=0.000ns min=0.413ns max=0.413ns {1 <= 0.451ns}
    Leaf  : target=0.564ns count=1 avg=0.341ns sd=0.000ns min=0.341ns max=0.341ns {1 <= 0.451ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD10BWP7T: 1 
  Primary reporting skew group after Approximately balancing fragments:
    skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.371, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.359, 0.371}] (wid=0.025 ws=0.012) (gid=0.346 gs=0.000)
  Skew group summary after Approximately balancing fragments:
    skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.371, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.359, 0.371}] (wid=0.025 ws=0.012) (gid=0.346 gs=0.000)
  Clock network insertion delays are now [0.359ns, 0.371ns] average 0.368ns std.dev 0.003ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.129pF, total=0.132pF
      wire lengths     : top=0.000um, trunk=23.240um, leaf=943.599um, total=966.839um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.564ns count=1 avg=0.413ns sd=0.000ns min=0.413ns max=0.413ns {1 <= 0.451ns}
      Leaf  : target=0.564ns count=1 avg=0.341ns sd=0.000ns min=0.341ns max=0.341ns {1 <= 0.451ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD10BWP7T: 1 
    Primary reporting skew group after 'Improving fragments clock skew':
      skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.371, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.359, 0.371}] (wid=0.025 ws=0.012) (gid=0.346 gs=0.000)
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.371, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.359, 0.371}] (wid=0.025 ws=0.012) (gid=0.346 gs=0.000)
    Clock network insertion delays are now [0.359ns, 0.371ns] average 0.368ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
          cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
          cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
          sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.129pF, total=0.132pF
          wire lengths     : top=0.000um, trunk=23.240um, leaf=943.599um, total=966.839um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.564ns count=1 avg=0.413ns sd=0.000ns min=0.413ns max=0.413ns {1 <= 0.451ns}
          Leaf  : target=0.564ns count=1 avg=0.341ns sd=0.000ns min=0.341ns max=0.341ns {1 <= 0.451ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD10BWP7T: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.129pF, total=0.132pF
      wire lengths     : top=0.000um, trunk=23.240um, leaf=943.599um, total=966.839um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.564ns count=1 avg=0.413ns sd=0.000ns min=0.413ns max=0.413ns {1 <= 0.451ns}
      Leaf  : target=0.564ns count=1 avg=0.341ns sd=0.000ns min=0.341ns max=0.341ns {1 <= 0.451ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD10BWP7T: 1 
    Primary reporting skew group after 'Approximately balancing step':
      skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.371, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.359, 0.371}] (wid=0.025 ws=0.012) (gid=0.346 gs=0.000)
    Skew group summary after 'Approximately balancing step':
      skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.371, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.359, 0.371}] (wid=0.025 ws=0.012) (gid=0.346 gs=0.000)
    Clock network insertion delays are now [0.359ns, 0.371ns] average 0.368ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.129pF, total=0.132pF
      wire lengths     : top=0.000um, trunk=23.240um, leaf=943.599um, total=966.839um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.564ns count=1 avg=0.413ns sd=0.000ns min=0.413ns max=0.413ns {1 <= 0.451ns}
      Leaf  : target=0.564ns count=1 avg=0.341ns sd=0.000ns min=0.341ns max=0.341ns {1 <= 0.451ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD10BWP7T: 1 
    Primary reporting skew group after 'Fixing clock tree overload':
      skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.371, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.359, 0.371}] (wid=0.025 ws=0.012) (gid=0.346 gs=0.000)
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.371, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.359, 0.371}] (wid=0.025 ws=0.012) (gid=0.346 gs=0.000)
    Clock network insertion delays are now [0.359ns, 0.371ns] average 0.368ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.129pF, total=0.132pF
      wire lengths     : top=0.000um, trunk=23.240um, leaf=943.599um, total=966.839um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.564ns count=1 avg=0.413ns sd=0.000ns min=0.413ns max=0.413ns {1 <= 0.451ns}
      Leaf  : target=0.564ns count=1 avg=0.341ns sd=0.000ns min=0.341ns max=0.341ns {1 <= 0.451ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD10BWP7T: 1 
    Primary reporting skew group after 'Approximately balancing paths':
      skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.371, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.359, 0.371}] (wid=0.025 ws=0.012) (gid=0.346 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.371, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.359, 0.371}] (wid=0.025 ws=0.012) (gid=0.346 gs=0.000)
    Clock network insertion delays are now [0.359ns, 0.371ns] average 0.368ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Polishing...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 5 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock DAG stats After congestion update:
    cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
    cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
    cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
    sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.129pF, total=0.132pF
    wire lengths     : top=0.000um, trunk=23.240um, leaf=943.599um, total=966.839um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=0.564ns count=1 avg=0.413ns sd=0.000ns min=0.413ns max=0.413ns {1 <= 0.451ns}
    Leaf  : target=0.564ns count=1 avg=0.341ns sd=0.000ns min=0.341ns max=0.341ns {1 <= 0.451ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: CKBD10BWP7T: 1 
  Primary reporting skew group After congestion update:
    skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.371, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.359, 0.371}] (wid=0.025 ws=0.012) (gid=0.346 gs=0.000)
  Skew group summary After congestion update:
    skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.371, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.359, 0.371}] (wid=0.025 ws=0.012) (gid=0.346 gs=0.000)
  Clock network insertion delays are now [0.359ns, 0.371ns] average 0.368ns std.dev 0.003ns
  Merging balancing drivers for power...
    Tried: 3 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.129pF, total=0.132pF
      wire lengths     : top=0.000um, trunk=23.240um, leaf=943.599um, total=966.839um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.564ns count=1 avg=0.413ns sd=0.000ns min=0.413ns max=0.413ns {1 <= 0.451ns}
      Leaf  : target=0.564ns count=1 avg=0.341ns sd=0.000ns min=0.341ns max=0.341ns {1 <= 0.451ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD10BWP7T: 1 
    Primary reporting skew group after 'Merging balancing drivers for power':
      skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.371, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.359, 0.371}] (wid=0.025 ws=0.012) (gid=0.346 gs=0.000)
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.371, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.359, 0.371}] (wid=0.025 ws=0.012) (gid=0.346 gs=0.000)
    Clock network insertion delays are now [0.359ns, 0.371ns] average 0.368ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.129pF, total=0.132pF
      wire lengths     : top=0.000um, trunk=23.240um, leaf=943.599um, total=966.839um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.564ns count=1 avg=0.413ns sd=0.000ns min=0.413ns max=0.413ns {1 <= 0.451ns}
      Leaf  : target=0.564ns count=1 avg=0.341ns sd=0.000ns min=0.341ns max=0.341ns {1 <= 0.451ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD10BWP7T: 1 
    Primary reporting skew group after 'Improving clock skew':
      skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.371, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.359, 0.371}] (wid=0.025 ws=0.012) (gid=0.346 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.371, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.359, 0.371}] (wid=0.025 ws=0.012) (gid=0.346 gs=0.000)
    Clock network insertion delays are now [0.359ns, 0.371ns] average 0.368ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=0.279pF fall=0.267pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.129pF, total=0.132pF
      wire lengths     : top=0.000um, trunk=23.240um, leaf=943.599um, total=966.839um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.564ns count=1 avg=0.413ns sd=0.000ns min=0.413ns max=0.413ns {1 <= 0.451ns}
      Leaf  : target=0.564ns count=1 avg=0.341ns sd=0.000ns min=0.341ns max=0.341ns {1 <= 0.451ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD10BWP7T: 1 
    Primary reporting skew group after 'Reducing clock tree power 3':
      skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.371, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.359, 0.371}] (wid=0.025 ws=0.012) (gid=0.346 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.371, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.359, 0.371}] (wid=0.025 ws=0.012) (gid=0.346 gs=0.000)
    Clock network insertion delays are now [0.359ns, 0.371ns] average 0.368ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.129pF, total=0.132pF
      wire lengths     : top=0.000um, trunk=23.240um, leaf=943.599um, total=966.839um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.564ns count=1 avg=0.413ns sd=0.000ns min=0.413ns max=0.413ns {1 <= 0.451ns}
      Leaf  : target=0.564ns count=1 avg=0.341ns sd=0.000ns min=0.341ns max=0.341ns {1 <= 0.451ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD10BWP7T: 1 
    Primary reporting skew group after 'Improving insertion delay':
      skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.371, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.359, 0.371}] (wid=0.025 ws=0.012) (gid=0.346 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.371, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.359, 0.371}] (wid=0.025 ws=0.012) (gid=0.346 gs=0.000)
    Clock network insertion delays are now [0.359ns, 0.371ns] average 0.368ns std.dev 0.003ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=0.411pF fall=0.399pF), of which (rise=0.132pF fall=0.132pF) is wire, and (rise=0.279pF fall=0.267pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
Total net bbox length = 9.696e+03 (4.635e+03 5.061e+03) (ext = 9.100e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1033.1MB
Summary Report:
Instances move: 0 (out of 383 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.696e+03 (4.635e+03 5.061e+03) (ext = 9.100e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1033.1MB
  Moved 0 and flipped 0 of 89 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC...
  Eagl Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         2 (unrouted=2, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:   452 (unrouted=53, trialRouted=399, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=53, (crossesIlmBounday AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(::ccopt::eagl_route_clock_nets): There are 2 for routing of which 2 have one or more a fixed wires.
NR earlyGlobal start to route trunk nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4503 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=401  numIgnoredNets=400
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1840  L2=2240  L3=2240  L4=2240
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.960000e+01um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(H) length: 8.064010e+02um, number of vias: 1410
[NR-eGR] Layer2(METAL2)(V) length: 5.299280e+03um, number of vias: 1088
[NR-eGR] Layer3(METAL3)(H) length: 4.388719e+03um, number of vias: 49
[NR-eGR] Layer4(METAL4)(V) length: 3.262000e+02um, number of vias: 0
[NR-eGR] Total length: 1.082060e+04um, number of vias: 2547
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 2.324000e+01um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(METAL1)(H) length: 0.000000e+00um, number of vias: 1
[NR-eGR] Layer2(METAL2)(V) length: 6.440000e+00um, number of vias: 2
[NR-eGR] Layer3(METAL3)(H) length: 1.680000e+01um, number of vias: 0
[NR-eGR] Layer4(METAL4)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.324000e+01um, number of vias: 3
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.324000e+01um, number of vias: 3
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 972.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
NR earlyGlobal start to route leaf nets
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 972.8 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4503 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 1  numPreroutedWires = 4
[NR-eGR] Read numTotalNets=401  numIgnoredNets=400
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1840  L2=2240  L3=2240  L4=2240
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 9.212000e+02um
[NR-eGR] 
[NR-eGR] Move 1 nets to layer range [2, 4]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.795360e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(H) length: 8.120010e+02um, number of vias: 1499
[NR-eGR] Layer2(METAL2)(V) length: 5.503120e+03um, number of vias: 1172
[NR-eGR] Layer3(METAL3)(H) length: 4.843439e+03um, number of vias: 98
[NR-eGR] Layer4(METAL4)(V) length: 5.832400e+02um, number of vias: 0
[NR-eGR] Total length: 1.174180e+04um, number of vias: 2769
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 9.212000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(METAL1)(H) length: 5.600000e+00um, number of vias: 89
[NR-eGR] Layer2(METAL2)(V) length: 2.038400e+02um, number of vias: 84
[NR-eGR] Layer3(METAL3)(H) length: 4.547200e+02um, number of vias: 49
[NR-eGR] Layer4(METAL4)(V) length: 2.570400e+02um, number of vias: 0
[NR-eGR] Total length: 9.212000e+02um, number of vias: 222
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 9.212000e+02um, number of vias: 222
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 972.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
Set FIXED routing status on 2 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:   452 (unrouted=53, trialRouted=399, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=53, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
          cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
          cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
          sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.131pF, total=0.134pF
          wire lengths     : top=0.000um, trunk=23.240um, leaf=921.200um, total=944.440um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.564ns count=1 avg=0.414ns sd=0.000ns min=0.414ns max=0.414ns {1 <= 0.451ns}
          Leaf  : target=0.564ns count=1 avg=0.342ns sd=0.000ns min=0.342ns max=0.342ns {1 <= 0.451ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD10BWP7T: 1 
        Primary reporting skew group eGRPC initial state:
          skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.374, avg=0.368, sd=0.004], skew [0.014 vs 0.214, 100% {0.359, 0.374}] (wid=0.026 ws=0.014) (gid=0.348 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.374, avg=0.368, sd=0.004], skew [0.014 vs 0.214, 100% {0.359, 0.374}] (wid=0.026 ws=0.014) (gid=0.348 gs=0.000)
        Clock network insertion delays are now [0.359ns, 0.374ns] average 0.368ns std.dev 0.004ns
        Moving buffers...
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
          cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
          cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
          sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.131pF, total=0.134pF
          wire lengths     : top=0.000um, trunk=23.240um, leaf=921.200um, total=944.440um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.564ns count=1 avg=0.414ns sd=0.000ns min=0.414ns max=0.414ns {1 <= 0.451ns}
          Leaf  : target=0.564ns count=1 avg=0.342ns sd=0.000ns min=0.342ns max=0.342ns {1 <= 0.451ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CKBD10BWP7T: 1 
        Primary reporting skew group eGRPC after moving buffers:
          skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.374, avg=0.368, sd=0.004], skew [0.014 vs 0.214, 100% {0.359, 0.374}] (wid=0.026 ws=0.014) (gid=0.348 gs=0.000)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.374, avg=0.368, sd=0.004], skew [0.014 vs 0.214, 100% {0.359, 0.374}] (wid=0.026 ws=0.014) (gid=0.348 gs=0.000)
        Clock network insertion delays are now [0.359ns, 0.374ns] average 0.368ns std.dev 0.004ns
        Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        Recomputing CTS skew targets...
        Resolving skew group constraints...
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
        Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 21 long paths. The largest offset applied was 0.002ns
          
          Skew Group Offsets:
          
          --------------------------------------------------------------------------------------------------
          Skew Group              Num.     Num.       Offset        Max        Previous Max.    Current Max.
                                  Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          --------------------------------------------------------------------------------------------------
          clk/timing_constrain     88        21        23.864%      0.002ns       0.374ns         0.372ns
          --------------------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
          below          0.001        1
            0.001      and above     20
          -------------------------------
          
          Mean=0.002ns Median=0.002ns Std.Dev=0.000ns
          
          
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 1, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
          cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
          cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
          sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.131pF, total=0.134pF
          wire lengths     : top=0.000um, trunk=23.240um, leaf=921.200um, total=944.440um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.564ns count=1 avg=0.414ns sd=0.000ns min=0.414ns max=0.414ns {1 <= 0.451ns}
          Leaf  : target=0.564ns count=1 avg=0.342ns sd=0.000ns min=0.342ns max=0.342ns {1 <= 0.451ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CKBD10BWP7T: 1 
        Primary reporting skew group eGRPC after downsizing:
          skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.374, avg=0.368, sd=0.004], skew [0.014 vs 0.214, 100% {0.359, 0.374}] (wid=0.023 ws=0.011) (gid=0.348 gs=0.000)
        Skew group summary eGRPC after downsizing:
          skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.374, avg=0.368, sd=0.004], skew [0.014 vs 0.214, 100% {0.359, 0.374}] (wid=0.023 ws=0.011) (gid=0.348 gs=0.000)
        Clock network insertion delays are now [0.359ns, 0.374ns] average 0.368ns std.dev 0.004ns
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ---------------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
        ---------------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                  0
        trunk              0            0           0            0                    0                  0
        leaf               0            0           0            0                    0                  0
        ---------------------------------------------------------------------------------------------------------
        Total       -            -           -            -                           0 (100%)           0 (100%)
        ---------------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
          cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
          cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
          sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
          wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.131pF, total=0.134pF
          wire lengths     : top=0.000um, trunk=23.240um, leaf=921.200um, total=944.440um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.564ns count=1 avg=0.414ns sd=0.000ns min=0.414ns max=0.414ns {1 <= 0.451ns}
          Leaf  : target=0.564ns count=1 avg=0.342ns sd=0.000ns min=0.342ns max=0.342ns {1 <= 0.451ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CKBD10BWP7T: 1 
        Primary reporting skew group eGRPC after DRV fixing:
          skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.374, avg=0.368, sd=0.004], skew [0.014 vs 0.214, 100% {0.359, 0.374}] (wid=0.023 ws=0.011) (gid=0.348 gs=0.000)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.374, avg=0.368, sd=0.004], skew [0.014 vs 0.214, 100% {0.359, 0.374}] (wid=0.023 ws=0.011) (gid=0.348 gs=0.000)
        Clock network insertion delays are now [0.359ns, 0.374ns] average 0.368ns std.dev 0.004ns
        Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 1 insts, 2 nets
      eGRPC done.
    Calling post conditioning for eGRPC done.
  Eagl Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the Eagl->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
Total net bbox length = 9.696e+03 (4.635e+03 5.061e+03) (ext = 9.100e+02)
Density distribution unevenness ratio = 69.749%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1030.1MB
Summary Report:
Instances move: 0 (out of 383 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.696e+03 (4.635e+03 5.061e+03) (ext = 9.100e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1030.1MB
  Moved 0 and flipped 0 of 89 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Routing...
  Update timing and DAG stats before routing clock trees...
  Clock DAG stats before routing clock trees:
    cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
    cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
    cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
    sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.131pF, total=0.134pF
    wire lengths     : top=0.000um, trunk=23.240um, leaf=921.200um, total=944.440um
  Clock DAG net violations before routing clock trees: none
  Clock DAG primary half-corner transition distribution before routing clock trees:
    Trunk : target=0.564ns count=1 avg=0.414ns sd=0.000ns min=0.414ns max=0.414ns {1 <= 0.451ns}
    Leaf  : target=0.564ns count=1 avg=0.342ns sd=0.000ns min=0.342ns max=0.342ns {1 <= 0.451ns}
  Clock DAG library cell distribution before routing clock trees {count}:
     Bufs: CKBD10BWP7T: 1 
  Primary reporting skew group before routing clock trees:
    skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.374, avg=0.368, sd=0.004], skew [0.014 vs 0.214, 100% {0.359, 0.374}] (wid=0.023 ws=0.011) (gid=0.348 gs=0.000)
  Skew group summary before routing clock trees:
    skew_group clk/timing_constrain: insertion delay [min=0.359, max=0.374, avg=0.368, sd=0.004], skew [0.014 vs 0.214, 100% {0.359, 0.374}] (wid=0.023 ws=0.011) (gid=0.348 gs=0.000)
  Clock network insertion delays are now [0.359ns, 0.374ns] average 0.368ns std.dev 0.004ns
  Update timing and DAG stats before routing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:   452 (unrouted=53, trialRouted=399, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=53, (crossesIlmBounday AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(::ccopt::eagl_route_clock_nets): There are 2 for routing of which 2 have one or more a fixed wires.
NR earlyGlobal start to route trunk nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4503 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=401  numIgnoredNets=400
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1840  L2=2240  L3=2240  L4=2240
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.960000e+01um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(H) length: 8.064010e+02um, number of vias: 1410
[NR-eGR] Layer2(METAL2)(V) length: 5.299280e+03um, number of vias: 1088
[NR-eGR] Layer3(METAL3)(H) length: 4.388719e+03um, number of vias: 49
[NR-eGR] Layer4(METAL4)(V) length: 3.262000e+02um, number of vias: 0
[NR-eGR] Total length: 1.082060e+04um, number of vias: 2547
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 2.324000e+01um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(METAL1)(H) length: 0.000000e+00um, number of vias: 1
[NR-eGR] Layer2(METAL2)(V) length: 6.440000e+00um, number of vias: 2
[NR-eGR] Layer3(METAL3)(H) length: 1.680000e+01um, number of vias: 0
[NR-eGR] Layer4(METAL4)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.324000e+01um, number of vias: 3
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.324000e+01um, number of vias: 3
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 972.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
NR earlyGlobal start to route leaf nets
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 972.8 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4503 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 1  numPreroutedWires = 4
[NR-eGR] Read numTotalNets=401  numIgnoredNets=400
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1840  L2=2240  L3=2240  L4=2240
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 9.212000e+02um
[NR-eGR] 
[NR-eGR] Move 1 nets to layer range [2, 4]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.795360e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (0)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(H) length: 8.120010e+02um, number of vias: 1499
[NR-eGR] Layer2(METAL2)(V) length: 5.503120e+03um, number of vias: 1172
[NR-eGR] Layer3(METAL3)(H) length: 4.843439e+03um, number of vias: 98
[NR-eGR] Layer4(METAL4)(V) length: 5.832400e+02um, number of vias: 0
[NR-eGR] Total length: 1.174180e+04um, number of vias: 2769
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 9.212000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Layer1(METAL1)(H) length: 5.600000e+00um, number of vias: 89
[NR-eGR] Layer2(METAL2)(V) length: 2.038400e+02um, number of vias: 84
[NR-eGR] Layer3(METAL3)(H) length: 4.547200e+02um, number of vias: 49
[NR-eGR] Layer4(METAL4)(V) length: 2.570400e+02um, number of vias: 0
[NR-eGR] Total length: 9.212000e+02um, number of vias: 222
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 9.212000e+02um, number of vias: 222
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 972.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
Generated NR early global route guides for clocks to: /tmp/innovus_temp_6561_ce-epo3-cad.ewi.tudelft.nl_ghpdohmen_cjp7p0/.rgflSn7WH
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 2 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 2 nets.
  Preferred NanoRoute mode settings: Current
-routeBottomRoutingLayer 0
-routeTopRoutingLayer 0
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=01/17 09:24:10, mem=793.2M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Jan 17 09:24:10 2023
#
#WARNING (EMS-42) Message (NRDB-2005) has been suppressed from output.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Tue Jan 17 09:24:10 2023
#
#WARNING (EMS-42) Message (NRDB-2077) has been suppressed from output.
#WARNING (EMS-42) Message (NRDB-2078) has been suppressed from output.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 452 nets.
# METAL1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# METAL2       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL4       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL6       V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 801.20 (MB), peak = 864.69 (MB)
#Merging special wires...
#reading routing guides ......
#
#Finished routing data preparation on Tue Jan 17 09:24:11 2023
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.32 (MB)
#Total memory = 801.47 (MB)
#Peak memory = 864.69 (MB)
#
#
#Start global routing on Tue Jan 17 09:24:11 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Jan 17 09:24:11 2023
#
#Start routing resource analysis on Tue Jan 17 09:24:11 2023
#
#Routing resource analysis is done on Tue Jan 17 09:24:11 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H         580           0        1521     9.80%
#  METAL2         V         580           0        1521     0.00%
#  METAL3         H         580           0        1521     0.00%
#  METAL4         V         580           0        1521     0.00%
#  --------------------------------------------------------------
#  Total                   2320       0.00%        6084     2.45%
#
#  2 nets (0.44%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Jan 17 09:24:11 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 801.80 (MB), peak = 864.69 (MB)
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 801.82 (MB), peak = 864.69 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 803.70 (MB), peak = 864.69 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 803.80 (MB), peak = 864.69 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 803.90 (MB), peak = 864.69 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 53 (skipped).
#Total number of selected nets for routing = 2.
#Total number of unselected nets (but routable) for routing = 399 (skipped).
#Total number of nets in the design = 454.
#
#399 skipped nets do not have any wires.
#2 routable nets have only global wires.
#2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  2               0  
#------------------------------------------------
#        Total                  2               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  2             399  
#------------------------------------------------
#        Total                  2             399  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  METAL1        0(0.00%)   (0.00%)
#  METAL2        0(0.00%)   (0.00%)
#  METAL3        0(0.00%)   (0.00%)
#  METAL4        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 903 um.
#Total half perimeter of net bounding box = 320 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 189 um.
#Total wire length on LAYER METAL3 = 445 um.
#Total wire length on LAYER METAL4 = 269 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 188
#Up-Via Summary (total 188):
#           
#-----------------------
# METAL1             90
# METAL2             63
# METAL3             35
#-----------------------
#                   188 
#
#Total number of involved priority nets 2
#Maximum src to sink distance for priority net 242.8
#Average of max src_to_sink distance for priority net 137.7
#Average of ave src_to_sink distance for priority net 80.4
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.51 (MB)
#Total memory = 803.98 (MB)
#Peak memory = 864.69 (MB)
#
#Finished global routing on Tue Jan 17 09:24:11 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 802.54 (MB), peak = 864.69 (MB)
#Start Track Assignment.
#Done with 41 horizontal wires in 1 hboxes and 52 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 1004 um.
#Total half perimeter of net bounding box = 320 um.
#Total wire length on LAYER METAL1 = 94 um.
#Total wire length on LAYER METAL2 = 183 um.
#Total wire length on LAYER METAL3 = 454 um.
#Total wire length on LAYER METAL4 = 274 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 188
#Up-Via Summary (total 188):
#           
#-----------------------
# METAL1             90
# METAL2             63
# METAL3             35
#-----------------------
#                   188 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 804.07 (MB), peak = 864.69 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 10.17 (MB)
#Total memory = 804.28 (MB)
#Peak memory = 864.69 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 22.2% required routing.
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 842.56 (MB), peak = 864.69 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 842.62 (MB), peak = 864.69 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 998 um.
#Total half perimeter of net bounding box = 320 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 13 um.
#Total wire length on LAYER METAL3 = 535 um.
#Total wire length on LAYER METAL4 = 450 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 278
#Up-Via Summary (total 278):
#           
#-----------------------
# METAL1             90
# METAL2             91
# METAL3             97
#-----------------------
#                   278 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.83 (MB)
#Total memory = 809.12 (MB)
#Peak memory = 864.69 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.83 (MB)
#Total memory = 809.12 (MB)
#Peak memory = 864.69 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 24.79 (MB)
#Total memory = 818.00 (MB)
#Peak memory = 864.69 (MB)
#Number of warnings = 3
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jan 17 09:24:12 2023
#
% End globalDetailRoute (date=01/17 09:24:12, total cpu=0:00:02.0, real=0:00:02.0, peak res=818.2M, current mem=818.2M)
        NanoRoute done. (took cpu=0:00:02.0 real=0:00:02.0)
      Clock detailed routing done.
Checking guided vs. routed lengths for 2 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           1
        50.000     100.000           0
       100.000     150.000           0
       150.000     200.000           0
       200.000     250.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000           1
       0.000       1.000           0
       1.000       2.000           0
       2.000       3.000           0
       3.000       4.000           0
       4.000       5.000           0
       5.000       6.000           0
       6.000       7.000           0
       7.000       8.000           0
       8.000       9.000           0
       9.000      10.000           1
      -------------------------------------
      

    Top 1 notable deviations of routed length from guided length
    =============================================================

    Net CTS_6 (89 terminals)
    Guided length:  max path =   217.840um, total =   943.599um
    Routed length:  max path =   238.560um, total =  1036.270um
    Deviation:      max path =     9.512%,  total =     9.821%

Set FIXED routing status on 2 net(s)
Set FIXED placed status on 1 instance(s)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:   452 (unrouted=452, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=53, (crossesIlmBounday AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
    Congestion Repair...
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4503 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 2  numPreroutedWires = 381
[NR-eGR] Read numTotalNets=401  numIgnoredNets=2
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1840  L2=2240  L3=2240  L4=2240
[NR-eGR] Rule id 1. Nets 399 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 399 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 1.045856e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon         OverCon            
[NR-eGR]                 #Gcell          #Gcell     %Gcell
[NR-eGR] Layer              (1)             (3)    OverCon 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Layer1       6( 0.10%)       0( 0.00%)   ( 0.10%) 
[NR-eGR] Layer2       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       1( 0.01%)       1( 0.01%)   ( 0.03%) 
[NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------
[NR-eGR] Total        7( 0.03%)       1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(H) length: 7.957610e+02um, number of vias: 1500
[NR-eGR] Layer2(METAL2)(V) length: 5.286875e+03um, number of vias: 1183
[NR-eGR] Layer3(METAL3)(H) length: 4.944239e+03um, number of vias: 148
[NR-eGR] Layer4(METAL4)(V) length: 8.069600e+02um, number of vias: 0
[NR-eGR] Total length: 1.183383e+04um, number of vias: 2831
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:   452 (unrouted=53, trialRouted=399, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=53, (crossesIlmBounday AND tooFewTerms=0)])
    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.2 real=0:00:02.2)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
    cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
    cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
    sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.132pF, total=0.135pF
    wire lengths     : top=0.000um, trunk=22.315um, leaf=975.520um, total=997.835um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.564ns count=1 avg=0.411ns sd=0.000ns min=0.411ns max=0.411ns {1 <= 0.451ns}
    Leaf  : target=0.564ns count=1 avg=0.344ns sd=0.000ns min=0.344ns max=0.344ns {1 <= 0.451ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD10BWP7T: 1 
  Primary reporting skew group after routing clock trees:
    skew_group clk/timing_constrain: insertion delay [min=0.361, max=0.373, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.361, 0.373}] (wid=0.023 ws=0.009) (gid=0.347 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk/timing_constrain: insertion delay [min=0.361, max=0.373, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.361, 0.373}] (wid=0.023 ws=0.009) (gid=0.347 gs=0.000)
  Clock network insertion delays are now [0.361ns, 0.373ns] average 0.368ns std.dev 0.003ns
  CCOpt::Phase::Routing done. (took cpu=0:00:02.3 real=0:00:02.3)
  CCOpt::Phase::PostConditioning...
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.132pF, total=0.135pF
      wire lengths     : top=0.000um, trunk=22.315um, leaf=975.520um, total=997.835um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.564ns count=1 avg=0.411ns sd=0.000ns min=0.411ns max=0.411ns {1 <= 0.451ns}
      Leaf  : target=0.564ns count=1 avg=0.344ns sd=0.000ns min=0.344ns max=0.344ns {1 <= 0.451ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CKBD10BWP7T: 1 
    Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
      skew_group clk/timing_constrain: insertion delay [min=0.361, max=0.373, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.361, 0.373}] (wid=0.023 ws=0.009) (gid=0.347 gs=0.000)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/timing_constrain: insertion delay [min=0.361, max=0.373, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.361, 0.373}] (wid=0.023 ws=0.009) (gid=0.347 gs=0.000)
    Clock network insertion delays are now [0.361ns, 0.373ns] average 0.368ns std.dev 0.003ns
    Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.132pF, total=0.135pF
      wire lengths     : top=0.000um, trunk=22.315um, leaf=975.520um, total=997.835um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.564ns count=1 avg=0.411ns sd=0.000ns min=0.411ns max=0.411ns {1 <= 0.451ns}
      Leaf  : target=0.564ns count=1 avg=0.344ns sd=0.000ns min=0.344ns max=0.344ns {1 <= 0.451ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD10BWP7T: 1 
    Primary reporting skew group PostConditioning after DRV fixing:
      skew_group clk/timing_constrain: insertion delay [min=0.361, max=0.373, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.361, 0.373}] (wid=0.023 ws=0.009) (gid=0.347 gs=0.000)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/timing_constrain: insertion delay [min=0.361, max=0.373, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.361, 0.373}] (wid=0.023 ws=0.009) (gid=0.347 gs=0.000)
    Clock network insertion delays are now [0.361ns, 0.373ns] average 0.368ns std.dev 0.003ns
    Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    CCOpt-PostConditioning: nets considered: 2, nets tested: 2, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.132pF, total=0.135pF
      wire lengths     : top=0.000um, trunk=22.315um, leaf=975.520um, total=997.835um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.564ns count=1 avg=0.411ns sd=0.000ns min=0.411ns max=0.411ns {1 <= 0.451ns}
      Leaf  : target=0.564ns count=1 avg=0.344ns sd=0.000ns min=0.344ns max=0.344ns {1 <= 0.451ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD10BWP7T: 1 
    Primary reporting skew group PostConditioning after re-buffering DRV fixing:
      skew_group clk/timing_constrain: insertion delay [min=0.361, max=0.373, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.361, 0.373}] (wid=0.023 ws=0.009) (gid=0.347 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/timing_constrain: insertion delay [min=0.361, max=0.373, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.361, 0.373}] (wid=0.023 ws=0.009) (gid=0.347 gs=0.000)
    Clock network insertion delays are now [0.361ns, 0.373ns] average 0.368ns std.dev 0.003ns
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
      cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
      wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.132pF, total=0.135pF
      wire lengths     : top=0.000um, trunk=22.315um, leaf=975.520um, total=997.835um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.564ns count=1 avg=0.411ns sd=0.000ns min=0.411ns max=0.411ns {1 <= 0.451ns}
      Leaf  : target=0.564ns count=1 avg=0.344ns sd=0.000ns min=0.344ns max=0.344ns {1 <= 0.451ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD10BWP7T: 1 
    Primary reporting skew group PostConditioning after skew fixing by cell sizing:
      skew_group clk/timing_constrain: insertion delay [min=0.361, max=0.373, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.361, 0.373}] (wid=0.023 ws=0.009) (gid=0.347 gs=0.000)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/timing_constrain: insertion delay [min=0.361, max=0.373, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.361, 0.373}] (wid=0.023 ws=0.009) (gid=0.347 gs=0.000)
    Clock network insertion delays are now [0.361ns, 0.373ns] average 0.368ns std.dev 0.003ns
    Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning done.
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:   452 (unrouted=53, trialRouted=399, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=53, (crossesIlmBounday AND tooFewTerms=0)])
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ------------------------------------------------------------
  Cell type                     Count    Area      Capacitance
  ------------------------------------------------------------
  Buffers                         1      46.099       0.020
  Inverters                       0       0.000       0.000
  Integrated Clock Gates          0       0.000       0.000
  Non-Integrated Clock Gates      0       0.000       0.000
  Clock Logic                     0       0.000       0.000
  All                             1      46.099       0.020
  ------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk       22.315
  Leaf       975.520
  Total      997.835
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.020    0.003    0.023
  Leaf     0.258    0.132    0.391
  Total    0.279    0.135    0.414
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   88      0.258     0.003       0.000      0.003    0.003
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution      Over Target
  ------------------------------------------------------------------------------------------------------
  Trunk       0.564       1       0.411       0.000      0.411    0.411    {1 <= 0.451ns}         -
  Leaf        0.564       1       0.344       0.000      0.344    0.344    {1 <= 0.451ns}         -
  ------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  --------------------------------------------
  Name           Type      Inst     Inst Area 
                           Count    (um^2)
  --------------------------------------------
  CKBD10BWP7T    buffer      1        46.099
  --------------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group              Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  wc:setup.late    clk/timing_constrain    0.361     0.373     0.012       0.214         0.009           0.012           0.368        0.003     100% {0.361, 0.373}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group              Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  wc:setup.late    clk/timing_constrain    0.361     0.373     0.012       0.214         0.009           0.012           0.368        0.003     100% {0.361, 0.373}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.361ns, 0.373ns] average 0.368ns std.dev 0.003ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
Connecting clock gate test enables...
Connecting clock gate test enables done.
Innovus updating I/O latencies
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1065.45)
Total number of fetched objects 431
Total number of fetched objects 431
End delay calculation. (MEM=1140.84 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1140.84 CPU=0:00:00.0 REAL=0:00:00.0)
	Clock: clk, View: hold_bc, Ideal Latency: 0, Propagated Latency: 0.359717
	 Executing: set_clock_latency -source -early -min -rise -0.359717 [get_pins clk]
	Clock: clk, View: hold_bc, Ideal Latency: 0, Propagated Latency: 0.359717
	 Executing: set_clock_latency -source -late -min -rise -0.359717 [get_pins clk]
	Clock: clk, View: hold_bc, Ideal Latency: 0, Propagated Latency: 0.263877
	 Executing: set_clock_latency -source -early -min -fall -0.263877 [get_pins clk]
	Clock: clk, View: hold_bc, Ideal Latency: 0, Propagated Latency: 0.263877
	 Executing: set_clock_latency -source -late -min -fall -0.263877 [get_pins clk]
	Clock: clk, View: setup_wc, Ideal Latency: 0, Propagated Latency: 0.575363
	 Executing: set_clock_latency -source -early -max -rise -0.575363 [get_pins clk]
	Clock: clk, View: setup_wc, Ideal Latency: 0, Propagated Latency: 0.575363
	 Executing: set_clock_latency -source -late -max -rise -0.575363 [get_pins clk]
	Clock: clk, View: setup_wc, Ideal Latency: 0, Propagated Latency: 0.422164
	 Executing: set_clock_latency -source -early -max -fall -0.422164 [get_pins clk]
	Clock: clk, View: setup_wc, Ideal Latency: 0, Propagated Latency: 0.422164
	 Executing: set_clock_latency -source -late -max -fall -0.422164 [get_pins clk]
Setting all clocks to propagated mode.
Clock DAG stats after update timingGraph:
  cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
  cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
  cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
  sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
  wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.132pF, total=0.135pF
  wire lengths     : top=0.000um, trunk=22.315um, leaf=975.520um, total=997.835um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.564ns count=1 avg=0.411ns sd=0.000ns min=0.411ns max=0.411ns {1 <= 0.451ns}
  Leaf  : target=0.564ns count=1 avg=0.344ns sd=0.000ns min=0.344ns max=0.344ns {1 <= 0.451ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD10BWP7T: 1 
Primary reporting skew group after update timingGraph:
  skew_group clk/timing_constrain: insertion delay [min=0.361, max=0.373, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.361, 0.373}] (wid=0.023 ws=0.009) (gid=0.347 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk/timing_constrain: insertion delay [min=0.361, max=0.373, avg=0.368, sd=0.003], skew [0.012 vs 0.214, 100% {0.361, 0.373}] (wid=0.023 ws=0.009) (gid=0.347 gs=0.000)
Clock network insertion delays are now [0.361ns, 0.373ns] average 0.368ns std.dev 0.003ns
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.2 real=0:00:00.2)
Runtime done. (took cpu=0:00:07.2 real=0:00:07.2)
Runtime Summary
===============
Clock Runtime:  (61%) Core CTS           4.39 (Init 3.35, Construction 0.70, Implementation 0.14, eGRPC 0.09, PostConditioning 0.03, Other 0.08)
Clock Runtime:  (36%) CTS services       2.63 (RefinePlace 0.17, EarlyGlobalClock 0.15, NanoRoute 2.05, ExtractRC 0.07, TimingAnalysis 0.20)
Clock Runtime:   (1%) Other CTS          0.14 (Init 0.06, CongRepair 0.08)
Clock Runtime: (100%) Total              7.16

Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 842.6M, totSessionCpu=0:00:35 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1008.7M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1129.55)
Total number of fetched objects 431
End delay calculation. (MEM=1145.69 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1145.69 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:36.6 mem=1145.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 22.588  | 22.588  | 24.735  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   183   |   147   |   47    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.714   |      8 (8)       |
|   max_tran     |      8 (14)      |   -5.612   |      8 (14)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.975%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 886.6M, totSessionCpu=0:00:37 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1046.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1046.5M) ***
*** Starting optimizing excluded clock nets MEM= 1046.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1046.5M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt DRV Optimization
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    15|    21|    -6.09|    15|    15|    -0.77|     0|     0|     0|     0|    22.59|     0.00|       0|       0|       0|   7.98|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    26.47|     0.00|       8|       0|       7|   8.21| 0:00:00.0|  1194.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    26.47|     0.00|       0|       0|       0|   8.21| 0:00:00.0|  1194.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1194.9M) ***

Total net bbox length = 9.699e+03 (4.632e+03 5.066e+03) (ext = 9.061e+02)
Density distribution unevenness ratio = 74.420%
Density distribution unevenness ratio = 69.457%
Move report: Detail placement moves 12 insts, mean move: 3.55 um, max move: 6.72 um
	Max move on inst (il_x1_tempx_reg[3]): (45.92, 301.84) --> (43.12, 297.92)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1210.9MB
Summary Report:
Instances move: 12 (out of 390 movable)
Instances flipped: 0
Mean displacement: 3.55 um
Max displacement: 6.72 um (Instance: il_x1_tempx_reg[3]) (45.92, 301.84) -> (43.12, 297.92)
	Length: 22 sites, height: 1 rows, site name: core7T, cell type: DFKCND1BWP7T
Total net bbox length = 9.723e+03 (4.642e+03 5.081e+03) (ext = 9.094e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1210.9MB
*** maximum move = 6.72 um ***
*** Finished re-routing un-routed nets (1210.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1210.9M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.04min real=0.05min mem=1058.2M)                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.470  | 26.470  | 27.516  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   183   |   147   |   47    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.210%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 906.3M, totSessionCpu=0:00:39 **

Active setup views:
 setup_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD10BWP7T BUFFD12BWP7T 
Number of usable buffer cells above: 20
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 8.21
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     8.21%|        -|   0.100|   0.000|   0:00:00.0| 1207.8M|
|     8.21%|        0|   0.100|   0.000|   0:00:00.0| 1209.6M|
|     8.21%|        0|   0.100|   0.000|   0:00:00.0| 1209.6M|
|     8.21%|        0|   0.100|   0.000|   0:00:00.0| 1209.6M|
|     8.19%|        8|   0.100|   0.000|   0:00:00.0| 1209.6M|
|     8.19%|        0|   0.100|   0.000|   0:00:00.0| 1209.6M|
|     8.19%|        0|   0.100|   0.000|   0:00:00.0| 1209.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 8.19
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.7) (real = 0:00:02.0) **
Total net bbox length = 9.724e+03 (4.642e+03 5.082e+03) (ext = 9.094e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1209.6MB
Summary Report:
Instances move: 0 (out of 390 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.724e+03 (4.642e+03 5.082e+03) (ext = 9.094e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1209.6MB
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1209.6M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1209.6M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1060.00M, totSessionCpu=0:00:41).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4543 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 2  numPreroutedWires = 381
[NR-eGR] Read numTotalNets=409  numIgnoredNets=2
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 407 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1840  L2=2240  L3=2240  L4=2240
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 407 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.07% V. EstWL: 1.048992e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       6( 0.10%)   ( 0.10%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       2( 0.03%)   ( 0.03%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        8( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(H) length: 8.198410e+02um, number of vias: 1511
[NR-eGR] Layer2(METAL2)(V) length: 5.304795e+03um, number of vias: 1184
[NR-eGR] Layer3(METAL3)(H) length: 4.940319e+03um, number of vias: 148
[NR-eGR] Layer4(METAL4)(V) length: 8.097600e+02um, number of vias: 0
[NR-eGR] Total length: 1.187472e+04um, number of vias: 2843
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1041.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1095.09)
Total number of fetched objects 441
End delay calculation. (MEM=1130.3 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1130.3 CPU=0:00:00.1 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    26.30|     0.00|       0|       0|       0|   8.19|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    26.30|     0.00|       0|       0|       0|   8.19| 0:00:00.0|  1206.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1206.6M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

Active setup views:
 setup_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1039.87)
Total number of fetched objects 441
End delay calculation. (MEM=1115.23 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1115.23 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:42.8 mem=1115.2M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 899.1M, totSessionCpu=0:00:43 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.305  | 26.305  | 27.516  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   183   |   147   |   47    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.192%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 899.3M, totSessionCpu=0:00:43 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTCM-77            9  Option "%s" for command %s is obsolete a...
WARNING   TA-146               5  A combinational timing loop(s) was found...
*** Message Summary: 14 warning(s), 0 error(s)

#% End ccopt_design (date=01/17 09:24:22, total cpu=0:00:16.7, real=0:00:17.0, peak res=914.2M, current mem=914.2M)
<CMD> timeDesign -postCTS
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1021.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.305  | 26.305  | 27.516  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   183   |   147   |   47    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.192%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.17 sec
Total Real time: 0.0 sec
Total Memory Usage: 1019.34375 Mbytes
<CMD> timeDesign -postCTS -hold
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1000.2M)
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1003.97)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Total number of fetched objects 441
End delay calculation. (MEM=1077.34 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1077.34 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:43.5 mem=1077.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 hold_bc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.161  |  0.161  |  0.297  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   183   |   147   |   47    |
+--------------------+---------+---------+---------+

Density: 8.192%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.35 sec
Total Real time: 0.0 sec
Total Memory Usage: 999.9375 Mbytes
<CMD> optDesign -postCTS -incr
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 850.9M, totSessionCpu=0:00:45 **
**INFO: DRVs not fixed with -incr option
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1013.7M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1135.04)
*** Calculating scaling factor for wc libraries using the default operating condition of each library.
Total number of fetched objects 441
End delay calculation. (MEM=1151.17 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1151.17 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:46.8 mem=1151.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.305  | 26.305  | 27.516  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   183   |   147   |   47    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.192%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 894.2M, totSessionCpu=0:00:47 **
The useful skew maximum allowed delay is: 0.3
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD10BWP7T BUFFD12BWP7T 
Number of usable buffer cells above: 20
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 8.19
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|     8.19%|        -|   0.100|   0.000|   0:00:00.0| 1210.4M|
|     8.19%|        0|   0.100|   0.000|   0:00:00.0| 1210.4M|
|     8.19%|        0|   0.100|   0.000|   0:00:00.0| 1210.4M|
|     8.19%|        0|   0.100|   0.000|   0:00:00.0| 1210.4M|
|     8.19%|        0|   0.100|   0.000|   0:00:00.0| 1210.4M|
|     8.19%|        0|   0.100|   0.000|   0:00:00.0| 1210.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 8.19
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.7) (real = 0:00:01.0) **
Total net bbox length = 9.724e+03 (4.642e+03 5.082e+03) (ext = 9.094e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1210.4MB
Summary Report:
Instances move: 0 (out of 390 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.724e+03 (4.642e+03 5.082e+03) (ext = 9.094e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1210.4MB
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1210.4M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1210.4M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=1054.41M, totSessionCpu=0:00:49).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=4543 numPGBlocks=2583 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 2  numPreroutedWires = 381
[NR-eGR] Read numTotalNets=409  numIgnoredNets=2
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 407 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=1120  L2=1120  L3=1120  L4=1120
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=1840  L2=2240  L3=2240  L4=2240
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 407 net(s) in layer range [1, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.07% V. EstWL: 1.048992e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[NR-eGR]                OverCon            
[NR-eGR]                 #Gcell     %Gcell
[NR-eGR] Layer              (2)    OverCon 
[NR-eGR] ------------------------------------
[NR-eGR] Layer1       6( 0.10%)   ( 0.10%) 
[NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[NR-eGR] Layer3       2( 0.03%)   ( 0.03%) 
[NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[NR-eGR] ------------------------------------
[NR-eGR] Total        8( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(METAL1)(H) length: 8.198410e+02um, number of vias: 1511
[NR-eGR] Layer2(METAL2)(V) length: 5.304795e+03um, number of vias: 1184
[NR-eGR] Layer3(METAL3)(H) length: 4.940319e+03um, number of vias: 148
[NR-eGR] Layer4(METAL4)(V) length: 8.097600e+02um, number of vias: 0
[NR-eGR] Total length: 1.187472e+04um, number of vias: 2843
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1035.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.04 seconds
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1090.34)
Total number of fetched objects 441
End delay calculation. (MEM=1125.55 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1125.55 CPU=0:00:00.2 REAL=0:00:00.0)
GigaOpt: Skipping postEco DRV optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

Active setup views:
 setup_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1037.12)
Total number of fetched objects 441
End delay calculation. (MEM=1110.48 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1110.48 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:49.1 mem=1110.5M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 904.4M, totSessionCpu=0:00:49 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.305  | 26.305  | 27.516  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   183   |   147   |   47    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.192%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 904.8M, totSessionCpu=0:00:49 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 872.7M, totSessionCpu=0:00:51 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1026.2M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:52.5 mem=1147.5M ***
*info: Run optDesign holdfix with 1 thread.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Total number of fetched objects 441
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)

Active hold views:
 hold_bc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:00:54.0 mem=1204.8M ***
Restoring autoHoldViews:  hold_bc

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc
Hold  views included:
 hold_bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.305  | 26.305  | 27.516  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   183   |   147   |   47    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.161  |  0.161  |  0.297  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   183   |   147   |   47    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.192%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 121.6 ps, libStdDelay = 49.9 ps, minBufSize = 35123200 (4.0)
*Info: worst delay setup view: setup_wc
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 909.5M, totSessionCpu=0:00:56 **
Info: 2 nets with fixed/cover wires excluded.
Info: 2 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 

Active setup views:
 setup_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 902.7M, totSessionCpu=0:00:56 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Total number of fetched objects 441
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.2 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 
Hold  views included:
 hold_bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.305  | 26.305  | 27.516  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   183   |   147   |   47    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.161  |  0.161  |  0.297  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   183   |   147   |   47    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.192%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 902.7M, totSessionCpu=0:00:56 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=01/17 09:24:35, mem=902.7M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 902.72 (MB), peak = 914.21 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#rc_wc has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1054.2M, init mem=1054.2M)
*info: Placed = 1375           (Fixed = 985)
*info: Unplaced = 0           
Placement Density:8.19%(8199/100084)
Placement Density (including fixed std cells):11.99%(12519/104404)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1054.2M)
#**INFO: auto set of routeWithTimingDriven to true
#**INFO: auto set of routeWithSiDriven to true
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (2) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1054.2M) ***
% Begin globalDetailRoute (date=01/17 09:24:35, mem=902.8M)

globalDetailRoute

#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Tue Jan 17 09:24:35 2023
#
#Generating timing data, please wait...
#417 total nets, 2 already routed, 2 will ignore in trialRoute
#Dump tif for version 2.1
**WARN: (EMS-42):	Message (IMPCTE-239) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPCTE-240) has been suppressed from output.
Total number of fetched objects 441
End delay calculation. (MEM=1089.45 CPU=0:00:00.1 REAL=0:00:00.0)
**WARN: (EMS-42):	Message (IMPEXT-3493) has been suppressed from output.
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 871.31 (MB), peak = 914.21 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_6561.tif.gz ...
#Read in timing information for 20 ports, 391 instances from timing file .timing_file_6561.tif.gz.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Tue Jan 17 09:24:36 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 460 nets.
# METAL1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# METAL2       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL4       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL6       V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 839.54 (MB), peak = 914.21 (MB)
#Merging special wires...
#WARNING (EMS-42) Message (NRDB-1005) has been suppressed from output.
#
#Connectivity extraction summary:
#1 routed nets are extracted.
#    1 (0.22%) extracted nets are partially routed.
#1 routed net(s) are imported.
#407 (88.10%) nets are without wires.
#53 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 462.
#
#
#Finished routing data preparation on Tue Jan 17 09:24:37 2023
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.29 (MB)
#Total memory = 839.86 (MB)
#Peak memory = 914.21 (MB)
#
#
#Start global routing on Tue Jan 17 09:24:37 2023
#
#Number of eco nets is 1
#
#Start global routing data preparation on Tue Jan 17 09:24:37 2023
#
#Start routing resource analysis on Tue Jan 17 09:24:37 2023
#
#Routing resource analysis is done on Tue Jan 17 09:24:37 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H         580           0        1521    10.06%
#  METAL2         V         580           0        1521     0.00%
#  METAL3         H         580           0        1521     0.00%
#  METAL4         V         580           0        1521     0.00%
#  --------------------------------------------------------------
#  Total                   2320       0.00%        6084     2.51%
#
#  2 nets (0.43%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Jan 17 09:24:37 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 840.07 (MB), peak = 914.21 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 840.07 (MB), peak = 914.21 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 842.68 (MB), peak = 914.21 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 842.79 (MB), peak = 914.21 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 842.85 (MB), peak = 914.21 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 53 (skipped).
#Total number of routable nets = 409.
#Total number of nets in the design = 462.
#
#408 routable nets have only global wires.
#1 routable net has only detail routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1             407  
#------------------------------------------------
#        Total                  1             407  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  2             407  
#------------------------------------------------
#        Total                  2             407  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  METAL1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  METAL2        2(0.13%)      1(0.07%)      0(0.00%)      1(0.07%)   (0.26%)
#  METAL3        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  METAL4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total      2(0.03%)      1(0.02%)      0(0.00%)      1(0.02%)   (0.07%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.00% H + 0.13% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 11361 um.
#Total half perimeter of net bounding box = 10660 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 5480 um.
#Total wire length on LAYER METAL3 = 5289 um.
#Total wire length on LAYER METAL4 = 592 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 2371
#Up-Via Summary (total 2371):
#           
#-----------------------
# METAL1           1438
# METAL2            824
# METAL3            109
#-----------------------
#                  2371 
#
#Max overcon = 4 tracks.
#Total overcon = 0.07%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.16 (MB)
#Total memory = 843.11 (MB)
#Peak memory = 914.21 (MB)
#
#Finished global routing on Tue Jan 17 09:24:37 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 841.43 (MB), peak = 914.21 (MB)
#Start Track Assignment.
#Done with 474 horizontal wires in 1 hboxes and 570 vertical wires in 1 hboxes.
#Done with 83 horizontal wires in 1 hboxes and 115 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# METAL1         0.00 	  0.00%  	  0.00% 	  0.00%
# METAL2      5367.32 	  0.05%  	  0.00% 	  0.00%
# METAL3      4504.36 	  0.14%  	  0.00% 	  0.06%
# METAL4       150.64 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       10022.32  	  0.09% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 12225 um.
#Total half perimeter of net bounding box = 10660 um.
#Total wire length on LAYER METAL1 = 801 um.
#Total wire length on LAYER METAL2 = 5318 um.
#Total wire length on LAYER METAL3 = 5499 um.
#Total wire length on LAYER METAL4 = 606 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 2371
#Up-Via Summary (total 2371):
#           
#-----------------------
# METAL1           1438
# METAL2            824
# METAL3            109
#-----------------------
#                  2371 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 843.03 (MB), peak = 914.21 (MB)
#
#number of short segments in preferred routing layers
#	METAL4    
#	1         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.46 (MB)
#Total memory = 843.03 (MB)
#Peak memory = 914.21 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	METAL1        0        0
#	METAL2        1        1
#	Totals        1        1
#23 out of 1375 instances (1.7%) need to be verified(marked ipoed), dirty area=0.6%.
#5.6% of the total area is being checked for drcs
#5.6% of the total area was checked
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	METAL1        0        0
#	METAL2        1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 886.37 (MB), peak = 914.21 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 886.43 (MB), peak = 914.21 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 12283 um.
#Total half perimeter of net bounding box = 10660 um.
#Total wire length on LAYER METAL1 = 1495 um.
#Total wire length on LAYER METAL2 = 5802 um.
#Total wire length on LAYER METAL3 = 4040 um.
#Total wire length on LAYER METAL4 = 946 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 2421
#Up-Via Summary (total 2421):
#           
#-----------------------
# METAL1           1525
# METAL2            768
# METAL3            128
#-----------------------
#                  2421 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 2.81 (MB)
#Total memory = 845.85 (MB)
#Peak memory = 914.21 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 846.63 (MB), peak = 914.21 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 12283 um.
#Total half perimeter of net bounding box = 10660 um.
#Total wire length on LAYER METAL1 = 1495 um.
#Total wire length on LAYER METAL2 = 5802 um.
#Total wire length on LAYER METAL3 = 4040 um.
#Total wire length on LAYER METAL4 = 946 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 2421
#Up-Via Summary (total 2421):
#           
#-----------------------
# METAL1           1525
# METAL2            768
# METAL3            128
#-----------------------
#                  2421 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 12283 um.
#Total half perimeter of net bounding box = 10660 um.
#Total wire length on LAYER METAL1 = 1495 um.
#Total wire length on LAYER METAL2 = 5802 um.
#Total wire length on LAYER METAL3 = 4040 um.
#Total wire length on LAYER METAL4 = 946 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 2421
#Up-Via Summary (total 2421):
#           
#-----------------------
# METAL1           1525
# METAL2            768
# METAL3            128
#-----------------------
#                  2421 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 864.26 (MB), peak = 914.21 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Jan 17 09:24:40 2023
#
#
#Start Post Route Wire Spread.
#Done with 48 horizontal wires in 1 hboxes and 66 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 12386 um.
#Total half perimeter of net bounding box = 10660 um.
#Total wire length on LAYER METAL1 = 1504 um.
#Total wire length on LAYER METAL2 = 5849 um.
#Total wire length on LAYER METAL3 = 4077 um.
#Total wire length on LAYER METAL4 = 955 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 2421
#Up-Via Summary (total 2421):
#           
#-----------------------
# METAL1           1525
# METAL2            768
# METAL3            128
#-----------------------
#                  2421 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 866.96 (MB), peak = 914.21 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 847.57 (MB), peak = 914.21 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 12386 um.
#Total half perimeter of net bounding box = 10660 um.
#Total wire length on LAYER METAL1 = 1504 um.
#Total wire length on LAYER METAL2 = 5849 um.
#Total wire length on LAYER METAL3 = 4077 um.
#Total wire length on LAYER METAL4 = 955 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 2421
#Up-Via Summary (total 2421):
#           
#-----------------------
# METAL1           1525
# METAL2            768
# METAL3            128
#-----------------------
#                  2421 
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 3.57 (MB)
#Total memory = 846.61 (MB)
#Peak memory = 914.21 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = -57.47 (MB)
#Total memory = 845.32 (MB)
#Peak memory = 914.21 (MB)
#Number of warnings = 1
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jan 17 09:24:40 2023
#
% End globalDetailRoute (date=01/17 09:24:40, total cpu=0:00:04.4, real=0:00:05.0, peak res=902.8M, current mem=845.3M)
#routeDesign: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 845.32 (MB), peak = 914.21 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=01/17 09:24:40, total cpu=0:00:04.5, real=0:00:05.0, peak res=902.8M, current mem=845.3M)
<CMD> setNanoRouteMode -drouteUseMultiCutViaEffort high
<CMD> setNanoRouteMode -droutePostRouteSwapVia multiCut
#WARNING (NRIF-80) When droutePostRouteSwapVia is set to 'multiCut', the post route via swapping step will be performed on all nets, and to double cut vias. To swap to DFM vias based on via weight, please set the option to 'true'.
<CMD> routeDesign -viaOpt
#% Begin routeDesign (date=01/17 09:24:40, mem=845.3M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 845.32 (MB), peak = 914.21 (MB)
#rc_wc has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1003.5M, init mem=1003.5M)
*info: Placed = 1375           (Fixed = 985)
*info: Unplaced = 0           
Placement Density:8.19%(8199/100084)
Placement Density (including fixed std cells):11.99%(12519/104404)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1003.5M)
#**INFO: auto set of routeWithTimingDriven to true
#**INFO: auto set of routeWithSiDriven to true
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1003.5M) ***
% Begin detailRoute (date=01/17 09:24:40, mem=845.3M)

detailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -drouteUseMultiCutViaEffort "high"
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeTopRoutingLayer 4
#Start detailRoute on Tue Jan 17 09:24:40 2023
#
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Merging special wires...
#Start routing data preparation on Tue Jan 17 09:24:40 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 460 nets.
# METAL1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# METAL2       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL4       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL6       V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 848.34 (MB), peak = 914.21 (MB)
#
#Start Post Route via swapping...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 848.34 (MB), peak = 914.21 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 12386 um.
#Total half perimeter of net bounding box = 10660 um.
#Total wire length on LAYER METAL1 = 1504 um.
#Total wire length on LAYER METAL2 = 5849 um.
#Total wire length on LAYER METAL3 = 4077 um.
#Total wire length on LAYER METAL4 = 955 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 2421
#Total number of multi-cut vias = 2359 ( 97.4%)
#Total number of single cut vias = 62 (  2.6%)
#Up-Via Summary (total 2421):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1            61 (  4.0%)      1464 ( 96.0%)       1525
# METAL2             1 (  0.1%)       767 ( 99.9%)        768
# METAL3             0 (  0.0%)       128 (100.0%)        128
#-----------------------------------------------------------
#                   62 (  2.6%)      2359 ( 97.4%)       2421 
#
#
#detailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.53 (MB)
#Total memory = 847.86 (MB)
#Peak memory = 914.21 (MB)
#Number of warnings = 0
#Total number of warnings = 10
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Tue Jan 17 09:24:40 2023
#
% End detailRoute (date=01/17 09:24:40, total cpu=0:00:00.3, real=0:00:00.0, peak res=847.9M, current mem=847.9M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 847.86 (MB), peak = 914.21 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=01/17 09:24:40, total cpu=0:00:00.4, real=0:00:00.0, peak res=847.9M, current mem=847.9M)
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> timeDesign -postRoute
Switching SI Aware to true by default in postroute mode   
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (EMS-42):	Message (IMPEXT-1084) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2844) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-3042) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-3048) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-3064) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-3074) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-3077) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2594) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2860) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-3083) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-3255) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-3058) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-3458) has been suppressed from output.
**WARN: (EMS-42):	Message (IMPEXT-2847) has been suppressed from output.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1033.31)
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 441
AAE_INFO-618: Total number of nets in the design is 462,  94.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1116.23 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1116.23 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1116.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1116.2M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1124.27)
Glitch Analysis: View setup_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setup_wc -- Total Number of Nets Analyzed = 441. 
Total number of fetched objects 441
AAE_INFO-618: Total number of nets in the design is 462,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1092.27 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1092.27 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.801  | 26.801  | 27.503  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   183   |   147   |   47    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.192%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.79 sec
Total Real time: 2.0 sec
Total Memory Usage: 1017.496094 Mbytes
Reset AAE Options
<CMD> timeDesign -postRoute -hold
 Reset EOS DB
Ignoring AAE DB Resetting ...
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1019.8)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 441
AAE_INFO-618: Total number of nets in the design is 462,  94.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1102.72 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1102.72 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1102.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1102.7M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1110.77)
Glitch Analysis: View hold_bc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View hold_bc -- Total Number of Nets Analyzed = 20. 
Total number of fetched objects 441
AAE_INFO-618: Total number of nets in the design is 462,  2.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1069.22 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1069.22 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:02 mem=1069.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 hold_bc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.198  | -0.198  | -0.065  |
|           TNS (ns):| -6.636  | -6.504  | -0.132  |
|    Violating Paths:|   87    |   84    |    3    |
|          All Paths:|   183   |   147   |   47    |
+--------------------+---------+---------+---------+

Density: 8.192%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.76 sec
Total Real time: 1.0 sec
Total Memory Usage: 980.730469 Mbytes
Reset AAE Options
<CMD> optDesign -postRoute
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 871.1M, totSessionCpu=0:01:04 **
#Created 569 library cell signatures
#Created 462 NETS and 0 SPECIALNETS signatures
#Created 1375 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 871.17 (MB), peak = 914.21 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 871.32 (MB), peak = 914.21 (MB)
Begin checking placement ... (start mem=1014.1M, init mem=1014.0M)
*info: Placed = 1375           (Fixed = 985)
*info: Unplaced = 0           
Placement Density:8.19%(8199/100084)
Placement Density (including fixed std cells):11.99%(12519/104404)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1014.0M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Unfixed 0 ViaPillar Nets
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Glitch Analysis: View hold_bc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View hold_bc -- Total Number of Nets Analyzed = 434. 
Total number of fetched objects 441
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1049.06)
*** Calculating scaling factor for wc libraries using the default operating condition of each library.
Total number of fetched objects 441
AAE_INFO-618: Total number of nets in the design is 462,  94.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1131.98 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1131.98 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1132.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1132.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1140.02)
Glitch Analysis: View setup_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setup_wc -- Total Number of Nets Analyzed = 441. 
Total number of fetched objects 441
AAE_INFO-618: Total number of nets in the design is 462,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1108.02 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1108.02 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:05 mem=1108.0M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.801  | 26.801  | 27.503  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   183   |   147   |   47    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.192%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 880.8M, totSessionCpu=0:01:05 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:   460 (unrouted=53, trialRouted=0, noStatus=0, routed=407, fixed=0, [crossesIlmBoundary=0, tooFewTerms=53, (crossesIlmBounday AND tooFewTerms=0)])
PRO...
Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Validating CTS configuration...
  Non-default CCOpt properties:
  adjacent_rows_legal: 1 (default: false)
  allow_non_fterm_identical_swaps: 0 (default: true)
  buffer_cells is set for at least one key
  cell_density is set for at least one key
  clock_nets_detailed_routed: 1 (default: false)
  inverter_cells is set for at least one key
  long_path_removal_cutoff_id is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  source_driver is set for at least one key
  target_insertion_delay is set for at least one key
  target_skew is set for at least one key
  target_skew_wire is set for at least one key
  useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cell_density: 1 (default: 0.75)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    source_driver: INVD0BWP7T/I INVD0BWP7T/ZN (default: )
  Library Trimming...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2085 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 0 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120
[NR-eGR] ========================================
[NR-eGR] 
    Library trimming buffers in power domain auto-default and half-corner wc:setup.late removed 0 of 9 cells
    Library trimming inverters in power domain auto-default and half-corner wc:setup.late removed 0 of 9 cells
    For power domain auto-default:
      Buffers:     CKBD12BWP7T CKBD10BWP7T CKBD8BWP7T CKBD6BWP7T CKBD4BWP7T CKBD3BWP7T CKBD2BWP7T CKBD1BWP7T CKBD0BWP7T 
      Inverters:   CKND12BWP7T CKND10BWP7T CKND8BWP7T CKND6BWP7T CKND4BWP7T CKND3BWP7T CKND2BWP7T CKND1BWP7T CKND0BWP7T 
      Clock gates: CKLNQD8BWP7T CKLNQD6BWP7T CKLNQD4BWP7T CKLNQD2BWP7T CKLNQD1BWP7T 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 105495.040um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner wc:setup, late:
      Slew time target (leaf):    0.564ns
      Slew time target (trunk):   0.564ns
      Slew time target (top):     0.565ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay for power domain auto-default:   0.214ns
      Buffer max distance for power domain auto-default: 2561.935um
    Fastest wire driving cells and distances for power domain auto-default:
      Buffer    : {lib_cell:CKBD12BWP7T, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=2561.935um, saturatedSlew=0.489ns, speed=5395.819um per ns, cellArea=18.851um^2 per 1000um}
      Inverter  : {lib_cell:CKND12BWP7T, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=1796.463um, saturatedSlew=0.332ns, speed=6368.176um per ns, cellArea=19.551um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD8BWP7T, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=2296.333um, saturatedSlew=0.490ns, speed=4042.128um per ns, cellArea=28.679um^2 per 1000um}
  Library Trimming done.
  
  Logic Sizing Table:
  
  ----------------------------------------------------------
  Cell    Instance count    Source    Eligible library cells
  ----------------------------------------------------------
    (empty table)
  ----------------------------------------------------------
  
  
  Clock tree balancer configuration for skew_group clk/timing_constrain:
    Sources:                     pin clk
    Total number of sinks:       88
    Delay constrained sinks:     88
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner wc:setup.late:
    Skew target:                 0.214ns
  Primary reporting skew group is skew_group clk/timing_constrain with 88 clock sinks.
  
  Via Selection for Estimated Routes (rule default):
  
  -----------------------------------------------------------------
  Layer    Via Cell         Res.     Cap.     RC       Top of Stack
  Range                     (Ohm)    (fF)     (fs)     Only
  -----------------------------------------------------------------
  M1-M2    VIA12_HV         6.983    0.030    0.208    false
  M2-M3    VIA2             6.983    0.025    0.175    false
  M2-M3    VIAGEN23_M_NH    6.983    0.048    0.335    true
  M3-M4    VIA3             6.983    0.025    0.175    false
  M3-M4    VIAGEN34_M_EV    6.983    0.048    0.335    true
  M4-M5    VIA4             6.983    0.025    0.173    false
  M4-M5    VIAGEN45_M_NH    6.983    0.048    0.334    true
  M5-M6    VIAGEN56_HV_S    2.696    0.051    0.138    false
  M5-M6    VIAGEN56_M_EV    2.696    0.051    0.139    true
  -----------------------------------------------------------------
  
  No ideal or dont_touch nets found in the clock tree
  Validating CTS configuration done. (took cpu=0:00:01.8 real=0:00:01.8)
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Non-default CCOpt properties:
    adjacent_rows_legal: 1 (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    buffer_cells is set for at least one key
    cell_density is set for at least one key
    clock_nets_detailed_routed: 1 (default: false)
    inverter_cells is set for at least one key
    long_path_removal_cutoff_id is set for at least one key
    preferred_extra_space is set for at least one key
    route_type is set for at least one key
    source_driver is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    useful_skew_ideal_mode_max_allowed_delay: 1 (default: auto)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties for clock tree clk:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
      source_driver: INVD0BWP7T/I INVD0BWP7T/ZN (default: )
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/timing_constrain:
      Sources:                     pin clk
      Total number of sinks:       88
      Delay constrained sinks:     88
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner wc:setup.late:
      Skew target:                 0.214ns
    Primary reporting skew group is skew_group clk/timing_constrain with 88 clock sinks.
    
    Via Selection for Estimated Routes (rule default):
    
    -----------------------------------------------------------------
    Layer    Via Cell         Res.     Cap.     RC       Top of Stack
    Range                     (Ohm)    (fF)     (fs)     Only
    -----------------------------------------------------------------
    M1-M2    VIA12_HV         6.983    0.030    0.208    false
    M2-M3    VIA2             6.983    0.025    0.175    false
    M2-M3    VIAGEN23_M_NH    6.983    0.048    0.335    true
    M3-M4    VIA3             6.983    0.025    0.175    false
    M3-M4    VIAGEN34_M_EV    6.983    0.048    0.335    true
    M4-M5    VIA4             6.983    0.025    0.173    false
    M4-M5    VIAGEN45_M_NH    6.983    0.048    0.334    true
    M5-M6    VIAGEN56_HV_S    2.696    0.051    0.138    false
    M5-M6    VIAGEN56_M_EV    2.696    0.051    0.139    true
    -----------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
    cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
    cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
    sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.146pF, total=0.149pF
    wire lengths     : top=0.000um, trunk=22.315um, leaf=992.320um, total=1014.635um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.564ns count=1 avg=0.417ns sd=0.000ns min=0.417ns max=0.417ns {1 <= 0.451ns}
    Leaf  : target=0.564ns count=1 avg=0.348ns sd=0.000ns min=0.348ns max=0.348ns {1 <= 0.451ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CKBD10BWP7T: 1 
  Primary reporting skew group PRO initial state:
    skew_group default.clk/timing_constrain: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/timing_constrain: insertion delay [min=0.364, max=0.376, avg=0.372, sd=0.003], skew [0.012 vs 0.214, 100% {0.364, 0.376}] (wid=0.014 ws=0.010) (gid=0.360 gs=0.000)
  Clock network insertion delays are now [0.364ns, 0.376ns] average 0.372ns std.dev 0.003ns
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ---------------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  ---------------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                  0
  trunk              0            0           0            0                    0                  0
  leaf               0            0           0            0                    0                  0
  ---------------------------------------------------------------------------------------------------------
  Total       -            -           -            -                           0 (100%)           0 (100%)
  ---------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
    cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
    cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
    sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.146pF, total=0.149pF
    wire lengths     : top=0.000um, trunk=22.315um, leaf=992.320um, total=1014.635um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.564ns count=1 avg=0.417ns sd=0.000ns min=0.417ns max=0.417ns {1 <= 0.451ns}
    Leaf  : target=0.564ns count=1 avg=0.348ns sd=0.000ns min=0.348ns max=0.348ns {1 <= 0.451ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: CKBD10BWP7T: 1 
  Primary reporting skew group PRO after DRV fixing:
    skew_group default.clk/timing_constrain: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/timing_constrain: insertion delay [min=0.364, max=0.376, avg=0.372, sd=0.003], skew [0.012 vs 0.214, 100% {0.364, 0.376}] (wid=0.014 ws=0.010) (gid=0.360 gs=0.000)
  Clock network insertion delays are now [0.364ns, 0.376ns] average 0.372ns std.dev 0.003ns
  Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 insts, 0 nets
  Clock DAG stats PRO final:
    cell counts      : b=1, i=0, icg=0, nicg=0, l=0, total=1
    cell areas       : b=46.099um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.099um^2
    cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
    sink capacitance : count=88, total=0.258pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
    wire capacitance : top=0.000pF, trunk=0.003pF, leaf=0.146pF, total=0.149pF
    wire lengths     : top=0.000um, trunk=22.315um, leaf=992.320um, total=1014.635um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.564ns count=1 avg=0.417ns sd=0.000ns min=0.417ns max=0.417ns {1 <= 0.451ns}
    Leaf  : target=0.564ns count=1 avg=0.348ns sd=0.000ns min=0.348ns max=0.348ns {1 <= 0.451ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CKBD10BWP7T: 1 
  Primary reporting skew group PRO final:
    skew_group default.clk/timing_constrain: unconstrained
  Skew group summary PRO final:
    skew_group clk/timing_constrain: insertion delay [min=0.364, max=0.376, avg=0.372, sd=0.003], skew [0.012 vs 0.214, 100% {0.364, 0.376}] (wid=0.014 ws=0.010) (gid=0.360 gs=0.000)
  Clock network insertion delays are now [0.364ns, 0.376ns] average 0.372ns std.dev 0.003ns
PRO done.
Net route status summary:
  Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
  Non-clock:   460 (unrouted=53, trialRouted=0, noStatus=0, routed=407, fixed=0, [crossesIlmBoundary=0, tooFewTerms=53, (crossesIlmBounday AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:01.9 real=0:00:01.9)
**INFO: Start fixing DRV (Mem = 1162.06M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 2 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    26.80|     0.00|       0|       0|       0|   8.19|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    26.80|     0.00|       0|       0|       0|   8.19| 0:00:00.0|  1366.6M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1366.6M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 939.4M, totSessionCpu=0:01:11 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1220.90M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=1220.9M)                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.801  | 26.801  | 27.503  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   183   |   147   |   47    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.192%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 939.5M, totSessionCpu=0:01:11 **
*** Setup timing is met (target slack 0ns)
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 939.7M, totSessionCpu=0:01:11 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1155.13M, totSessionCpu=0:01:11).
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 939.7M, totSessionCpu=0:01:11 **

Default Rule : ""
Non Default Rules :
Worst Slack : 26.801 ns
Total 0 nets layer assigned (0.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 26.801 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.801  | 26.801  | 27.503  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   183   |   147   |   47    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.192%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 908.6M, totSessionCpu=0:01:11 **
Density distribution unevenness ratio = 68.930%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1127.0MB
Summary Report:
Instances move: 0 (out of 390 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1127.0MB
Density distribution unevenness ratio = 44.519%
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false

globalDetailRoute

#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -drouteUseMultiCutViaEffort "high"
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Tue Jan 17 09:24:53 2023
#
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Loading the last recorded routing design signature
#Created 3 NETS and 0 SPECIALNETS new signatures
#No placement changes detected since last routing
#Start routing data preparation on Tue Jan 17 09:24:53 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 460 nets.
# METAL1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# METAL2       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL4       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL6       V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 911.07 (MB), peak = 946.38 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#3 routed nets are extracted.
#406 routed net(s) are imported.
#53 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 462.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Jan 17 09:24:53 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.99 (MB)
#Total memory = 911.07 (MB)
#Peak memory = 946.38 (MB)
#
#
#Start global routing on Tue Jan 17 09:24:53 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.00 (MB)
#Total memory = 911.07 (MB)
#Peak memory = 946.38 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 912.04 (MB), peak = 946.38 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 912.06 (MB), peak = 946.38 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 12386 um.
#Total half perimeter of net bounding box = 10660 um.
#Total wire length on LAYER METAL1 = 1504 um.
#Total wire length on LAYER METAL2 = 5849 um.
#Total wire length on LAYER METAL3 = 4077 um.
#Total wire length on LAYER METAL4 = 955 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 2421
#Total number of multi-cut vias = 2359 ( 97.4%)
#Total number of single cut vias = 62 (  2.6%)
#Up-Via Summary (total 2421):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1            61 (  4.0%)      1464 ( 96.0%)       1525
# METAL2             1 (  0.1%)       767 ( 99.9%)        768
# METAL3             0 (  0.0%)       128 (100.0%)        128
#-----------------------------------------------------------
#                   62 (  2.6%)      2359 ( 97.4%)       2421 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.02 (MB)
#Total memory = 911.09 (MB)
#Peak memory = 946.38 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 911.86 (MB), peak = 946.38 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 12386 um.
#Total half perimeter of net bounding box = 10660 um.
#Total wire length on LAYER METAL1 = 1504 um.
#Total wire length on LAYER METAL2 = 5849 um.
#Total wire length on LAYER METAL3 = 4077 um.
#Total wire length on LAYER METAL4 = 955 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 2421
#Total number of multi-cut vias = 2359 ( 97.4%)
#Total number of single cut vias = 62 (  2.6%)
#Up-Via Summary (total 2421):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1            61 (  4.0%)      1464 ( 96.0%)       1525
# METAL2             1 (  0.1%)       767 ( 99.9%)        768
# METAL3             0 (  0.0%)       128 (100.0%)        128
#-----------------------------------------------------------
#                   62 (  2.6%)      2359 ( 97.4%)       2421 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 12386 um.
#Total half perimeter of net bounding box = 10660 um.
#Total wire length on LAYER METAL1 = 1504 um.
#Total wire length on LAYER METAL2 = 5849 um.
#Total wire length on LAYER METAL3 = 4077 um.
#Total wire length on LAYER METAL4 = 955 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 2421
#Total number of multi-cut vias = 2359 ( 97.4%)
#Total number of single cut vias = 62 (  2.6%)
#Up-Via Summary (total 2421):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1            61 (  4.0%)      1464 ( 96.0%)       1525
# METAL2             1 (  0.1%)       767 ( 99.9%)        768
# METAL3             0 (  0.0%)       128 (100.0%)        128
#-----------------------------------------------------------
#                   62 (  2.6%)      2359 ( 97.4%)       2421 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#No area is rerouted by ECO routing. Post route via swapping is skipped.
#   number of violations = 0
#cpu time = 00:01:12, elapsed time = 464984:24:54, memory = 911.09 (MB), peak = 946.38 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 12386 um.
#Total half perimeter of net bounding box = 10660 um.
#Total wire length on LAYER METAL1 = 1504 um.
#Total wire length on LAYER METAL2 = 5849 um.
#Total wire length on LAYER METAL3 = 4077 um.
#Total wire length on LAYER METAL4 = 955 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 2421
#Total number of multi-cut vias = 2359 ( 97.4%)
#Total number of single cut vias = 62 (  2.6%)
#Up-Via Summary (total 2421):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1            61 (  4.0%)      1464 ( 96.0%)       1525
# METAL2             1 (  0.1%)       767 ( 99.9%)        768
# METAL3             0 (  0.0%)       128 (100.0%)        128
#-----------------------------------------------------------
#                   62 (  2.6%)      2359 ( 97.4%)       2421 
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Jan 17 09:24:53 2023
#
#
#Start Post Route Wire Spread.
#Done with 0 horizontal wires in 1 hboxes and 13 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 12396 um.
#Total half perimeter of net bounding box = 10660 um.
#Total wire length on LAYER METAL1 = 1504 um.
#Total wire length on LAYER METAL2 = 5858 um.
#Total wire length on LAYER METAL3 = 4077 um.
#Total wire length on LAYER METAL4 = 956 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 2421
#Total number of multi-cut vias = 2359 ( 97.4%)
#Total number of single cut vias = 62 (  2.6%)
#Up-Via Summary (total 2421):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1            61 (  4.0%)      1464 ( 96.0%)       1525
# METAL2             1 (  0.1%)       767 ( 99.9%)        768
# METAL3             0 (  0.0%)       128 (100.0%)        128
#-----------------------------------------------------------
#                   62 (  2.6%)      2359 ( 97.4%)       2421 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 914.08 (MB), peak = 946.38 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 12396 um.
#Total half perimeter of net bounding box = 10660 um.
#Total wire length on LAYER METAL1 = 1504 um.
#Total wire length on LAYER METAL2 = 5858 um.
#Total wire length on LAYER METAL3 = 4077 um.
#Total wire length on LAYER METAL4 = 956 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 2421
#Total number of multi-cut vias = 2359 ( 97.4%)
#Total number of single cut vias = 62 (  2.6%)
#Up-Via Summary (total 2421):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1            61 (  4.0%)      1464 ( 96.0%)       1525
# METAL2             1 (  0.1%)       767 ( 99.9%)        768
# METAL3             0 (  0.0%)       128 (100.0%)        128
#-----------------------------------------------------------
#                   62 (  2.6%)      2359 ( 97.4%)       2421 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.17 (MB)
#Total memory = 911.25 (MB)
#Peak memory = 946.38 (MB)
#Updating routing design signature
#Created 569 library cell signatures
#Created 462 NETS and 0 SPECIALNETS signatures
#Created 1375 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 911.25 (MB), peak = 946.38 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 911.25 (MB), peak = 946.38 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.14 (MB)
#Total memory = 909.92 (MB)
#Peak memory = 946.38 (MB)
#Number of warnings = 1
#Total number of warnings = 11
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jan 17 09:24:53 2023
#
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 909.9M, totSessionCpu=0:01:12 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 867.7M, totSessionCpu=0:01:12 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1102.51)
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 441
AAE_INFO-618: Total number of nets in the design is 462,  94.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1187.43 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1187.43 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1187.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1187.4M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1195.48)
Glitch Analysis: View setup_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setup_wc -- Total Number of Nets Analyzed = 441. 
Total number of fetched objects 441
AAE_INFO-618: Total number of nets in the design is 462,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1163.47 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1163.47 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:01:13 mem=1163.5M)
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 901.3M, totSessionCpu=0:01:13 **
Executing marking Critical Nets1
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 901.3M, totSessionCpu=0:01:13 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1098.70M, totSessionCpu=0:01:13).
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 901.3M, totSessionCpu=0:01:13 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 901.3M, totSessionCpu=0:01:13 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.801  | 26.801  | 27.503  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   183   |   147   |   47    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.192%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 901.3M, totSessionCpu=0:01:13 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postRoute -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 908.4M, totSessionCpu=0:01:15 **
#Created 569 library cell signatures
#Created 462 NETS and 0 SPECIALNETS signatures
#Created 1375 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 908.44 (MB), peak = 946.38 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 908.58 (MB), peak = 946.38 (MB)
Begin checking placement ... (start mem=1047.9M, init mem=1047.9M)
*info: Placed = 1375           (Fixed = 985)
*info: Unplaced = 0           
Placement Density:8.19%(8199/100084)
Placement Density (including fixed std cells):11.99%(12519/104404)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1047.9M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
Unfixed 0 ViaPillar Nets
Unfixed 0 ViaPillar Nets
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:15 mem=1061.7M ***
*info: Run optDesign holdfix with 1 thread.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Total number of fetched objects 441
AAE_INFO-618: Total number of nets in the design is 462,  94.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View hold_bc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View hold_bc -- Total Number of Nets Analyzed = 20. 
Total number of fetched objects 441
AAE_INFO-618: Total number of nets in the design is 462,  2.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=0.0M ***
Done building hold timer [1276 node(s), 1645 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:00:00.8 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_6561_ce-epo3-cad.ewi.tudelft.nl_ghpdohmen_cjp7p0/coe_eosdata_lIKYke/hold_bc.twf, for view: hold_bc 
	 Dumping view 1 hold_bc 

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1232.01)
Total number of fetched objects 441
AAE_INFO-618: Total number of nets in the design is 462,  94.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1321.39 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1321.39 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1321.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1321.4M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1329.44)
Glitch Analysis: View setup_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setup_wc -- Total Number of Nets Analyzed = 441. 
Total number of fetched objects 441
AAE_INFO-618: Total number of nets in the design is 462,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1297.44 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1297.44 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:19 mem=1297.4M)
Done building cte setup timing graph (fixHold) cpu=0:00:03.7 real=0:00:04.0 totSessionCpu=0:01:19 mem=1297.4M ***
Setting latch borrow mode to budget during optimization.
Loading timing data from /tmp/innovus_temp_6561_ce-epo3-cad.ewi.tudelft.nl_ghpdohmen_cjp7p0/coe_eosdata_lIKYke/hold_bc.twf 
	 Loading view 1 hold_bc 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc
Hold  views included:
 hold_bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 25.715  | 25.715  | 27.503  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   183   |   147   |   47    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.198  | -0.198  | -0.065  |
|           TNS (ns):| -6.635  | -6.503  | -0.132  |
|    Violating Paths:|   87    |   84    |    3    |
|          All Paths:|   183   |   147   |   47    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 8.192%
------------------------------------------------------------

*Info: minBufDelay = 121.6 ps, libStdDelay = 49.9 ps, minBufSize = 35123200 (4.0)
*Info: worst delay setup view: setup_wc
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 951.7M, totSessionCpu=0:01:20 **
Info: 2 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:05.4 real=0:00:06.0 totSessionCpu=0:01:20 mem=1236.2M density=8.192% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.198|    -6.63|      87|          0|       0(     0)|     8.19%|   0:00:06.0|  1236.2M|
|   1|  -0.198|    -6.63|      87|          0|       0(     0)|     8.19%|   0:00:06.0|  1236.2M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -0.198|    -6.63|      87|          0|       0(     0)|     8.19%|   0:00:06.0|  1236.2M|
|   1|  -0.052|    -0.14|       9|         81|       0(     0)|     9.32%|   0:00:07.0|  1248.1M|
|   2|   0.001|     0.00|       0|          7|       2(     0)|     9.40%|   0:00:07.0|  1248.1M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 88 cells added for Phase I
*info:    Total 2 instances resized for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:06.4 real=0:00:07.0 totSessionCpu=0:01:21 mem=1248.1M density=9.399% ***

*info:
*info: Added a total of 88 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           22 cells of type 'DEL01BWP7T' used
*info:            9 cells of type 'CKBD0BWP7T' used
*info:            2 cells of type 'BUFFD0BWP7T' used
*info:           12 cells of type 'DEL02BWP7T' used
*info:            1 cell  of type 'BUFFD3BWP7T' used
*info:           34 cells of type 'DEL0BWP7T' used
*info:            6 cells of type 'DEL1BWP7T' used
*info:            1 cell  of type 'BUFFD5BWP7T' used
*info:            1 cell  of type 'DEL2BWP7T' used
*info:
*info: Total 2 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:00:06.4 real=0:00:07.0 totSessionCpu=0:01:21 mem=1248.1M density=9.399%) ***
Density distribution unevenness ratio = 68.752%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1229.0MB
Summary Report:
Instances move: 0 (out of 478 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1229.0MB
Density distribution unevenness ratio = 46.514%

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 25.724  | 25.724  | 27.503  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   183   |   147   |   47    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 9.399%
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 955.9M, totSessionCpu=0:01:22 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -drouteUseMultiCutViaEffort "high"
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Tue Jan 17 09:25:04 2023
#
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Loading the last recorded routing design signature
#Created 91 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 88
#  Total number of placement changes (moved instances are counted twice) = 88
#Start routing data preparation on Tue Jan 17 09:25:04 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 548 nets.
# METAL1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
# METAL2       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL4       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
# METAL6       V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.5600.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 956.16 (MB), peak = 989.39 (MB)
#Merging special wires...
#WARNING (EMS-42) Message (NRDB-874) has been suppressed from output.
#
#Connectivity extraction summary:
#117 routed nets are extracted.
#    115 (20.91%) extracted nets are partially routed.
#327 routed net(s) are imported.
#53 (9.64%) nets are without wires.
#53 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 550.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Jan 17 09:25:04 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.99 (MB)
#Total memory = 956.16 (MB)
#Peak memory = 989.39 (MB)
#
#
#Start global routing on Tue Jan 17 09:25:04 2023
#
#Number of eco nets is 115
#
#Start global routing data preparation on Tue Jan 17 09:25:04 2023
#
#Start routing resource analysis on Tue Jan 17 09:25:04 2023
#
#Routing resource analysis is done on Tue Jan 17 09:25:04 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H         580           0        1521    11.70%
#  METAL2         V         580           0        1521     0.00%
#  METAL3         H         580           0        1521     0.00%
#  METAL4         V         580           0        1521     0.00%
#  --------------------------------------------------------------
#  Total                   2320       0.00%        6084     2.93%
#
#  2 nets (0.36%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Jan 17 09:25:04 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 956.19 (MB), peak = 989.39 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 956.19 (MB), peak = 989.39 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 957.47 (MB), peak = 989.39 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 957.65 (MB), peak = 989.39 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 53 (skipped).
#Total number of routable nets = 497.
#Total number of nets in the design = 550.
#
#168 routable nets have only global wires.
#329 routable nets have only detail routed wires.
#2 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             168  
#-----------------------------
#        Total             168  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  2             495  
#------------------------------------------------
#        Total                  2             495  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  METAL1        0(0.00%)   (0.00%)
#  METAL2        2(0.13%)   (0.13%)
#  METAL3        0(0.00%)   (0.00%)
#  METAL4        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.03%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.07% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 12872 um.
#Total half perimeter of net bounding box = 11487 um.
#Total wire length on LAYER METAL1 = 1482 um.
#Total wire length on LAYER METAL2 = 6041 um.
#Total wire length on LAYER METAL3 = 4392 um.
#Total wire length on LAYER METAL4 = 956 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 2582
#Total number of multi-cut vias = 2291 ( 88.7%)
#Total number of single cut vias = 291 ( 11.3%)
#Up-Via Summary (total 2582):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1           207 ( 12.7%)      1418 ( 87.3%)       1625
# METAL2            84 ( 10.1%)       745 ( 89.9%)        829
# METAL3             0 (  0.0%)       128 (100.0%)        128
#-----------------------------------------------------------
#                  291 ( 11.3%)      2291 ( 88.7%)       2582 
#
#Max overcon = 1 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.49 (MB)
#Total memory = 957.65 (MB)
#Peak memory = 989.39 (MB)
#
#Finished global routing on Tue Jan 17 09:25:04 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 956.19 (MB), peak = 989.39 (MB)
#Start Track Assignment.
#Done with 48 horizontal wires in 1 hboxes and 37 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 13010 um.
#Total half perimeter of net bounding box = 11487 um.
#Total wire length on LAYER METAL1 = 1549 um.
#Total wire length on LAYER METAL2 = 6049 um.
#Total wire length on LAYER METAL3 = 4456 um.
#Total wire length on LAYER METAL4 = 956 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 2579
#Total number of multi-cut vias = 2291 ( 88.8%)
#Total number of single cut vias = 288 ( 11.2%)
#Up-Via Summary (total 2579):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1           205 ( 12.6%)      1418 ( 87.4%)       1623
# METAL2            83 ( 10.0%)       745 ( 90.0%)        828
# METAL3             0 (  0.0%)       128 (100.0%)        128
#-----------------------------------------------------------
#                  288 ( 11.2%)      2291 ( 88.8%)       2579 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 956.45 (MB), peak = 989.39 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.45 (MB)
#Total memory = 956.62 (MB)
#Peak memory = 989.39 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 25.0% required routing.
#   number of violations = 12
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	METAL1        0        0        1        1
#	METAL2        7        4        0       11
#	Totals        7        4        1       12
#88 out of 1463 instances (6.0%) need to be verified(marked ipoed), dirty area=1.3%.
#19.5% of the total area is being checked for drcs
#19.5% of the total area was checked
#   number of violations = 198
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	METAL1       21      165        1      187
#	METAL2        7        4        0       11
#	Totals       28      169        1      198
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 988.75 (MB), peak = 989.39 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 986.84 (MB), peak = 989.52 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 12706 um.
#Total half perimeter of net bounding box = 11487 um.
#Total wire length on LAYER METAL1 = 1302 um.
#Total wire length on LAYER METAL2 = 5800 um.
#Total wire length on LAYER METAL3 = 4628 um.
#Total wire length on LAYER METAL4 = 977 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 2906
#Total number of multi-cut vias = 2128 ( 73.2%)
#Total number of single cut vias = 778 ( 26.8%)
#Up-Via Summary (total 2906):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1           442 ( 26.0%)      1259 ( 74.0%)       1701
# METAL2           304 ( 29.0%)       745 ( 71.0%)       1049
# METAL3            32 ( 20.5%)       124 ( 79.5%)        156
#-----------------------------------------------------------
#                  778 ( 26.8%)      2128 ( 73.2%)       2906 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 4.12 (MB)
#Total memory = 960.74 (MB)
#Peak memory = 989.52 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.63 (MB), peak = 989.52 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 12706 um.
#Total half perimeter of net bounding box = 11487 um.
#Total wire length on LAYER METAL1 = 1302 um.
#Total wire length on LAYER METAL2 = 5800 um.
#Total wire length on LAYER METAL3 = 4628 um.
#Total wire length on LAYER METAL4 = 977 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 2906
#Total number of multi-cut vias = 2128 ( 73.2%)
#Total number of single cut vias = 778 ( 26.8%)
#Up-Via Summary (total 2906):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1           442 ( 26.0%)      1259 ( 74.0%)       1701
# METAL2           304 ( 29.0%)       745 ( 71.0%)       1049
# METAL3            32 ( 20.5%)       124 ( 79.5%)        156
#-----------------------------------------------------------
#                  778 ( 26.8%)      2128 ( 73.2%)       2906 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 12706 um.
#Total half perimeter of net bounding box = 11487 um.
#Total wire length on LAYER METAL1 = 1302 um.
#Total wire length on LAYER METAL2 = 5800 um.
#Total wire length on LAYER METAL3 = 4628 um.
#Total wire length on LAYER METAL4 = 977 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 2906
#Total number of multi-cut vias = 2128 ( 73.2%)
#Total number of single cut vias = 778 ( 26.8%)
#Up-Via Summary (total 2906):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1           442 ( 26.0%)      1259 ( 74.0%)       1701
# METAL2           304 ( 29.0%)       745 ( 71.0%)       1049
# METAL3            32 ( 20.5%)       124 ( 79.5%)        156
#-----------------------------------------------------------
#                  778 ( 26.8%)      2128 ( 73.2%)       2906 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#27.86% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 957.86 (MB), peak = 989.52 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 12706 um.
#Total half perimeter of net bounding box = 11487 um.
#Total wire length on LAYER METAL1 = 1302 um.
#Total wire length on LAYER METAL2 = 5800 um.
#Total wire length on LAYER METAL3 = 4628 um.
#Total wire length on LAYER METAL4 = 977 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total number of vias = 2906
#Total number of multi-cut vias = 2807 ( 96.6%)
#Total number of single cut vias = 99 (  3.4%)
#Up-Via Summary (total 2906):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# METAL1            90 (  5.3%)      1611 ( 94.7%)       1701
# METAL2             9 (  0.9%)      1040 ( 99.1%)       1049
# METAL3             0 (  0.0%)       156 (100.0%)        156
#-----------------------------------------------------------
#                   99 (  3.4%)      2807 ( 96.6%)       2906 
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 1.25 (MB)
#Total memory = 957.87 (MB)
#Peak memory = 989.52 (MB)
#Updating routing design signature
#Created 569 library cell signatures
#Created 550 NETS and 0 SPECIALNETS signatures
#Created 1463 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 957.87 (MB), peak = 989.52 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 957.87 (MB), peak = 989.52 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -20.75 (MB)
#Total memory = 935.18 (MB)
#Peak memory = 989.52 (MB)
#Number of warnings = 1
#Total number of warnings = 12
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jan 17 09:25:07 2023
#
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 911.2M, totSessionCpu=0:01:25 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 912.9M, totSessionCpu=0:01:25 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1084.93)
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 529
AAE_INFO-618: Total number of nets in the design is 550,  95.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1160.3 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1160.3 CPU=0:00:00.2 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1160.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1160.3M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1168.35)
Glitch Analysis: View setup_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setup_wc -- Total Number of Nets Analyzed = 529. 
Total number of fetched objects 529
AAE_INFO-618: Total number of nets in the design is 550,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1136.35 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1136.35 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:25 mem=1136.3M)
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 944.5M, totSessionCpu=0:01:25 **
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 944.5M, totSessionCpu=0:01:25 **
Checking setup slack degradation ...
**INFO: DRV recovery is disabled in current flow
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1079.11M, totSessionCpu=0:01:25).
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 944.5M, totSessionCpu=0:01:25 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 944.5M, totSessionCpu=0:01:25 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for bc libraries using the default operating condition of each library.
Total number of fetched objects 529
AAE_INFO-618: Total number of nets in the design is 550,  95.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View hold_bc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View hold_bc -- Total Number of Nets Analyzed = 20. 
Total number of fetched objects 529
AAE_INFO-618: Total number of nets in the design is 550,  2.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 setup_wc 
Hold  views included:
 hold_bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 26.326  | 26.326  | 27.501  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   183   |   147   |   47    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.003  | -0.003  |  0.035  |
|           TNS (ns):| -0.004  | -0.004  |  0.000  |
|    Violating Paths:|    2    |    2    |    0    |
|          All Paths:|   183   |   147   |   47    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 9.399%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:13, mem = 940.9M, totSessionCpu=0:01:26 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> addFiller -cell FILL8BWP7T FILL64BWP7T FILL4BWP7T FILL32BWP7T FILL2BWP7T FILL1BWP7T FILL16BWP7T -prefix FILLER
**WARN: (EMS-42):	Message (IMPSP-5217) has been suppressed from output.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell FILL64BWP7T / prefix FILLER).
*INFO:   Added 745 filler insts (cell FILL32BWP7T / prefix FILLER).
*INFO:   Added 696 filler insts (cell FILL16BWP7T / prefix FILLER).
*INFO:   Added 249 filler insts (cell FILL8BWP7T / prefix FILLER).
*INFO:   Added 361 filler insts (cell FILL4BWP7T / prefix FILLER).
*INFO:   Added 985 filler insts (cell FILL2BWP7T / prefix FILLER).
*INFO:   Added 925 filler insts (cell FILL1BWP7T / prefix FILLER).
*INFO: Total 3961 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 3961 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1111.1) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8320
**WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.

VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 43.5M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Jan 17 09:25:09 2023

Design Name: top
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (324.8000, 324.8000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net dvdd: dangling Wire.
Net dgnd: dangling Wire.

Begin Summary 
    83 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    83 total info(s) created.
End Summary

End Time: Tue Jan 17 09:25:09 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 83 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> encMessage info 0
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 529
AAE_INFO-618: Total number of nets in the design is 550,  95.3 percent of the nets selected for SI analysis
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 529
AAE_INFO-618: Total number of nets in the design is 550,  95.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1203.82 CPU=0:00:00.2 REAL=0:00:00.0)
AAE_INFO: 1 threads acquired from CTE.
Glitch Analysis: View setup_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setup_wc -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 529
AAE_INFO-618: Total number of nets in the design is 550,  0.0 percent of the nets selected for SI analysis
AAE_INFO: 1 threads acquired from CTE.
Glitch Analysis: View hold_bc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View hold_bc -- Total Number of Nets Analyzed = 20. 
Total number of fetched objects 529
AAE_INFO-618: Total number of nets in the design is 550,  2.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=1179.89 CPU=0:00:00.0 REAL=0:00:00.0)
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Saving AAE Data ...
**WARN: (EMS-42):	Message (IMPCTE-104) has been suppressed from output.
Saving preference file ../out/top.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving route file ...
rc_bc rc_wc
Generated self-contained design top.enc.dat
<CMD> reportGateCount
Gate area 6.5856 um^2
[0] top Gates=1428 Cells=479 Area=9406.4 um^2
<CMD> win
