#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x556361129ed0 .scope module, "mipsProcessor" "mipsProcessor" 2 19;
 .timescale 0 0;
o0x7f17041f20d8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x556361158fc0_0 .net "aluOP", 1 0, o0x7f17041f20d8;  0 drivers
v0x5563611590a0_0 .net "aluOut", 31 0, v0x556361156ef0_0;  1 drivers
o0x7f17041f2018 .functor BUFZ 1, C4<z>; HiZ drive
v0x556361159170_0 .net "aluSrc", 0 0, o0x7f17041f2018;  0 drivers
v0x556361159270_0 .var "clock", 0 0;
o0x7f17041f2918 .functor BUFZ 1, C4<z>; HiZ drive
v0x5563611593a0_0 .net "controlWriteBack", 0 0, o0x7f17041f2918;  0 drivers
v0x556361159440_0 .net "curInstruction", 31 0, v0x5563611577d0_0;  1 drivers
o0x7f17041f20a8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x556361159510_0 .net "funct", 5 0, o0x7f17041f20a8;  0 drivers
o0x7f17041f21c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5563611595e0_0 .net "immediate", 31 0, o0x7f17041f21c8;  0 drivers
o0x7f17041f26a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5563611596b0_0 .net "memRead", 0 0, o0x7f17041f26a8;  0 drivers
o0x7f17041f26d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556361159810_0 .net "memWrite", 0 0, o0x7f17041f26d8;  0 drivers
o0x7f17041f2708 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5563611598e0_0 .net "memaddress", 7 0, o0x7f17041f2708;  0 drivers
v0x5563611599b0_0 .var "pc", 3 0;
o0x7f17041f2138 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x556361159a80_0 .net "readData1", 31 0, o0x7f17041f2138;  0 drivers
o0x7f17041f2168 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x556361159b50_0 .net "readData2", 31 0, o0x7f17041f2168;  0 drivers
o0x7f17041f28e8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x556361159c20_0 .net "regaddress", 5 0, o0x7f17041f28e8;  0 drivers
v0x556361159cf0_0 .net "resvalue", 31 0, v0x556361158410_0;  1 drivers
RS_0x7f17041f24c8 .resolv tri, v0x5563611578b0_0, v0x556361158ca0_0;
v0x556361159d90_0 .net8 "stage1", 0 0, RS_0x7f17041f24c8;  2 drivers
v0x556361159e30_0 .net "stage2", 0 0, v0x5563611579c0_0;  1 drivers
v0x556361159ed0_0 .net "stage3", 0 0, v0x5563611570b0_0;  1 drivers
RS_0x7f17041f2228 .resolv tri, v0x556361157170_0, v0x5563611584d0_0;
v0x556361159fa0_0 .net8 "stage4", 0 0, RS_0x7f17041f2228;  2 drivers
RS_0x7f17041f2738 .resolv tri, v0x556361158570_0, v0x556361158d90_0;
v0x55636115a090_0 .net8 "stage5", 0 0, RS_0x7f17041f2738;  2 drivers
v0x55636115a180_0 .var "start", 0 0;
v0x55636115a220_0 .net "zero", 0 0, v0x5563611569c0_0;  1 drivers
E_0x556361112270 .event edge, v0x556361156c70_0;
S_0x556361137fe0 .scope module, "aluModule" "alu" 2 36, 3 1 0, S_0x556361129ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data1"
    .port_info 1 /INPUT 32 "read_data2"
    .port_info 2 /INPUT 6 "alu_funct"
    .port_info 3 /INPUT 2 "alu_op"
    .port_info 4 /INPUT 32 "sign_extend"
    .port_info 5 /INPUT 1 "ALU_Src"
    .port_info 6 /OUTPUT 1 "ZERO"
    .port_info 7 /OUTPUT 32 "result"
    .port_info 8 /OUTPUT 1 "stage3"
    .port_info 9 /OUTPUT 1 "stage4"
    .port_info 10 /INPUT 1 "clock"
v0x556361134d40_0 .net "ALU_Src", 0 0, o0x7f17041f2018;  alias, 0 drivers
v0x556361130e30_0 .var "B", 31 0;
v0x5563611569c0_0 .var "ZERO", 0 0;
v0x556361156a60_0 .net "alu_funct", 5 0, o0x7f17041f20a8;  alias, 0 drivers
v0x556361156b40_0 .net "alu_op", 1 0, o0x7f17041f20d8;  alias, 0 drivers
v0x556361156c70_0 .net "clock", 0 0, v0x556361159270_0;  1 drivers
v0x556361156d30_0 .net "read_data1", 31 0, o0x7f17041f2138;  alias, 0 drivers
v0x556361156e10_0 .net "read_data2", 31 0, o0x7f17041f2168;  alias, 0 drivers
v0x556361156ef0_0 .var "result", 31 0;
v0x556361156fd0_0 .net "sign_extend", 31 0, o0x7f17041f21c8;  alias, 0 drivers
v0x5563611570b0_0 .var "stage3", 0 0;
v0x556361157170_0 .var "stage4", 0 0;
E_0x556361112600 .event posedge, v0x556361156c70_0;
S_0x556361157390 .scope module, "fetchModule" "fetch" 2 34, 4 2 0, S_0x556361129ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "pc_input"
    .port_info 1 /INPUT 1 "start"
    .port_info 2 /OUTPUT 32 "pc_output"
    .port_info 3 /OUTPUT 1 "stage1"
    .port_info 4 /OUTPUT 1 "stage2"
    .port_info 5 /INPUT 1 "clock"
v0x5563611575d0_0 .net "clock", 0 0, v0x556361159270_0;  alias, 1 drivers
v0x556361157670 .array "instruction", 0 8, 31 0;
v0x556361157710_0 .net "pc_input", 3 0, v0x5563611599b0_0;  1 drivers
v0x5563611577d0_0 .var "pc_output", 31 0;
v0x5563611578b0_0 .var "stage1", 0 0;
v0x5563611579c0_0 .var "stage2", 0 0;
v0x556361157a80_0 .net "start", 0 0, v0x55636115a180_0;  1 drivers
S_0x556361157c00 .scope module, "memoryModule" "memory" 2 37, 5 1 0, S_0x556361129ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "memWrite"
    .port_info 1 /INPUT 1 "memRead"
    .port_info 2 /INPUT 8 "memaddress"
    .port_info 3 /INPUT 32 "invalue"
    .port_info 4 /OUTPUT 32 "outvalue"
    .port_info 5 /OUTPUT 1 "stage4"
    .port_info 6 /OUTPUT 1 "stage5"
    .port_info 7 /INPUT 1 "clock"
v0x556361157ef0 .array "Memory", 0 127, 31 0;
v0x556361157fb0_0 .net "clock", 0 0, v0x556361159270_0;  alias, 1 drivers
v0x5563611580c0_0 .net "invalue", 31 0, v0x556361158410_0;  alias, 1 drivers
v0x556361158160_0 .net "memRead", 0 0, o0x7f17041f26a8;  alias, 0 drivers
v0x556361158220_0 .net "memWrite", 0 0, o0x7f17041f26d8;  alias, 0 drivers
v0x556361158330_0 .net "memaddress", 7 0, o0x7f17041f2708;  alias, 0 drivers
v0x556361158410_0 .var "outvalue", 31 0;
v0x5563611584d0_0 .var "stage4", 0 0;
v0x556361158570_0 .var "stage5", 0 0;
S_0x556361158780 .scope module, "writeBackModule" "writeBack" 2 38, 6 1 0, S_0x556361129ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controlWriteBack"
    .port_info 1 /INPUT 6 "address"
    .port_info 2 /INPUT 32 "value"
    .port_info 3 /OUTPUT 1 "stage5"
    .port_info 4 /OUTPUT 1 "stage1"
    .port_info 5 /INPUT 1 "clock"
v0x5563611589a0_0 .net "address", 5 0, o0x7f17041f28e8;  alias, 0 drivers
v0x556361158aa0_0 .net "clock", 0 0, v0x556361159270_0;  alias, 1 drivers
v0x556361158b60_0 .net "controlWriteBack", 0 0, o0x7f17041f2918;  alias, 0 drivers
v0x556361158c00 .array "registers", 0 31, 31 0;
v0x556361158ca0_0 .var "stage1", 0 0;
v0x556361158d90_0 .var "stage5", 0 0;
v0x556361158e30_0 .net "value", 31 0, v0x556361158410_0;  alias, 1 drivers
S_0x556361129cb0 .scope module, "setSignals" "setSignals" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "start"
    .port_info 1 /OUTPUT 1 "stage1"
    .port_info 2 /OUTPUT 1 "stage2"
    .port_info 3 /OUTPUT 1 "stage3"
    .port_info 4 /OUTPUT 1 "stage4"
    .port_info 5 /OUTPUT 1 "stage5"
v0x55636115a2c0_0 .var "endProgram", 0 0;
v0x55636115a360_0 .var "stage1", 0 0;
v0x55636115a400_0 .var "stage2", 0 0;
v0x55636115a4d0_0 .var "stage3", 0 0;
v0x55636115a570_0 .var "stage4", 0 0;
v0x55636115a660_0 .var "stage5", 0 0;
o0x7f17041f2b88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55636115a700_0 .net "start", 0 0, o0x7f17041f2b88;  0 drivers
E_0x556361112710 .event edge, v0x55636115a700_0;
    .scope S_0x556361157390;
T_0 ;
    %vpi_call 4 11 "$readmemb", "fact.dat", v0x556361157670 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x556361157390;
T_1 ;
    %wait E_0x556361112600;
    %load/vec4 v0x556361157a80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x5563611578b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x556361157710_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x556361157670, 4;
    %store/vec4 v0x5563611577d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563611578b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563611579c0_0, 0, 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x556361137fe0;
T_2 ;
    %wait E_0x556361112600;
    %load/vec4 v0x5563611570b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x556361134d40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x556361156fd0_0;
    %store/vec4 v0x556361130e30_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x556361134d40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x556361156e10_0;
    %store/vec4 v0x556361130e30_0, 0, 32;
T_2.4 ;
T_2.3 ;
    %load/vec4 v0x556361156b40_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v0x556361156b40_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x556361156a60_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0x556361156d30_0;
    %load/vec4 v0x556361130e30_0;
    %and;
    %store/vec4 v0x556361156ef0_0, 0, 32;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x556361156a60_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x556361156d30_0;
    %load/vec4 v0x556361130e30_0;
    %or;
    %store/vec4 v0x556361156ef0_0, 0, 32;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x556361156a60_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0x556361156d30_0;
    %load/vec4 v0x556361130e30_0;
    %add;
    %store/vec4 v0x556361156ef0_0, 0, 32;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0x556361156a60_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v0x556361156d30_0;
    %load/vec4 v0x556361130e30_0;
    %sub;
    %store/vec4 v0x556361156ef0_0, 0, 32;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x556361156a60_0;
    %cmpi/e 24, 0, 6;
    %jmp/0xz  T_2.16, 4;
    %load/vec4 v0x556361156d30_0;
    %load/vec4 v0x556361130e30_0;
    %mul;
    %store/vec4 v0x556361156ef0_0, 0, 32;
T_2.16 ;
T_2.15 ;
T_2.13 ;
T_2.11 ;
T_2.9 ;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x556361156b40_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.18, 4;
    %load/vec4 v0x556361156d30_0;
    %load/vec4 v0x556361130e30_0;
    %add;
    %store/vec4 v0x556361156ef0_0, 0, 32;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v0x556361156b40_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_2.20, 4;
    %load/vec4 v0x556361156d30_0;
    %load/vec4 v0x556361130e30_0;
    %sub;
    %store/vec4 v0x556361156ef0_0, 0, 32;
T_2.20 ;
T_2.19 ;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563611570b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556361157170_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x556361157c00;
T_3 ;
    %vpi_call 5 11 "$readmemb", "mainMemory.dat", v0x556361157ef0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x556361157c00;
T_4 ;
    %wait E_0x556361112600;
    %load/vec4 v0x5563611584d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x556361158220_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x5563611580c0_0;
    %load/vec4 v0x556361158330_0;
    %pad/u 9;
    %ix/vec4 4;
    %store/vec4a v0x556361157ef0, 4, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x556361158160_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x556361158330_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x556361157ef0, 4;
    %store/vec4 v0x556361158410_0, 0, 32;
T_4.4 ;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563611584d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556361158570_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x556361158780;
T_5 ;
    %vpi_call 6 11 "$readmemb", "registers.dat", v0x556361158c00 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x556361158780;
T_6 ;
    %wait E_0x556361112600;
    %load/vec4 v0x556361158d90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x556361158e30_0;
    %load/vec4 v0x5563611589a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x556361158c00, 4, 0;
    %vpi_call 6 17 "$writememb", "register.dat", v0x556361158c00 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556361158d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556361158ca0_0, 0, 1;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x556361129ed0;
T_7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5563611599b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55636115a180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556361159270_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x556361129ed0;
T_8 ;
    %wait E_0x556361112270;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55636115a180_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x556361159270_0;
    %inv;
    %store/vec4 v0x556361159270_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x556361129cb0;
T_9 ;
    %wait E_0x556361112710;
    %load/vec4 v0x55636115a700_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55636115a360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55636115a400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55636115a4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55636115a570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55636115a660_0, 0, 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "mipsProcessor.v";
    "./alu.v";
    "./fetch.v";
    "./memory.v";
    "./writeBack.v";
