PPA Report for gray_clock_divider.v (Module: gray_clock_divider)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 6
FF Count: 22
IO Count: 6
Cell Count: 45

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1021.45 MHz
Reg-to-Reg Critical Path Delay: 0.842 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
