{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1362670461583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1362670461588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  7 16:34:20 2013 " "Processing started: Thu Mar  7 16:34:20 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1362670461588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1362670461588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PeterProc -c psystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off PeterProc -c psystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1362670461590 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1362670464184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 4 2 " "Found 4 design units, including 2 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_altclkctrl_6df-RTL " "Found design unit 1: clock_altclkctrl_6df-RTL" {  } { { "clock.vhd" "" { Text "/home/markwestmijze/pproc/clock.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1362670468467 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clock-RTL " "Found design unit 2: clock-RTL" {  } { { "clock.vhd" "" { Text "/home/markwestmijze/pproc/clock.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1362670468467 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_altclkctrl_6df " "Found entity 1: clock_altclkctrl_6df" {  } { { "clock.vhd" "" { Text "/home/markwestmijze/pproc/clock.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362670468467 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock " "Found entity 2: clock" {  } { { "clock.vhd" "" { Text "/home/markwestmijze/pproc/clock.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362670468467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362670468467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.vhd 4 2 " "Found 4 design units, including 2 entities, in source file tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tvc_psystem-behavior " "Found design unit 1: tvc_psystem-behavior" {  } { { "tb.vhd" "" { Text "/home/markwestmijze/pproc/tb.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1362670468491 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tb_proc-structure " "Found design unit 2: tb_proc-structure" {  } { { "tb.vhd" "" { Text "/home/markwestmijze/pproc/tb.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1362670468491 ""} { "Info" "ISGN_ENTITY_NAME" "1 tvc_psystem " "Found entity 1: tvc_psystem" {  } { { "tb.vhd" "" { Text "/home/markwestmijze/pproc/tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362670468491 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_proc " "Found entity 2: tb_proc" {  } { { "tb.vhd" "" { Text "/home/markwestmijze/pproc/tb.vhd" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362670468491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362670468481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dp_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dp-rtl " "Found design unit 1: dp-rtl" {  } { { "dp_rtl.vhd" "" { Text "/home/markwestmijze/pproc/dp_rtl.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1362670468510 ""} { "Info" "ISGN_ENTITY_NAME" "1 dp " "Found entity 1: dp" {  } { { "dp_rtl.vhd" "" { Text "/home/markwestmijze/pproc/dp_rtl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362670468510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362670468510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bram-SYN " "Found design unit 1: bram-SYN" {  } { { "bram.vhd" "" { Text "/home/markwestmijze/pproc/bram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1362670468522 ""} { "Info" "ISGN_ENTITY_NAME" "1 bram " "Found entity 1: bram" {  } { { "bram.vhd" "" { Text "/home/markwestmijze/pproc/bram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362670468522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362670468522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "alu_rtl.vhd" "" { Text "/home/markwestmijze/pproc/alu_rtl.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1362670468529 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu_rtl.vhd" "" { Text "/home/markwestmijze/pproc/alu_rtl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362670468529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362670468529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "psystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file psystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 psystem-rtl " "Found design unit 1: psystem-rtl" {  } { { "psystem.vhd" "" { Text "/home/markwestmijze/pproc/psystem.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1362670468567 ""} { "Info" "ISGN_ENTITY_NAME" "1 psystem " "Found entity 1: psystem" {  } { { "psystem.vhd" "" { Text "/home/markwestmijze/pproc/psystem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362670468567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362670468567 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "psystem " "Elaborating entity \"psystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1362670469522 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mux_cilr_sel psystem.vhd(86) " "VHDL Signal Declaration warning at psystem.vhd(86): used implicit default value for signal \"mux_cilr_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "psystem.vhd" "" { Text "/home/markwestmijze/pproc/psystem.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1362670469674 "|psystem"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mux_ir_add_sel psystem.vhd(86) " "VHDL Signal Declaration warning at psystem.vhd(86): used implicit default value for signal \"mux_ir_add_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "psystem.vhd" "" { Text "/home/markwestmijze/pproc/psystem.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1362670469676 "|psystem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_wb_sel psystem.vhd(149) " "VHDL Process Statement warning at psystem.vhd(149): inferring latch(es) for signal or variable \"mux_wb_sel\", which holds its previous value in one or more paths through the process" {  } { { "psystem.vhd" "" { Text "/home/markwestmijze/pproc/psystem.vhd" 149 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1362670469759 "|psystem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_wb_sel psystem.vhd(149) " "Inferred latch for \"mux_wb_sel\" at psystem.vhd(149)" {  } { { "psystem.vhd" "" { Text "/home/markwestmijze/pproc/psystem.vhd" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1362670469770 "|psystem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp dp:dp_inst " "Elaborating entity \"dp\" for hierarchy \"dp:dp_inst\"" {  } { { "psystem.vhd" "dp_inst" { Text "/home/markwestmijze/pproc/psystem.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1362670470141 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_in dp_rtl.vhd(66) " "VHDL Signal Declaration warning at dp_rtl.vhd(66): used implicit default value for signal \"mem_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dp_rtl.vhd" "" { Text "/home/markwestmijze/pproc/dp_rtl.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1362670470158 "|psystem|dp:dp_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ra_out dp_rtl.vhd(92) " "Verilog HDL or VHDL warning at dp_rtl.vhd(92): object \"ra_out\" assigned a value but never read" {  } { { "dp_rtl.vhd" "" { Text "/home/markwestmijze/pproc/dp_rtl.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1362670470176 "|psystem|dp:dp_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opc dp_rtl.vhd(102) " "Verilog HDL or VHDL warning at dp_rtl.vhd(102): object \"opc\" assigned a value but never read" {  } { { "dp_rtl.vhd" "" { Text "/home/markwestmijze/pproc/dp_rtl.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1362670470184 "|psystem|dp:dp_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alu_mux_a dp_rtl.vhd(104) " "VHDL Signal Declaration warning at dp_rtl.vhd(104): used implicit default value for signal \"alu_mux_a\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dp_rtl.vhd" "" { Text "/home/markwestmijze/pproc/dp_rtl.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1362670470185 "|psystem|dp:dp_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu dp:dp_inst\|alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"dp:dp_inst\|alu:alu_inst\"" {  } { { "dp_rtl.vhd" "alu_inst" { Text "/home/markwestmijze/pproc/dp_rtl.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1362670471439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram dp:dp_inst\|bram:mem_inst " "Elaborating entity \"bram\" for hierarchy \"dp:dp_inst\|bram:mem_inst\"" {  } { { "dp_rtl.vhd" "mem_inst" { Text "/home/markwestmijze/pproc/dp_rtl.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1362670471478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dp:dp_inst\|bram:mem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dp:dp_inst\|bram:mem_inst\|altsyncram:altsyncram_component\"" {  } { { "bram.vhd" "altsyncram_component" { Text "/home/markwestmijze/pproc/bram.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1362670472924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dp:dp_inst\|bram:mem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dp:dp_inst\|bram:mem_inst\|altsyncram:altsyncram_component\"" {  } { { "bram.vhd" "" { Text "/home/markwestmijze/pproc/bram.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1362670473036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dp:dp_inst\|bram:mem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"dp:dp_inst\|bram:mem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362670473041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362670473041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362670473041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362670473041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362670473041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file proc_q.mif " "Parameter \"init_file\" = \"proc_q.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362670473041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362670473041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362670473041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362670473041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362670473041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362670473049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362670473049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362670473049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362670473049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362670473049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362670473049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362670473049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362670473049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362670473049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1362670473049 ""}  } { { "bram.vhd" "" { Text "/home/markwestmijze/pproc/bram.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1362670473041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4fq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4fq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4fq1 " "Found entity 1: altsyncram_4fq1" {  } { { "db/altsyncram_4fq1.tdf" "" { Text "/home/markwestmijze/pproc/db/altsyncram_4fq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1362670473713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1362670473713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4fq1 dp:dp_inst\|bram:mem_inst\|altsyncram:altsyncram_component\|altsyncram_4fq1:auto_generated " "Elaborating entity \"altsyncram_4fq1\" for hierarchy \"dp:dp_inst\|bram:mem_inst\|altsyncram:altsyncram_component\|altsyncram_4fq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/markwestmijze/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1362670473729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clock_inst " "Elaborating entity \"clock\" for hierarchy \"clock:clock_inst\"" {  } { { "psystem.vhd" "clock_inst" { Text "/home/markwestmijze/pproc/psystem.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1362670473789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_altclkctrl_6df clock:clock_inst\|clock_altclkctrl_6df:clock_altclkctrl_6df_component " "Elaborating entity \"clock_altclkctrl_6df\" for hierarchy \"clock:clock_inst\|clock_altclkctrl_6df:clock_altclkctrl_6df_component\"" {  } { { "clock.vhd" "clock_altclkctrl_6df_component" { Text "/home/markwestmijze/pproc/clock.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1362670473821 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "CLOCK_24 0 " "Ignored assignment(s) for \"CLOCK_24\[0\]\" because \"CLOCK_24\" is not a bus or array" {  } { { "psystem.vhd" "CLOCK_24" { Text "/home/markwestmijze/pproc/psystem.vhd" 14 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1362670483736 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "CLOCK_24 1 " "Ignored assignment(s) for \"CLOCK_24\[1\]\" because \"CLOCK_24\" is not a bus or array" {  } { { "psystem.vhd" "CLOCK_24" { Text "/home/markwestmijze/pproc/psystem.vhd" 14 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1 1362670483737 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "dp_rtl.vhd" "" { Text "/home/markwestmijze/pproc/dp_rtl.vhd" 180 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1362670484939 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1362670484945 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "67 " "67 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1362670490453 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "dp:dp_inst\|bram:mem_inst\|altsyncram:altsyncram_component\|altsyncram_4fq1:auto_generated\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"dp:dp_inst\|bram:mem_inst\|altsyncram:altsyncram_component\|altsyncram_4fq1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_4fq1.tdf" "" { Text "/home/markwestmijze/pproc/db/altsyncram_4fq1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "/home/markwestmijze/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/markwestmijze/pproc/bram.vhd" 97 0 0 } } { "dp_rtl.vhd" "" { Text "/home/markwestmijze/pproc/dp_rtl.vhd" 116 0 0 } } { "psystem.vhd" "" { Text "/home/markwestmijze/pproc/psystem.vhd" 115 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1 1362670490486 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1362670492287 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1362670492285 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "psystem.vhd" "" { Text "/home/markwestmijze/pproc/psystem.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1362670493151 "|psystem|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "psystem.vhd" "" { Text "/home/markwestmijze/pproc/psystem.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1362670493151 "|psystem|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "psystem.vhd" "" { Text "/home/markwestmijze/pproc/psystem.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1362670493151 "|psystem|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1362670493151 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2579 " "Implemented 2579 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1362670493154 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1362670493154 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2503 " "Implemented 2503 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1362670493154 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1362670493154 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1362670493154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "375 " "Peak virtual memory: 375 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1362670493245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  7 16:34:53 2013 " "Processing ended: Thu Mar  7 16:34:53 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1362670493245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1362670493245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1362670493245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1362670493245 ""}
