// Seed: 1136544766
module module_0 (
    id_1
);
  inout wire id_1;
  assign module_1.id_10 = 0;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd44,
    parameter id_5 = 32'd19
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire _id_5;
  output wire id_4;
  inout wire _id_3;
  inout wire id_2;
  inout wire id_1;
  union packed {integer id_10;} id_11 = 1'h0;
  logic [id_5 : 1] id_12[1 : id_3];
  ;
  module_0 modCall_1 (id_11);
endmodule
