{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 08 23:13:52 2020 " "Info: Processing started: Tue Sep 08 23:13:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off P_O -c P_O --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off P_O -c P_O --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_1\[7\] " "Warning: Node \"A_7_S:A7S1\|dout_1\[7\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_1\[6\] " "Warning: Node \"A_7_S:A7S1\|dout_1\[6\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_1\[5\] " "Warning: Node \"A_7_S:A7S1\|dout_1\[5\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_1\[4\] " "Warning: Node \"A_7_S:A7S1\|dout_1\[4\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_1\[3\] " "Warning: Node \"A_7_S:A7S1\|dout_1\[3\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_1\[2\] " "Warning: Node \"A_7_S:A7S1\|dout_1\[2\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_1\[1\] " "Warning: Node \"A_7_S:A7S1\|dout_1\[1\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_2\[7\] " "Warning: Node \"A_7_S:A7S1\|dout_2\[7\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_2\[6\] " "Warning: Node \"A_7_S:A7S1\|dout_2\[6\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_2\[5\] " "Warning: Node \"A_7_S:A7S1\|dout_2\[5\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_2\[4\] " "Warning: Node \"A_7_S:A7S1\|dout_2\[4\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_2\[3\] " "Warning: Node \"A_7_S:A7S1\|dout_2\[3\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_2\[2\] " "Warning: Node \"A_7_S:A7S1\|dout_2\[2\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_2\[1\] " "Warning: Node \"A_7_S:A7S1\|dout_2\[1\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_3\[7\] " "Warning: Node \"A_7_S:A7S1\|dout_3\[7\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_3\[6\] " "Warning: Node \"A_7_S:A7S1\|dout_3\[6\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_3\[5\] " "Warning: Node \"A_7_S:A7S1\|dout_3\[5\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_3\[4\] " "Warning: Node \"A_7_S:A7S1\|dout_3\[4\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_3\[3\] " "Warning: Node \"A_7_S:A7S1\|dout_3\[3\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_3\[2\] " "Warning: Node \"A_7_S:A7S1\|dout_3\[2\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_3\[1\] " "Warning: Node \"A_7_S:A7S1\|dout_3\[1\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_4\[7\] " "Warning: Node \"A_7_S:A7S1\|dout_4\[7\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_4\[6\] " "Warning: Node \"A_7_S:A7S1\|dout_4\[6\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_4\[5\] " "Warning: Node \"A_7_S:A7S1\|dout_4\[5\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_4\[4\] " "Warning: Node \"A_7_S:A7S1\|dout_4\[4\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_4\[3\] " "Warning: Node \"A_7_S:A7S1\|dout_4\[3\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_4\[2\] " "Warning: Node \"A_7_S:A7S1\|dout_4\[2\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_4\[1\] " "Warning: Node \"A_7_S:A7S1\|dout_4\[1\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_5\[7\] " "Warning: Node \"A_7_S:A7S1\|dout_5\[7\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_5\[6\] " "Warning: Node \"A_7_S:A7S1\|dout_5\[6\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_5\[5\] " "Warning: Node \"A_7_S:A7S1\|dout_5\[5\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_5\[4\] " "Warning: Node \"A_7_S:A7S1\|dout_5\[4\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_5\[3\] " "Warning: Node \"A_7_S:A7S1\|dout_5\[3\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_5\[2\] " "Warning: Node \"A_7_S:A7S1\|dout_5\[2\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_5\[1\] " "Warning: Node \"A_7_S:A7S1\|dout_5\[1\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_0\[7\] " "Warning: Node \"A_7_S:A7S1\|dout_0\[7\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_0\[6\] " "Warning: Node \"A_7_S:A7S1\|dout_0\[6\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_0\[5\] " "Warning: Node \"A_7_S:A7S1\|dout_0\[5\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_0\[4\] " "Warning: Node \"A_7_S:A7S1\|dout_0\[4\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_0\[3\] " "Warning: Node \"A_7_S:A7S1\|dout_0\[3\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_0\[2\] " "Warning: Node \"A_7_S:A7S1\|dout_0\[2\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "A_7_S:A7S1\|dout_0\[1\] " "Warning: Node \"A_7_S:A7S1\|dout_0\[1\]\" is a latch" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../SRC/P_O.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/partie_OP_TOP/SRC/P_O.VHD" 32 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "10 " "Warning: Found 10 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "A_7_S:A7S1\|Equal0~5 " "Info: Detected gated clock \"A_7_S:A7S1\|Equal0~5\" as buffer" {  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "A_7_S:A7S1\|Equal0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "A_7_S:A7S1\|Equal0~4 " "Info: Detected gated clock \"A_7_S:A7S1\|Equal0~4\" as buffer" {  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "A_7_S:A7S1\|Equal0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "A_7_S:A7S1\|Equal0~3 " "Info: Detected gated clock \"A_7_S:A7S1\|Equal0~3\" as buffer" {  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "A_7_S:A7S1\|Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "A_7_S:A7S1\|Equal0~2 " "Info: Detected gated clock \"A_7_S:A7S1\|Equal0~2\" as buffer" {  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "A_7_S:A7S1\|Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "A_7_S:A7S1\|Equal0~1 " "Info: Detected gated clock \"A_7_S:A7S1\|Equal0~1\" as buffer" {  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "A_7_S:A7S1\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "A_7_S:A7S1\|Equal0~0 " "Info: Detected gated clock \"A_7_S:A7S1\|Equal0~0\" as buffer" {  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "A_7_S:A7S1\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[1\] " "Info: Detected ripple clock \"M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[1\]\" as buffer" {  } { { "../../circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\] " "Info: Detected ripple clock \"M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]\" as buffer" {  } { { "../../circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] " "Info: Detected ripple clock \"M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]\" as buffer" {  } { { "../../circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DIV_FRE:df1\|D_BAS:div\|q " "Info: Detected ripple clock \"DIV_FRE:df1\|D_BAS:div\|q\" as buffer" {  } { { "../../circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DIV_FRE:df1\|D_BAS:div\|q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff3\|s\[4\] register A_7_S:A7S1\|dout_4\[5\] 124.44 MHz 8.036 ns Internal " "Info: Clock \"clk\" has Internal fmax of 124.44 MHz between source register \"COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff3\|s\[4\]\" and destination register \"A_7_S:A7S1\|dout_4\[5\]\" (period= 8.036 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.408 ns + Longest register register " "Info: + Longest register to register delay is 4.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff3\|s\[4\] 1 REG LCFF_X47_Y48_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y48_N11; Fanout = 2; REG Node = 'COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff3\|s\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[4] } "NODE_NAME" } } { "../../circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.150 ns) 0.465 ns M_T:mt1\|MUX_6_1:mux6_1\|y\[0\]~27 2 COMB LCCOMB_X47_Y48_N18 1 " "Info: 2: + IC(0.315 ns) + CELL(0.150 ns) = 0.465 ns; Loc. = LCCOMB_X47_Y48_N18; Fanout = 1; COMB Node = 'M_T:mt1\|MUX_6_1:mux6_1\|y\[0\]~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[4] M_T:mt1|MUX_6_1:mux6_1|y[0]~27 } "NODE_NAME" } } { "../../circuits_de_base/multiplexeur_6_vers_1/SRC/MUX_6_1.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/multiplexeur_6_vers_1/SRC/MUX_6_1.VHD" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 0.860 ns M_T:mt1\|MUX_6_1:mux6_1\|y\[0\]~28 3 COMB LCCOMB_X47_Y48_N16 1 " "Info: 3: + IC(0.245 ns) + CELL(0.150 ns) = 0.860 ns; Loc. = LCCOMB_X47_Y48_N16; Fanout = 1; COMB Node = 'M_T:mt1\|MUX_6_1:mux6_1\|y\[0\]~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { M_T:mt1|MUX_6_1:mux6_1|y[0]~27 M_T:mt1|MUX_6_1:mux6_1|y[0]~28 } "NODE_NAME" } } { "../../circuits_de_base/multiplexeur_6_vers_1/SRC/MUX_6_1.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/multiplexeur_6_vers_1/SRC/MUX_6_1.VHD" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.271 ns) 1.566 ns M_T:mt1\|MUX_6_1:mux6_1\|y\[0\]~29 4 COMB LCCOMB_X47_Y47_N18 14 " "Info: 4: + IC(0.435 ns) + CELL(0.271 ns) = 1.566 ns; Loc. = LCCOMB_X47_Y47_N18; Fanout = 14; COMB Node = 'M_T:mt1\|MUX_6_1:mux6_1\|y\[0\]~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { M_T:mt1|MUX_6_1:mux6_1|y[0]~28 M_T:mt1|MUX_6_1:mux6_1|y[0]~29 } "NODE_NAME" } } { "../../circuits_de_base/multiplexeur_6_vers_1/SRC/MUX_6_1.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/multiplexeur_6_vers_1/SRC/MUX_6_1.VHD" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.275 ns) 3.174 ns SEVEN_SEG:seg1\|seg_out\[5\]~276 5 COMB LCCOMB_X49_Y47_N2 1 " "Info: 5: + IC(1.333 ns) + CELL(0.275 ns) = 3.174 ns; Loc. = LCCOMB_X49_Y47_N2; Fanout = 1; COMB Node = 'SEVEN_SEG:seg1\|seg_out\[5\]~276'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { M_T:mt1|MUX_6_1:mux6_1|y[0]~29 SEVEN_SEG:seg1|seg_out[5]~276 } "NODE_NAME" } } { "../../Decodeur_7_segments/SRC/SEVEN_SEG.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Decodeur_7_segments/SRC/SEVEN_SEG.VHD" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.271 ns) 4.408 ns A_7_S:A7S1\|dout_4\[5\] 6 REG LCCOMB_X53_Y48_N0 1 " "Info: 6: + IC(0.963 ns) + CELL(0.271 ns) = 4.408 ns; Loc. = LCCOMB_X53_Y48_N0; Fanout = 1; REG Node = 'A_7_S:A7S1\|dout_4\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { SEVEN_SEG:seg1|seg_out[5]~276 A_7_S:A7S1|dout_4[5] } "NODE_NAME" } } { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.117 ns ( 25.34 % ) " "Info: Total cell delay = 1.117 ns ( 25.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.291 ns ( 74.66 % ) " "Info: Total interconnect delay = 3.291 ns ( 74.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.408 ns" { COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[4] M_T:mt1|MUX_6_1:mux6_1|y[0]~27 M_T:mt1|MUX_6_1:mux6_1|y[0]~28 M_T:mt1|MUX_6_1:mux6_1|y[0]~29 SEVEN_SEG:seg1|seg_out[5]~276 A_7_S:A7S1|dout_4[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.408 ns" { COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[4] {} M_T:mt1|MUX_6_1:mux6_1|y[0]~27 {} M_T:mt1|MUX_6_1:mux6_1|y[0]~28 {} M_T:mt1|MUX_6_1:mux6_1|y[0]~29 {} SEVEN_SEG:seg1|seg_out[5]~276 {} A_7_S:A7S1|dout_4[5] {} } { 0.000ns 0.315ns 0.245ns 0.435ns 1.333ns 0.963ns } { 0.000ns 0.150ns 0.150ns 0.271ns 0.275ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.458 ns - Smallest " "Info: - Smallest clock skew is 1.458 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.385 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.385 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_H15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../SRC/P_O.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/partie_OP_TOP/SRC/P_O.VHD" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.787 ns) 2.401 ns DIV_FRE:df1\|D_BAS:div\|q 2 REG LCFF_X47_Y47_N21 4 " "Info: 2: + IC(0.655 ns) + CELL(0.787 ns) = 2.401 ns; Loc. = LCFF_X47_Y47_N21; Fanout = 4; REG Node = 'DIV_FRE:df1\|D_BAS:div\|q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { clk DIV_FRE:df1|D_BAS:div|q } "NODE_NAME" } } { "../../circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.787 ns) 3.494 ns M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[1\] 3 REG LCFF_X47_Y47_N31 16 " "Info: 3: + IC(0.306 ns) + CELL(0.787 ns) = 3.494 ns; Loc. = LCFF_X47_Y47_N31; Fanout = 16; REG Node = 'M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { DIV_FRE:df1|D_BAS:div|q M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[1] } "NODE_NAME" } } { "../../circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.150 ns) 3.956 ns A_7_S:A7S1\|Equal0~0 4 COMB LCCOMB_X47_Y47_N8 4 " "Info: 4: + IC(0.312 ns) + CELL(0.150 ns) = 3.956 ns; Loc. = LCCOMB_X47_Y47_N8; Fanout = 4; COMB Node = 'A_7_S:A7S1\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[1] A_7_S:A7S1|Equal0~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.705 ns) + CELL(0.000 ns) 6.661 ns A_7_S:A7S1\|Equal0~0clkctrl 5 COMB CLKCTRL_G5 7 " "Info: 5: + IC(2.705 ns) + CELL(0.000 ns) = 6.661 ns; Loc. = CLKCTRL_G5; Fanout = 7; COMB Node = 'A_7_S:A7S1\|Equal0~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { A_7_S:A7S1|Equal0~0 A_7_S:A7S1|Equal0~0clkctrl } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.150 ns) 8.385 ns A_7_S:A7S1\|dout_4\[5\] 6 REG LCCOMB_X53_Y48_N0 1 " "Info: 6: + IC(1.574 ns) + CELL(0.150 ns) = 8.385 ns; Loc. = LCCOMB_X53_Y48_N0; Fanout = 1; REG Node = 'A_7_S:A7S1\|dout_4\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { A_7_S:A7S1|Equal0~0clkctrl A_7_S:A7S1|dout_4[5] } "NODE_NAME" } } { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.833 ns ( 33.79 % ) " "Info: Total cell delay = 2.833 ns ( 33.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.552 ns ( 66.21 % ) " "Info: Total interconnect delay = 5.552 ns ( 66.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.385 ns" { clk DIV_FRE:df1|D_BAS:div|q M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[1] A_7_S:A7S1|Equal0~0 A_7_S:A7S1|Equal0~0clkctrl A_7_S:A7S1|dout_4[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.385 ns" { clk {} clk~combout {} DIV_FRE:df1|D_BAS:div|q {} M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[1] {} A_7_S:A7S1|Equal0~0 {} A_7_S:A7S1|Equal0~0clkctrl {} A_7_S:A7S1|dout_4[5] {} } { 0.000ns 0.000ns 0.655ns 0.306ns 0.312ns 2.705ns 1.574ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.927 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_H15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../SRC/P_O.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/partie_OP_TOP/SRC/P_O.VHD" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.787 ns) 2.401 ns DIV_FRE:df1\|D_BAS:div\|q 2 REG LCFF_X47_Y47_N21 4 " "Info: 2: + IC(0.655 ns) + CELL(0.787 ns) = 2.401 ns; Loc. = LCFF_X47_Y47_N21; Fanout = 4; REG Node = 'DIV_FRE:df1\|D_BAS:div\|q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { clk DIV_FRE:df1|D_BAS:div|q } "NODE_NAME" } } { "../../circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.710 ns) + CELL(0.000 ns) 5.111 ns DIV_FRE:df1\|D_BAS:div\|q~clkctrl 3 COMB CLKCTRL_G6 70 " "Info: 3: + IC(2.710 ns) + CELL(0.000 ns) = 5.111 ns; Loc. = CLKCTRL_G6; Fanout = 70; COMB Node = 'DIV_FRE:df1\|D_BAS:div\|q~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { DIV_FRE:df1|D_BAS:div|q DIV_FRE:df1|D_BAS:div|q~clkctrl } "NODE_NAME" } } { "../../circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.279 ns) + CELL(0.537 ns) 6.927 ns COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff3\|s\[4\] 4 REG LCFF_X47_Y48_N11 2 " "Info: 4: + IC(1.279 ns) + CELL(0.537 ns) = 6.927 ns; Loc. = LCFF_X47_Y48_N11; Fanout = 2; REG Node = 'COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff3\|s\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.816 ns" { DIV_FRE:df1|D_BAS:div|q~clkctrl COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[4] } "NODE_NAME" } } { "../../circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 32.96 % ) " "Info: Total cell delay = 2.283 ns ( 32.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.644 ns ( 67.04 % ) " "Info: Total interconnect delay = 4.644 ns ( 67.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.927 ns" { clk DIV_FRE:df1|D_BAS:div|q DIV_FRE:df1|D_BAS:div|q~clkctrl COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.927 ns" { clk {} clk~combout {} DIV_FRE:df1|D_BAS:div|q {} DIV_FRE:df1|D_BAS:div|q~clkctrl {} COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[4] {} } { 0.000ns 0.000ns 0.655ns 2.710ns 1.279ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.385 ns" { clk DIV_FRE:df1|D_BAS:div|q M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[1] A_7_S:A7S1|Equal0~0 A_7_S:A7S1|Equal0~0clkctrl A_7_S:A7S1|dout_4[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.385 ns" { clk {} clk~combout {} DIV_FRE:df1|D_BAS:div|q {} M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[1] {} A_7_S:A7S1|Equal0~0 {} A_7_S:A7S1|Equal0~0clkctrl {} A_7_S:A7S1|dout_4[5] {} } { 0.000ns 0.000ns 0.655ns 0.306ns 0.312ns 2.705ns 1.574ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.927 ns" { clk DIV_FRE:df1|D_BAS:div|q DIV_FRE:df1|D_BAS:div|q~clkctrl COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.927 ns" { clk {} clk~combout {} DIV_FRE:df1|D_BAS:div|q {} DIV_FRE:df1|D_BAS:div|q~clkctrl {} COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[4] {} } { 0.000ns 0.000ns 0.655ns 2.710ns 1.279ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.818 ns + " "Info: + Micro setup delay of destination is 0.818 ns" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } } { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.408 ns" { COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[4] M_T:mt1|MUX_6_1:mux6_1|y[0]~27 M_T:mt1|MUX_6_1:mux6_1|y[0]~28 M_T:mt1|MUX_6_1:mux6_1|y[0]~29 SEVEN_SEG:seg1|seg_out[5]~276 A_7_S:A7S1|dout_4[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.408 ns" { COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[4] {} M_T:mt1|MUX_6_1:mux6_1|y[0]~27 {} M_T:mt1|MUX_6_1:mux6_1|y[0]~28 {} M_T:mt1|MUX_6_1:mux6_1|y[0]~29 {} SEVEN_SEG:seg1|seg_out[5]~276 {} A_7_S:A7S1|dout_4[5] {} } { 0.000ns 0.315ns 0.245ns 0.435ns 1.333ns 0.963ns } { 0.000ns 0.150ns 0.150ns 0.271ns 0.275ns 0.271ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.385 ns" { clk DIV_FRE:df1|D_BAS:div|q M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[1] A_7_S:A7S1|Equal0~0 A_7_S:A7S1|Equal0~0clkctrl A_7_S:A7S1|dout_4[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.385 ns" { clk {} clk~combout {} DIV_FRE:df1|D_BAS:div|q {} M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[1] {} A_7_S:A7S1|Equal0~0 {} A_7_S:A7S1|Equal0~0clkctrl {} A_7_S:A7S1|dout_4[5] {} } { 0.000ns 0.000ns 0.655ns 0.306ns 0.312ns 2.705ns 1.574ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.927 ns" { clk DIV_FRE:df1|D_BAS:div|q DIV_FRE:df1|D_BAS:div|q~clkctrl COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.927 ns" { clk {} clk~combout {} DIV_FRE:df1|D_BAS:div|q {} DIV_FRE:df1|D_BAS:div|q~clkctrl {} COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[4] {} } { 0.000ns 0.000ns 0.655ns 2.710ns 1.279ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 126 " "Warning: Circuit may not operate. Detected 126 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] A_7_S:A7S1\|dout_0\[5\] clk 3.201 ns " "Info: Found hold time violation between source  pin or register \"M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]\" and destination pin or register \"A_7_S:A7S1\|dout_0\[5\]\" for clock \"clk\" (Hold time is 3.201 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.538 ns + Largest " "Info: + Largest clock skew is 5.538 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.782 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_H15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../SRC/P_O.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/partie_OP_TOP/SRC/P_O.VHD" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.787 ns) 2.401 ns DIV_FRE:df1\|D_BAS:div\|q 2 REG LCFF_X47_Y47_N21 4 " "Info: 2: + IC(0.655 ns) + CELL(0.787 ns) = 2.401 ns; Loc. = LCFF_X47_Y47_N21; Fanout = 4; REG Node = 'DIV_FRE:df1\|D_BAS:div\|q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { clk DIV_FRE:df1|D_BAS:div|q } "NODE_NAME" } } { "../../circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.787 ns) 3.494 ns M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\] 3 REG LCFF_X47_Y47_N5 15 " "Info: 3: + IC(0.306 ns) + CELL(0.787 ns) = 3.494 ns; Loc. = LCFF_X47_Y47_N5; Fanout = 15; REG Node = 'M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { DIV_FRE:df1|D_BAS:div|q M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] } "NODE_NAME" } } { "../../circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.376 ns) 4.207 ns A_7_S:A7S1\|Equal0~5 4 COMB LCCOMB_X47_Y47_N16 1 " "Info: 4: + IC(0.337 ns) + CELL(0.376 ns) = 4.207 ns; Loc. = LCCOMB_X47_Y47_N16; Fanout = 1; COMB Node = 'A_7_S:A7S1\|Equal0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.713 ns" { M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] A_7_S:A7S1|Equal0~5 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.822 ns) + CELL(0.000 ns) 7.029 ns A_7_S:A7S1\|Equal0~5clkctrl 5 COMB CLKCTRL_G4 7 " "Info: 5: + IC(2.822 ns) + CELL(0.000 ns) = 7.029 ns; Loc. = CLKCTRL_G4; Fanout = 7; COMB Node = 'A_7_S:A7S1\|Equal0~5clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { A_7_S:A7S1|Equal0~5 A_7_S:A7S1|Equal0~5clkctrl } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.603 ns) + CELL(0.150 ns) 8.782 ns A_7_S:A7S1\|dout_0\[5\] 6 REG LCCOMB_X48_Y47_N16 1 " "Info: 6: + IC(1.603 ns) + CELL(0.150 ns) = 8.782 ns; Loc. = LCCOMB_X48_Y47_N16; Fanout = 1; REG Node = 'A_7_S:A7S1\|dout_0\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { A_7_S:A7S1|Equal0~5clkctrl A_7_S:A7S1|dout_0[5] } "NODE_NAME" } } { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.059 ns ( 34.83 % ) " "Info: Total cell delay = 3.059 ns ( 34.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.723 ns ( 65.17 % ) " "Info: Total interconnect delay = 5.723 ns ( 65.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.782 ns" { clk DIV_FRE:df1|D_BAS:div|q M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] A_7_S:A7S1|Equal0~5 A_7_S:A7S1|Equal0~5clkctrl A_7_S:A7S1|dout_0[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.782 ns" { clk {} clk~combout {} DIV_FRE:df1|D_BAS:div|q {} M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] {} A_7_S:A7S1|Equal0~5 {} A_7_S:A7S1|Equal0~5clkctrl {} A_7_S:A7S1|dout_0[5] {} } { 0.000ns 0.000ns 0.655ns 0.306ns 0.337ns 2.822ns 1.603ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.376ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.244 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_H15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../SRC/P_O.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/partie_OP_TOP/SRC/P_O.VHD" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.787 ns) 2.401 ns DIV_FRE:df1\|D_BAS:div\|q 2 REG LCFF_X47_Y47_N21 4 " "Info: 2: + IC(0.655 ns) + CELL(0.787 ns) = 2.401 ns; Loc. = LCFF_X47_Y47_N21; Fanout = 4; REG Node = 'DIV_FRE:df1\|D_BAS:div\|q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { clk DIV_FRE:df1|D_BAS:div|q } "NODE_NAME" } } { "../../circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.537 ns) 3.244 ns M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] 3 REG LCFF_X47_Y47_N25 15 " "Info: 3: + IC(0.306 ns) + CELL(0.537 ns) = 3.244 ns; Loc. = LCFF_X47_Y47_N25; Fanout = 15; REG Node = 'M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { DIV_FRE:df1|D_BAS:div|q M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[2] } "NODE_NAME" } } { "../../circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 70.38 % ) " "Info: Total cell delay = 2.283 ns ( 70.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.961 ns ( 29.62 % ) " "Info: Total interconnect delay = 0.961 ns ( 29.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.244 ns" { clk DIV_FRE:df1|D_BAS:div|q M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.244 ns" { clk {} clk~combout {} DIV_FRE:df1|D_BAS:div|q {} M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[2] {} } { 0.000ns 0.000ns 0.655ns 0.306ns } { 0.000ns 0.959ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.782 ns" { clk DIV_FRE:df1|D_BAS:div|q M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] A_7_S:A7S1|Equal0~5 A_7_S:A7S1|Equal0~5clkctrl A_7_S:A7S1|dout_0[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.782 ns" { clk {} clk~combout {} DIV_FRE:df1|D_BAS:div|q {} M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] {} A_7_S:A7S1|Equal0~5 {} A_7_S:A7S1|Equal0~5clkctrl {} A_7_S:A7S1|dout_0[5] {} } { 0.000ns 0.000ns 0.655ns 0.306ns 0.337ns 2.822ns 1.603ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.376ns 0.000ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.244 ns" { clk DIV_FRE:df1|D_BAS:div|q M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.244 ns" { clk {} clk~combout {} DIV_FRE:df1|D_BAS:div|q {} M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[2] {} } { 0.000ns 0.000ns 0.655ns 0.306ns } { 0.000ns 0.959ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../../circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.087 ns - Shortest register register " "Info: - Shortest register to register delay is 2.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\] 1 REG LCFF_X47_Y47_N25 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y47_N25; Fanout = 15; REG Node = 'M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[2] } "NODE_NAME" } } { "../../circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.413 ns) 0.772 ns M_T:mt1\|MUX_6_1:mux6_1\|y\[0\]~29 2 COMB LCCOMB_X47_Y47_N18 14 " "Info: 2: + IC(0.359 ns) + CELL(0.413 ns) = 0.772 ns; Loc. = LCCOMB_X47_Y47_N18; Fanout = 14; COMB Node = 'M_T:mt1\|MUX_6_1:mux6_1\|y\[0\]~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.772 ns" { M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[2] M_T:mt1|MUX_6_1:mux6_1|y[0]~29 } "NODE_NAME" } } { "../../circuits_de_base/multiplexeur_6_vers_1/SRC/MUX_6_1.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/multiplexeur_6_vers_1/SRC/MUX_6_1.VHD" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.150 ns) 1.380 ns SEVEN_SEG:seg1\|seg_out\[5\]~269 3 COMB LCCOMB_X48_Y47_N20 5 " "Info: 3: + IC(0.458 ns) + CELL(0.150 ns) = 1.380 ns; Loc. = LCCOMB_X48_Y47_N20; Fanout = 5; COMB Node = 'SEVEN_SEG:seg1\|seg_out\[5\]~269'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { M_T:mt1|MUX_6_1:mux6_1|y[0]~29 SEVEN_SEG:seg1|seg_out[5]~269 } "NODE_NAME" } } { "../../Decodeur_7_segments/SRC/SEVEN_SEG.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Decodeur_7_segments/SRC/SEVEN_SEG.VHD" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.437 ns) 2.087 ns A_7_S:A7S1\|dout_0\[5\] 4 REG LCCOMB_X48_Y47_N16 1 " "Info: 4: + IC(0.270 ns) + CELL(0.437 ns) = 2.087 ns; Loc. = LCCOMB_X48_Y47_N16; Fanout = 1; REG Node = 'A_7_S:A7S1\|dout_0\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { SEVEN_SEG:seg1|seg_out[5]~269 A_7_S:A7S1|dout_0[5] } "NODE_NAME" } } { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.000 ns ( 47.92 % ) " "Info: Total cell delay = 1.000 ns ( 47.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 52.08 % ) " "Info: Total interconnect delay = 1.087 ns ( 52.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[2] M_T:mt1|MUX_6_1:mux6_1|y[0]~29 SEVEN_SEG:seg1|seg_out[5]~269 A_7_S:A7S1|dout_0[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.087 ns" { M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[2] {} M_T:mt1|MUX_6_1:mux6_1|y[0]~29 {} SEVEN_SEG:seg1|seg_out[5]~269 {} A_7_S:A7S1|dout_0[5] {} } { 0.000ns 0.359ns 0.458ns 0.270ns } { 0.000ns 0.413ns 0.150ns 0.437ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } } { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.782 ns" { clk DIV_FRE:df1|D_BAS:div|q M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] A_7_S:A7S1|Equal0~5 A_7_S:A7S1|Equal0~5clkctrl A_7_S:A7S1|dout_0[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.782 ns" { clk {} clk~combout {} DIV_FRE:df1|D_BAS:div|q {} M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] {} A_7_S:A7S1|Equal0~5 {} A_7_S:A7S1|Equal0~5clkctrl {} A_7_S:A7S1|dout_0[5] {} } { 0.000ns 0.000ns 0.655ns 0.306ns 0.337ns 2.822ns 1.603ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.376ns 0.000ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.244 ns" { clk DIV_FRE:df1|D_BAS:div|q M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.244 ns" { clk {} clk~combout {} DIV_FRE:df1|D_BAS:div|q {} M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[2] {} } { 0.000ns 0.000ns 0.655ns 0.306ns } { 0.000ns 0.959ns 0.787ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[2] M_T:mt1|MUX_6_1:mux6_1|y[0]~29 SEVEN_SEG:seg1|seg_out[5]~269 A_7_S:A7S1|dout_0[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.087 ns" { M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[2] {} M_T:mt1|MUX_6_1:mux6_1|y[0]~29 {} SEVEN_SEG:seg1|seg_out[5]~269 {} A_7_S:A7S1|dout_0[5] {} } { 0.000ns 0.359ns 0.458ns 0.270ns } { 0.000ns 0.413ns 0.150ns 0.437ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "FRONT_DCT:fd1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\] i_in clk -0.113 ns register " "Info: tsu for register \"FRONT_DCT:fd1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]\" (data pin = \"i_in\", clock pin = \"clk\") is -0.113 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.820 ns + Longest pin register " "Info: + Longest pin to register delay is 6.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns i_in 1 PIN PIN_H7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_H7; Fanout = 1; PIN Node = 'i_in'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_in } "NODE_NAME" } } { "../SRC/P_O.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/partie_OP_TOP/SRC/P_O.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.632 ns) + CELL(0.366 ns) 6.820 ns FRONT_DCT:fd1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\] 2 REG LCFF_X49_Y49_N15 2 " "Info: 2: + IC(5.632 ns) + CELL(0.366 ns) = 6.820 ns; Loc. = LCFF_X49_Y49_N15; Fanout = 2; REG Node = 'FRONT_DCT:fd1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.998 ns" { i_in FRONT_DCT:fd1|REG_FLIP_FLOP_GEN:rff1|s[0] } "NODE_NAME" } } { "../../circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.188 ns ( 17.42 % ) " "Info: Total cell delay = 1.188 ns ( 17.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.632 ns ( 82.58 % ) " "Info: Total interconnect delay = 5.632 ns ( 82.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.820 ns" { i_in FRONT_DCT:fd1|REG_FLIP_FLOP_GEN:rff1|s[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.820 ns" { i_in {} i_in~combout {} FRONT_DCT:fd1|REG_FLIP_FLOP_GEN:rff1|s[0] {} } { 0.000ns 0.000ns 5.632ns } { 0.000ns 0.822ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.897 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_H15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../SRC/P_O.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/partie_OP_TOP/SRC/P_O.VHD" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.787 ns) 2.401 ns DIV_FRE:df1\|D_BAS:div\|q 2 REG LCFF_X47_Y47_N21 4 " "Info: 2: + IC(0.655 ns) + CELL(0.787 ns) = 2.401 ns; Loc. = LCFF_X47_Y47_N21; Fanout = 4; REG Node = 'DIV_FRE:df1\|D_BAS:div\|q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { clk DIV_FRE:df1|D_BAS:div|q } "NODE_NAME" } } { "../../circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.710 ns) + CELL(0.000 ns) 5.111 ns DIV_FRE:df1\|D_BAS:div\|q~clkctrl 3 COMB CLKCTRL_G6 70 " "Info: 3: + IC(2.710 ns) + CELL(0.000 ns) = 5.111 ns; Loc. = CLKCTRL_G6; Fanout = 70; COMB Node = 'DIV_FRE:df1\|D_BAS:div\|q~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { DIV_FRE:df1|D_BAS:div|q DIV_FRE:df1|D_BAS:div|q~clkctrl } "NODE_NAME" } } { "../../circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.537 ns) 6.897 ns FRONT_DCT:fd1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\] 4 REG LCFF_X49_Y49_N15 2 " "Info: 4: + IC(1.249 ns) + CELL(0.537 ns) = 6.897 ns; Loc. = LCFF_X49_Y49_N15; Fanout = 2; REG Node = 'FRONT_DCT:fd1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { DIV_FRE:df1|D_BAS:div|q~clkctrl FRONT_DCT:fd1|REG_FLIP_FLOP_GEN:rff1|s[0] } "NODE_NAME" } } { "../../circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 33.10 % ) " "Info: Total cell delay = 2.283 ns ( 33.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.614 ns ( 66.90 % ) " "Info: Total interconnect delay = 4.614 ns ( 66.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.897 ns" { clk DIV_FRE:df1|D_BAS:div|q DIV_FRE:df1|D_BAS:div|q~clkctrl FRONT_DCT:fd1|REG_FLIP_FLOP_GEN:rff1|s[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.897 ns" { clk {} clk~combout {} DIV_FRE:df1|D_BAS:div|q {} DIV_FRE:df1|D_BAS:div|q~clkctrl {} FRONT_DCT:fd1|REG_FLIP_FLOP_GEN:rff1|s[0] {} } { 0.000ns 0.000ns 0.655ns 2.710ns 1.249ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.820 ns" { i_in FRONT_DCT:fd1|REG_FLIP_FLOP_GEN:rff1|s[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.820 ns" { i_in {} i_in~combout {} FRONT_DCT:fd1|REG_FLIP_FLOP_GEN:rff1|s[0] {} } { 0.000ns 0.000ns 5.632ns } { 0.000ns 0.822ns 0.366ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.897 ns" { clk DIV_FRE:df1|D_BAS:div|q DIV_FRE:df1|D_BAS:div|q~clkctrl FRONT_DCT:fd1|REG_FLIP_FLOP_GEN:rff1|s[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.897 ns" { clk {} clk~combout {} DIV_FRE:df1|D_BAS:div|q {} DIV_FRE:df1|D_BAS:div|q~clkctrl {} FRONT_DCT:fd1|REG_FLIP_FLOP_GEN:rff1|s[0] {} } { 0.000ns 0.000ns 0.655ns 2.710ns 1.249ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg_4\[3\] A_7_S:A7S1\|dout_4\[3\] 14.834 ns register " "Info: tco from clock \"clk\" to destination pin \"seg_4\[3\]\" through register \"A_7_S:A7S1\|dout_4\[3\]\" is 14.834 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.625 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_H15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../SRC/P_O.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/partie_OP_TOP/SRC/P_O.VHD" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.787 ns) 2.401 ns DIV_FRE:df1\|D_BAS:div\|q 2 REG LCFF_X47_Y47_N21 4 " "Info: 2: + IC(0.655 ns) + CELL(0.787 ns) = 2.401 ns; Loc. = LCFF_X47_Y47_N21; Fanout = 4; REG Node = 'DIV_FRE:df1\|D_BAS:div\|q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { clk DIV_FRE:df1|D_BAS:div|q } "NODE_NAME" } } { "../../circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.787 ns) 3.494 ns M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\] 3 REG LCFF_X47_Y47_N5 15 " "Info: 3: + IC(0.306 ns) + CELL(0.787 ns) = 3.494 ns; Loc. = LCFF_X47_Y47_N5; Fanout = 15; REG Node = 'M_T:mt1\|REG_FLIP_FLOP_GEN:rff1\|s\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { DIV_FRE:df1|D_BAS:div|q M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] } "NODE_NAME" } } { "../../circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.378 ns) 4.204 ns A_7_S:A7S1\|Equal0~0 4 COMB LCCOMB_X47_Y47_N8 4 " "Info: 4: + IC(0.332 ns) + CELL(0.378 ns) = 4.204 ns; Loc. = LCCOMB_X47_Y47_N8; Fanout = 4; COMB Node = 'A_7_S:A7S1\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] A_7_S:A7S1|Equal0~0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.705 ns) + CELL(0.000 ns) 6.909 ns A_7_S:A7S1\|Equal0~0clkctrl 5 COMB CLKCTRL_G5 7 " "Info: 5: + IC(2.705 ns) + CELL(0.000 ns) = 6.909 ns; Loc. = CLKCTRL_G5; Fanout = 7; COMB Node = 'A_7_S:A7S1\|Equal0~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { A_7_S:A7S1|Equal0~0 A_7_S:A7S1|Equal0~0clkctrl } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.566 ns) + CELL(0.150 ns) 8.625 ns A_7_S:A7S1\|dout_4\[3\] 6 REG LCCOMB_X49_Y48_N0 1 " "Info: 6: + IC(1.566 ns) + CELL(0.150 ns) = 8.625 ns; Loc. = LCCOMB_X49_Y48_N0; Fanout = 1; REG Node = 'A_7_S:A7S1\|dout_4\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { A_7_S:A7S1|Equal0~0clkctrl A_7_S:A7S1|dout_4[3] } "NODE_NAME" } } { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.061 ns ( 35.49 % ) " "Info: Total cell delay = 3.061 ns ( 35.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.564 ns ( 64.51 % ) " "Info: Total interconnect delay = 5.564 ns ( 64.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.625 ns" { clk DIV_FRE:df1|D_BAS:div|q M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] A_7_S:A7S1|Equal0~0 A_7_S:A7S1|Equal0~0clkctrl A_7_S:A7S1|dout_4[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.625 ns" { clk {} clk~combout {} DIV_FRE:df1|D_BAS:div|q {} M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] {} A_7_S:A7S1|Equal0~0 {} A_7_S:A7S1|Equal0~0clkctrl {} A_7_S:A7S1|dout_4[3] {} } { 0.000ns 0.000ns 0.655ns 0.306ns 0.332ns 2.705ns 1.566ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.378ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.209 ns + Longest register pin " "Info: + Longest register to pin delay is 6.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns A_7_S:A7S1\|dout_4\[3\] 1 REG LCCOMB_X49_Y48_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X49_Y48_N0; Fanout = 1; REG Node = 'A_7_S:A7S1\|dout_4\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_7_S:A7S1|dout_4[3] } "NODE_NAME" } } { "../../Afficheur_7_segment/SRC/A_7_S.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/Afficheur_7_segment/SRC/A_7_S.VHD" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.430 ns) + CELL(2.779 ns) 6.209 ns seg_4\[3\] 2 PIN PIN_G6 0 " "Info: 2: + IC(3.430 ns) + CELL(2.779 ns) = 6.209 ns; Loc. = PIN_G6; Fanout = 0; PIN Node = 'seg_4\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.209 ns" { A_7_S:A7S1|dout_4[3] seg_4[3] } "NODE_NAME" } } { "../SRC/P_O.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/partie_OP_TOP/SRC/P_O.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.779 ns ( 44.76 % ) " "Info: Total cell delay = 2.779 ns ( 44.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.430 ns ( 55.24 % ) " "Info: Total interconnect delay = 3.430 ns ( 55.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.209 ns" { A_7_S:A7S1|dout_4[3] seg_4[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.209 ns" { A_7_S:A7S1|dout_4[3] {} seg_4[3] {} } { 0.000ns 3.430ns } { 0.000ns 2.779ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.625 ns" { clk DIV_FRE:df1|D_BAS:div|q M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] A_7_S:A7S1|Equal0~0 A_7_S:A7S1|Equal0~0clkctrl A_7_S:A7S1|dout_4[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.625 ns" { clk {} clk~combout {} DIV_FRE:df1|D_BAS:div|q {} M_T:mt1|REG_FLIP_FLOP_GEN:rff1|s[0] {} A_7_S:A7S1|Equal0~0 {} A_7_S:A7S1|Equal0~0clkctrl {} A_7_S:A7S1|dout_4[3] {} } { 0.000ns 0.000ns 0.655ns 0.306ns 0.332ns 2.705ns 1.566ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.378ns 0.000ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.209 ns" { A_7_S:A7S1|dout_4[3] seg_4[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.209 ns" { A_7_S:A7S1|dout_4[3] {} seg_4[3] {} } { 0.000ns 3.430ns } { 0.000ns 2.779ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff3\|s\[11\] S_in clk 4.940 ns register " "Info: th for register \"COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff3\|s\[11\]\" (data pin = \"S_in\", clock pin = \"clk\") is 4.940 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.929 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_H15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../SRC/P_O.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/partie_OP_TOP/SRC/P_O.VHD" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.787 ns) 2.401 ns DIV_FRE:df1\|D_BAS:div\|q 2 REG LCFF_X47_Y47_N21 4 " "Info: 2: + IC(0.655 ns) + CELL(0.787 ns) = 2.401 ns; Loc. = LCFF_X47_Y47_N21; Fanout = 4; REG Node = 'DIV_FRE:df1\|D_BAS:div\|q'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { clk DIV_FRE:df1|D_BAS:div|q } "NODE_NAME" } } { "../../circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.710 ns) + CELL(0.000 ns) 5.111 ns DIV_FRE:df1\|D_BAS:div\|q~clkctrl 3 COMB CLKCTRL_G6 70 " "Info: 3: + IC(2.710 ns) + CELL(0.000 ns) = 5.111 ns; Loc. = CLKCTRL_G6; Fanout = 70; COMB Node = 'DIV_FRE:df1\|D_BAS:div\|q~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { DIV_FRE:df1|D_BAS:div|q DIV_FRE:df1|D_BAS:div|q~clkctrl } "NODE_NAME" } } { "../../circuits_de_base/bascule_d/SRC/D_BAS.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/bascule_d/SRC/D_BAS.VHD" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.537 ns) 6.929 ns COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff3\|s\[11\] 4 REG LCFF_X47_Y49_N25 2 " "Info: 4: + IC(1.281 ns) + CELL(0.537 ns) = 6.929 ns; Loc. = LCFF_X47_Y49_N25; Fanout = 2; REG Node = 'COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff3\|s\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { DIV_FRE:df1|D_BAS:div|q~clkctrl COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[11] } "NODE_NAME" } } { "../../circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 32.95 % ) " "Info: Total cell delay = 2.283 ns ( 32.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.646 ns ( 67.05 % ) " "Info: Total interconnect delay = 4.646 ns ( 67.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.929 ns" { clk DIV_FRE:df1|D_BAS:div|q DIV_FRE:df1|D_BAS:div|q~clkctrl COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.929 ns" { clk {} clk~combout {} DIV_FRE:df1|D_BAS:div|q {} DIV_FRE:df1|D_BAS:div|q~clkctrl {} COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[11] {} } { 0.000ns 0.000ns 0.655ns 2.710ns 1.281ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../../circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.255 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns S_in 1 PIN PIN_G15 21 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 21; PIN Node = 'S_in'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S_in } "NODE_NAME" } } { "../SRC/P_O.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/partie_OP_TOP/SRC/P_O.VHD" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.660 ns) 2.255 ns COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff3\|s\[11\] 2 REG LCFF_X47_Y49_N25 2 " "Info: 2: + IC(0.636 ns) + CELL(0.660 ns) = 2.255 ns; Loc. = LCFF_X47_Y49_N25; Fanout = 2; REG Node = 'COMP_V_S_F:CVSF\|REG_FLIP_FLOP_GEN:rff3\|s\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { S_in COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[11] } "NODE_NAME" } } { "../../circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" "" { Text "D:/MIKOU_Badr/partie_OP/circuits_de_base/registre_flip_flop_generic/SRC/REG_FLIP_FLOP_GEN.VHD" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.619 ns ( 71.80 % ) " "Info: Total cell delay = 1.619 ns ( 71.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.636 ns ( 28.20 % ) " "Info: Total interconnect delay = 0.636 ns ( 28.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.255 ns" { S_in COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.255 ns" { S_in {} S_in~combout {} COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[11] {} } { 0.000ns 0.000ns 0.636ns } { 0.000ns 0.959ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.929 ns" { clk DIV_FRE:df1|D_BAS:div|q DIV_FRE:df1|D_BAS:div|q~clkctrl COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.929 ns" { clk {} clk~combout {} DIV_FRE:df1|D_BAS:div|q {} DIV_FRE:df1|D_BAS:div|q~clkctrl {} COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[11] {} } { 0.000ns 0.000ns 0.655ns 2.710ns 1.281ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.255 ns" { S_in COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.255 ns" { S_in {} S_in~combout {} COMP_V_S_F:CVSF|REG_FLIP_FLOP_GEN:rff3|s[11] {} } { 0.000ns 0.000ns 0.636ns } { 0.000ns 0.959ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 46 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 08 23:13:53 2020 " "Info: Processing ended: Tue Sep 08 23:13:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
