---
---

@inproceedings{ertdraft,
  title={Accelerating Maximal-Exact-Match Seeding with Enumerated Radix Trees},
  author={Subramaniyan, Arun and Wadden, Jack and Goliya, Kush and Ozog, Nathan and Wu, Xiao and Narayanasamy, Satish and Blaauw, David and Das, Reetuparna},
  booktitle={Submission (Preprint)},
  year={2020},
  pdf={PaperDraft-Enumerated-Radix-Trees.pdf},
}

@inproceedings{angstadt2018aspen,
  title={ASPEN: A scalable in-SRAM architecture for pushdown automata},
  author={Angstadt, Kevin and Subramaniyan, Arun and Sadredini, Elaheh and Rahimi, Reza and Skadron, Kevin and Weimer, Westley and Das, Reetuparna},
  booktitle={51st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)},
  pages={921--932},
  year={2018},
  organization={IEEE},
  pdf={micro51-aspen-camera-ready.pdf}
}

@inproceedings{fujiki2018genax,
  title={Genax: A genome sequencing accelerator},
  author={Fujiki, Daichi and Subramaniyan, Arun and Zhang, Tianjun and Zeng, Yu and Das, Reetuparna and Blaauw, David and Narayanasamy, Satish},
  booktitle={Proceedings of the 45th Annual International Symposium on Computer Architecture},
  pages={69--82},
  year={2018},
  organization={IEEE Press},
  pdf={genax.pdf},
  slides={genax-slides.pptx}
}

@inproceedings{Eckert:2018:NCB:3276539.3276577,
 author = {Eckert, Charles and Wang, Xiaowei and Wang, Jingcheng and Subramaniyan, Arun and Iyer, Ravi and Sylvester, Dennis and Blaauw, David and Das, Reetuparna},
 title = {Neural Cache: Bit-serial In-cache Acceleration of Deep Neural Networks},
 booktitle = {Proceedings of the 45th Annual International Symposium on Computer Architecture},
 series = {ISCA '18},
 year = {2018},
 isbn = {978-1-5386-5984-7},
 location = {Los Angeles, California},
 pages = {383--396},
 numpages = {14},
 url = {https://doi.org/10.1109/ISCA.2018.00040},
 doi = {10.1109/ISCA.2018.00040},
 acmid = {3276577},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
 keywords = {bit-serial architecture, cache, convolution neural network, in-memory architecture},
 pdf={n$.pdf},
 slides={n$-slides.pptx}
} 

@inproceedings{subramaniyan2017cache,
  title={Cache automaton},
  author={Subramaniyan, Arun and Wang, Jingcheng and Balasubramanian, Ezhil RM and Blaauw, David and Sylvester, Dennis and Das, Reetuparna},
  booktitle={Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture},
  pages={259--272},
  year={2017},
  organization={ACM},
  pdf={ca.pdf},
  slides={ca-slides.pptx}
}

@inproceedings{subramaniyan2017cache_pact,
  title={Cache Automaton: Repurposing Caches for Automata Processing},
  author={Subramaniyan, Arun and Wang, Jingcheng and Balasubramanian, Ezhil RM and Blaauw, David and Sylvester, Dennis and Das, Reetuparna},
  booktitle={Parallel Architectures and Compilation Techniques (PACT), 2017 26th International Conference on},
  pages={373--373},
  year={2017},
  organization={IEEE},
  pdf={ca-pact.pdf}
}

@inproceedings{subramaniyan2017parallel,
  title={Parallel automata processor},
  author={Subramaniyan, Arun and Das, Reetuparna},
  booktitle={Computer Architecture (ISCA), 2017 ACM/IEEE 44th Annual International Symposium on},
  pages={600--612},
  year={2017},
  organization={IEEE},
  pdf={pap.pdf},
  slides={pap-slides.pptx}
}

@inproceedings{subramaniyan2017soft,
  title={Soft error-aware architectural exploration for designing reliability adaptive cache hierarchies in multi-cores},
  author={Subramaniyan, Arun and Rehman, Semeen and Shafique, Muhammad and Kumar, Akash and Henkel, J{\"o}rg},
  booktitle={Proceedings of the Conference on Design, Automation \& Test in Europe},
  pages={37--42},
  year={2017},
  organization={European Design and Automation Association}
}

@inproceedings{aga2017compute,
  title={Compute caches},
  author={Aga, Shaizeen and Jeloka, Supreet and Subramaniyan, Arun and Narayanasamy, Satish and Blaauw, David and Das, Reetuparna},
  booktitle={High Performance Computer Architecture (HPCA), 2017 IEEE International Symposium on},
  pages={481--492},
  year={2017},
  organization={IEEE}
}

@inproceedings{kriebel2015r,
  title={R2Cache: reliability-aware reconfigurable last-level cache architecture for multi-cores},
  author={Kriebel, Florian and Subramaniyan, Arun and Rehman, Semeen and Ahandagbe, Segnon Jean Bruno and Shafique, Muhammad and Henkel, J{\"o}rg},
  booktitle={Proceedings of the 10th International Conference on Hardware/Software Codesign and System Synthesis},
  pages={1--10},
  year={2015},
  organization={IEEE Press}
}
