#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb 23 23:12:20 2022
# Process ID: 22408
# Current directory: F:/Xilink_FPGA/ov5640x2_ddr3_tft_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4832 F:\Xilink_FPGA\ov5640x2_ddr3_tft_test\ov5640x2_ddr3_tft.xpr
# Log file: F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/vivado.log
# Journal file: F:/Xilink_FPGA/ov5640x2_ddr3_tft_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.xpr
update_compile_order -fileset sources_1
file mkdir F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new
close [ open F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new/eth_tx_ctrl.v w ]
add_files F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new/eth_tx_ctrl.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new/eth_tx_ctrl.v] -no_script -reset -force -quiet
remove_files  F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new/eth_tx_ctrl.v
file delete -force F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new/eth_tx_ctrl.v
remove_files  F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new/eth_tx_ctrl.v
close [ open F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new/eth_tx_ctrl.v w ]
add_files F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new/eth_tx_ctrl.v
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name eth_tx_fifo -dir f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {eth_tx_fifo} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {16} CONFIG.Input_Depth {4096} CONFIG.Output_Data_Width {8} CONFIG.Output_Depth {8192} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Data_Count_Width {12} CONFIG.Write_Data_Count_Width {12} CONFIG.Read_Data_Count {true} CONFIG.Read_Data_Count_Width {13} CONFIG.Full_Threshold_Assert_Value {4093} CONFIG.Full_Threshold_Negate_Value {4092} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5} CONFIG.Enable_Safety_Circuit {true}] [get_ips eth_tx_fifo]
generate_target {instantiation_template} [get_files f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo.xci]
catch { config_ip_cache -export [get_ips -all eth_tx_fifo] }
export_ip_user_files -of_objects [get_files f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo.xci]
launch_runs -jobs 2 eth_tx_fifo_synth_1
wait_on_run eth_tx_fifo_synth_1
export_simulation -of_objects [get_files f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo.xci] -directory F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.ip_user_files/sim_scripts -ip_user_files_dir F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.ip_user_files -ipstatic_source_dir F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Tools/modeltech64_10.4/vivado_lib} {questa=F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.cache/compile_simlib/questa} {riviera=F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.cache/compile_simlib/riviera} {activehdl=F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new/eth_udp.v w ]
add_files F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new/eth_udp.v
update_compile_order -fileset sources_1
close [ open F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new/ip_checksum.v w ]
add_files F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new/ip_checksum.v
update_compile_order -fileset sources_1
close [ open F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new/crc32.v w ]
add_files F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new/crc32.v
update_compile_order -fileset sources_1
close [ open F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new/crc32_d8.v w ]
add_files F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new/crc32_d8.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT6_USED {true} CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {125.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT5_DIVIDE {8} CONFIG.NUM_OUT_CLKS {6} CONFIG.CLKOUT6_JITTER {154.207} CONFIG.CLKOUT6_PHASE_ERROR {164.985}] [get_ips pll]
generate_target all [get_files  F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/pll/pll.xci]
catch { config_ip_cache -export [get_ips -all pll] }
export_ip_user_files -of_objects [get_files F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/pll/pll.xci] -no_script -sync -force -quiet
reset_run pll_synth_1
launch_runs -jobs 2 pll_synth_1
wait_on_run pll_synth_1
export_simulation -of_objects [get_files F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/pll/pll.xci] -directory F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.ip_user_files/sim_scripts -ip_user_files_dir F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.ip_user_files -ipstatic_source_dir F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Tools/modeltech64_10.4/vivado_lib} {questa=F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.cache/compile_simlib/questa} {riviera=F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.cache/compile_simlib/riviera} {activehdl=F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
