C:/lscc/diamond/3.12/bin/nt64/moduleparser.exe -PROJ WallPanel_FPGA_SIM -pf C:/lscc/diamond/3.12/cae_library/synthesis/vhdl/machxo3l.vhd -lib machxo3l -pf C:/lscc/diamond/3.12/cae_library/synthesis/verilog/machxo3l.v -top Master -pkg C:/lscc/diamond/3.12/cae_library/vhdl_packages/vdbs -lst F:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/WallPanel_FPGA_SIM/source_files.lst