{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574277142273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574277142274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 20:12:22 2019 " "Processing started: Wed Nov 20 20:12:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574277142274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574277142274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_top -c DE0_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_top -c DE0_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574277142275 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574277142963 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mem_prog.v(47) " "Verilog HDL information at mem_prog.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1574277143134 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "top top.v(26) " "Verilog Module Declaration warning at top.v(26): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"top\"" {  } { { "../../src/top.v" "" { Text "D:/RV32i-Verilog/src/top.v" 26 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574277143177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/top.v 13 13 " "Found 13 design units, including 13 entities, in source file /rv32i-verilog/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 progMem " "Found entity 1: progMem" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574277143191 ""} { "Info" "ISGN_ENTITY_NAME" "2 dataMem " "Found entity 2: dataMem" {  } { { "../../src/mem/mem_data.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_data.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574277143191 ""} { "Info" "ISGN_ENTITY_NAME" "3 controlUnit " "Found entity 3: controlUnit" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574277143191 ""} { "Info" "ISGN_ENTITY_NAME" "4 programCounter " "Found entity 4: programCounter" {  } { { "../../src/core/core_program_counter.v" "" { Text "D:/RV32i-Verilog/src/core/core_program_counter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574277143191 ""} { "Info" "ISGN_ENTITY_NAME" "5 regFile " "Found entity 5: regFile" {  } { { "../../src/core/core_regfile.v" "" { Text "D:/RV32i-Verilog/src/core/core_regfile.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574277143191 ""} { "Info" "ISGN_ENTITY_NAME" "6 alu " "Found entity 6: alu" {  } { { "../../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "D:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574277143191 ""} { "Info" "ISGN_ENTITY_NAME" "7 lis " "Found entity 7: lis" {  } { { "../../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "D:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574277143191 ""} { "Info" "ISGN_ENTITY_NAME" "8 br " "Found entity 8: br" {  } { { "../../src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "D:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574277143191 ""} { "Info" "ISGN_ENTITY_NAME" "9 executionUnit " "Found entity 9: executionUnit" {  } { { "../../src/core/core_execution_unit/core_execution_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574277143191 ""} { "Info" "ISGN_ENTITY_NAME" "10 timer " "Found entity 10: timer" {  } { { "../../src/core/core_csr_unit/core_csr_unit_timer.v" "" { Text "D:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit_timer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574277143191 ""} { "Info" "ISGN_ENTITY_NAME" "11 crs_unit " "Found entity 11: crs_unit" {  } { { "../../src/core/core_csr_unit/core_csr_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574277143191 ""} { "Info" "ISGN_ENTITY_NAME" "12 core " "Found entity 12: core" {  } { { "../../src/core/core.v" "" { Text "D:/RV32i-Verilog/src/core/core.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574277143191 ""} { "Info" "ISGN_ENTITY_NAME" "13 top " "Found entity 13: top" {  } { { "../../src/top.v" "" { Text "D:/RV32i-Verilog/src/top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574277143191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574277143191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_top " "Found entity 1: DE0_top" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574277143197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574277143197 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_top " "Elaborating entity \"DE0_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574277143428 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_1 DE0_top.v(215) " "Verilog HDL or VHDL warning at DE0_top.v(215): object \"counter_1\" assigned a value but never read" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1574277143446 "|DE0_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_2 DE0_top.v(216) " "Verilog HDL or VHDL warning at DE0_top.v(216): object \"counter_2\" assigned a value but never read" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1574277143446 "|DE0_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE0_top.v(350) " "Verilog HDL assignment warning at DE0_top.v(350): truncated value with size 32 to match size of target (1)" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143446 "|DE0_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE0_top.v(351) " "Verilog HDL assignment warning at DE0_top.v(351): truncated value with size 32 to match size of target (1)" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143446 "|DE0_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 DE0_top.v(394) " "Verilog HDL assignment warning at DE0_top.v(394): truncated value with size 32 to match size of target (22)" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143446 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE0_top.v(151) " "Output port \"DRAM_ADDR\" at DE0_top.v(151) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143446 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE0_top.v(165) " "Output port \"FL_ADDR\" at DE0_top.v(165) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143446 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE0_top.v(193) " "Output port \"VGA_R\" at DE0_top.v(193) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143446 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE0_top.v(194) " "Output port \"VGA_G\" at DE0_top.v(194) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143447 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE0_top.v(195) " "Output port \"VGA_B\" at DE0_top.v(195) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143447 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_CLKOUT DE0_top.v(198) " "Output port \"GPIO0_CLKOUT\" at DE0_top.v(198) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143447 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO1_CLKOUT DE0_top.v(201) " "Output port \"GPIO1_CLKOUT\" at DE0_top.v(201) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 201 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143447 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE0_top.v(145) " "Output port \"UART_TXD\" at DE0_top.v(145) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 145 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143447 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS DE0_top.v(147) " "Output port \"UART_CTS\" at DE0_top.v(147) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 147 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143447 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE0_top.v(152) " "Output port \"DRAM_LDQM\" at DE0_top.v(152) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143447 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE0_top.v(153) " "Output port \"DRAM_UDQM\" at DE0_top.v(153) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143447 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE0_top.v(154) " "Output port \"DRAM_WE_N\" at DE0_top.v(154) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143447 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE0_top.v(155) " "Output port \"DRAM_CAS_N\" at DE0_top.v(155) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143447 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE0_top.v(156) " "Output port \"DRAM_RAS_N\" at DE0_top.v(156) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143447 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE0_top.v(157) " "Output port \"DRAM_CS_N\" at DE0_top.v(157) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143447 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 DE0_top.v(158) " "Output port \"DRAM_BA_0\" at DE0_top.v(158) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 158 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143447 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 DE0_top.v(159) " "Output port \"DRAM_BA_1\" at DE0_top.v(159) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143447 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE0_top.v(160) " "Output port \"DRAM_CLK\" at DE0_top.v(160) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 160 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143448 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE0_top.v(161) " "Output port \"DRAM_CKE\" at DE0_top.v(161) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 161 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143448 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE0_top.v(166) " "Output port \"FL_WE_N\" at DE0_top.v(166) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143448 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE0_top.v(167) " "Output port \"FL_RST_N\" at DE0_top.v(167) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143448 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE0_top.v(168) " "Output port \"FL_OE_N\" at DE0_top.v(168) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143448 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE0_top.v(169) " "Output port \"FL_CE_N\" at DE0_top.v(169) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 169 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143448 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N DE0_top.v(170) " "Output port \"FL_WP_N\" at DE0_top.v(170) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143448 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_BYTE_N DE0_top.v(171) " "Output port \"FL_BYTE_N\" at DE0_top.v(171) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143448 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON DE0_top.v(175) " "Output port \"LCD_BLON\" at DE0_top.v(175) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143448 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE0_top.v(176) " "Output port \"LCD_RW\" at DE0_top.v(176) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143448 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE0_top.v(177) " "Output port \"LCD_EN\" at DE0_top.v(177) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143448 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE0_top.v(178) " "Output port \"LCD_RS\" at DE0_top.v(178) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143448 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_top.v(183) " "Output port \"SD_CLK\" at DE0_top.v(183) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 183 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143448 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE0_top.v(191) " "Output port \"VGA_HS\" at DE0_top.v(191) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143448 "|DE0_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE0_top.v(192) " "Output port \"VGA_VS\" at DE0_top.v(192) has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1574277143449 "|DE0_top"}
{ "Warning" "WSGN_SEARCH_FILE" "button_debouncer.v 1 1 " "Using design file button_debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_debouncer.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/button_debouncer.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574277143474 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1574277143474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:button_debouncer_inst0 " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:button_debouncer_inst0\"" {  } { { "DE0_top.v" "button_debouncer_inst0" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574277143476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 button_debouncer.v(78) " "Verilog HDL assignment warning at button_debouncer.v(78): truncated value with size 32 to match size of target (1)" {  } { { "button_debouncer.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/button_debouncer.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143488 "|DE0_top|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(79) " "Verilog HDL assignment warning at button_debouncer.v(79): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/button_debouncer.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143488 "|DE0_top|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(88) " "Verilog HDL assignment warning at button_debouncer.v(88): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/button_debouncer.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143488 "|DE0_top|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(90) " "Verilog HDL assignment warning at button_debouncer.v(90): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/button_debouncer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143488 "|DE0_top|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WSGN_SEARCH_FILE" "seg7_lut.v 1 1 " "Using design file seg7_lut.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "seg7_lut.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/seg7_lut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574277143511 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1574277143511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:SEG0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:SEG0\"" {  } { { "DE0_top.v" "SEG0" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574277143513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core_de0 " "Elaborating entity \"core\" for hierarchy \"core:core_de0\"" {  } { { "DE0_top.v" "core_de0" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574277143527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit core:core_de0\|controlUnit:controlUnit_inst " "Elaborating entity \"controlUnit\" for hierarchy \"core:core_de0\|controlUnit:controlUnit_inst\"" {  } { { "../../src/core/core.v" "controlUnit_inst" { Text "D:/RV32i-Verilog/src/core/core.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574277143615 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(340) " "Verilog HDL assignment warning at core_control_unit.v(340): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143620 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(346) " "Verilog HDL assignment warning at core_control_unit.v(346): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143620 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(354) " "Verilog HDL assignment warning at core_control_unit.v(354): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143620 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(366) " "Verilog HDL assignment warning at core_control_unit.v(366): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143621 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(382) " "Verilog HDL assignment warning at core_control_unit.v(382): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143621 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(391) " "Verilog HDL assignment warning at core_control_unit.v(391): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143621 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(400) " "Verilog HDL assignment warning at core_control_unit.v(400): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143621 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(405) " "Verilog HDL assignment warning at core_control_unit.v(405): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143621 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(419) " "Verilog HDL assignment warning at core_control_unit.v(419): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143621 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(427) " "Verilog HDL assignment warning at core_control_unit.v(427): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143622 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(433) " "Verilog HDL assignment warning at core_control_unit.v(433): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143622 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(434) " "Verilog HDL assignment warning at core_control_unit.v(434): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143622 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(436) " "Verilog HDL assignment warning at core_control_unit.v(436): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143622 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(437) " "Verilog HDL assignment warning at core_control_unit.v(437): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143622 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(440) " "Verilog HDL assignment warning at core_control_unit.v(440): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143622 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(441) " "Verilog HDL assignment warning at core_control_unit.v(441): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143622 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(444) " "Verilog HDL assignment warning at core_control_unit.v(444): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143622 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(445) " "Verilog HDL assignment warning at core_control_unit.v(445): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143623 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(448) " "Verilog HDL assignment warning at core_control_unit.v(448): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143623 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(449) " "Verilog HDL assignment warning at core_control_unit.v(449): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143623 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(466) " "Verilog HDL assignment warning at core_control_unit.v(466): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143624 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(468) " "Verilog HDL assignment warning at core_control_unit.v(468): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143624 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(475) " "Verilog HDL assignment warning at core_control_unit.v(475): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143625 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(476) " "Verilog HDL assignment warning at core_control_unit.v(476): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143625 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(477) " "Verilog HDL assignment warning at core_control_unit.v(477): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143625 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(478) " "Verilog HDL assignment warning at core_control_unit.v(478): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143625 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(479) " "Verilog HDL assignment warning at core_control_unit.v(479): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143625 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(498) " "Verilog HDL assignment warning at core_control_unit.v(498): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143625 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(500) " "Verilog HDL assignment warning at core_control_unit.v(500): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143626 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(510) " "Verilog HDL assignment warning at core_control_unit.v(510): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143626 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(514) " "Verilog HDL assignment warning at core_control_unit.v(514): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143626 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(518) " "Verilog HDL assignment warning at core_control_unit.v(518): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143626 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(530) " "Verilog HDL assignment warning at core_control_unit.v(530): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143626 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(536) " "Verilog HDL assignment warning at core_control_unit.v(536): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143626 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(537) " "Verilog HDL assignment warning at core_control_unit.v(537): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143626 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(538) " "Verilog HDL assignment warning at core_control_unit.v(538): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143627 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(539) " "Verilog HDL assignment warning at core_control_unit.v(539): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143627 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(540) " "Verilog HDL assignment warning at core_control_unit.v(540): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143627 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(541) " "Verilog HDL assignment warning at core_control_unit.v(541): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143627 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(543) " "Verilog HDL assignment warning at core_control_unit.v(543): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143627 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(544) " "Verilog HDL assignment warning at core_control_unit.v(544): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143627 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(559) " "Verilog HDL assignment warning at core_control_unit.v(559): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143627 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(560) " "Verilog HDL assignment warning at core_control_unit.v(560): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143627 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(561) " "Verilog HDL assignment warning at core_control_unit.v(561): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143628 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(562) " "Verilog HDL assignment warning at core_control_unit.v(562): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143628 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(563) " "Verilog HDL assignment warning at core_control_unit.v(563): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143628 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(564) " "Verilog HDL assignment warning at core_control_unit.v(564): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143628 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(565) " "Verilog HDL assignment warning at core_control_unit.v(565): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143628 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(566) " "Verilog HDL assignment warning at core_control_unit.v(566): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143628 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(594) " "Verilog HDL assignment warning at core_control_unit.v(594): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143628 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(598) " "Verilog HDL assignment warning at core_control_unit.v(598): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143628 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(602) " "Verilog HDL assignment warning at core_control_unit.v(602): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143628 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(606) " "Verilog HDL assignment warning at core_control_unit.v(606): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143629 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(610) " "Verilog HDL assignment warning at core_control_unit.v(610): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143629 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(614) " "Verilog HDL assignment warning at core_control_unit.v(614): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "D:/RV32i-Verilog/src/core/core_control_unit.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1574277143629 "|DE0_top|core:core_de0|controlUnit:controlUnit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter core:core_de0\|programCounter:program_counter_inst " "Elaborating entity \"programCounter\" for hierarchy \"core:core_de0\|programCounter:program_counter_inst\"" {  } { { "../../src/core/core.v" "program_counter_inst" { Text "D:/RV32i-Verilog/src/core/core.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574277143664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile core:core_de0\|regFile:reg_file_inst " "Elaborating entity \"regFile\" for hierarchy \"core:core_de0\|regFile:reg_file_inst\"" {  } { { "../../src/core/core.v" "reg_file_inst" { Text "D:/RV32i-Verilog/src/core/core.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574277143690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "executionUnit core:core_de0\|executionUnit:exec_unit_inst " "Elaborating entity \"executionUnit\" for hierarchy \"core:core_de0\|executionUnit:exec_unit_inst\"" {  } { { "../../src/core/core.v" "exec_unit_inst" { Text "D:/RV32i-Verilog/src/core/core.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574277143842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu core:core_de0\|executionUnit:exec_unit_inst\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"core:core_de0\|executionUnit:exec_unit_inst\|alu:ALU\"" {  } { { "../../src/core/core_execution_unit/core_execution_unit.v" "ALU" { Text "D:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574277143880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lis core:core_de0\|executionUnit:exec_unit_inst\|lis:LIS " "Elaborating entity \"lis\" for hierarchy \"core:core_de0\|executionUnit:exec_unit_inst\|lis:LIS\"" {  } { { "../../src/core/core_execution_unit/core_execution_unit.v" "LIS" { Text "D:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574277143932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "br core:core_de0\|executionUnit:exec_unit_inst\|br:BR " "Elaborating entity \"br\" for hierarchy \"core:core_de0\|executionUnit:exec_unit_inst\|br:BR\"" {  } { { "../../src/core/core_execution_unit/core_execution_unit.v" "BR" { Text "D:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574277143957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crs_unit core:core_de0\|crs_unit:crs_unit_inst " "Elaborating entity \"crs_unit\" for hierarchy \"core:core_de0\|crs_unit:crs_unit_inst\"" {  } { { "../../src/core/core.v" "crs_unit_inst" { Text "D:/RV32i-Verilog/src/core/core.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574277143977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer core:core_de0\|crs_unit:crs_unit_inst\|timer:timer_inst " "Elaborating entity \"timer\" for hierarchy \"core:core_de0\|crs_unit:crs_unit_inst\|timer:timer_inst\"" {  } { { "../../src/core/core_csr_unit/core_csr_unit.v" "timer_inst" { Text "D:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574277144026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:mem_data_de0 " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:mem_data_de0\"" {  } { { "DE0_top.v" "mem_data_de0" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574277144052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "progMem progMem:mem_prog_de0 " "Elaborating entity \"progMem\" for hierarchy \"progMem:mem_prog_de0\"" {  } { { "DE0_top.v" "mem_prog_de0" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574277144402 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144415 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144415 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144415 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144415 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144415 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144415 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144415 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144415 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144416 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144416 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144416 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144416 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144416 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144416 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144416 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144416 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144416 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144416 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144416 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144416 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144416 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144417 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144417 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144417 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144417 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144417 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144417 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144417 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144417 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144417 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144417 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144418 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144418 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144418 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144418 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144418 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144418 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144418 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144418 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144418 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144418 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144418 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144418 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144419 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144419 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144419 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144419 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144419 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144419 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144419 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144419 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144419 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144419 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144419 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144419 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144419 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144420 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144420 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144420 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144420 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144420 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144420 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144420 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144420 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144420 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144420 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144420 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144420 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144420 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144420 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144421 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144421 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144421 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144421 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144421 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144421 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144421 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144421 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144421 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144421 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144421 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144421 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144421 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144422 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144422 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144422 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144422 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144422 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144422 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144422 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144422 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144422 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144422 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144422 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144422 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144422 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144422 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144423 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144423 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144423 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144423 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144423 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144423 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144423 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144423 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144423 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144423 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144423 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144423 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144423 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144424 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144424 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144424 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144424 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144424 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144424 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144424 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144424 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144424 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144424 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144424 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144424 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144424 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144424 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144425 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144425 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144425 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144425 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144425 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144425 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144425 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144425 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144425 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144425 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144425 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144426 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144426 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144426 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144426 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144426 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144426 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144426 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144426 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144426 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144427 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144427 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144427 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144427 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144427 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144427 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144427 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144427 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144427 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144427 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144428 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144428 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144428 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144428 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144428 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144428 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144428 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144428 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144428 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144429 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144429 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144429 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144430 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144430 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144430 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144430 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144430 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144430 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144430 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144430 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144430 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144430 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144431 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144431 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144431 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144431 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144431 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144431 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144431 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144431 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144431 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144432 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144432 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144432 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144432 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144432 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144432 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144432 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144432 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144432 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144432 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144433 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144433 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144433 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144433 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144433 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144433 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144433 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144433 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144434 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144434 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144434 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144434 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144434 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144434 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144434 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144434 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144434 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144435 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144436 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144436 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144436 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144436 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144436 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144437 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144437 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144437 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144437 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144437 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144437 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144437 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144437 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144437 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144438 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144438 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144438 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144438 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144438 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144438 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144438 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144438 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144438 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144438 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144439 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144439 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144439 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144439 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144439 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144439 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144439 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144439 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144439 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144439 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144440 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144440 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144440 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144440 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144440 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144440 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144440 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144440 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144440 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144441 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144441 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144441 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144441 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144441 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144441 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144441 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144441 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144441 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144442 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144442 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144442 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144442 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144442 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144442 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144442 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144442 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144442 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144443 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144443 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144443 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144443 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144443 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144443 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144443 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144443 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144443 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144443 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144444 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144444 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144444 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144444 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144444 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144444 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144444 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144444 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144444 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144444 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144445 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144445 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144445 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144445 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144445 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144445 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144445 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144445 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144445 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144446 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144446 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144446 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144446 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144446 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144446 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144446 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144446 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144446 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144446 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144447 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144447 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144447 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144447 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144447 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144447 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144447 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144447 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144447 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144448 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144448 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144448 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144448 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144448 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144448 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144448 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144448 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144448 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144448 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144449 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144449 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144449 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144449 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144449 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144449 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144449 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144449 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144449 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144450 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144450 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144450 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144450 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144450 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144450 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144450 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144450 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144450 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144451 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144451 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144451 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144451 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144451 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144451 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144451 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144451 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144452 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144452 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144453 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144453 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144453 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144453 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144454 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144454 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144454 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144454 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144454 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144455 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144455 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144455 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144455 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144455 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144455 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144456 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144456 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144456 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144456 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144456 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144457 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144457 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144457 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144457 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144458 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144458 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144458 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144458 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144458 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144459 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144459 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144459 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144459 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144459 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144459 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144460 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144460 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144460 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144460 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144460 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144461 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144461 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144461 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144461 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144461 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144461 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144461 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144461 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144461 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144461 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144462 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144462 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144462 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144462 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144462 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144462 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144462 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144462 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144462 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144463 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144463 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144463 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144463 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144463 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144463 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144463 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144463 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144463 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144464 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144464 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144464 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144464 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144464 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144464 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144464 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144464 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144464 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144464 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144465 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144465 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144465 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144465 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144465 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144465 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144465 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144465 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144466 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144466 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144466 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144466 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144466 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144466 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144466 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144466 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144466 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144467 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144467 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144467 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144467 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144467 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144467 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144467 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144467 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144467 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144467 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144468 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144468 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144468 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144468 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144468 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144468 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144468 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144469 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144469 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144469 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144469 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144469 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144469 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144469 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144469 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144469 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144470 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144470 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144470 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144470 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144470 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144470 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144470 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144470 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144470 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144471 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144471 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144471 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144471 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144471 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144471 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144471 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144471 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144471 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144471 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144472 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144472 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144472 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144472 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144472 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144472 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144472 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144472 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144472 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144473 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144473 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144473 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144473 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144473 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144473 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144473 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144473 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144474 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144474 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144474 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144474 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144474 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144474 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144474 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144474 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144474 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144475 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144475 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144475 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144475 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144475 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144475 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144475 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144475 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144475 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144476 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144476 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144476 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144476 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144476 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144476 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144476 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144476 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144476 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144477 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144477 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144477 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144477 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144477 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144477 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144477 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144477 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144477 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144478 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144478 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144478 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144478 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144478 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144478 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144478 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144478 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144478 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144479 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144479 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144479 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144479 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144479 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144479 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144479 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144479 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144479 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144480 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144480 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144480 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144480 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144480 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144480 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144480 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144480 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144480 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144481 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144481 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144481 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144481 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144481 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144481 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144481 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144481 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144482 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144482 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144482 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144482 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144482 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144482 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144482 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144482 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144482 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144483 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144483 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144483 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144483 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144483 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144483 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144483 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144483 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144483 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144484 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144484 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144484 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144484 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144484 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144484 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144484 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144484 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144484 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144485 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144485 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144485 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144485 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144485 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144485 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144485 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144485 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144485 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144486 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144486 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144486 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144486 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144486 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144486 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144486 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144486 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144486 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144487 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144487 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144487 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144487 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144487 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144487 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144487 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144487 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144487 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144488 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144488 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144488 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144488 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144488 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144488 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144488 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144488 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144488 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144489 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144489 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144489 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144489 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144489 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144489 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144489 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144489 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144490 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144490 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144490 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144490 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144490 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144490 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144490 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144490 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144490 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144491 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144491 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144491 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144491 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144492 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144492 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144492 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144492 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144492 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144492 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144492 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144492 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144492 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144493 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144493 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144493 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144493 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144493 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144493 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144493 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144493 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144494 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144494 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144494 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144494 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144494 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144494 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144494 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144494 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144494 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144495 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144495 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144495 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144495 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144495 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144495 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144495 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144495 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144495 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144496 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144496 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144496 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144496 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144496 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144496 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144496 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144496 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144496 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144497 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144497 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144497 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144497 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144497 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144497 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144497 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144498 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144498 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144498 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144498 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144498 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144498 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144498 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144498 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144499 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144499 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144499 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144499 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144499 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144499 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144499 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144499 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144499 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144499 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144499 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144499 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144499 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144500 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144500 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144500 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144500 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144500 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144500 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144500 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144500 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144501 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144501 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144501 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144501 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144501 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144501 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144501 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144501 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144502 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144502 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144502 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144502 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144502 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144502 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144502 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144503 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144503 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144503 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144503 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144503 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144503 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144503 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144503 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144504 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144504 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144504 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144504 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144505 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144505 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144505 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144505 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144505 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144506 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144506 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144506 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144506 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144506 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144507 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144507 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144507 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144507 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144507 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144507 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144507 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144507 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144507 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144507 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144507 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144508 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144508 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144508 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144508 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144508 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144508 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144508 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144508 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144508 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144508 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144508 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144509 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144509 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144509 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144509 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144509 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144509 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144509 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144509 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144509 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144509 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144509 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144510 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144510 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144510 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144510 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144510 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144510 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144510 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144510 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144510 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144510 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144510 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144510 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144511 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144511 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144511 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144511 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144511 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144511 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144511 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144511 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144511 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144511 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144511 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144512 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144512 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144512 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144512 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144512 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144512 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144512 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144512 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144512 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144512 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144512 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144513 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144513 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144513 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144513 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144513 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144513 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144513 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144513 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144513 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144513 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144514 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144514 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144514 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144514 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144514 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144514 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144514 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144514 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144514 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144514 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144514 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144515 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144515 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144515 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144515 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144515 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144515 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144515 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144515 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144515 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144515 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144515 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144516 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144516 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144516 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144516 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144516 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144516 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144516 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144516 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144516 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144516 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144517 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144517 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144517 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144517 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144517 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144517 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144517 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144517 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144517 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144517 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144517 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144518 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144519 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144520 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144520 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144520 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144521 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144521 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144521 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144521 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144521 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144521 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144522 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144522 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144522 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144522 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144522 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144522 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144522 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144522 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144523 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144523 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144523 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144523 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144523 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144523 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144523 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144524 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144524 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144524 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144524 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144524 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144524 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144524 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144524 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144525 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144525 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144525 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144525 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144525 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144525 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144525 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144525 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144526 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144526 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144526 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144526 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144526 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144526 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144526 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144526 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144527 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144527 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144527 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144527 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144527 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144527 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144527 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144527 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144527 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144528 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144528 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144528 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144528 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144528 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144528 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144528 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144528 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144529 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144529 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144529 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144529 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144529 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144529 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144529 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144530 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144530 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144530 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144530 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144530 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144530 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144530 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144530 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144530 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144531 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144531 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144531 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144531 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144531 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144531 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144531 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144531 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144531 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144532 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144532 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144532 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144532 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144532 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144532 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144532 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144532 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144533 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144533 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144533 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144533 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144533 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144533 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144533 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144533 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144534 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144534 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144534 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144534 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144534 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144534 "|DE0_top|progMem:mem_prog_de0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574277144535 "|DE0_top|progMem:mem_prog_de0"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock_to_core " "Found clock multiplexer clock_to_core" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 226 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1574277145389 "|DE0_top|clock_to_core"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock_to_core~synth " "Found clock multiplexer clock_to_core~synth" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 226 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1574277145389 "|DE0_top|clock_to_core"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1574277145389 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 150 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[8\] " "Bidir \"FL_DQ\[8\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[9\] " "Bidir \"FL_DQ\[9\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[10\] " "Bidir \"FL_DQ\[10\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[11\] " "Bidir \"FL_DQ\[11\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[12\] " "Bidir \"FL_DQ\[12\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[13\] " "Bidir \"FL_DQ\[13\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[14\] " "Bidir \"FL_DQ\[14\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 163 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ15_AM1 " "Bidir \"FL_DQ15_AM1\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 164 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT0 " "Bidir \"SD_DAT0\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 180 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Bidir \"SD_DAT3\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 181 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 182 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBDAT " "Bidir \"PS2_KBDAT\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 186 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBCLK " "Bidir \"PS2_KBCLK\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 187 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSDAT " "Bidir \"PS2_MSDAT\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 188 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSCLK " "Bidir \"PS2_MSCLK\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 189 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[0\] " "Bidir \"GPIO0_D\[0\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[1\] " "Bidir \"GPIO0_D\[1\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[2\] " "Bidir \"GPIO0_D\[2\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[3\] " "Bidir \"GPIO0_D\[3\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[4\] " "Bidir \"GPIO0_D\[4\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[5\] " "Bidir \"GPIO0_D\[5\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[6\] " "Bidir \"GPIO0_D\[6\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[7\] " "Bidir \"GPIO0_D\[7\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[8\] " "Bidir \"GPIO0_D\[8\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[9\] " "Bidir \"GPIO0_D\[9\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[10\] " "Bidir \"GPIO0_D\[10\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[11\] " "Bidir \"GPIO0_D\[11\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[12\] " "Bidir \"GPIO0_D\[12\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[13\] " "Bidir \"GPIO0_D\[13\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[14\] " "Bidir \"GPIO0_D\[14\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[15\] " "Bidir \"GPIO0_D\[15\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[16\] " "Bidir \"GPIO0_D\[16\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[17\] " "Bidir \"GPIO0_D\[17\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[18\] " "Bidir \"GPIO0_D\[18\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[19\] " "Bidir \"GPIO0_D\[19\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[20\] " "Bidir \"GPIO0_D\[20\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[21\] " "Bidir \"GPIO0_D\[21\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[22\] " "Bidir \"GPIO0_D\[22\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[23\] " "Bidir \"GPIO0_D\[23\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[24\] " "Bidir \"GPIO0_D\[24\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[25\] " "Bidir \"GPIO0_D\[25\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[26\] " "Bidir \"GPIO0_D\[26\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[27\] " "Bidir \"GPIO0_D\[27\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[28\] " "Bidir \"GPIO0_D\[28\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[29\] " "Bidir \"GPIO0_D\[29\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[30\] " "Bidir \"GPIO0_D\[30\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[31\] " "Bidir \"GPIO0_D\[31\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 199 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[0\] " "Bidir \"GPIO1_D\[0\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[1\] " "Bidir \"GPIO1_D\[1\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[2\] " "Bidir \"GPIO1_D\[2\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[3\] " "Bidir \"GPIO1_D\[3\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[4\] " "Bidir \"GPIO1_D\[4\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[5\] " "Bidir \"GPIO1_D\[5\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[6\] " "Bidir \"GPIO1_D\[6\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[7\] " "Bidir \"GPIO1_D\[7\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[8\] " "Bidir \"GPIO1_D\[8\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[9\] " "Bidir \"GPIO1_D\[9\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[10\] " "Bidir \"GPIO1_D\[10\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[11\] " "Bidir \"GPIO1_D\[11\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[12\] " "Bidir \"GPIO1_D\[12\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[13\] " "Bidir \"GPIO1_D\[13\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[14\] " "Bidir \"GPIO1_D\[14\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[15\] " "Bidir \"GPIO1_D\[15\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[16\] " "Bidir \"GPIO1_D\[16\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[17\] " "Bidir \"GPIO1_D\[17\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[18\] " "Bidir \"GPIO1_D\[18\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[19\] " "Bidir \"GPIO1_D\[19\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[20\] " "Bidir \"GPIO1_D\[20\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[21\] " "Bidir \"GPIO1_D\[21\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[22\] " "Bidir \"GPIO1_D\[22\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[23\] " "Bidir \"GPIO1_D\[23\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[24\] " "Bidir \"GPIO1_D\[24\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[25\] " "Bidir \"GPIO1_D\[25\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[26\] " "Bidir \"GPIO1_D\[26\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[27\] " "Bidir \"GPIO1_D\[27\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[28\] " "Bidir \"GPIO1_D\[28\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[29\] " "Bidir \"GPIO1_D\[29\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[30\] " "Bidir \"GPIO1_D\[30\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1_D\[31\] " "Bidir \"GPIO1_D\[31\]\" has no driver" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1574277153764 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1574277153764 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/mem/mem_data.v" "" { Text "D:/RV32i-Verilog/src/mem/mem_data.v" 70 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1574277153913 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1574277153913 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[0\] GND " "Pin \"HEX2_D\[0\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|HEX2_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[1\] GND " "Pin \"HEX2_D\[1\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|HEX2_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[2\] GND " "Pin \"HEX2_D\[2\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|HEX2_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[3\] GND " "Pin \"HEX2_D\[3\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|HEX2_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[4\] GND " "Pin \"HEX2_D\[4\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|HEX2_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[5\] GND " "Pin \"HEX2_D\[5\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|HEX2_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[6\] VCC " "Pin \"HEX2_D\[6\]\" is stuck at VCC" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|HEX2_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_DP VCC " "Pin \"HEX2_DP\" is stuck at VCC" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|HEX2_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_DP VCC " "Pin \"HEX3_DP\" is stuck at VCC" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|HEX3_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_BYTE_N GND " "Pin \"FL_BYTE_N\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|FL_BYTE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_CLKOUT\[0\] GND " "Pin \"GPIO0_CLKOUT\[0\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|GPIO0_CLKOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0_CLKOUT\[1\] GND " "Pin \"GPIO0_CLKOUT\[1\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|GPIO0_CLKOUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO1_CLKOUT\[0\] GND " "Pin \"GPIO1_CLKOUT\[0\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|GPIO1_CLKOUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO1_CLKOUT\[1\] GND " "Pin \"GPIO1_CLKOUT\[1\]\" is stuck at GND" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574277158245 "|DE0_top|GPIO1_CLKOUT[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1574277158245 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1574277158815 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/RV32i-Verilog/Quartus/DE0_Demo/output_files/DE0_top.map.smsg " "Generated suppressed messages file D:/RV32i-Verilog/Quartus/DE0_Demo/output_files/DE0_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1574277164725 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574277165305 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574277165305 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_2 " "No output dependent on input pin \"CLOCK_50_2\"" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574277166108 "|DE0_top|CLOCK_50_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ORG_BUTTON\[1\] " "No output dependent on input pin \"ORG_BUTTON\[1\]\"" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 130 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574277166108 "|DE0_top|ORG_BUTTON[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574277166108 "|DE0_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574277166108 "|DE0_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574277166108 "|DE0_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574277166108 "|DE0_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574277166108 "|DE0_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574277166108 "|DE0_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574277166108 "|DE0_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574277166108 "|DE0_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574277166108 "|DE0_top|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574277166108 "|DE0_top|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 172 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574277166108 "|DE0_top|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574277166108 "|DE0_top|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[0\] " "No output dependent on input pin \"GPIO0_CLKIN\[0\]\"" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574277166108 "|DE0_top|GPIO0_CLKIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[1\] " "No output dependent on input pin \"GPIO0_CLKIN\[1\]\"" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574277166108 "|DE0_top|GPIO0_CLKIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[0\] " "No output dependent on input pin \"GPIO1_CLKIN\[0\]\"" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 200 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574277166108 "|DE0_top|GPIO1_CLKIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[1\] " "No output dependent on input pin \"GPIO1_CLKIN\[1\]\"" {  } { { "DE0_top.v" "" { Text "D:/RV32i-Verilog/Quartus/DE0_Demo/DE0_top.v" 200 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574277166108 "|DE0_top|GPIO1_CLKIN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1574277166108 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5390 " "Implemented 5390 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574277166116 ""} { "Info" "ICUT_CUT_TM_OPINS" "118 " "Implemented 118 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574277166116 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "111 " "Implemented 111 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1574277166116 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5138 " "Implemented 5138 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574277166116 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574277166116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 320 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 320 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4633 " "Peak virtual memory: 4633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574277166206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 20:12:46 2019 " "Processing ended: Wed Nov 20 20:12:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574277166206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574277166206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574277166206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574277166206 ""}
