* PSpice Model Editor - Version 17.4.0

*$
* TPS7H4010
*****************************************************************************
* (C) Copyright 2017 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: TPS7H4010
* Date: 19OCT2020
* Model Type: TRANSIENT 
* Simulator: PSPICE
* Simulator Version: 17.4.0.s012
* EVM Order Number: TPS7H4010EVM
* EVM Users Guide: SNVU744 - October 2020
* Datasheet: SNVSBL0 - November 2020
* Topologies Supported: BUCK,IBB
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
*
* 1. The following features have been modeled
*      a. Frequency foldback during soft-start
*      b. Current foldback
*      c. Current limit, Hiccup
*      d. IBB compatible
*      e. PGOOD functionality
* 2. The operating quiescent current and thermal shutdown characteristics have not been modeled.
*
*****************************************************************************
.SUBCKT TPS7H4010_TRANS AGND BIAS CBOOT DAP ENABLE FB NC_0 NC_1 NC_2 NC_3 NC_4 NC_5 NC_6 NC_7 PGND_0 PGND_1 PGND_2
+  PGND_3 PGOOD RT SS_TRK SW_0 SW_1 SW_2 SW_3 SW_4 SYNC VCC VIN_0 VIN_1 VIN_2  PARAMS: MODE=0 FASTSS=1
R_R17         PGND PGND_0  1m  
X_U7_U621         VIN_1 BIAS U7_BIAS_OK U7_N16735566 MUX2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U7_U615         VCC U7_N16735320 U7_N16735276 U7_VCC_OK COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U7_U614         EN U7_N16735086 U7_N16735008 U7_EN_OK COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U7_ABM1         VCC 0 VALUE { IF (V(U7_ENABLE_VCC)>0.5,  
+ IF(V(U7_N16735566)>3.15,3.15,V(U7_N16735566)),0)   }
V_U7_V13         U7_N16760362 0 1.15
V_U7_V9         U7_N16735320 0 3.14
V_U7_V7         U7_N16735086 0 1.196
V_U7_V14         U7_N16760414 0 0.85
X_U7_U618         U7_VCC_OK U7_VCCOK_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U617         U7_EN_OK U7_ENOK_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U7_V12         U7_N16735188 0  
+PULSE {1-MODE} 0 1u 1n 1n 1 2
X_U7_U620         BIAS U7_N16735430 U7_N16735502 U7_BIAS_OK COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U7_V10         U7_N16735430 0 3.2
V_U7_V6         U7_N16735008 0 100m
V_U7_V11         U7_N16735502 0 0.1
V_U7_V8         U7_N16735276 0 0.5
X_U7_U622         U7_ENOK_B U7_ENOK_B U7_VCCOK_B U7_N16735188 SDWN
+  OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U7_U623         EN U7_N16760362 U7_N16760414 U7_ENABLE_VCC COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_V14         U1_N16747077 0 1.35
X_U1_U679         U1_TOFFTIMERINPUT U1_N16750859 TOFFBAR COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U1_C7         0 FBI  .7p  
E_U1_ABM1         U1_N16755741 0 VALUE { LIMIT((V(VREF) * 4.05),3.3,0)    }
D_U1_D13         U1_VCOMP U1_5V D_D 
X_U1_F1    U1_5V U1_N16752851 U1_TOFFTIMERINPUT 0 ERROR_AMPLIFIER_mod_U1_F1 
E_U1_E2         U1_N16745950 0 U1_VCOMP 0 0.9
C_U1_C4         0 U1_N16746537  .4p  
G_U1_ABM2I1         U1_5V U1_VCOMP VALUE { LIMIT((V(VREF) - V(FBI))*33u,
+  -3u,3u)    }
I_U1_I1         U1_5V U1_TOFFTIMERINPUT DC 1u  
V_U1_V12         U1_N16750859 0 0.9
X_U1_S1    U1_N16753555 0 U1_VCOMP 0 ERROR_AMPLIFIER_mod_U1_S1 
R_U1_R2         U1_N16746735 U1_N16746537  397k  
X_U1_U681         COMP U1_N16755176 COMP_OCP COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
E_U1_E3         COMP 0 U1_N16746537 0 1
V_U1_V9         U1_N16745950 U1_N16746735 612m
C_U1_C5         U1_N16750089 0  2p  
G_U1_ABM2I3         U1_N16752851 U1_VCOMP VALUE { LIMIT((V(U1_N16747345) -
+  V(COMP))*35m, 0,20u)    }
V_U1_V15         U1_N16755176 0 1.38
X_U1_S2    U1_N16750466 0 U1_N16750089 0 ERROR_AMPLIFIER_mod_U1_S2 
R_U1_R5         U1_N16751639 U1_VCOMP  500k  
X_U1_U680         HICCUP HICCUP U1_N16753555 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U1_ABM2I2         U1_VCOMP 0 VALUE { LIMIT((V(COMP) - V(U1_N16747077))*35m,
+  0,50u)    }
D_U1_D14         0 U1_VCOMP D_D 
V_U1_V11         U1_5V 0 10
C_U1_C6         0 U1_N16751639  31.85p  
G_U1_ABM2I4         U1_VCOMP 0 VALUE { LIMIT((V(COMP) - V(U1_N16755741))*35m,
+  0,30u)    }
R_U1_R3         U1_N16750089 U1_TOFFTIMERINPUT  990k  
D_U1_D11         U1_TOFFTIMERINPUT U1_5V D_D 
R_U1_R4         0 U1_N16750089  1G  
V_U1_V10         U1_N16747345 0 150m
D_U1_D10         0 U1_TOFFTIMERINPUT D_D 
R_U1_R6         FBI FBI  200k  
X_U1_U678         CONT RMPOK U1_N16750466 NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_R18         PGND PGND_1  1m  
E_E1         FBI 0 FB AGND 1
X_U5_U611         U5_N16864724 U5_H_END INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=5u
X_U5_U626         U5_N16873419 U5_N16873419 U5_HICCUP_N PGOOD_EN U5_N16815454
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U153         U5_N16875012 U5_N16873419 one_shot PARAMS:  T=20  
V_U5_V5         U5_N16873139 0  
+PWL 0 1 100u 1 101u 0 
X_U5_U607         U5_N16777841 U5_N16777837 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10u
R_U5_R8         U5_N16777841 HICCUP  1  
X_U5_U608         U5_N16777841 U5_N16777837 U5_N16777926 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U5_V4         U5_N16778004 0 1
C_U5_C7         0 U5_N16778000  4.8u IC=0 
G_U5_G3         0 U5_N16777880 U5_N16815454 0 100m
X_U5_U628         U5_N16875006 PH1 U5_N16875012 N16875009 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U5_U2_R1         U5_N16793743 U5_U2_N00780  144.3001443  
C_U5_U2_C1         0 U5_U2_N00780  1n  
X_U5_U2_U621         U5_U2_N00140 U5_U2_N00220 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U2_U607         U5_U2_N00140 U5_U2_N03610 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_U5_U2_U618         U5_U2_N00220 U5_U2_N02470 U5_N16792752 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U5_U2_D1         U5_N16793743 U5_U2_N00780 D_D1 
X_U5_U2_U620         U5_N16793743 U5_U2_N00780 U5_U2_N00140 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U2_U608         U5_U2_N03610 U5_U2_N02470 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_U5_U609         U5_N16777880 U5_N16777884 U5_N16777867 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
G_U5_G4         0 U5_N16778000 HICCUP 0 {0.1m* (1 + 9*FASTSS)}
X_U5_U610         U5_N16777952 U5_N16864724 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=5u
X_U5_S4    U5_H_END 0 U5_N16778000 0 HICCUP1_U5_S4 
E_U5_ABM9         U5_N16793743 0 VALUE { {IF(V(COMP) > 1,1,0)}    }
X_U5_U629         UVP TOFF_TIMEOUT U5_N16875006 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U5_V2         U5_N16777884 0 128
C_U5_C5         0 U5_N16777841  1n  
X_U5_U612         U5_N16778000 U5_N16778004 U5_N16777947 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U5_R5         U5_N16777952 U5_N16777947  1  
X_U5_S3    U5_N16777933 0 U5_N16777880 0 HICCUP1_U5_S3 
X_U5_U30         U5_N16777867 U5_H_END HICCUP U5_HICCUP_N srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U5_C6         0 U5_N16777880  2n IC=0 
C_U5_C8         0 U5_N16777952  1n  
X_U5_U627         U5_N16792752 U5_N16873139 U5_N16777926 U5_N16777933
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U619         U10_N16817296 FBI U10_N16817256 U10_N16819234
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_U617         HICCUP U10_N16818724 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U10_V6         U10_N16817256 0 15m
X_U10_U625         SS_DONE U10_N16819234 UVP AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U10_ABM6         PGOOD_EN 0 VALUE { if ( V(U10_TDELAY) > 0.5 , 1, 0)    }
X_U10_U621         U10_N16818724 U10_N16818947 U10_HICC_RES AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U10_C161         0 U10_TDELAY  1n  
X_U10_S20    U10_N16799779 0 U10_TDELAY 0 PGOOD_U10_S20 
X_U10_U622         U10_N16818724 U10_N16818942 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U10_V2         U10_N16787180 0 900m
R_U10_R285         U10_TONMIN U10_TDELAY  100k  
E_U10_ABM3         U10_PG 0 VALUE { IF( V(PGOODDEL) > 0.5 | {MODE}>0.5,  
+ V(U10_GLITCH),1 )   }
V_U10_V3         U10_N16627165 0 1.1
V_U10_V7         U10_N16817296 0 .4
X_U10_S19    PGOOD_EN AGND PGOOD AGND PGOOD_U10_S19 
X_U10_U614         U10_N16627165 FBI U10_N16626981 U10_OVP_N COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_U623         U10_OVP_N OVP INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U10_V1         U10_N16625533 0 10m
X_U10_U1_U827         U10_U1_N00420 0 U10_U1_PULSEHI AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U10_U1_C178         0 U10_U1_N02680  1n  
C_U10_U1_C177         0 U10_U1_N00242  1n  
X_U10_U1_U825         U10_U1_PULSEHI U10_U1_N00242 0 N00452 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U10_U1_R286         U10_PG U10_U1_N02680  36k  
X_U10_U1_U826         0 U10_U1_N00420 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=50n
D_U10_U1_D10         U10_U1_PULSEHI U10_U1_N00242 D_D1 
R_U10_U1_R285         U10_U1_PULSEHI U10_U1_N00242  28.86002886k  
X_U10_U1_U828         U10_U1_N02680 U10_TONMIN BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_U10_V5         U10_N16805765 0 1
X_U10_U624         UVP U10_HICC_RES U10_UVP_LATCH U10_UVP_N
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_U613         U10_N16787180 FBI U10_N16625533 U10_UVPPGOOD
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_S21    U10_N16803363 0 U10_TDELAY U10_N16805765 PGOOD_U10_S21 
R_U10_U2_R1         PGOOD_EN U10_U2_N00780  144.3001443  
C_U10_U2_C1         0 U10_U2_N00780  1n  
X_U10_U2_U621         U10_U2_N00140 U10_U2_N00220 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_U2_U607         U10_U2_N00140 U10_U2_N03610 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_U10_U2_U618         U10_U2_N00220 U10_U2_N02470 U10_N16799779 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U10_U2_D1         PGOOD_EN U10_U2_N00780 D_D1 
X_U10_U2_U620         PGOOD_EN U10_U2_N00780 U10_U2_N00140 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U2_U608         U10_U2_N03610 U10_U2_N02470 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
V_U10_V4         U10_N16626981 0 10m
X_U10_U618         U10_UVPPGOOD OVP U10_GLITCH OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_U3_U607         PGOOD_EN U10_U3_N04955 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=50n
X_U10_U3_U618         PGOOD_EN U10_U3_N04955 U10_N16803363 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U10_C162         0 U10_N16818947  1n  
R_U10_R286         U10_N16818942 U10_N16818947  1k  
X_U3_S30    U3_RMPOKBAR 0 U3_N33130 U3_RAMP Oscillator_mod_U3_S30 
C_U3_C6         0 U3_N16792801  3n IC=0 
X_U3_U680         SS_DONE U3_FPWMFORCE FPWM_GATE AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U146         HICCUP SDWN U3_N16793408 NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U609         U3_N16792801 U3_N16792805 U3_N16792798 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U1         U3_N16868915 VIN_1 U3_N004973 U3_SYNC_VINB COMPHYS2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 T=10
V_U3_V11         U3_N214670 0 1
X_U3_U145         U3_N16793415 U3_N16793408 CLK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U30         U3_N16792798 U3_RESET_CLK U3_N16792781 N16792795
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U3_V2         U3_N16792805 0 10.24
D_U3_D62         U3_N33130 U3_1V D_D1 
C_U3_C149         U3_CLK_INT_DISABLE 0  4.11n  TC=0,0 
V_U3_V8         U3_N004973 0 1
X_U3_U677         RMPOK U3_RMPOKBAR U3_RAMP_COMP U3_S1 CLK 0 dffsr_rhpbasic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U3_D61         U3_N16792762 U3_CLK_INT_DISABLE D_D1 
R_U3_R6         AGND RT  1e11  
X_U3_U142         U3_CLK_RT U3_CLK_SYNC U3_CLK_SYNC_EN U3_N16793489
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U3_R8         U3_CLK_SYNC_EN U3_N16792781  1  
R_U3_R5         U3_N16792762 U3_CLK_INT_DISABLE  1k TC=0,0 
X_U3_U686         U3_CLK_SYNC_I U3_CLK_SYNC U3_N16792773 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_U3_D63         U3_N16757548 U3_1V D_D1 
V_U3_V10         U3_N36766 0 1.5
E_U3_E1         U3_N16792762 0 U3_CLK_SYNC 0 1
G_U3_G1         U3_1V U3_N16757548 U3_N16782644 0 0.133m
X_U3_S26    U3_DISCHARGE 0 U3_RAMP 0 Oscillator_mod_U3_S26 
X_U3_U681         FFWD U3_N16793492 U3_N16793415 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U687         U3_CLK_INT_DISABLE U3_CLK_SYNC_I BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_U3_V50         U3_S1 0 1
X_U3_U685         CONT U3_N16793489 U3_N16793492 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U3_V47         U3_N16845023 0 1.05
X_U3_U679         TOFFBAR FPWM_GATE U3_N36280 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U148         SDWN U3_SYNC_SDWNB INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY={660u *( 1- MODE* 0.9)}
X_U3_U607         U3_CLK_SYNC_EN U3_N16793001 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=1u
X_U3_H1    U3_N32784 RT U3_N16797210 U3_N16782445 Oscillator_mod_U3_H1 
D_U3_D14         0 U3_N33130 D_D1 
X_U3_U138         0 HDRV N16756298 N16756288 srlatchrhp_basic_gen PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U3_U608         U3_CLK_SYNC_EN U3_N16793001 U3_N16792996 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U676         SYNC U3_N36766 U3_N214670 U3_FPWMFORCE COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U131         U3_RAMP U3_N16845023 U3_RAMP_COMP COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U3_V49         U3_1V 0 1.2
X_U3_U688         U3_CLK_SYNC_I U3_RESET_CLK INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_S29    U3_DISCHARGE 0 ISLOPE 0 Oscillator_mod_U3_S29 
C_U3_C79         U3_RAMP 0  3.3p IC=0 
E_U3_E2         U3_N16775006 0 SYNC AGND 1
V_U3_V48         U3_N32784 AGND 1
X_U3_U689         U3_RESET_CLK U3_N16792996 U3_N16792835 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U682         U3_RMPOKBAR PH1 U3_N16757802 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U684         U3_N36280 RMPOK U3_CLK_RT AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U137         SDWN CLK U3_DISCHARGE OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U3_V51         U3_N16782445 0 0.7m
C_U3_C150         ISLOPE 0  3.3p IC=0 
C_U3_C5         0 U3_CLK_SYNC_EN  1n  
E_U3_ABM6         U3_SYNC_INT 0 VALUE { If(V(U3_SYNC_INT) <0.5,
+  If(V(U3_N16775006)>2, 1, 0), If(V(U3_N16775006)>0.4, 1, 0))     }
G_U3_G2         U3_1V U3_N33130 U3_N16782644 0 0.133m
X_U3_S3    U3_N16792835 0 U3_N16792801 0 Oscillator_mod_U3_S3 
X_U3_U143         U3_SYNC_INT U3_CLK_SYNC one_shot PARAMS:  T=30  
E_U3_ABM7         U3_N16782644 0 VALUE { if(V(U3_N16797210) <0.701m, 13.4m,
+  if(V(U3_N16797210) > 58.17m, 58.17m, V(U3_N16797210)))     }
X_U3_S28    U3_N16757802 0 U3_N16757548 ISLOPE Oscillator_mod_U3_S28 
G_U3_G3         0 U3_N16792801 U3_N16792773 0 10m
V_U3_V7         U3_N16868915 0 21
R_R13         SW SW_1  0.001m  
R_R19         VIN_1 VIN_2  1m  
R_R8         PGND PGND_3  1m  
C_U6_C180         U6_VOFFSET 0  4.5p  TC=0,0 
D_U6_D16         U6_HSRAMP U6_V5 D_D1 
E_U6_ABM5         U6_N16759172 0 VALUE { LIMIT(V(ISLOPE)*0.30629, 0,1)    }
V_U6_V3         U6_N16758010 0 1
X_U6_U825         U6_N16734139 U6_N16734133 U6_PH1_1 PH1 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U6_ABMII4         U6_N16740446 0 VALUE { if( V(SDWN)< 0 .5 &
+  V(U6_FPWM_GATE_B) >0.5, LIMIT((V(U6_VOFFSET))* 8.904m, 0 ,20),0)    }
X_U6_U829         U6_PH2_1 U6_PREBIAS PH2 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U6_ABMII1         0 U6_N16740446 VALUE { if( V(SDWN)< 0 .5, LIMIT(V(ISLOPE)*
+  3.2211m, 0 ,10),0)    }
R_U6_R276         U6_N16734139 U6_N16734133  72.2  
V_U6_V2         U6_V5 0 5
X_U6_U838         SDWN U6_N16756335 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U6_ABMII2         U6_N16740446 0 VALUE { if( V(SDWN)< 0 .5,
+  LIMIT((V(COMP)-.15)* 8.904m, 0 ,20),0)    }
X_U6_U844         U6_GT_PK U6_HS_TIMEOUT U6_N16734815 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U826         U6_PH1_1 U6_N16734677 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=15n
E_U6_E2         U6_N16759176 U6_N16759068 U6_N16759172 0 1
X_U6_U841         U6_N16757793 CONT U6_HS_ON U6_N16757789 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U6_ABMII3         U6_V5 U6_HSRAMP VALUE { if(V(SDWN) <0.5, 0.519u,0)    }
R_U6_R278         U6_HS_CMD VIN_1  51k  
D_U6_D10         U6_N16734139 U6_N16734133 D_D1 
V_U6_V4         U6_N16759068 0 0.14606
X_U6_U839         U6_SET CLK U6_HS_ON OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U6_R279         0 U6_N16759708  1e9  
V_U6_V1         U6_N16756364 0 1
X_U6_S5    U6_PH1_1B 0 U6_VOFFSET U6_N16759708 GmIphase_mod_U6_S5 
E_U6_ABM1         U6_VOFFSET_NOSAM 0 VALUE { LIMIT( (V(U6_N16759176)  
+ -V(U6_N16758916) )*0.9, 0, 2)   }
C_U6_C178         0 U6_HSRAMP  3.3p  
C_U6_C179         U6_N16759708 0  .45p  TC=0,0 
X_U6_U846         FPWM_GATE U6_FPWM_GATE_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_U843         U6_HS_TIMEOUT U6_N16757793 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=50n
X_U6_U612         VREF FBI U6_N16734995 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U6_U835         U6_HS_CMD SW U6_HS_COMP_OUT COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U6_R4         U6_N16734257 0  1Meg TC=0,0 
X_U6_U629         U6_HS_ON U6_N16734815 U6_PH1_1 U6_PH1_1B srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_U834         SDWN U6_N16734995 U6_N16734257 U6_PREBIAS
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_S1    U6_N16757789 0 U6_HSRAMP 0 GmIphase_mod_U6_S1 
X_U6_U836         U6_HS_COMP_OUT H_BLNCK U6_GT_PK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U6_D13         0 U6_HS_CMD D_D 
E_U6_ABM4         U6_N16758916 0 VALUE { LIMIT(V(COMP) -150m, -1,1)    }
X_U6_U840         U6_SET U6_N16744485 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=50n
X_U6_U847         U6_PH1_1 SDWN U6_N16766848 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_F1    0 U6_N16740446 U6_HS_CMD 0 GmIphase_mod_U6_F1 
X_U6_U827         U6_N16734677 U6_PH1_1 U6_N16734139 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U6_S6    U6_N16766848 0 U6_N16759708 U6_VOFFSET_NOSAM GmIphase_mod_U6_S6 
X_U6_U842         U6_HSRAMP U6_N16758010 U6_HS_TIMEOUT COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U6_U828         PH1 U6_PH2_1 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U6_E1         U6_PK_CMD 0 VIN_1 U6_HS_CMD 19.6
X_U6_U677         U6_SET N16744338 U6_N16756335 U6_N16756364 U6_N16744485 0
+  dffsr_rhpbasic_gen PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U6_C177         0 U6_N16734133  1n  
R_R7         PGND PGND_2  1m  
R_R20         SW SW_0  0.001m  
E_E2         EN 0 ENABLE AGND 1
R_R21         SW SW_3  0.001m  
R_R6         VIN_1 VIN_0  1m  
R_U4_R15         PH1 U4_N16800531  21.65 TC=0,0 
R_U4_R14         U4_N16800108 U4_BOOT_UVLO  1 TC=0,0 
D_U4_D64         SW U4_N16799952 D_D1 
X_U4_U646         U4_BOOT_UVLO LDRV U4_BOOT_SW_ON OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U4_D73         U4_N16800531 PH1 D_D1 
D_U4_D70         U4_N16800365 CBOOT D_D1 
E_U4_E5         U4_SWIN 0 SW PGND 1
E_U4_E4         U4_VY_CMD 0 U4_N16799808 0 20
R_U4_R11         PH2 U4_N16800618  72.15 TC=0,0 
C_U4_C9         0 U4_N16800147  1n  TC=0,0 
X_U4_U645         PH2 U4_N16799707 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U4_C8         0 U4_N16800618  1n  TC=0,0 
R_U4_R12         PH1 U4_N16800147  115 TC=0,0 
E_U4_ABM175         U4_N16799931 0 VALUE { LIMIT(V(U4_N16799733), 0.88,0)    }
X_U4_U644         U4_N16799707 U4_ZX_NEG_VY U4_ZCDLRES OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_S5    U4_N16800211 0 HDRV SW Driver_mod_U4_S5 
V_U4_V7         VIN_1 U4_N16799952 -.25
D_U4_D68         U4_N16800618 PH2 D_D1 
D_U4_D69         U4_N16800147 PH1 D_D1 
C_U4_C181         0 U4_N16800893  1n  TC=0,0 
V_U4_V8         SW U4_N16799955 -.25
E_U4_E2         U4_N16799733 0 COMP 0 1
X_U4_U679         U4_N16800029 U4_N16800038 FFWD N16800715 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U4_R280         PH1 U4_N16800893  230 TC=0,0 
X_U4_U661         U4_VY_OK U4_ZX_NEG_VY U4_LS_READY OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U612         U4_N16800147 PH1 H_BLNCK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U611         U4_N16800618 PH2 U4_L_BLNCK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U4_D74         U4_N16800893 PH1 D_D1 
C_U4_C179         VIN_1 SW  0.01n  TC=0,0 
X_U4_U650         HICCUP U4_N16800275 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U648         U4_HDRV_INT U4_N16800211 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U4_C180         SW PGND  10p  TC=0,0 
V_U4_V6         U4_N16799931 U4_N16799768 150m
E_U4_ABM173         U4_ZCDTHRESH 0 VALUE { if(V(FPWM_GATE) >0.5, 0.275, 0.1m)  
+   }
X_U4_S1    HDRV SW VIN_1 SW Driver_mod_U4_S1 
X_U4_U681         U4_N16800893 PH1 TOFF_TIMEOUT AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_S4    U4_HDRV_INT 0 CBOOT HDRV Driver_mod_U4_S4 
X_U4_U664         FPWM_GATE U4_ZX_NEG_VY U4_N16800029 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U4_ABM174         U4_N16799808 0 VALUE { LIMIT(V(U4_N16799768)*0.4452,
+  10,-10)    }
X_U4_S2    LDRV 0 SW PGND Driver_mod_U4_S2 
X_U4_U643         U4_LDRV_INT U4_LDRV_INTB PH2 U4_S1 U4_ZCDLRES 0
+  dffsr_rhpbasic_gen PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U4_E3         U4_N16799810 0 U4_N16799808 0 -1
X_U4_U652         U4_LDRV_INT U4_N16800275 U4_N16800387 LDRV AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U617         U4_SWIN U4_N16799615 U4_ZCD COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U4_U678         FFWD U4_N16800038 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U4_U659         U4_SWIN U4_N16799810 U4_N16799878 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U4_U615         U4_ZCD U4_L_BLNCK U4_ZX_NEG_VY AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U4_V5         U4_S1 0 1
X_U4_U610         U4_N16800531 PH1 U4_HDRV_INT AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U4_D65         PGND U4_N16799955 D_D1 
X_U4_U680         U4_LS_READY PH1 CONT U4_CONTBAR srlatchrhp_basic_gen PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U4_ABM172         U4_N16800108 0 VALUE { IF(((V(SDWN) < 0.5) &((V(CBOOT) -
+  V(SW)) > 2.8)), 0 , 1)    }
X_U4_U651         SDWN U4_N16800387 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U4_C14         0 U4_N16800531  1n  TC=0,0 
C_U4_C13         0 U4_BOOT_UVLO  1n  TC=0,0 
E_U4_E1         U4_N16799615 0 U4_ZCDTHRESH 0 1
X_U4_U660         U4_N16799878 U4_L_BLNCK U4_VY_OK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_S35    LDRV 0 U4_N16800365 VCC Driver_mod_U4_S35 
R_R22         SW SW_2  0.001m  
X_U2_U4         VREF U2_N16727106 SS_DONE COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U2_V8         U2_N16736482 0 1.1
E_U2_ABM8         U2_N16702433 0 VALUE { if( V(U2_N16732884) >0.5, 1,   
+ MIN(V(U2_SS_INT)  
+ ,V(U2_N16728809) ))  }
X_U2_U3         SDWN HICCUP U2_DISCH OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_S2    U2_DISCH 0 SS_TRK AGND SOFT_START_U2_S2 
V_U2_V5         U2_N16727106 0 0.95
V_U2_V1         U2_N16645820 0 1.2
G_U2_ABMII2         U2_N16728282 SS_TRK VALUE { IF(V(U2_DISCH) > 0.5,0, {2u*
+  (1+ 4*FASTSS))}    }
G_U2_ABMII1         U2_N16645820 U2_SS_INT VALUE { IF(V(U2_DISCH) > 0.5,0, {2u*
+  (1+ 4*FASTSS))}    }
C_U2_C3         SS_TRK AGND  10p IC={MODE*1} 
X_U2_S1    U2_DISCH 0 U2_SS_INT 0 SOFT_START_U2_S1 
E_U2_E2         U2_N16728809 0 SS_TRK AGND 1
V_U2_V7         U2_N16732884 0  
+PWL 0 {MODE} 10u {MODE} 10.1u 0 
C_U2_C1         U2_SS_INT 0  10n IC={MODE} 
E_U2_ABM9         U2_N16733572 0 VALUE { MIN(V(U2_N16702433) ,1)    }
D_U2_D62         U2_SS_INT U2_N16645820 D_D1 
D_U2_D66         SS_TRK U2_N16728282 D_D1 
X_U2_U5         U2_N16702433 U2_N16736482 PGOODDEL COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_U2_V6         U2_N16728282 AGND 1.2
E_U2_E1         VREF 0 U2_N16733572 0 1
R_R23         SW SW_4  0.001m  
.ENDS TPS7H4010_TRANS
*$
.subckt ERROR_AMPLIFIER_mod_U1_F1 1 2 3 4  
F_U1_F1         3 4 VF_U1_F1 6
VF_U1_F1         1 2 0V
.ends ERROR_AMPLIFIER_mod_U1_F1
*$
.subckt ERROR_AMPLIFIER_mod_U1_S1 1 2 3 4  
S_U1_S1         3 4 1 2 _U1_S1
RS_U1_S1         1 2 1G
.MODEL         _U1_S1 VSWITCH Roff=1000e6 Ron=3k Voff=0.25V Von=0.75V
.ends ERROR_AMPLIFIER_mod_U1_S1
*$
.subckt ERROR_AMPLIFIER_mod_U1_S2 1 2 3 4  
S_U1_S2         3 4 1 2 _U1_S2
RS_U1_S2         1 2 1G
.MODEL         _U1_S2 VSWITCH Roff=1e9 Ron=10m Voff=0.25V Von=0.75V
.ends ERROR_AMPLIFIER_mod_U1_S2
*$
.subckt HICCUP1_U5_S4 1 2 3 4  
S_U5_S4         3 4 1 2 _U5_S4
RS_U5_S4         1 2 1G
.MODEL         _U5_S4 VSWITCH Roff=1e6 Ron=1m Voff=0.25 Von=0.8
.ends HICCUP1_U5_S4
*$
.subckt HICCUP1_U5_S3 1 2 3 4  
S_U5_S3         3 4 1 2 _U5_S3
RS_U5_S3         1 2 1G
.MODEL         _U5_S3 VSWITCH Roff=1e11 Ron=1.0 Voff=0.25 Von=0.75
.ends HICCUP1_U5_S3
*$
.subckt PGOOD_U10_S20 1 2 3 4  
S_U10_S20         3 4 1 2 _U10_S20
RS_U10_S20         1 2 1G
.MODEL         _U10_S20 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends PGOOD_U10_S20
*$
.subckt PGOOD_U10_S19 1 2 3 4  
S_U10_S19         3 4 1 2 _U10_S19
RS_U10_S19         1 2 1G
.MODEL         _U10_S19 VSWITCH Roff=100e6 Ron=40 Voff=0.2 Von=0.8
.ends PGOOD_U10_S19
*$
.subckt PGOOD_U10_S21 1 2 3 4  
S_U10_S21         3 4 1 2 _U10_S21
RS_U10_S21         1 2 1G
.MODEL         _U10_S21 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends PGOOD_U10_S21
*$
.subckt Oscillator_mod_U3_S30 1 2 3 4  
S_U3_S30         3 4 1 2 _U3_S30
RS_U3_S30         1 2 1G
.MODEL         _U3_S30 VSWITCH Roff=1e9 Ron=1m Voff=0.25V Von=0.75V
.ends Oscillator_mod_U3_S30
*$
.subckt Oscillator_mod_U3_S26 1 2 3 4  
S_U3_S26         3 4 1 2 _U3_S26
RS_U3_S26         1 2 1G
.MODEL         _U3_S26 VSWITCH Roff=1e9 Ron=1m Voff=0.2 Von=0.8
.ends Oscillator_mod_U3_S26
*$
.subckt Oscillator_mod_U3_H1 1 2 3 4  
H_U3_H1         3 4 VH_U3_H1 1000
VH_U3_H1         1 2 0V
.ends Oscillator_mod_U3_H1
*$
.subckt Oscillator_mod_U3_S29 1 2 3 4  
S_U3_S29         3 4 1 2 _U3_S29
RS_U3_S29         1 2 1G
.MODEL         _U3_S29 VSWITCH Roff=1e9 Ron=1m Voff=0.2 Von=0.8
.ends Oscillator_mod_U3_S29
*$
.subckt Oscillator_mod_U3_S3 1 2 3 4  
S_U3_S3         3 4 1 2 _U3_S3
RS_U3_S3         1 2 1G
.MODEL         _U3_S3 VSWITCH Roff=1e11 Ron=1.0 Voff=0.25 Von=0.75
.ends Oscillator_mod_U3_S3
*$
.subckt Oscillator_mod_U3_S28 1 2 3 4  
S_U3_S28         3 4 1 2 _U3_S28
RS_U3_S28         1 2 1G
.MODEL         _U3_S28 VSWITCH Roff=1e9 Ron=1m Voff=0.25V Von=0.75V
.ends Oscillator_mod_U3_S28
*$
.subckt GmIphase_mod_U6_S5 1 2 3 4  
S_U6_S5         3 4 1 2 _U6_S5
RS_U6_S5         1 2 1G
.MODEL         _U6_S5 VSWITCH Roff=2e9 Ron=10k Voff=.25 Von=.75
.ends GmIphase_mod_U6_S5
*$
.subckt GmIphase_mod_U6_S1 1 2 3 4  
S_U6_S1         3 4 1 2 _U6_S1
RS_U6_S1         1 2 1G
.MODEL         _U6_S1 VSWITCH Roff=1e6 Ron=1.0 Voff=0.25V Von=.75V
.ends GmIphase_mod_U6_S1
*$
.subckt GmIphase_mod_U6_F1 1 2 3 4  
F_U6_F1         3 4 VF_U6_F1 1m
VF_U6_F1         1 2 0V
.ends GmIphase_mod_U6_F1
*$
.subckt GmIphase_mod_U6_S6 1 2 3 4  
S_U6_S6         3 4 1 2 _U6_S6
RS_U6_S6         1 2 1G
.MODEL         _U6_S6 VSWITCH Roff=2e9 Ron=1k Voff=.25 Von=.75
.ends GmIphase_mod_U6_S6
*$
.subckt Driver_mod_U4_S5 1 2 3 4  
S_U4_S5         3 4 1 2 _U4_S5
RS_U4_S5         1 2 1G
.MODEL         _U4_S5 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_mod_U4_S5
*$
.subckt Driver_mod_U4_S1 1 2 3 4  
S_U4_S1         3 4 1 2 _U4_S1
RS_U4_S1         1 2 1G
.MODEL         _U4_S1 VSWITCH Roff=1e9 Ron=50m Voff=0.2 Von=0.5
.ends Driver_mod_U4_S1
*$
.subckt Driver_mod_U4_S4 1 2 3 4  
S_U4_S4         3 4 1 2 _U4_S4
RS_U4_S4         1 2 1G
.MODEL         _U4_S4 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_mod_U4_S4
*$
.subckt Driver_mod_U4_S2 1 2 3 4  
S_U4_S2         3 4 1 2 _U4_S2
RS_U4_S2         1 2 1G
.MODEL         _U4_S2 VSWITCH Roff=1e9 Ron=50m Voff=0.2 Von=0.5
.ends Driver_mod_U4_S2
*$
.subckt Driver_mod_U4_S35 1 2 3 4  
S_U4_S35         3 4 1 2 _U4_S35
RS_U4_S35         1 2 1G
.MODEL         _U4_S35 VSWITCH Roff=10e6 Ron=1 Voff=0.2 Von=0.8
.ends Driver_mod_U4_S35
*$
.subckt SOFT_START_U2_S2 1 2 3 4  
S_U2_S2         3 4 1 2 _U2_S2
RS_U2_S2         1 2 1G
.MODEL         _U2_S2 VSWITCH Roff=1e9 Ron=3k Voff=0.2 Von=0.5
.ends SOFT_START_U2_S2
*$
.subckt SOFT_START_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=1e9 Ron=3k Voff=0.2 Von=0.5
.ends SOFT_START_U2_S1
*$
.model D_D d
+ is=1e-015
+ n=0.001
+ tt=1e-011
+ rs=0.05
*$
.subckt one_shot in out
+ params:  t=100
s_s1         meas 0 reset2 0 s1
e_abm1         ch 0 value { if( v(in)>0.5 | v(out)>0.5,1,0)    }
r_r2         reset2 reset  0.1  
e_abm3         out 0 value { if( v(meas)<0.5 & v(ch)>0.5,1,0)    }
r_r1         meas ch  {t} 
c_c2         0 reset2  1.4427n  
c_c1         0 meas  1.4427n  
e_abm2         reset 0 value { if(v(ch)<0.5,1,0)    }
.model s1 vswitch
+ roff=1e+009
+ ron=1
+ voff=0.25
+ von=0.75
.ends one_shot
*$
.subckt srlatchrhp_basic_gen s r q qb params: vdd=1 vss=0 vthresh=0.5 
gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s)>{vthresh},5, 0))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1n 
cdummy2 qb 0 1n
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.005
+ n=0.1
.ends srlatchrhp_basic_gen
*$
.model D_D1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
*$
.subckt dffsr_rhpbasic_gen q qb clk d r s params: vdd=1 vss=0 vthresh=0.5 
x1 clk clkdel1 inv_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
r_clk clkdel1 clkdel 21.64502165
c_clk clkdel 0 1n
x2 clk clkdel clkint and2_basic_gen params: vdd={vdd} vss={vss} vthresh=
+ {vthresh}  
gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s) > {vthresh},5, if(v(clkint)>
+  {vthresh}, 
+ if(v(d)> {vthresh},5,-5),0)))}
cqint qint 0 1n
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_delay_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
+  delay = 1n
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1nf 
cdummy2 qb 0 1nf 
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends dffsr_rhpbasic_gen
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
+ T=10
EIN INP1 INM1 INP INM 1 
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
