-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    img_dout : IN STD_LOGIC_VECTOR (119 downto 0);
    img_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    img_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    img_empty_n : IN STD_LOGIC;
    img_read : OUT STD_LOGIC;
    pix_27 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_26 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_25 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_24 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_23 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_22 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_21 : IN STD_LOGIC_VECTOR (9 downto 0);
    pix_20 : IN STD_LOGIC_VECTOR (9 downto 0);
    trunc_ln789_1 : IN STD_LOGIC_VECTOR (11 downto 0);
    bytePlanes_plane1_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    bytePlanes_plane1_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
    bytePlanes_plane1_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
    bytePlanes_plane1_full_n : IN STD_LOGIC;
    bytePlanes_plane1_write : OUT STD_LOGIC;
    bytePlanes_plane0_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    bytePlanes_plane0_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
    bytePlanes_plane0_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
    bytePlanes_plane0_full_n : IN STD_LOGIC;
    bytePlanes_plane0_write : OUT STD_LOGIC;
    VideoFormat_val : IN STD_LOGIC_VECTOR (5 downto 0);
    empty_66 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp223_5 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp223_4 : IN STD_LOGIC_VECTOR (0 downto 0);
    empty : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp223_2 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp9 : IN STD_LOGIC_VECTOR (0 downto 0);
    sub220_cast : IN STD_LOGIC_VECTOR (11 downto 0);
    cmp223 : IN STD_LOGIC_VECTOR (0 downto 0);
    pix_55_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_55_out_ap_vld : OUT STD_LOGIC;
    pix_54_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_54_out_ap_vld : OUT STD_LOGIC;
    pix_53_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_53_out_ap_vld : OUT STD_LOGIC;
    pix_52_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_52_out_ap_vld : OUT STD_LOGIC;
    pix_51_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_51_out_ap_vld : OUT STD_LOGIC;
    pix_50_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_50_out_ap_vld : OUT STD_LOGIC;
    pix_49_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_49_out_ap_vld : OUT STD_LOGIC;
    pix_48_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    pix_48_out_ap_vld : OUT STD_LOGIC;
    out_pix_UV_1_out_i : IN STD_LOGIC_VECTOR (255 downto 0);
    out_pix_UV_1_out_o : OUT STD_LOGIC_VECTOR (255 downto 0);
    out_pix_UV_1_out_o_ap_vld : OUT STD_LOGIC;
    out_pix_Y_1_out_i : IN STD_LOGIC_VECTOR (255 downto 0);
    out_pix_Y_1_out_o : OUT STD_LOGIC_VECTOR (255 downto 0);
    out_pix_Y_1_out_o_ap_vld : OUT STD_LOGIC );
end;


architecture behav of dpss_vck190_pt_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_806_9 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100100";
    constant ap_const_lv32_6D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101101";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv6_17 : STD_LOGIC_VECTOR (5 downto 0) := "010111";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011101";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111101";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_9D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011101";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_BD : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111101";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_DD : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011101";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_FD : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal icmp_ln806_reg_2050 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln811_reg_2063 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op125_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal or_ln811_4_reg_2133 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op210_read_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal bytePlanes_plane1_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal and_ln832_reg_2067 : STD_LOGIC_VECTOR (0 downto 0);
    signal bytePlanes_plane0_blk_n : STD_LOGIC;
    signal img_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal or_ln811_1_reg_2116 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal or_ln811_2_reg_2125 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal or_ln811_3_reg_2129 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal or_ln811_5_reg_2137 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_123_reg_348 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_122_reg_358 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_121_reg_368 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_120_reg_378 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_119_reg_388 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_118_reg_398 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_117_reg_408 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_116_reg_418 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_179_reg_428 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_178_reg_439 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_177_reg_450 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_176_reg_461 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_175_reg_472 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_174_reg_483 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_173_reg_494 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_172_reg_505 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_223_reg_516 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_222_reg_527 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_221_reg_538 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_220_reg_549 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_219_reg_560 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_218_reg_571 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_217_reg_582 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_216_reg_593 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_261_reg_604 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_260_reg_615 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_259_reg_626 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_258_reg_637 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_257_reg_648 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_256_reg_659 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_255_reg_670 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_254_reg_681 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_predicate_op170_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_predicate_op146_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_predicate_op190_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal icmp9_read_reg_2025 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op230_read_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal cmp223_2_read_reg_2030 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_2035 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp223_4_read_reg_2040 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp223_5_read_reg_2045 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln806_fu_1180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp221_fu_1190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp221_reg_2054 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln811_fu_1196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln832_fu_1208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_238_fu_1274_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln811_1_fu_1278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_239_fu_1282_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln811_2_fu_1286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln811_3_fu_1290_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln811_4_fu_1294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln811_5_fu_1298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_244_fu_1302_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_252_fu_1306_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_268_fu_1310_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_pix_123_reg_348 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_122_reg_358 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_121_reg_368 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_120_reg_378 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_119_reg_388 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_118_reg_398 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_117_reg_408 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_116_reg_418 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_179_reg_428 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_178_reg_439 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_177_reg_450 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_176_reg_461 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_175_reg_472 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_174_reg_483 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_173_reg_494 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_172_reg_505 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_223_reg_516 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_222_reg_527 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_221_reg_538 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_220_reg_549 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_219_reg_560 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_218_reg_571 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_217_reg_582 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_216_reg_593 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_261_reg_604 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_260_reg_615 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_259_reg_626 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_258_reg_637 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_257_reg_648 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_256_reg_659 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_255_reg_670 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_254_reg_681 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_277_reg_692 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_277_reg_692 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_276_reg_702 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_276_reg_702 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_275_reg_712 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_275_reg_712 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_274_reg_722 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_274_reg_722 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_273_reg_732 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_273_reg_732 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_272_reg_742 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_272_reg_742 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_271_reg_752 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_271_reg_752 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_pix_270_reg_762 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_270_reg_762 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_293_phi_fu_775_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_293_reg_772 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_292_phi_fu_785_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_292_reg_782 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_291_phi_fu_795_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_291_reg_792 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_290_phi_fu_805_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_290_reg_802 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_289_phi_fu_815_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_289_reg_812 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_288_phi_fu_825_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_288_reg_822 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_287_phi_fu_835_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_287_reg_832 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_pix_286_phi_fu_845_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal pix_284_fu_1316_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_pix_286_reg_842 : STD_LOGIC_VECTOR (9 downto 0);
    signal out_pix_UV_7_fu_1678_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal out_pix_Y_7_fu_1655_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal x_2_fu_184 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal x_3_fu_1174_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_x : STD_LOGIC_VECTOR (11 downto 0);
    signal pix_48_fu_188 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pix_49_fu_192 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pix_50_fu_196 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pix_51_fu_200 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pix_52_fu_204 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pix_53_fu_208 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pix_54_fu_212 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal pix_55_fu_216 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln806_fu_1186_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub220_cast_cast_fu_1056_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln832_fu_1202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_1337_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_s_fu_1359_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal out_pix_Y_fu_1347_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_1_fu_1381_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal out_pix_UV_fu_1369_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_2_fu_1403_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal out_pix_Y_1_fu_1391_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_3_fu_1425_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal out_pix_UV_1_fu_1413_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_4_fu_1447_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal out_pix_Y_2_fu_1435_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_5_fu_1469_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal out_pix_UV_2_fu_1457_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_6_fu_1491_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal out_pix_Y_3_fu_1479_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_7_fu_1513_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal out_pix_UV_3_fu_1501_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_8_fu_1535_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal out_pix_Y_4_fu_1523_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_9_fu_1557_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal out_pix_UV_4_fu_1545_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_10_fu_1579_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal out_pix_Y_5_fu_1567_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_11_fu_1601_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal out_pix_UV_5_fu_1589_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_12_fu_1623_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal out_pix_Y_6_fu_1611_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_13_fu_1645_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal out_pix_UV_6_fu_1633_p5 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_14_fu_1668_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_1033 : BOOLEAN;
    signal ap_condition_1038 : BOOLEAN;
    signal ap_condition_1042 : BOOLEAN;
    signal ap_condition_1046 : BOOLEAN;
    signal ap_condition_337 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component dpss_vck190_pt_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_pix_116_reg_418_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1033)) then
                if ((or_ln811_reg_2063 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_116_reg_418 <= pix_48_fu_188;
                elsif ((or_ln811_reg_2063 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_116_reg_418 <= pix_238_fu_1274_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_117_reg_408_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1033)) then
                if ((or_ln811_reg_2063 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_117_reg_408 <= pix_49_fu_192;
                elsif ((or_ln811_reg_2063 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_117_reg_408 <= img_dout(19 downto 10);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_118_reg_398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1033)) then
                if ((or_ln811_reg_2063 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_118_reg_398 <= pix_50_fu_196;
                elsif ((or_ln811_reg_2063 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_118_reg_398 <= img_dout(39 downto 30);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_119_reg_388_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1033)) then
                if ((or_ln811_reg_2063 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_119_reg_388 <= pix_51_fu_200;
                elsif ((or_ln811_reg_2063 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_119_reg_388 <= img_dout(49 downto 40);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_120_reg_378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1033)) then
                if ((or_ln811_reg_2063 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_120_reg_378 <= pix_52_fu_204;
                elsif ((or_ln811_reg_2063 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_120_reg_378 <= img_dout(69 downto 60);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_121_reg_368_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1033)) then
                if ((or_ln811_reg_2063 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_121_reg_368 <= pix_53_fu_208;
                elsif ((or_ln811_reg_2063 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_121_reg_368 <= img_dout(79 downto 70);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_122_reg_358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1033)) then
                if ((or_ln811_reg_2063 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_122_reg_358 <= pix_54_fu_212;
                elsif ((or_ln811_reg_2063 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_122_reg_358 <= img_dout(99 downto 90);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_123_reg_348_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1033)) then
                if ((or_ln811_reg_2063 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_123_reg_348 <= pix_55_fu_216;
                elsif ((or_ln811_reg_2063 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_123_reg_348 <= img_dout(109 downto 100);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_172_reg_505_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1038)) then
                if ((or_ln811_1_reg_2116 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_172_reg_505 <= ap_phi_reg_pp0_iter0_pix_116_reg_418;
                elsif ((or_ln811_1_reg_2116 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_172_reg_505 <= pix_239_fu_1282_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_173_reg_494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1038)) then
                if ((or_ln811_1_reg_2116 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_173_reg_494 <= ap_phi_reg_pp0_iter0_pix_117_reg_408;
                elsif ((or_ln811_1_reg_2116 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_173_reg_494 <= img_dout(19 downto 10);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_174_reg_483_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1038)) then
                if ((or_ln811_1_reg_2116 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_174_reg_483 <= ap_phi_reg_pp0_iter0_pix_118_reg_398;
                elsif ((or_ln811_1_reg_2116 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_174_reg_483 <= img_dout(39 downto 30);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_175_reg_472_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1038)) then
                if ((or_ln811_1_reg_2116 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_175_reg_472 <= ap_phi_reg_pp0_iter0_pix_119_reg_388;
                elsif ((or_ln811_1_reg_2116 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_175_reg_472 <= img_dout(49 downto 40);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_176_reg_461_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1038)) then
                if ((or_ln811_1_reg_2116 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_176_reg_461 <= ap_phi_reg_pp0_iter0_pix_120_reg_378;
                elsif ((or_ln811_1_reg_2116 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_176_reg_461 <= img_dout(69 downto 60);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_177_reg_450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1038)) then
                if ((or_ln811_1_reg_2116 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_177_reg_450 <= ap_phi_reg_pp0_iter0_pix_121_reg_368;
                elsif ((or_ln811_1_reg_2116 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_177_reg_450 <= img_dout(79 downto 70);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_178_reg_439_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1038)) then
                if ((or_ln811_1_reg_2116 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_178_reg_439 <= ap_phi_reg_pp0_iter0_pix_122_reg_358;
                elsif ((or_ln811_1_reg_2116 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_178_reg_439 <= img_dout(99 downto 90);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_179_reg_428_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1038)) then
                if ((or_ln811_1_reg_2116 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_179_reg_428 <= ap_phi_reg_pp0_iter0_pix_123_reg_348;
                elsif ((or_ln811_1_reg_2116 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_179_reg_428 <= img_dout(109 downto 100);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_216_reg_593_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1042)) then
                if ((or_ln811_2_reg_2125 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_216_reg_593 <= ap_phi_reg_pp0_iter0_pix_172_reg_505;
                elsif ((or_ln811_2_reg_2125 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_216_reg_593 <= pix_244_fu_1302_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_217_reg_582_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1042)) then
                if ((or_ln811_2_reg_2125 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_217_reg_582 <= ap_phi_reg_pp0_iter0_pix_173_reg_494;
                elsif ((or_ln811_2_reg_2125 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_217_reg_582 <= img_dout(19 downto 10);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_218_reg_571_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1042)) then
                if ((or_ln811_2_reg_2125 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_218_reg_571 <= ap_phi_reg_pp0_iter0_pix_174_reg_483;
                elsif ((or_ln811_2_reg_2125 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_218_reg_571 <= img_dout(39 downto 30);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_219_reg_560_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1042)) then
                if ((or_ln811_2_reg_2125 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_219_reg_560 <= ap_phi_reg_pp0_iter0_pix_175_reg_472;
                elsif ((or_ln811_2_reg_2125 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_219_reg_560 <= img_dout(49 downto 40);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_220_reg_549_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1042)) then
                if ((or_ln811_2_reg_2125 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_220_reg_549 <= ap_phi_reg_pp0_iter0_pix_176_reg_461;
                elsif ((or_ln811_2_reg_2125 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_220_reg_549 <= img_dout(69 downto 60);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_221_reg_538_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1042)) then
                if ((or_ln811_2_reg_2125 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_221_reg_538 <= ap_phi_reg_pp0_iter0_pix_177_reg_450;
                elsif ((or_ln811_2_reg_2125 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_221_reg_538 <= img_dout(79 downto 70);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_222_reg_527_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1042)) then
                if ((or_ln811_2_reg_2125 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_222_reg_527 <= ap_phi_reg_pp0_iter0_pix_178_reg_439;
                elsif ((or_ln811_2_reg_2125 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_222_reg_527 <= img_dout(99 downto 90);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_223_reg_516_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1042)) then
                if ((or_ln811_2_reg_2125 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_223_reg_516 <= ap_phi_reg_pp0_iter0_pix_179_reg_428;
                elsif ((or_ln811_2_reg_2125 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_223_reg_516 <= img_dout(109 downto 100);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_254_reg_681_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1046)) then
                if ((or_ln811_3_reg_2129 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_254_reg_681 <= ap_phi_reg_pp0_iter0_pix_216_reg_593;
                elsif ((or_ln811_3_reg_2129 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_254_reg_681 <= pix_252_fu_1306_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_255_reg_670_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1046)) then
                if ((or_ln811_3_reg_2129 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_255_reg_670 <= ap_phi_reg_pp0_iter0_pix_217_reg_582;
                elsif ((or_ln811_3_reg_2129 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_255_reg_670 <= img_dout(19 downto 10);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_256_reg_659_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1046)) then
                if ((or_ln811_3_reg_2129 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_256_reg_659 <= ap_phi_reg_pp0_iter0_pix_218_reg_571;
                elsif ((or_ln811_3_reg_2129 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_256_reg_659 <= img_dout(39 downto 30);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_257_reg_648_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1046)) then
                if ((or_ln811_3_reg_2129 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_257_reg_648 <= ap_phi_reg_pp0_iter0_pix_219_reg_560;
                elsif ((or_ln811_3_reg_2129 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_257_reg_648 <= img_dout(49 downto 40);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_258_reg_637_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1046)) then
                if ((or_ln811_3_reg_2129 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_258_reg_637 <= ap_phi_reg_pp0_iter0_pix_220_reg_549;
                elsif ((or_ln811_3_reg_2129 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_258_reg_637 <= img_dout(69 downto 60);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_259_reg_626_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1046)) then
                if ((or_ln811_3_reg_2129 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_259_reg_626 <= ap_phi_reg_pp0_iter0_pix_221_reg_538;
                elsif ((or_ln811_3_reg_2129 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_259_reg_626 <= img_dout(79 downto 70);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_260_reg_615_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1046)) then
                if ((or_ln811_3_reg_2129 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_260_reg_615 <= ap_phi_reg_pp0_iter0_pix_222_reg_527;
                elsif ((or_ln811_3_reg_2129 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_260_reg_615 <= img_dout(99 downto 90);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_pix_261_reg_604_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1046)) then
                if ((or_ln811_3_reg_2129 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_pix_261_reg_604 <= ap_phi_reg_pp0_iter0_pix_223_reg_516;
                elsif ((or_ln811_3_reg_2129 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_pix_261_reg_604 <= img_dout(109 downto 100);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_270_reg_762_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_337)) then
                if (((or_ln811_4_reg_2133 = ap_const_lv1_0) and (icmp_ln806_reg_2050 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_270_reg_762 <= ap_phi_reg_pp0_iter0_pix_254_reg_681;
                elsif (((or_ln811_4_reg_2133 = ap_const_lv1_1) and (icmp_ln806_reg_2050 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_270_reg_762 <= pix_268_fu_1310_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_270_reg_762 <= ap_phi_reg_pp0_iter0_pix_270_reg_762;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_271_reg_752_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_337)) then
                if (((or_ln811_4_reg_2133 = ap_const_lv1_0) and (icmp_ln806_reg_2050 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_271_reg_752 <= ap_phi_reg_pp0_iter0_pix_255_reg_670;
                elsif (((or_ln811_4_reg_2133 = ap_const_lv1_1) and (icmp_ln806_reg_2050 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_271_reg_752 <= img_dout(19 downto 10);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_271_reg_752 <= ap_phi_reg_pp0_iter0_pix_271_reg_752;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_272_reg_742_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_337)) then
                if (((or_ln811_4_reg_2133 = ap_const_lv1_0) and (icmp_ln806_reg_2050 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_272_reg_742 <= ap_phi_reg_pp0_iter0_pix_256_reg_659;
                elsif (((or_ln811_4_reg_2133 = ap_const_lv1_1) and (icmp_ln806_reg_2050 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_272_reg_742 <= img_dout(39 downto 30);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_272_reg_742 <= ap_phi_reg_pp0_iter0_pix_272_reg_742;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_273_reg_732_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_337)) then
                if (((or_ln811_4_reg_2133 = ap_const_lv1_0) and (icmp_ln806_reg_2050 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_273_reg_732 <= ap_phi_reg_pp0_iter0_pix_257_reg_648;
                elsif (((or_ln811_4_reg_2133 = ap_const_lv1_1) and (icmp_ln806_reg_2050 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_273_reg_732 <= img_dout(49 downto 40);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_273_reg_732 <= ap_phi_reg_pp0_iter0_pix_273_reg_732;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_274_reg_722_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_337)) then
                if (((or_ln811_4_reg_2133 = ap_const_lv1_0) and (icmp_ln806_reg_2050 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_274_reg_722 <= ap_phi_reg_pp0_iter0_pix_258_reg_637;
                elsif (((or_ln811_4_reg_2133 = ap_const_lv1_1) and (icmp_ln806_reg_2050 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_274_reg_722 <= img_dout(69 downto 60);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_274_reg_722 <= ap_phi_reg_pp0_iter0_pix_274_reg_722;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_275_reg_712_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_337)) then
                if (((or_ln811_4_reg_2133 = ap_const_lv1_0) and (icmp_ln806_reg_2050 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_275_reg_712 <= ap_phi_reg_pp0_iter0_pix_259_reg_626;
                elsif (((or_ln811_4_reg_2133 = ap_const_lv1_1) and (icmp_ln806_reg_2050 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_275_reg_712 <= img_dout(79 downto 70);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_275_reg_712 <= ap_phi_reg_pp0_iter0_pix_275_reg_712;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_276_reg_702_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_337)) then
                if (((or_ln811_4_reg_2133 = ap_const_lv1_0) and (icmp_ln806_reg_2050 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_276_reg_702 <= ap_phi_reg_pp0_iter0_pix_260_reg_615;
                elsif (((or_ln811_4_reg_2133 = ap_const_lv1_1) and (icmp_ln806_reg_2050 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_276_reg_702 <= img_dout(99 downto 90);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_276_reg_702 <= ap_phi_reg_pp0_iter0_pix_276_reg_702;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_pix_277_reg_692_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_337)) then
                if (((or_ln811_4_reg_2133 = ap_const_lv1_0) and (icmp_ln806_reg_2050 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_277_reg_692 <= ap_phi_reg_pp0_iter0_pix_261_reg_604;
                elsif (((or_ln811_4_reg_2133 = ap_const_lv1_1) and (icmp_ln806_reg_2050 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_pix_277_reg_692 <= img_dout(109 downto 100);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_pix_277_reg_692 <= ap_phi_reg_pp0_iter0_pix_277_reg_692;
                end if;
            end if; 
        end if;
    end process;

    pix_48_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_48_fu_188 <= pix_20;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_48_fu_188 <= ap_phi_mux_pix_286_phi_fu_845_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_49_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_49_fu_192 <= pix_21;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_49_fu_192 <= ap_phi_mux_pix_287_phi_fu_835_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_50_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_50_fu_196 <= pix_22;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_50_fu_196 <= ap_phi_mux_pix_288_phi_fu_825_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_51_fu_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_51_fu_200 <= pix_23;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_51_fu_200 <= ap_phi_mux_pix_289_phi_fu_815_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_52_fu_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_52_fu_204 <= pix_24;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_52_fu_204 <= ap_phi_mux_pix_290_phi_fu_805_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_53_fu_208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_53_fu_208 <= pix_25;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_53_fu_208 <= ap_phi_mux_pix_291_phi_fu_795_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_54_fu_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_54_fu_212 <= pix_26;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_54_fu_212 <= ap_phi_mux_pix_292_phi_fu_785_p4;
                end if;
            end if; 
        end if;
    end process;

    pix_55_fu_216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    pix_55_fu_216 <= pix_27;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    pix_55_fu_216 <= ap_phi_mux_pix_293_phi_fu_775_p4;
                end if;
            end if; 
        end if;
    end process;

    x_2_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln806_fu_1180_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    x_2_fu_184 <= x_3_fu_1174_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_2_fu_184 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln832_reg_2067 <= and_ln832_fu_1208_p2;
                cmp221_reg_2054 <= cmp221_fu_1190_p2;
                cmp223_2_read_reg_2030 <= cmp223_2;
                cmp223_4_read_reg_2040 <= cmp223_4;
                cmp223_5_read_reg_2045 <= cmp223_5;
                icmp9_read_reg_2025 <= icmp9;
                icmp_ln806_reg_2050 <= icmp_ln806_fu_1180_p2;
                or_ln811_reg_2063 <= or_ln811_fu_1196_p2;
                tmp_15_reg_2035 <= empty;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                or_ln811_1_reg_2116 <= or_ln811_1_fu_1278_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                or_ln811_2_reg_2125 <= or_ln811_2_fu_1286_p2;
                or_ln811_3_reg_2129 <= or_ln811_3_fu_1290_p2;
                or_ln811_4_reg_2133 <= or_ln811_4_fu_1294_p2;
                or_ln811_5_reg_2137 <= or_ln811_5_fu_1298_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                pix_116_reg_418 <= ap_phi_reg_pp0_iter0_pix_116_reg_418;
                pix_117_reg_408 <= ap_phi_reg_pp0_iter0_pix_117_reg_408;
                pix_118_reg_398 <= ap_phi_reg_pp0_iter0_pix_118_reg_398;
                pix_119_reg_388 <= ap_phi_reg_pp0_iter0_pix_119_reg_388;
                pix_120_reg_378 <= ap_phi_reg_pp0_iter0_pix_120_reg_378;
                pix_121_reg_368 <= ap_phi_reg_pp0_iter0_pix_121_reg_368;
                pix_122_reg_358 <= ap_phi_reg_pp0_iter0_pix_122_reg_358;
                pix_123_reg_348 <= ap_phi_reg_pp0_iter0_pix_123_reg_348;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                pix_172_reg_505 <= ap_phi_reg_pp0_iter0_pix_172_reg_505;
                pix_173_reg_494 <= ap_phi_reg_pp0_iter0_pix_173_reg_494;
                pix_174_reg_483 <= ap_phi_reg_pp0_iter0_pix_174_reg_483;
                pix_175_reg_472 <= ap_phi_reg_pp0_iter0_pix_175_reg_472;
                pix_176_reg_461 <= ap_phi_reg_pp0_iter0_pix_176_reg_461;
                pix_177_reg_450 <= ap_phi_reg_pp0_iter0_pix_177_reg_450;
                pix_178_reg_439 <= ap_phi_reg_pp0_iter0_pix_178_reg_439;
                pix_179_reg_428 <= ap_phi_reg_pp0_iter0_pix_179_reg_428;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                pix_216_reg_593 <= ap_phi_reg_pp0_iter0_pix_216_reg_593;
                pix_217_reg_582 <= ap_phi_reg_pp0_iter0_pix_217_reg_582;
                pix_218_reg_571 <= ap_phi_reg_pp0_iter0_pix_218_reg_571;
                pix_219_reg_560 <= ap_phi_reg_pp0_iter0_pix_219_reg_560;
                pix_220_reg_549 <= ap_phi_reg_pp0_iter0_pix_220_reg_549;
                pix_221_reg_538 <= ap_phi_reg_pp0_iter0_pix_221_reg_538;
                pix_222_reg_527 <= ap_phi_reg_pp0_iter0_pix_222_reg_527;
                pix_223_reg_516 <= ap_phi_reg_pp0_iter0_pix_223_reg_516;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                pix_254_reg_681 <= ap_phi_reg_pp0_iter0_pix_254_reg_681;
                pix_255_reg_670 <= ap_phi_reg_pp0_iter0_pix_255_reg_670;
                pix_256_reg_659 <= ap_phi_reg_pp0_iter0_pix_256_reg_659;
                pix_257_reg_648 <= ap_phi_reg_pp0_iter0_pix_257_reg_648;
                pix_258_reg_637 <= ap_phi_reg_pp0_iter0_pix_258_reg_637;
                pix_259_reg_626 <= ap_phi_reg_pp0_iter0_pix_259_reg_626;
                pix_260_reg_615 <= ap_phi_reg_pp0_iter0_pix_260_reg_615;
                pix_261_reg_604 <= ap_phi_reg_pp0_iter0_pix_261_reg_604;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_condition_exit_pp0_iter0_stage1, ap_block_pp0_stage5_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_idle_pp0_1to1 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    and_ln832_fu_1208_p2 <= (icmp_ln832_fu_1202_p2 and empty_66);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state7_pp0_stage0_iter1)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state7_pp0_stage0_iter1)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state7_pp0_stage0_iter1)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state2_pp0_stage1_iter0)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state2_pp0_stage1_iter0)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state3_pp0_stage2_iter0)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage2_iter0));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state3_pp0_stage2_iter0)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage2_iter0));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state4_pp0_stage3_iter0)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage3_iter0));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state4_pp0_stage3_iter0)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage3_iter0));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state5_pp0_stage4_iter0)
    begin
                ap_block_pp0_stage4_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage4_iter0));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state5_pp0_stage4_iter0)
    begin
                ap_block_pp0_stage4_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage4_iter0));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state6_pp0_stage5_iter0)
    begin
                ap_block_pp0_stage5_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_pp0_stage5_iter0));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state6_pp0_stage5_iter0)
    begin
                ap_block_pp0_stage5_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_pp0_stage5_iter0));
    end process;


    ap_block_state2_pp0_stage1_iter0_assign_proc : process(img_empty_n, ap_predicate_op125_read_state2)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((ap_predicate_op125_read_state2 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage2_iter0_assign_proc : process(img_empty_n, ap_predicate_op146_read_state3)
    begin
                ap_block_state3_pp0_stage2_iter0 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op146_read_state3 = ap_const_boolean_1));
    end process;


    ap_block_state4_pp0_stage3_iter0_assign_proc : process(img_empty_n, ap_predicate_op170_read_state4)
    begin
                ap_block_state4_pp0_stage3_iter0 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op170_read_state4 = ap_const_boolean_1));
    end process;


    ap_block_state5_pp0_stage4_iter0_assign_proc : process(img_empty_n, ap_predicate_op190_read_state5)
    begin
                ap_block_state5_pp0_stage4_iter0 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op190_read_state5 = ap_const_boolean_1));
    end process;


    ap_block_state6_pp0_stage5_iter0_assign_proc : process(img_empty_n, ap_predicate_op210_read_state6)
    begin
                ap_block_state6_pp0_stage5_iter0 <= ((ap_predicate_op210_read_state6 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0));
    end process;


    ap_block_state7_pp0_stage0_iter1_assign_proc : process(img_empty_n, bytePlanes_plane1_full_n, bytePlanes_plane0_full_n, and_ln832_reg_2067, ap_predicate_op230_read_state7)
    begin
                ap_block_state7_pp0_stage0_iter1 <= ((bytePlanes_plane0_full_n = ap_const_logic_0) or ((img_empty_n = ap_const_logic_0) and (ap_predicate_op230_read_state7 = ap_const_boolean_1)) or ((ap_const_lv1_0 = and_ln832_reg_2067) and (bytePlanes_plane1_full_n = ap_const_logic_0)));
    end process;


    ap_condition_1033_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln806_reg_2050, ap_block_pp0_stage1_11001)
    begin
                ap_condition_1033 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln806_reg_2050 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_1038_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln806_reg_2050, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
                ap_condition_1038 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln806_reg_2050 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_1042_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln806_reg_2050, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
                ap_condition_1042 <= ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln806_reg_2050 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_1046_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln806_reg_2050, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
                ap_condition_1046 <= ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln806_reg_2050 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_337_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
                ap_condition_337 <= ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5));
    end process;


    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln806_reg_2050, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (icmp_ln806_reg_2050 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;

    ap_phi_mux_pix_286_phi_fu_845_p4_assign_proc : process(icmp_ln806_reg_2050, or_ln811_5_reg_2137, ap_phi_reg_pp0_iter1_pix_270_reg_762, pix_284_fu_1316_p1, ap_phi_reg_pp0_iter1_pix_286_reg_842)
    begin
        if ((icmp_ln806_reg_2050 = ap_const_lv1_0)) then
            if ((or_ln811_5_reg_2137 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_286_phi_fu_845_p4 <= ap_phi_reg_pp0_iter1_pix_270_reg_762;
            elsif ((or_ln811_5_reg_2137 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_286_phi_fu_845_p4 <= pix_284_fu_1316_p1;
            else 
                ap_phi_mux_pix_286_phi_fu_845_p4 <= ap_phi_reg_pp0_iter1_pix_286_reg_842;
            end if;
        else 
            ap_phi_mux_pix_286_phi_fu_845_p4 <= ap_phi_reg_pp0_iter1_pix_286_reg_842;
        end if; 
    end process;


    ap_phi_mux_pix_287_phi_fu_835_p4_assign_proc : process(img_dout, icmp_ln806_reg_2050, or_ln811_5_reg_2137, ap_phi_reg_pp0_iter1_pix_271_reg_752, ap_phi_reg_pp0_iter1_pix_287_reg_832)
    begin
        if ((icmp_ln806_reg_2050 = ap_const_lv1_0)) then
            if ((or_ln811_5_reg_2137 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_287_phi_fu_835_p4 <= ap_phi_reg_pp0_iter1_pix_271_reg_752;
            elsif ((or_ln811_5_reg_2137 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_287_phi_fu_835_p4 <= img_dout(19 downto 10);
            else 
                ap_phi_mux_pix_287_phi_fu_835_p4 <= ap_phi_reg_pp0_iter1_pix_287_reg_832;
            end if;
        else 
            ap_phi_mux_pix_287_phi_fu_835_p4 <= ap_phi_reg_pp0_iter1_pix_287_reg_832;
        end if; 
    end process;


    ap_phi_mux_pix_288_phi_fu_825_p4_assign_proc : process(img_dout, icmp_ln806_reg_2050, or_ln811_5_reg_2137, ap_phi_reg_pp0_iter1_pix_272_reg_742, ap_phi_reg_pp0_iter1_pix_288_reg_822)
    begin
        if ((icmp_ln806_reg_2050 = ap_const_lv1_0)) then
            if ((or_ln811_5_reg_2137 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_288_phi_fu_825_p4 <= ap_phi_reg_pp0_iter1_pix_272_reg_742;
            elsif ((or_ln811_5_reg_2137 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_288_phi_fu_825_p4 <= img_dout(39 downto 30);
            else 
                ap_phi_mux_pix_288_phi_fu_825_p4 <= ap_phi_reg_pp0_iter1_pix_288_reg_822;
            end if;
        else 
            ap_phi_mux_pix_288_phi_fu_825_p4 <= ap_phi_reg_pp0_iter1_pix_288_reg_822;
        end if; 
    end process;


    ap_phi_mux_pix_289_phi_fu_815_p4_assign_proc : process(img_dout, icmp_ln806_reg_2050, or_ln811_5_reg_2137, ap_phi_reg_pp0_iter1_pix_273_reg_732, ap_phi_reg_pp0_iter1_pix_289_reg_812)
    begin
        if ((icmp_ln806_reg_2050 = ap_const_lv1_0)) then
            if ((or_ln811_5_reg_2137 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_289_phi_fu_815_p4 <= ap_phi_reg_pp0_iter1_pix_273_reg_732;
            elsif ((or_ln811_5_reg_2137 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_289_phi_fu_815_p4 <= img_dout(49 downto 40);
            else 
                ap_phi_mux_pix_289_phi_fu_815_p4 <= ap_phi_reg_pp0_iter1_pix_289_reg_812;
            end if;
        else 
            ap_phi_mux_pix_289_phi_fu_815_p4 <= ap_phi_reg_pp0_iter1_pix_289_reg_812;
        end if; 
    end process;


    ap_phi_mux_pix_290_phi_fu_805_p4_assign_proc : process(img_dout, icmp_ln806_reg_2050, or_ln811_5_reg_2137, ap_phi_reg_pp0_iter1_pix_274_reg_722, ap_phi_reg_pp0_iter1_pix_290_reg_802)
    begin
        if ((icmp_ln806_reg_2050 = ap_const_lv1_0)) then
            if ((or_ln811_5_reg_2137 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_290_phi_fu_805_p4 <= ap_phi_reg_pp0_iter1_pix_274_reg_722;
            elsif ((or_ln811_5_reg_2137 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_290_phi_fu_805_p4 <= img_dout(69 downto 60);
            else 
                ap_phi_mux_pix_290_phi_fu_805_p4 <= ap_phi_reg_pp0_iter1_pix_290_reg_802;
            end if;
        else 
            ap_phi_mux_pix_290_phi_fu_805_p4 <= ap_phi_reg_pp0_iter1_pix_290_reg_802;
        end if; 
    end process;


    ap_phi_mux_pix_291_phi_fu_795_p4_assign_proc : process(img_dout, icmp_ln806_reg_2050, or_ln811_5_reg_2137, ap_phi_reg_pp0_iter1_pix_275_reg_712, ap_phi_reg_pp0_iter1_pix_291_reg_792)
    begin
        if ((icmp_ln806_reg_2050 = ap_const_lv1_0)) then
            if ((or_ln811_5_reg_2137 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_291_phi_fu_795_p4 <= ap_phi_reg_pp0_iter1_pix_275_reg_712;
            elsif ((or_ln811_5_reg_2137 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_291_phi_fu_795_p4 <= img_dout(79 downto 70);
            else 
                ap_phi_mux_pix_291_phi_fu_795_p4 <= ap_phi_reg_pp0_iter1_pix_291_reg_792;
            end if;
        else 
            ap_phi_mux_pix_291_phi_fu_795_p4 <= ap_phi_reg_pp0_iter1_pix_291_reg_792;
        end if; 
    end process;


    ap_phi_mux_pix_292_phi_fu_785_p4_assign_proc : process(img_dout, icmp_ln806_reg_2050, or_ln811_5_reg_2137, ap_phi_reg_pp0_iter1_pix_276_reg_702, ap_phi_reg_pp0_iter1_pix_292_reg_782)
    begin
        if ((icmp_ln806_reg_2050 = ap_const_lv1_0)) then
            if ((or_ln811_5_reg_2137 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_292_phi_fu_785_p4 <= ap_phi_reg_pp0_iter1_pix_276_reg_702;
            elsif ((or_ln811_5_reg_2137 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_292_phi_fu_785_p4 <= img_dout(99 downto 90);
            else 
                ap_phi_mux_pix_292_phi_fu_785_p4 <= ap_phi_reg_pp0_iter1_pix_292_reg_782;
            end if;
        else 
            ap_phi_mux_pix_292_phi_fu_785_p4 <= ap_phi_reg_pp0_iter1_pix_292_reg_782;
        end if; 
    end process;


    ap_phi_mux_pix_293_phi_fu_775_p4_assign_proc : process(img_dout, icmp_ln806_reg_2050, or_ln811_5_reg_2137, ap_phi_reg_pp0_iter1_pix_277_reg_692, ap_phi_reg_pp0_iter1_pix_293_reg_772)
    begin
        if ((icmp_ln806_reg_2050 = ap_const_lv1_0)) then
            if ((or_ln811_5_reg_2137 = ap_const_lv1_0)) then 
                ap_phi_mux_pix_293_phi_fu_775_p4 <= ap_phi_reg_pp0_iter1_pix_277_reg_692;
            elsif ((or_ln811_5_reg_2137 = ap_const_lv1_1)) then 
                ap_phi_mux_pix_293_phi_fu_775_p4 <= img_dout(109 downto 100);
            else 
                ap_phi_mux_pix_293_phi_fu_775_p4 <= ap_phi_reg_pp0_iter1_pix_293_reg_772;
            end if;
        else 
            ap_phi_mux_pix_293_phi_fu_775_p4 <= ap_phi_reg_pp0_iter1_pix_293_reg_772;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_pix_270_reg_762 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_271_reg_752 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_272_reg_742 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_273_reg_732 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_274_reg_722 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_275_reg_712 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_276_reg_702 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_pix_277_reg_692 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_286_reg_842 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_287_reg_832 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_288_reg_822 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_289_reg_812 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_290_reg_802 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_291_reg_792 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_292_reg_782 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_pix_293_reg_772 <= "XXXXXXXXXX";

    ap_predicate_op125_read_state2_assign_proc : process(icmp_ln806_reg_2050, or_ln811_reg_2063)
    begin
                ap_predicate_op125_read_state2 <= ((or_ln811_reg_2063 = ap_const_lv1_1) and (icmp_ln806_reg_2050 = ap_const_lv1_0));
    end process;


    ap_predicate_op146_read_state3_assign_proc : process(icmp_ln806_reg_2050, or_ln811_1_reg_2116)
    begin
                ap_predicate_op146_read_state3 <= ((icmp_ln806_reg_2050 = ap_const_lv1_0) and (or_ln811_1_reg_2116 = ap_const_lv1_1));
    end process;


    ap_predicate_op170_read_state4_assign_proc : process(icmp_ln806_reg_2050, or_ln811_2_reg_2125)
    begin
                ap_predicate_op170_read_state4 <= ((icmp_ln806_reg_2050 = ap_const_lv1_0) and (or_ln811_2_reg_2125 = ap_const_lv1_1));
    end process;


    ap_predicate_op190_read_state5_assign_proc : process(icmp_ln806_reg_2050, or_ln811_3_reg_2129)
    begin
                ap_predicate_op190_read_state5 <= ((icmp_ln806_reg_2050 = ap_const_lv1_0) and (or_ln811_3_reg_2129 = ap_const_lv1_1));
    end process;


    ap_predicate_op210_read_state6_assign_proc : process(icmp_ln806_reg_2050, or_ln811_4_reg_2133)
    begin
                ap_predicate_op210_read_state6 <= ((or_ln811_4_reg_2133 = ap_const_lv1_1) and (icmp_ln806_reg_2050 = ap_const_lv1_0));
    end process;


    ap_predicate_op230_read_state7_assign_proc : process(icmp_ln806_reg_2050, or_ln811_5_reg_2137)
    begin
                ap_predicate_op230_read_state7 <= ((icmp_ln806_reg_2050 = ap_const_lv1_0) and (or_ln811_5_reg_2137 = ap_const_lv1_1));
    end process;


    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_2_fu_184, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_x <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_x <= x_2_fu_184;
        end if; 
    end process;


    bytePlanes_plane0_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, bytePlanes_plane0_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            bytePlanes_plane0_blk_n <= bytePlanes_plane0_full_n;
        else 
            bytePlanes_plane0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    bytePlanes_plane0_din <= (out_pix_Y_6_fu_1611_p5(255 downto 254) & tmp_13_fu_1645_p4 & out_pix_Y_6_fu_1611_p5(223 downto 0));

    bytePlanes_plane0_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            bytePlanes_plane0_write <= ap_const_logic_1;
        else 
            bytePlanes_plane0_write <= ap_const_logic_0;
        end if; 
    end process;


    bytePlanes_plane1_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, bytePlanes_plane1_full_n, ap_block_pp0_stage0, and_ln832_reg_2067)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_lv1_0 = and_ln832_reg_2067) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            bytePlanes_plane1_blk_n <= bytePlanes_plane1_full_n;
        else 
            bytePlanes_plane1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    bytePlanes_plane1_din <= (out_pix_UV_6_fu_1633_p5(255 downto 254) & tmp_14_fu_1668_p4 & out_pix_UV_6_fu_1633_p5(223 downto 0));

    bytePlanes_plane1_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln832_reg_2067, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln832_reg_2067) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            bytePlanes_plane1_write <= ap_const_logic_1;
        else 
            bytePlanes_plane1_write <= ap_const_logic_0;
        end if; 
    end process;

    cmp221_fu_1190_p2 <= "1" when (signed(zext_ln806_fu_1186_p1) < signed(sub220_cast_cast_fu_1056_p1)) else "0";
    icmp_ln806_fu_1180_p2 <= "1" when (ap_sig_allocacmp_x = trunc_ln789_1) else "0";
    icmp_ln832_fu_1202_p2 <= "1" when (VideoFormat_val = ap_const_lv6_17) else "0";

    img_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, img_empty_n, icmp_ln806_reg_2050, ap_predicate_op125_read_state2, ap_CS_fsm_pp0_stage5, ap_predicate_op210_read_state6, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, or_ln811_1_reg_2116, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, or_ln811_2_reg_2125, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, or_ln811_3_reg_2129, ap_block_pp0_stage5, or_ln811_5_reg_2137)
    begin
        if ((((ap_predicate_op210_read_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (icmp_ln806_reg_2050 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln811_3_reg_2129 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln806_reg_2050 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln811_2_reg_2125 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln806_reg_2050 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (or_ln811_1_reg_2116 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_predicate_op125_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln806_reg_2050 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln811_5_reg_2137 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            img_blk_n <= img_empty_n;
        else 
            img_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_predicate_op125_read_state2, ap_CS_fsm_pp0_stage5, ap_predicate_op210_read_state6, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1_11001, ap_predicate_op170_read_state4, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_predicate_op146_read_state3, ap_block_pp0_stage2_11001, ap_predicate_op190_read_state5, ap_block_pp0_stage4_11001, ap_predicate_op230_read_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op210_read_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op230_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_predicate_op190_read_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_predicate_op146_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op170_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op125_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            img_read <= ap_const_logic_1;
        else 
            img_read <= ap_const_logic_0;
        end if; 
    end process;

    or_ln811_1_fu_1278_p2 <= (icmp9_read_reg_2025 or cmp221_reg_2054);
    or_ln811_2_fu_1286_p2 <= (cmp223_2_read_reg_2030 or cmp221_reg_2054);
    or_ln811_3_fu_1290_p2 <= (tmp_15_reg_2035 or cmp221_reg_2054);
    or_ln811_4_fu_1294_p2 <= (cmp223_4_read_reg_2040 or cmp221_reg_2054);
    or_ln811_5_fu_1298_p2 <= (cmp223_5_read_reg_2045 or cmp221_reg_2054);
    or_ln811_fu_1196_p2 <= (cmp223 or cmp221_fu_1190_p2);
    out_pix_UV_1_fu_1413_p5 <= (out_pix_UV_fu_1369_p5(255 downto 62) & tmp_2_fu_1403_p4 & out_pix_UV_fu_1369_p5(31 downto 0));

    out_pix_UV_1_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, out_pix_UV_1_out_i, ap_block_pp0_stage0, out_pix_UV_7_fu_1678_p5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_pix_UV_1_out_o <= out_pix_UV_7_fu_1678_p5;
        else 
            out_pix_UV_1_out_o <= out_pix_UV_1_out_i;
        end if; 
    end process;


    out_pix_UV_1_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_pix_UV_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            out_pix_UV_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    out_pix_UV_2_fu_1457_p5 <= (out_pix_UV_1_fu_1413_p5(255 downto 94) & tmp_4_fu_1447_p4 & out_pix_UV_1_fu_1413_p5(63 downto 0));
    out_pix_UV_3_fu_1501_p5 <= (out_pix_UV_2_fu_1457_p5(255 downto 126) & tmp_6_fu_1491_p4 & out_pix_UV_2_fu_1457_p5(95 downto 0));
    out_pix_UV_4_fu_1545_p5 <= (out_pix_UV_3_fu_1501_p5(255 downto 158) & tmp_8_fu_1535_p4 & out_pix_UV_3_fu_1501_p5(127 downto 0));
    out_pix_UV_5_fu_1589_p5 <= (out_pix_UV_4_fu_1545_p5(255 downto 190) & tmp_10_fu_1579_p4 & out_pix_UV_4_fu_1545_p5(159 downto 0));
    out_pix_UV_6_fu_1633_p5 <= (out_pix_UV_5_fu_1589_p5(255 downto 222) & tmp_12_fu_1623_p4 & out_pix_UV_5_fu_1589_p5(191 downto 0));
    out_pix_UV_7_fu_1678_p5 <= (out_pix_UV_6_fu_1633_p5(255 downto 254) & tmp_14_fu_1668_p4 & out_pix_UV_6_fu_1633_p5(223 downto 0));
    out_pix_UV_fu_1369_p5 <= (out_pix_UV_1_out_i(255 downto 30) & tmp_s_fu_1359_p4);
    out_pix_Y_1_fu_1391_p5 <= (out_pix_Y_fu_1347_p5(255 downto 62) & tmp_1_fu_1381_p4 & out_pix_Y_fu_1347_p5(31 downto 0));

    out_pix_Y_1_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, out_pix_Y_1_out_i, ap_block_pp0_stage0, out_pix_Y_7_fu_1655_p5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_pix_Y_1_out_o <= out_pix_Y_7_fu_1655_p5;
        else 
            out_pix_Y_1_out_o <= out_pix_Y_1_out_i;
        end if; 
    end process;


    out_pix_Y_1_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_pix_Y_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            out_pix_Y_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    out_pix_Y_2_fu_1435_p5 <= (out_pix_Y_1_fu_1391_p5(255 downto 94) & tmp_3_fu_1425_p4 & out_pix_Y_1_fu_1391_p5(63 downto 0));
    out_pix_Y_3_fu_1479_p5 <= (out_pix_Y_2_fu_1435_p5(255 downto 126) & tmp_5_fu_1469_p4 & out_pix_Y_2_fu_1435_p5(95 downto 0));
    out_pix_Y_4_fu_1523_p5 <= (out_pix_Y_3_fu_1479_p5(255 downto 158) & tmp_7_fu_1513_p4 & out_pix_Y_3_fu_1479_p5(127 downto 0));
    out_pix_Y_5_fu_1567_p5 <= (out_pix_Y_4_fu_1523_p5(255 downto 190) & tmp_9_fu_1557_p4 & out_pix_Y_4_fu_1523_p5(159 downto 0));
    out_pix_Y_6_fu_1611_p5 <= (out_pix_Y_5_fu_1567_p5(255 downto 222) & tmp_11_fu_1601_p4 & out_pix_Y_5_fu_1567_p5(191 downto 0));
    out_pix_Y_7_fu_1655_p5 <= (out_pix_Y_6_fu_1611_p5(255 downto 254) & tmp_13_fu_1645_p4 & out_pix_Y_6_fu_1611_p5(223 downto 0));
    out_pix_Y_fu_1347_p5 <= (out_pix_Y_1_out_i(255 downto 30) & tmp_fu_1337_p4);
    pix_238_fu_1274_p1 <= img_dout(10 - 1 downto 0);
    pix_239_fu_1282_p1 <= img_dout(10 - 1 downto 0);
    pix_244_fu_1302_p1 <= img_dout(10 - 1 downto 0);
    pix_252_fu_1306_p1 <= img_dout(10 - 1 downto 0);
    pix_268_fu_1310_p1 <= img_dout(10 - 1 downto 0);
    pix_284_fu_1316_p1 <= img_dout(10 - 1 downto 0);
    pix_48_out <= pix_48_fu_188;

    pix_48_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln806_reg_2050, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln806_reg_2050 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_48_out_ap_vld <= ap_const_logic_1;
        else 
            pix_48_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_49_out <= pix_49_fu_192;

    pix_49_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln806_reg_2050, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln806_reg_2050 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_49_out_ap_vld <= ap_const_logic_1;
        else 
            pix_49_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_50_out <= pix_50_fu_196;

    pix_50_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln806_reg_2050, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln806_reg_2050 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_50_out_ap_vld <= ap_const_logic_1;
        else 
            pix_50_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_51_out <= pix_51_fu_200;

    pix_51_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln806_reg_2050, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln806_reg_2050 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_51_out_ap_vld <= ap_const_logic_1;
        else 
            pix_51_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_52_out <= pix_52_fu_204;

    pix_52_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln806_reg_2050, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln806_reg_2050 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_52_out_ap_vld <= ap_const_logic_1;
        else 
            pix_52_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_53_out <= pix_53_fu_208;

    pix_53_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln806_reg_2050, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln806_reg_2050 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_53_out_ap_vld <= ap_const_logic_1;
        else 
            pix_53_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_54_out <= pix_54_fu_212;

    pix_54_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln806_reg_2050, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln806_reg_2050 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_54_out_ap_vld <= ap_const_logic_1;
        else 
            pix_54_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_55_out <= pix_55_fu_216;

    pix_55_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln806_reg_2050, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln806_reg_2050 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            pix_55_out_ap_vld <= ap_const_logic_1;
        else 
            pix_55_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

        sub220_cast_cast_fu_1056_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub220_cast),13));

    tmp_10_fu_1579_p4 <= ((ap_phi_reg_pp0_iter1_pix_273_reg_732 & ap_phi_reg_pp0_iter1_pix_271_reg_752) & pix_261_reg_604);
    tmp_11_fu_1601_p4 <= ((ap_phi_mux_pix_286_phi_fu_845_p4 & ap_phi_reg_pp0_iter1_pix_276_reg_702) & ap_phi_reg_pp0_iter1_pix_274_reg_722);
    tmp_12_fu_1623_p4 <= ((ap_phi_mux_pix_287_phi_fu_835_p4 & ap_phi_reg_pp0_iter1_pix_277_reg_692) & ap_phi_reg_pp0_iter1_pix_275_reg_712);
    tmp_13_fu_1645_p4 <= ((ap_phi_mux_pix_292_phi_fu_785_p4 & ap_phi_mux_pix_290_phi_fu_805_p4) & ap_phi_mux_pix_288_phi_fu_825_p4);
    tmp_14_fu_1668_p4 <= ((ap_phi_mux_pix_293_phi_fu_775_p4 & ap_phi_mux_pix_291_phi_fu_795_p4) & ap_phi_mux_pix_289_phi_fu_815_p4);
    tmp_1_fu_1381_p4 <= ((pix_174_reg_483 & pix_172_reg_505) & pix_122_reg_358);
    tmp_2_fu_1403_p4 <= ((pix_175_reg_472 & pix_173_reg_494) & pix_123_reg_348);
    tmp_3_fu_1425_p4 <= ((pix_216_reg_593 & pix_178_reg_439) & pix_176_reg_461);
    tmp_4_fu_1447_p4 <= ((pix_217_reg_582 & pix_179_reg_428) & pix_177_reg_450);
    tmp_5_fu_1469_p4 <= ((pix_222_reg_527 & pix_220_reg_549) & pix_218_reg_571);
    tmp_6_fu_1491_p4 <= ((pix_223_reg_516 & pix_221_reg_538) & pix_219_reg_560);
    tmp_7_fu_1513_p4 <= ((pix_258_reg_637 & pix_256_reg_659) & pix_254_reg_681);
    tmp_8_fu_1535_p4 <= ((pix_259_reg_626 & pix_257_reg_648) & pix_255_reg_670);
    tmp_9_fu_1557_p4 <= ((ap_phi_reg_pp0_iter1_pix_272_reg_742 & ap_phi_reg_pp0_iter1_pix_270_reg_762) & pix_260_reg_615);
    tmp_fu_1337_p4 <= ((pix_120_reg_378 & pix_118_reg_398) & pix_116_reg_418);
    tmp_s_fu_1359_p4 <= ((pix_121_reg_368 & pix_119_reg_388) & pix_117_reg_408);
    x_3_fu_1174_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x) + unsigned(ap_const_lv12_1));
    zext_ln806_fu_1186_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_x),13));
end behav;
