{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695016626159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695016626160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 18 13:57:06 2023 " "Processing started: Mon Sep 18 13:57:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695016626160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695016626160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695016626160 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695016626283 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695016626283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_bench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_tb-v1 " "Found design unit 1: register_tb-v1" {  } { { "test_bench.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/test_bench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695016630784 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_tb " "Found entity 1: register_tb" {  } { { "test_bench.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/test_bench.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695016630784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695016630784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_REGISTER-behavior " "Found design unit 1: MY_REGISTER-behavior" {  } { { "my_register.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/my_register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695016630785 ""} { "Info" "ISGN_ENTITY_NAME" "1 MY_REGISTER " "Found entity 1: MY_REGISTER" {  } { { "my_register.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/my_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695016630785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695016630785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab4-Behav " "Found design unit 1: Lab4-Behav" {  } { { "Lab4.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/Lab4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695016630785 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab4 " "Found entity 1: Lab4" {  } { { "Lab4.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/Lab4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695016630785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695016630785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_flip_flop-behav " "Found design unit 1: t_flip_flop-behav" {  } { { "t_flip_flop.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/t_flip_flop.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695016630785 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_flip_flop " "Found entity 1: t_flip_flop" {  } { { "t_flip_flop.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/t_flip_flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695016630785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695016630785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_8_bit-behav " "Found design unit 1: counter_8_bit-behav" {  } { { "counter_8_bit.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/counter_8_bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695016630785 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_8_bit " "Found entity 1: counter_8_bit" {  } { { "counter_8_bit.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/counter_8_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695016630785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695016630785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "augmented.vhd 2 1 " "Found 2 design units, including 1 entities, in source file augmented.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_8_bit_augmented-behav " "Found design unit 1: counter_8_bit_augmented-behav" {  } { { "augmented.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/augmented.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695016630786 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_8_bit_augmented " "Found entity 1: counter_8_bit_augmented" {  } { { "augmented.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/augmented.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695016630786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695016630786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Wk3_Multiple_7segment_decoders.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Wk3_Multiple_7segment_decoders.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wk3_Multiple_7segment_decoders-impl " "Found design unit 1: Wk3_Multiple_7segment_decoders-impl" {  } { { "Wk3_Multiple_7segment_decoders.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/Wk3_Multiple_7segment_decoders.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695016630786 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wk3_Multiple_7segment_decoders " "Found entity 1: Wk3_Multiple_7segment_decoders" {  } { { "Wk3_Multiple_7segment_decoders.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/Wk3_Multiple_7segment_decoders.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695016630786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695016630786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Wk3_7segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Wk3_7segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wk3_7segment_decoder-top_arch " "Found design unit 1: Wk3_7segment_decoder-top_arch" {  } { { "Wk3_7segment_decoder.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/Wk3_7segment_decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695016630786 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wk3_7segment_decoder " "Found entity 1: Wk3_7segment_decoder" {  } { { "Wk3_7segment_decoder.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/Wk3_7segment_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695016630786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695016630786 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter_8_bit " "Elaborating entity \"counter_8_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695016630810 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "q\[7..2\] counter_8_bit.vhd(18) " "Using initial value X (don't care) for net \"q\[7..2\]\" at counter_8_bit.vhd(18)" {  } { { "counter_8_bit.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/counter_8_bit.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695016630812 "|counter_8_bit"}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin q_out 9 8 " "Ignored chip_pin synthesis attribute for port \"q_out\" because the synthesis attribute's pin assignment list contains 9 assignment(s), which does not match port width of 8 bit(s)" {  } { { "counter_8_bit.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/counter_8_bit.vhd" 7 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1695016630812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flip_flop t_flip_flop:ff0 " "Elaborating entity \"t_flip_flop\" for hierarchy \"t_flip_flop:ff0\"" {  } { { "counter_8_bit.vhd" "ff0" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/counter_8_bit.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695016630814 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Q_inv t_flip_flop.vhd(7) " "VHDL Signal Declaration warning at t_flip_flop.vhd(7): used implicit default value for signal \"Q_inv\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "t_flip_flop.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/t_flip_flop.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695016630814 "|counter_8_bit|t_flip_flop:\flip_flop:0:ffx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wk3_7segment_decoder Wk3_7segment_decoder:seg1 " "Elaborating entity \"Wk3_7segment_decoder\" for hierarchy \"Wk3_7segment_decoder:seg1\"" {  } { { "counter_8_bit.vhd" "seg1" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/counter_8_bit.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695016630815 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "q_out\[2\] GND " "Pin \"q_out\[2\]\" is stuck at GND" {  } { { "counter_8_bit.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/counter_8_bit.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695016631074 "|counter_8_bit|q_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_out\[3\] GND " "Pin \"q_out\[3\]\" is stuck at GND" {  } { { "counter_8_bit.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/counter_8_bit.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695016631074 "|counter_8_bit|q_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_out\[4\] GND " "Pin \"q_out\[4\]\" is stuck at GND" {  } { { "counter_8_bit.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/counter_8_bit.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695016631074 "|counter_8_bit|q_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_out\[5\] GND " "Pin \"q_out\[5\]\" is stuck at GND" {  } { { "counter_8_bit.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/counter_8_bit.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695016631074 "|counter_8_bit|q_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_out\[6\] GND " "Pin \"q_out\[6\]\" is stuck at GND" {  } { { "counter_8_bit.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/counter_8_bit.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695016631074 "|counter_8_bit|q_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q_out\[7\] GND " "Pin \"q_out\[7\]\" is stuck at GND" {  } { { "counter_8_bit.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/counter_8_bit.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695016631074 "|counter_8_bit|q_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "counter_8_bit.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/counter_8_bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695016631074 "|counter_8_bit|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "counter_8_bit.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/counter_8_bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695016631074 "|counter_8_bit|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "counter_8_bit.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/counter_8_bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695016631074 "|counter_8_bit|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "counter_8_bit.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/counter_8_bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695016631074 "|counter_8_bit|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "counter_8_bit.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/counter_8_bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695016631074 "|counter_8_bit|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "counter_8_bit.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/counter_8_bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695016631074 "|counter_8_bit|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "counter_8_bit.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/counter_8_bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695016631074 "|counter_8_bit|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "counter_8_bit.vhd" "" { Text "/home/timothy-tan/Code/current-units/digital-system-design/Labs/lab4/counter_8_bit.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695016631074 "|counter_8_bit|HEX2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695016631074 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695016631117 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695016631373 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695016631373 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695016631389 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695016631389 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695016631389 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695016631389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "467 " "Peak virtual memory: 467 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695016631393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 18 13:57:11 2023 " "Processing ended: Mon Sep 18 13:57:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695016631393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695016631393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695016631393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695016631393 ""}
