Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Richy/Desktop/Proyectos ISE/Procesador1/test_procesador2_isim_beh.exe -prj C:/Users/Richy/Desktop/Proyectos ISE/Procesador1/test_procesador2_beh.prj work.test_procesador2 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Richy/Desktop/Proyectos ISE/Procesador1/UC.vhd" into library work
Parsing VHDL file "C:/Users/Richy/Desktop/Proyectos ISE/Procesador1/Suma.vhd" into library work
Parsing VHDL file "C:/Users/Richy/Desktop/Proyectos ISE/Procesador1/SEV.vhd" into library work
Parsing VHDL file "C:/Users/Richy/Desktop/Proyectos ISE/Procesador1/RF.vhd" into library work
Parsing VHDL file "C:/Users/Richy/Desktop/Proyectos ISE/Procesador1/nPc.vhd" into library work
Parsing VHDL file "C:/Users/Richy/Desktop/Proyectos ISE/Procesador1/MUX.vhd" into library work
Parsing VHDL file "C:/Users/Richy/Desktop/Proyectos ISE/Procesador1/IM.vhd" into library work
Parsing VHDL file "C:/Users/Richy/Desktop/Proyectos ISE/Procesador1/ALU.vhd" into library work
Parsing VHDL file "C:/Users/Richy/Desktop/Proyectos ISE/Procesador1/procesador2.vhd" into library work
Parsing VHDL file "C:/Users/Richy/Desktop/Proyectos ISE/Procesador1/test_procesador2.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling architecture primerprocesadorr of entity Suma [suma_default]
Compiling architecture primerprocesadorr of entity nPc [npc_default]
Compiling architecture primerprocesadorr of entity IM [im_default]
Compiling architecture primerprocesadorr of entity Control_Unit [control_unit_default]
Compiling architecture behavioral of entity RF [rf_default]
Compiling architecture behavioral of entity MUX [mux_default]
Compiling architecture primerprocesadorr of entity SEV [sev_default]
Compiling architecture primerprocesadorr of entity ALU [alu_default]
Compiling architecture arq_procesador2 of entity procesador2 [procesador2_default]
Compiling architecture behavior of entity test_procesador2
Time Resolution for simulation is 1ps.
Waiting for 8 sub-compilation(s) to finish...
Compiled 25 VHDL Units
Built simulation executable C:/Users/Richy/Desktop/Proyectos ISE/Procesador1/test_procesador2_isim_beh.exe
Fuse Memory Usage: 36400 KB
Fuse CPU Usage: 1200 ms
