

================================================================
== Vitis HLS Report for 'conv2_Pipeline_M2'
================================================================
* Date:           Sat Jan 25 17:48:21 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       Conv2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      737|      737|  7.370 us|  7.370 us|  736|  736|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- M2      |      735|      735|        34|         27|          1|    27|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 27, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 1
  Pipeline-0 : II = 27, D = 34, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 37 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 38 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln164_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln164"   --->   Operation 39 'read' 'sext_ln164_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln164_cast = sext i62 %sext_ln164_read"   --->   Operation 40 'sext' 'sext_ln164_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_27, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_4, void @empty_25, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln221 = store i5 0, i5 %i" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 42 'store' 'store_ln221' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_223_12"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%i_2 = load i5 %i" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 44 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.78ns)   --->   "%icmp_ln221 = icmp_eq  i5 %i_2, i5 27" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 46 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln221 = add i5 %i_2, i5 1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 47 'add' 'add_ln221' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %icmp_ln221, void %VITIS_LOOP_223_12.split, void %for.inc486.exitStub" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 48 'br' 'br_ln221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln164_cast" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:164]   --->   Operation 49 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i5 %i_2" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 50 'zext' 'zext_ln221' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr i32 %conv_out, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 51 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (0.67ns)   --->   "%conv_out_load = load i5 %conv_out_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 52 'load' 'conv_out_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%conv_out_1_addr = getelementptr i32 %conv_out_1, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 53 'getelementptr' 'conv_out_1_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (0.67ns)   --->   "%conv_out_1_load = load i5 %conv_out_1_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 54 'load' 'conv_out_1_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%conv_out_2_addr = getelementptr i32 %conv_out_2, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 55 'getelementptr' 'conv_out_2_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (0.67ns)   --->   "%conv_out_2_load = load i5 %conv_out_2_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 56 'load' 'conv_out_2_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%conv_out_3_addr = getelementptr i32 %conv_out_3, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 57 'getelementptr' 'conv_out_3_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (0.67ns)   --->   "%conv_out_3_load = load i5 %conv_out_3_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 58 'load' 'conv_out_3_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%conv_out_4_addr = getelementptr i32 %conv_out_4, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 59 'getelementptr' 'conv_out_4_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (0.67ns)   --->   "%conv_out_4_load = load i5 %conv_out_4_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 60 'load' 'conv_out_4_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv_out_5_addr = getelementptr i32 %conv_out_5, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 61 'getelementptr' 'conv_out_5_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (0.67ns)   --->   "%conv_out_5_load = load i5 %conv_out_5_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 62 'load' 'conv_out_5_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%conv_out_6_addr = getelementptr i32 %conv_out_6, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 63 'getelementptr' 'conv_out_6_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (0.67ns)   --->   "%conv_out_6_load = load i5 %conv_out_6_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 64 'load' 'conv_out_6_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv_out_7_addr = getelementptr i32 %conv_out_7, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 65 'getelementptr' 'conv_out_7_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (0.67ns)   --->   "%conv_out_7_load = load i5 %conv_out_7_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 66 'load' 'conv_out_7_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv_out_8_addr = getelementptr i32 %conv_out_8, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 67 'getelementptr' 'conv_out_8_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (0.67ns)   --->   "%conv_out_8_load = load i5 %conv_out_8_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 68 'load' 'conv_out_8_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv_out_9_addr = getelementptr i32 %conv_out_9, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 69 'getelementptr' 'conv_out_9_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (0.67ns)   --->   "%conv_out_9_load = load i5 %conv_out_9_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 70 'load' 'conv_out_9_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv_out_10_addr = getelementptr i32 %conv_out_10, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 71 'getelementptr' 'conv_out_10_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (0.67ns)   --->   "%conv_out_10_load = load i5 %conv_out_10_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 72 'load' 'conv_out_10_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%conv_out_11_addr = getelementptr i32 %conv_out_11, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 73 'getelementptr' 'conv_out_11_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (0.67ns)   --->   "%conv_out_11_load = load i5 %conv_out_11_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 74 'load' 'conv_out_11_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%conv_out_12_addr = getelementptr i32 %conv_out_12, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 75 'getelementptr' 'conv_out_12_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (0.67ns)   --->   "%conv_out_12_load = load i5 %conv_out_12_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 76 'load' 'conv_out_12_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%conv_out_13_addr = getelementptr i32 %conv_out_13, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 77 'getelementptr' 'conv_out_13_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (0.67ns)   --->   "%conv_out_13_load = load i5 %conv_out_13_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 78 'load' 'conv_out_13_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%conv_out_14_addr = getelementptr i32 %conv_out_14, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 79 'getelementptr' 'conv_out_14_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (0.67ns)   --->   "%conv_out_14_load = load i5 %conv_out_14_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 80 'load' 'conv_out_14_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%conv_out_15_addr = getelementptr i32 %conv_out_15, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 81 'getelementptr' 'conv_out_15_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (0.67ns)   --->   "%conv_out_15_load = load i5 %conv_out_15_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 82 'load' 'conv_out_15_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%conv_out_16_addr = getelementptr i32 %conv_out_16, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 83 'getelementptr' 'conv_out_16_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (0.67ns)   --->   "%conv_out_16_load = load i5 %conv_out_16_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 84 'load' 'conv_out_16_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%conv_out_17_addr = getelementptr i32 %conv_out_17, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 85 'getelementptr' 'conv_out_17_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (0.67ns)   --->   "%conv_out_17_load = load i5 %conv_out_17_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 86 'load' 'conv_out_17_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%conv_out_18_addr = getelementptr i32 %conv_out_18, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 87 'getelementptr' 'conv_out_18_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (0.67ns)   --->   "%conv_out_18_load = load i5 %conv_out_18_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 88 'load' 'conv_out_18_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%conv_out_19_addr = getelementptr i32 %conv_out_19, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 89 'getelementptr' 'conv_out_19_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (0.67ns)   --->   "%conv_out_19_load = load i5 %conv_out_19_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 90 'load' 'conv_out_19_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%conv_out_20_addr = getelementptr i32 %conv_out_20, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 91 'getelementptr' 'conv_out_20_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (0.67ns)   --->   "%conv_out_20_load = load i5 %conv_out_20_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 92 'load' 'conv_out_20_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%conv_out_21_addr = getelementptr i32 %conv_out_21, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 93 'getelementptr' 'conv_out_21_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (0.67ns)   --->   "%conv_out_21_load = load i5 %conv_out_21_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 94 'load' 'conv_out_21_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%conv_out_22_addr = getelementptr i32 %conv_out_22, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 95 'getelementptr' 'conv_out_22_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 96 [2/2] (0.67ns)   --->   "%conv_out_22_load = load i5 %conv_out_22_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 96 'load' 'conv_out_22_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%conv_out_23_addr = getelementptr i32 %conv_out_23, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 97 'getelementptr' 'conv_out_23_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (0.67ns)   --->   "%conv_out_23_load = load i5 %conv_out_23_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 98 'load' 'conv_out_23_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%conv_out_24_addr = getelementptr i32 %conv_out_24, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 99 'getelementptr' 'conv_out_24_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 100 [2/2] (0.67ns)   --->   "%conv_out_24_load = load i5 %conv_out_24_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 100 'load' 'conv_out_24_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%conv_out_25_addr = getelementptr i32 %conv_out_25, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 101 'getelementptr' 'conv_out_25_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 102 [2/2] (0.67ns)   --->   "%conv_out_25_load = load i5 %conv_out_25_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 102 'load' 'conv_out_25_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%conv_out_26_addr = getelementptr i32 %conv_out_26, i64 0, i64 %zext_ln221" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 103 'getelementptr' 'conv_out_26_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 104 [2/2] (0.67ns)   --->   "%conv_out_26_load = load i5 %conv_out_26_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 104 'load' 'conv_out_26_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 105 [1/1] (0.42ns)   --->   "%store_ln221 = store i5 %add_ln221, i5 %i" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 105 'store' 'store_ln221' <Predicate = (!icmp_ln221)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.11>
ST_2 : Operation 106 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_load = load i5 %conv_out_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 106 'load' 'conv_out_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 107 [4/4] (6.43ns)   --->   "%out = fadd i32 %conv_out_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 107 'fadd' 'out' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_1_load = load i5 %conv_out_1_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 108 'load' 'conv_out_1_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 109 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_2_load = load i5 %conv_out_2_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 109 'load' 'conv_out_2_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 110 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_3_load = load i5 %conv_out_3_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 110 'load' 'conv_out_3_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 111 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_4_load = load i5 %conv_out_4_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 111 'load' 'conv_out_4_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 112 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_5_load = load i5 %conv_out_5_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 112 'load' 'conv_out_5_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 113 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_6_load = load i5 %conv_out_6_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 113 'load' 'conv_out_6_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 114 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_7_load = load i5 %conv_out_7_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 114 'load' 'conv_out_7_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 115 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_8_load = load i5 %conv_out_8_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 115 'load' 'conv_out_8_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 116 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_9_load = load i5 %conv_out_9_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 116 'load' 'conv_out_9_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 117 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_10_load = load i5 %conv_out_10_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 117 'load' 'conv_out_10_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 118 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_11_load = load i5 %conv_out_11_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 118 'load' 'conv_out_11_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 119 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_12_load = load i5 %conv_out_12_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 119 'load' 'conv_out_12_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 120 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_13_load = load i5 %conv_out_13_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 120 'load' 'conv_out_13_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 121 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_14_load = load i5 %conv_out_14_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 121 'load' 'conv_out_14_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 122 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_15_load = load i5 %conv_out_15_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 122 'load' 'conv_out_15_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 123 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_16_load = load i5 %conv_out_16_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 123 'load' 'conv_out_16_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 124 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_17_load = load i5 %conv_out_17_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 124 'load' 'conv_out_17_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 125 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_18_load = load i5 %conv_out_18_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 125 'load' 'conv_out_18_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 126 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_19_load = load i5 %conv_out_19_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 126 'load' 'conv_out_19_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 127 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_20_load = load i5 %conv_out_20_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 127 'load' 'conv_out_20_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 128 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_21_load = load i5 %conv_out_21_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 128 'load' 'conv_out_21_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 129 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_22_load = load i5 %conv_out_22_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 129 'load' 'conv_out_22_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 130 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_23_load = load i5 %conv_out_23_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 130 'load' 'conv_out_23_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 131 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_24_load = load i5 %conv_out_24_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 131 'load' 'conv_out_24_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 132 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_25_load = load i5 %conv_out_25_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 132 'load' 'conv_out_25_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 133 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_26_load = load i5 %conv_out_26_addr" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 133 'load' 'conv_out_26_load' <Predicate = (!icmp_ln221)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 134 [3/4] (6.43ns)   --->   "%out = fadd i32 %conv_out_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 134 'fadd' 'out' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [4/4] (6.43ns)   --->   "%out_1 = fadd i32 %conv_out_1_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 135 'fadd' 'out_1' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 136 [2/4] (6.43ns)   --->   "%out = fadd i32 %conv_out_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 136 'fadd' 'out' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [3/4] (6.43ns)   --->   "%out_1 = fadd i32 %conv_out_1_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 137 'fadd' 'out_1' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [4/4] (6.43ns)   --->   "%out_2 = fadd i32 %conv_out_2_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 138 'fadd' 'out_2' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 139 [1/4] (6.43ns)   --->   "%out = fadd i32 %conv_out_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 139 'fadd' 'out' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [2/4] (6.43ns)   --->   "%out_1 = fadd i32 %conv_out_1_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 140 'fadd' 'out_1' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [3/4] (6.43ns)   --->   "%out_2 = fadd i32 %conv_out_2_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 141 'fadd' 'out_2' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [4/4] (6.43ns)   --->   "%out_3 = fadd i32 %conv_out_3_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 142 'fadd' 'out_3' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 143 [2/2] (2.78ns)   --->   "%tmp_1 = fcmp_ogt  i32 %out, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 143 'fcmp' 'tmp_1' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/4] (6.43ns)   --->   "%out_1 = fadd i32 %conv_out_1_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 144 'fadd' 'out_1' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [2/4] (6.43ns)   --->   "%out_2 = fadd i32 %conv_out_2_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 145 'fadd' 'out_2' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [3/4] (6.43ns)   --->   "%out_3 = fadd i32 %conv_out_3_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 146 'fadd' 'out_3' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [4/4] (6.43ns)   --->   "%out_4 = fadd i32 %conv_out_4_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 147 'fadd' 'out_4' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%bitcast_ln228 = bitcast i32 %out" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 148 'bitcast' 'bitcast_ln228' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 149 'partselect' 'tmp_s' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln228 = trunc i32 %bitcast_ln228" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 150 'trunc' 'trunc_ln228' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.76ns)   --->   "%icmp_ln228 = icmp_ne  i8 %tmp_s, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 151 'icmp' 'icmp_ln228' <Predicate = (!icmp_ln221)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.92ns)   --->   "%icmp_ln228_1 = icmp_eq  i23 %trunc_ln228, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 152 'icmp' 'icmp_ln228_1' <Predicate = (!icmp_ln221)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln221)   --->   "%or_ln228 = or i1 %icmp_ln228_1, i1 %icmp_ln228" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 153 'or' 'or_ln228' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/2] (2.78ns)   --->   "%tmp_1 = fcmp_ogt  i32 %out, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 154 'fcmp' 'tmp_1' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln221)   --->   "%and_ln228 = and i1 %or_ln228, i1 %tmp_1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 155 'and' 'and_ln228' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [2/2] (2.78ns)   --->   "%tmp_3 = fcmp_ogt  i32 %out_1, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 156 'fcmp' 'tmp_3' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/4] (6.43ns)   --->   "%out_2 = fadd i32 %conv_out_2_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 157 'fadd' 'out_2' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [2/4] (6.43ns)   --->   "%out_3 = fadd i32 %conv_out_3_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 158 'fadd' 'out_3' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [3/4] (6.43ns)   --->   "%out_4 = fadd i32 %conv_out_4_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 159 'fadd' 'out_4' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [4/4] (6.43ns)   --->   "%out_5 = fadd i32 %conv_out_5_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 160 'fadd' 'out_5' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221 = select i1 %and_ln228, i32 %bitcast_ln228, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 161 'select' 'select_ln221' <Predicate = (!icmp_ln221)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 542 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 542 'ret' 'ret_ln0' <Predicate = (icmp_ln221)> <Delay = 0.42>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%bitcast_ln228_1 = bitcast i32 %out_1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 162 'bitcast' 'bitcast_ln228_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_1, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 163 'partselect' 'tmp_2' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln228_1 = trunc i32 %bitcast_ln228_1" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 164 'trunc' 'trunc_ln228_1' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.76ns)   --->   "%icmp_ln228_2 = icmp_ne  i8 %tmp_2, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 165 'icmp' 'icmp_ln228_2' <Predicate = (!icmp_ln221)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.92ns)   --->   "%icmp_ln228_3 = icmp_eq  i23 %trunc_ln228_1, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 166 'icmp' 'icmp_ln228_3' <Predicate = (!icmp_ln221)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_1)   --->   "%or_ln228_1 = or i1 %icmp_ln228_3, i1 %icmp_ln228_2" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 167 'or' 'or_ln228_1' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/2] (2.78ns)   --->   "%tmp_3 = fcmp_ogt  i32 %out_1, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 168 'fcmp' 'tmp_3' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_1)   --->   "%and_ln228_1 = and i1 %or_ln228_1, i1 %tmp_3" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 169 'and' 'and_ln228_1' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 170 [2/2] (2.78ns)   --->   "%tmp_5 = fcmp_ogt  i32 %out_2, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 170 'fcmp' 'tmp_5' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/4] (6.43ns)   --->   "%out_3 = fadd i32 %conv_out_3_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 171 'fadd' 'out_3' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [2/4] (6.43ns)   --->   "%out_4 = fadd i32 %conv_out_4_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 172 'fadd' 'out_4' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [3/4] (6.43ns)   --->   "%out_5 = fadd i32 %conv_out_5_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 173 'fadd' 'out_5' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [4/4] (6.43ns)   --->   "%out_6 = fadd i32 %conv_out_6_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 174 'fadd' 'out_6' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 175 'write' 'write_ln221' <Predicate = (!icmp_ln221)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 176 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221_1 = select i1 %and_ln228_1, i32 %bitcast_ln228_1, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 176 'select' 'select_ln221_1' <Predicate = (!icmp_ln221)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln228_2 = bitcast i32 %out_2" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 177 'bitcast' 'bitcast_ln228_2' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_2, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 178 'partselect' 'tmp_4' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln228_2 = trunc i32 %bitcast_ln228_2" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 179 'trunc' 'trunc_ln228_2' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.76ns)   --->   "%icmp_ln228_4 = icmp_ne  i8 %tmp_4, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 180 'icmp' 'icmp_ln228_4' <Predicate = (!icmp_ln221)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/1] (0.92ns)   --->   "%icmp_ln228_5 = icmp_eq  i23 %trunc_ln228_2, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 181 'icmp' 'icmp_ln228_5' <Predicate = (!icmp_ln221)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_2)   --->   "%or_ln228_2 = or i1 %icmp_ln228_5, i1 %icmp_ln228_4" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 182 'or' 'or_ln228_2' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [1/2] (2.78ns)   --->   "%tmp_5 = fcmp_ogt  i32 %out_2, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 183 'fcmp' 'tmp_5' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_2)   --->   "%and_ln228_2 = and i1 %or_ln228_2, i1 %tmp_5" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 184 'and' 'and_ln228_2' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [2/2] (2.78ns)   --->   "%tmp_7 = fcmp_ogt  i32 %out_3, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 185 'fcmp' 'tmp_7' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/4] (6.43ns)   --->   "%out_4 = fadd i32 %conv_out_4_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 186 'fadd' 'out_4' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [2/4] (6.43ns)   --->   "%out_5 = fadd i32 %conv_out_5_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 187 'fadd' 'out_5' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [3/4] (6.43ns)   --->   "%out_6 = fadd i32 %conv_out_6_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 188 'fadd' 'out_6' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [4/4] (6.43ns)   --->   "%out_7 = fadd i32 %conv_out_7_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 189 'fadd' 'out_7' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221_1, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 190 'write' 'write_ln221' <Predicate = (!icmp_ln221)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 191 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221_2 = select i1 %and_ln228_2, i32 %bitcast_ln228_2, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 191 'select' 'select_ln221_2' <Predicate = (!icmp_ln221)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%bitcast_ln228_3 = bitcast i32 %out_3" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 192 'bitcast' 'bitcast_ln228_3' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_3, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 193 'partselect' 'tmp_6' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln228_3 = trunc i32 %bitcast_ln228_3" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 194 'trunc' 'trunc_ln228_3' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.76ns)   --->   "%icmp_ln228_6 = icmp_ne  i8 %tmp_6, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 195 'icmp' 'icmp_ln228_6' <Predicate = (!icmp_ln221)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/1] (0.92ns)   --->   "%icmp_ln228_7 = icmp_eq  i23 %trunc_ln228_3, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 196 'icmp' 'icmp_ln228_7' <Predicate = (!icmp_ln221)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_3)   --->   "%or_ln228_3 = or i1 %icmp_ln228_7, i1 %icmp_ln228_6" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 197 'or' 'or_ln228_3' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/2] (2.78ns)   --->   "%tmp_7 = fcmp_ogt  i32 %out_3, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 198 'fcmp' 'tmp_7' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_3)   --->   "%and_ln228_3 = and i1 %or_ln228_3, i1 %tmp_7" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 199 'and' 'and_ln228_3' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [2/2] (2.78ns)   --->   "%tmp_9 = fcmp_ogt  i32 %out_4, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 200 'fcmp' 'tmp_9' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/4] (6.43ns)   --->   "%out_5 = fadd i32 %conv_out_5_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 201 'fadd' 'out_5' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [2/4] (6.43ns)   --->   "%out_6 = fadd i32 %conv_out_6_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 202 'fadd' 'out_6' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 203 [3/4] (6.43ns)   --->   "%out_7 = fadd i32 %conv_out_7_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 203 'fadd' 'out_7' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [4/4] (6.43ns)   --->   "%out_8 = fadd i32 %conv_out_8_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 204 'fadd' 'out_8' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221_2, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 205 'write' 'write_ln221' <Predicate = (!icmp_ln221)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 206 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221_3 = select i1 %and_ln228_3, i32 %bitcast_ln228_3, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 206 'select' 'select_ln221_3' <Predicate = (!icmp_ln221)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln228_4 = bitcast i32 %out_4" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 207 'bitcast' 'bitcast_ln228_4' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_4, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 208 'partselect' 'tmp_8' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln228_4 = trunc i32 %bitcast_ln228_4" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 209 'trunc' 'trunc_ln228_4' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.76ns)   --->   "%icmp_ln228_8 = icmp_ne  i8 %tmp_8, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 210 'icmp' 'icmp_ln228_8' <Predicate = (!icmp_ln221)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 211 [1/1] (0.92ns)   --->   "%icmp_ln228_9 = icmp_eq  i23 %trunc_ln228_4, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 211 'icmp' 'icmp_ln228_9' <Predicate = (!icmp_ln221)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_4)   --->   "%or_ln228_4 = or i1 %icmp_ln228_9, i1 %icmp_ln228_8" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 212 'or' 'or_ln228_4' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 213 [1/2] (2.78ns)   --->   "%tmp_9 = fcmp_ogt  i32 %out_4, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 213 'fcmp' 'tmp_9' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_4)   --->   "%and_ln228_4 = and i1 %or_ln228_4, i1 %tmp_9" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 214 'and' 'and_ln228_4' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 215 [2/2] (2.78ns)   --->   "%tmp_11 = fcmp_ogt  i32 %out_5, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 215 'fcmp' 'tmp_11' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 216 [1/4] (6.43ns)   --->   "%out_6 = fadd i32 %conv_out_6_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 216 'fadd' 'out_6' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 217 [2/4] (6.43ns)   --->   "%out_7 = fadd i32 %conv_out_7_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 217 'fadd' 'out_7' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 218 [3/4] (6.43ns)   --->   "%out_8 = fadd i32 %conv_out_8_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 218 'fadd' 'out_8' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 219 [4/4] (6.43ns)   --->   "%out_9 = fadd i32 %conv_out_9_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 219 'fadd' 'out_9' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221_3, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 220 'write' 'write_ln221' <Predicate = (!icmp_ln221)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 221 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221_4 = select i1 %and_ln228_4, i32 %bitcast_ln228_4, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 221 'select' 'select_ln221_4' <Predicate = (!icmp_ln221)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "%bitcast_ln228_5 = bitcast i32 %out_5" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 222 'bitcast' 'bitcast_ln228_5' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_5, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 223 'partselect' 'tmp_10' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln228_5 = trunc i32 %bitcast_ln228_5" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 224 'trunc' 'trunc_ln228_5' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (0.76ns)   --->   "%icmp_ln228_10 = icmp_ne  i8 %tmp_10, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 225 'icmp' 'icmp_ln228_10' <Predicate = (!icmp_ln221)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 226 [1/1] (0.92ns)   --->   "%icmp_ln228_11 = icmp_eq  i23 %trunc_ln228_5, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 226 'icmp' 'icmp_ln228_11' <Predicate = (!icmp_ln221)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_5)   --->   "%or_ln228_5 = or i1 %icmp_ln228_11, i1 %icmp_ln228_10" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 227 'or' 'or_ln228_5' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 228 [1/2] (2.78ns)   --->   "%tmp_11 = fcmp_ogt  i32 %out_5, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 228 'fcmp' 'tmp_11' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_5)   --->   "%and_ln228_5 = and i1 %or_ln228_5, i1 %tmp_11" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 229 'and' 'and_ln228_5' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 230 [2/2] (2.78ns)   --->   "%tmp_13 = fcmp_ogt  i32 %out_6, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 230 'fcmp' 'tmp_13' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 231 [1/4] (6.43ns)   --->   "%out_7 = fadd i32 %conv_out_7_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 231 'fadd' 'out_7' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 232 [2/4] (6.43ns)   --->   "%out_8 = fadd i32 %conv_out_8_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 232 'fadd' 'out_8' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 233 [3/4] (6.43ns)   --->   "%out_9 = fadd i32 %conv_out_9_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 233 'fadd' 'out_9' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 234 [4/4] (6.43ns)   --->   "%out_10 = fadd i32 %conv_out_10_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 234 'fadd' 'out_10' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 235 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221_4, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 235 'write' 'write_ln221' <Predicate = (!icmp_ln221)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 236 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221_5 = select i1 %and_ln228_5, i32 %bitcast_ln228_5, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 236 'select' 'select_ln221_5' <Predicate = (!icmp_ln221)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%bitcast_ln228_6 = bitcast i32 %out_6" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 237 'bitcast' 'bitcast_ln228_6' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_6, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 238 'partselect' 'tmp_12' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_13 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln228_6 = trunc i32 %bitcast_ln228_6" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 239 'trunc' 'trunc_ln228_6' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_13 : Operation 240 [1/1] (0.76ns)   --->   "%icmp_ln228_12 = icmp_ne  i8 %tmp_12, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 240 'icmp' 'icmp_ln228_12' <Predicate = (!icmp_ln221)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 241 [1/1] (0.92ns)   --->   "%icmp_ln228_13 = icmp_eq  i23 %trunc_ln228_6, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 241 'icmp' 'icmp_ln228_13' <Predicate = (!icmp_ln221)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_6)   --->   "%or_ln228_6 = or i1 %icmp_ln228_13, i1 %icmp_ln228_12" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 242 'or' 'or_ln228_6' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 243 [1/2] (2.78ns)   --->   "%tmp_13 = fcmp_ogt  i32 %out_6, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 243 'fcmp' 'tmp_13' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_6)   --->   "%and_ln228_6 = and i1 %or_ln228_6, i1 %tmp_13" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 244 'and' 'and_ln228_6' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 245 [2/2] (2.78ns)   --->   "%tmp_15 = fcmp_ogt  i32 %out_7, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 245 'fcmp' 'tmp_15' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 246 [1/4] (6.43ns)   --->   "%out_8 = fadd i32 %conv_out_8_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 246 'fadd' 'out_8' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 247 [2/4] (6.43ns)   --->   "%out_9 = fadd i32 %conv_out_9_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 247 'fadd' 'out_9' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 248 [3/4] (6.43ns)   --->   "%out_10 = fadd i32 %conv_out_10_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 248 'fadd' 'out_10' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 249 [4/4] (6.43ns)   --->   "%out_11 = fadd i32 %conv_out_11_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 249 'fadd' 'out_11' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 250 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221_5, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 250 'write' 'write_ln221' <Predicate = (!icmp_ln221)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 251 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221_6 = select i1 %and_ln228_6, i32 %bitcast_ln228_6, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 251 'select' 'select_ln221_6' <Predicate = (!icmp_ln221)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%bitcast_ln228_7 = bitcast i32 %out_7" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 252 'bitcast' 'bitcast_ln228_7' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_14 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_7, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 253 'partselect' 'tmp_14' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln228_7 = trunc i32 %bitcast_ln228_7" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 254 'trunc' 'trunc_ln228_7' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_14 : Operation 255 [1/1] (0.76ns)   --->   "%icmp_ln228_14 = icmp_ne  i8 %tmp_14, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 255 'icmp' 'icmp_ln228_14' <Predicate = (!icmp_ln221)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 256 [1/1] (0.92ns)   --->   "%icmp_ln228_15 = icmp_eq  i23 %trunc_ln228_7, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 256 'icmp' 'icmp_ln228_15' <Predicate = (!icmp_ln221)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_7)   --->   "%or_ln228_7 = or i1 %icmp_ln228_15, i1 %icmp_ln228_14" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 257 'or' 'or_ln228_7' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 258 [1/2] (2.78ns)   --->   "%tmp_15 = fcmp_ogt  i32 %out_7, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 258 'fcmp' 'tmp_15' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_7)   --->   "%and_ln228_7 = and i1 %or_ln228_7, i1 %tmp_15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 259 'and' 'and_ln228_7' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 260 [2/2] (2.78ns)   --->   "%tmp_17 = fcmp_ogt  i32 %out_8, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 260 'fcmp' 'tmp_17' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 261 [1/4] (6.43ns)   --->   "%out_9 = fadd i32 %conv_out_9_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 261 'fadd' 'out_9' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 262 [2/4] (6.43ns)   --->   "%out_10 = fadd i32 %conv_out_10_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 262 'fadd' 'out_10' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 263 [3/4] (6.43ns)   --->   "%out_11 = fadd i32 %conv_out_11_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 263 'fadd' 'out_11' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 264 [4/4] (6.43ns)   --->   "%out_12 = fadd i32 %conv_out_12_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 264 'fadd' 'out_12' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 265 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221_6, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 265 'write' 'write_ln221' <Predicate = (!icmp_ln221)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 266 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221_7 = select i1 %and_ln228_7, i32 %bitcast_ln228_7, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 266 'select' 'select_ln221_7' <Predicate = (!icmp_ln221)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 267 [1/1] (0.00ns)   --->   "%bitcast_ln228_8 = bitcast i32 %out_8" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 267 'bitcast' 'bitcast_ln228_8' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_8, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 268 'partselect' 'tmp_16' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_15 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln228_8 = trunc i32 %bitcast_ln228_8" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 269 'trunc' 'trunc_ln228_8' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_15 : Operation 270 [1/1] (0.76ns)   --->   "%icmp_ln228_16 = icmp_ne  i8 %tmp_16, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 270 'icmp' 'icmp_ln228_16' <Predicate = (!icmp_ln221)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 271 [1/1] (0.92ns)   --->   "%icmp_ln228_17 = icmp_eq  i23 %trunc_ln228_8, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 271 'icmp' 'icmp_ln228_17' <Predicate = (!icmp_ln221)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_8)   --->   "%or_ln228_8 = or i1 %icmp_ln228_17, i1 %icmp_ln228_16" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 272 'or' 'or_ln228_8' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 273 [1/2] (2.78ns)   --->   "%tmp_17 = fcmp_ogt  i32 %out_8, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 273 'fcmp' 'tmp_17' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_8)   --->   "%and_ln228_8 = and i1 %or_ln228_8, i1 %tmp_17" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 274 'and' 'and_ln228_8' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 275 [2/2] (2.78ns)   --->   "%tmp_19 = fcmp_ogt  i32 %out_9, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 275 'fcmp' 'tmp_19' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 276 [1/4] (6.43ns)   --->   "%out_10 = fadd i32 %conv_out_10_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 276 'fadd' 'out_10' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 277 [2/4] (6.43ns)   --->   "%out_11 = fadd i32 %conv_out_11_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 277 'fadd' 'out_11' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 278 [3/4] (6.43ns)   --->   "%out_12 = fadd i32 %conv_out_12_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 278 'fadd' 'out_12' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 279 [4/4] (6.43ns)   --->   "%out_13 = fadd i32 %conv_out_13_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 279 'fadd' 'out_13' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 280 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221_7, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 280 'write' 'write_ln221' <Predicate = (!icmp_ln221)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 281 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221_8 = select i1 %and_ln228_8, i32 %bitcast_ln228_8, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 281 'select' 'select_ln221_8' <Predicate = (!icmp_ln221)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 282 [1/1] (0.00ns)   --->   "%bitcast_ln228_9 = bitcast i32 %out_9" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 282 'bitcast' 'bitcast_ln228_9' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_16 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_9, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 283 'partselect' 'tmp_18' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_16 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln228_9 = trunc i32 %bitcast_ln228_9" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 284 'trunc' 'trunc_ln228_9' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_16 : Operation 285 [1/1] (0.76ns)   --->   "%icmp_ln228_18 = icmp_ne  i8 %tmp_18, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 285 'icmp' 'icmp_ln228_18' <Predicate = (!icmp_ln221)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 286 [1/1] (0.92ns)   --->   "%icmp_ln228_19 = icmp_eq  i23 %trunc_ln228_9, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 286 'icmp' 'icmp_ln228_19' <Predicate = (!icmp_ln221)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_9)   --->   "%or_ln228_9 = or i1 %icmp_ln228_19, i1 %icmp_ln228_18" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 287 'or' 'or_ln228_9' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 288 [1/2] (2.78ns)   --->   "%tmp_19 = fcmp_ogt  i32 %out_9, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 288 'fcmp' 'tmp_19' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_9)   --->   "%and_ln228_9 = and i1 %or_ln228_9, i1 %tmp_19" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 289 'and' 'and_ln228_9' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 290 [2/2] (2.78ns)   --->   "%tmp_21 = fcmp_ogt  i32 %out_10, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 290 'fcmp' 'tmp_21' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 291 [1/4] (6.43ns)   --->   "%out_11 = fadd i32 %conv_out_11_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 291 'fadd' 'out_11' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 292 [2/4] (6.43ns)   --->   "%out_12 = fadd i32 %conv_out_12_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 292 'fadd' 'out_12' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 293 [3/4] (6.43ns)   --->   "%out_13 = fadd i32 %conv_out_13_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 293 'fadd' 'out_13' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 294 [4/4] (6.43ns)   --->   "%out_14 = fadd i32 %conv_out_14_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 294 'fadd' 'out_14' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 295 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221_8, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 295 'write' 'write_ln221' <Predicate = (!icmp_ln221)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 296 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221_9 = select i1 %and_ln228_9, i32 %bitcast_ln228_9, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 296 'select' 'select_ln221_9' <Predicate = (!icmp_ln221)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 297 [1/1] (0.00ns)   --->   "%bitcast_ln228_10 = bitcast i32 %out_10" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 297 'bitcast' 'bitcast_ln228_10' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_17 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_10, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 298 'partselect' 'tmp_20' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_17 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln228_10 = trunc i32 %bitcast_ln228_10" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 299 'trunc' 'trunc_ln228_10' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_17 : Operation 300 [1/1] (0.76ns)   --->   "%icmp_ln228_20 = icmp_ne  i8 %tmp_20, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 300 'icmp' 'icmp_ln228_20' <Predicate = (!icmp_ln221)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 301 [1/1] (0.92ns)   --->   "%icmp_ln228_21 = icmp_eq  i23 %trunc_ln228_10, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 301 'icmp' 'icmp_ln228_21' <Predicate = (!icmp_ln221)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_10)   --->   "%or_ln228_10 = or i1 %icmp_ln228_21, i1 %icmp_ln228_20" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 302 'or' 'or_ln228_10' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 303 [1/2] (2.78ns)   --->   "%tmp_21 = fcmp_ogt  i32 %out_10, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 303 'fcmp' 'tmp_21' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_10)   --->   "%and_ln228_10 = and i1 %or_ln228_10, i1 %tmp_21" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 304 'and' 'and_ln228_10' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 305 [2/2] (2.78ns)   --->   "%tmp_23 = fcmp_ogt  i32 %out_11, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 305 'fcmp' 'tmp_23' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 306 [1/4] (6.43ns)   --->   "%out_12 = fadd i32 %conv_out_12_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 306 'fadd' 'out_12' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 307 [2/4] (6.43ns)   --->   "%out_13 = fadd i32 %conv_out_13_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 307 'fadd' 'out_13' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 308 [3/4] (6.43ns)   --->   "%out_14 = fadd i32 %conv_out_14_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 308 'fadd' 'out_14' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 309 [4/4] (6.43ns)   --->   "%out_15 = fadd i32 %conv_out_15_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 309 'fadd' 'out_15' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 310 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221_9, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 310 'write' 'write_ln221' <Predicate = (!icmp_ln221)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 311 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221_10 = select i1 %and_ln228_10, i32 %bitcast_ln228_10, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 311 'select' 'select_ln221_10' <Predicate = (!icmp_ln221)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 312 [1/1] (0.00ns)   --->   "%bitcast_ln228_11 = bitcast i32 %out_11" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 312 'bitcast' 'bitcast_ln228_11' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_18 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_11, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 313 'partselect' 'tmp_22' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_18 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln228_11 = trunc i32 %bitcast_ln228_11" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 314 'trunc' 'trunc_ln228_11' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_18 : Operation 315 [1/1] (0.76ns)   --->   "%icmp_ln228_22 = icmp_ne  i8 %tmp_22, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 315 'icmp' 'icmp_ln228_22' <Predicate = (!icmp_ln221)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 316 [1/1] (0.92ns)   --->   "%icmp_ln228_23 = icmp_eq  i23 %trunc_ln228_11, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 316 'icmp' 'icmp_ln228_23' <Predicate = (!icmp_ln221)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_11)   --->   "%or_ln228_11 = or i1 %icmp_ln228_23, i1 %icmp_ln228_22" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 317 'or' 'or_ln228_11' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 318 [1/2] (2.78ns)   --->   "%tmp_23 = fcmp_ogt  i32 %out_11, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 318 'fcmp' 'tmp_23' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_11)   --->   "%and_ln228_11 = and i1 %or_ln228_11, i1 %tmp_23" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 319 'and' 'and_ln228_11' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 320 [2/2] (2.78ns)   --->   "%tmp_25 = fcmp_ogt  i32 %out_12, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 320 'fcmp' 'tmp_25' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 321 [1/4] (6.43ns)   --->   "%out_13 = fadd i32 %conv_out_13_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 321 'fadd' 'out_13' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 322 [2/4] (6.43ns)   --->   "%out_14 = fadd i32 %conv_out_14_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 322 'fadd' 'out_14' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 323 [3/4] (6.43ns)   --->   "%out_15 = fadd i32 %conv_out_15_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 323 'fadd' 'out_15' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 324 [4/4] (6.43ns)   --->   "%out_16 = fadd i32 %conv_out_16_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 324 'fadd' 'out_16' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 325 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221_10, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 325 'write' 'write_ln221' <Predicate = (!icmp_ln221)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 326 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221_11 = select i1 %and_ln228_11, i32 %bitcast_ln228_11, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 326 'select' 'select_ln221_11' <Predicate = (!icmp_ln221)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 327 [1/1] (0.00ns)   --->   "%bitcast_ln228_12 = bitcast i32 %out_12" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 327 'bitcast' 'bitcast_ln228_12' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_19 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_12, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 328 'partselect' 'tmp_24' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_19 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln228_12 = trunc i32 %bitcast_ln228_12" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 329 'trunc' 'trunc_ln228_12' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_19 : Operation 330 [1/1] (0.76ns)   --->   "%icmp_ln228_24 = icmp_ne  i8 %tmp_24, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 330 'icmp' 'icmp_ln228_24' <Predicate = (!icmp_ln221)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 331 [1/1] (0.92ns)   --->   "%icmp_ln228_25 = icmp_eq  i23 %trunc_ln228_12, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 331 'icmp' 'icmp_ln228_25' <Predicate = (!icmp_ln221)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_12)   --->   "%or_ln228_12 = or i1 %icmp_ln228_25, i1 %icmp_ln228_24" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 332 'or' 'or_ln228_12' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 333 [1/2] (2.78ns)   --->   "%tmp_25 = fcmp_ogt  i32 %out_12, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 333 'fcmp' 'tmp_25' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_12)   --->   "%and_ln228_12 = and i1 %or_ln228_12, i1 %tmp_25" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 334 'and' 'and_ln228_12' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 335 [2/2] (2.78ns)   --->   "%tmp_27 = fcmp_ogt  i32 %out_13, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 335 'fcmp' 'tmp_27' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 336 [1/4] (6.43ns)   --->   "%out_14 = fadd i32 %conv_out_14_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 336 'fadd' 'out_14' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 337 [2/4] (6.43ns)   --->   "%out_15 = fadd i32 %conv_out_15_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 337 'fadd' 'out_15' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 338 [3/4] (6.43ns)   --->   "%out_16 = fadd i32 %conv_out_16_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 338 'fadd' 'out_16' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 339 [4/4] (6.43ns)   --->   "%out_17 = fadd i32 %conv_out_17_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 339 'fadd' 'out_17' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 340 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221_11, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 340 'write' 'write_ln221' <Predicate = (!icmp_ln221)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 341 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221_12 = select i1 %and_ln228_12, i32 %bitcast_ln228_12, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 341 'select' 'select_ln221_12' <Predicate = (!icmp_ln221)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 342 [1/1] (0.00ns)   --->   "%bitcast_ln228_13 = bitcast i32 %out_13" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 342 'bitcast' 'bitcast_ln228_13' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_20 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_13, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 343 'partselect' 'tmp_26' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_20 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln228_13 = trunc i32 %bitcast_ln228_13" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 344 'trunc' 'trunc_ln228_13' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_20 : Operation 345 [1/1] (0.76ns)   --->   "%icmp_ln228_26 = icmp_ne  i8 %tmp_26, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 345 'icmp' 'icmp_ln228_26' <Predicate = (!icmp_ln221)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 346 [1/1] (0.92ns)   --->   "%icmp_ln228_27 = icmp_eq  i23 %trunc_ln228_13, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 346 'icmp' 'icmp_ln228_27' <Predicate = (!icmp_ln221)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_13)   --->   "%or_ln228_13 = or i1 %icmp_ln228_27, i1 %icmp_ln228_26" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 347 'or' 'or_ln228_13' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 348 [1/2] (2.78ns)   --->   "%tmp_27 = fcmp_ogt  i32 %out_13, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 348 'fcmp' 'tmp_27' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_13)   --->   "%and_ln228_13 = and i1 %or_ln228_13, i1 %tmp_27" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 349 'and' 'and_ln228_13' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 350 [2/2] (2.78ns)   --->   "%tmp_29 = fcmp_ogt  i32 %out_14, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 350 'fcmp' 'tmp_29' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 351 [1/4] (6.43ns)   --->   "%out_15 = fadd i32 %conv_out_15_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 351 'fadd' 'out_15' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 352 [2/4] (6.43ns)   --->   "%out_16 = fadd i32 %conv_out_16_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 352 'fadd' 'out_16' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 353 [3/4] (6.43ns)   --->   "%out_17 = fadd i32 %conv_out_17_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 353 'fadd' 'out_17' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 354 [4/4] (6.43ns)   --->   "%out_18 = fadd i32 %conv_out_18_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 354 'fadd' 'out_18' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 355 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221_12, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 355 'write' 'write_ln221' <Predicate = (!icmp_ln221)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 356 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221_13 = select i1 %and_ln228_13, i32 %bitcast_ln228_13, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 356 'select' 'select_ln221_13' <Predicate = (!icmp_ln221)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 357 [1/1] (0.00ns)   --->   "%bitcast_ln228_14 = bitcast i32 %out_14" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 357 'bitcast' 'bitcast_ln228_14' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_21 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_14, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 358 'partselect' 'tmp_28' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_21 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln228_14 = trunc i32 %bitcast_ln228_14" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 359 'trunc' 'trunc_ln228_14' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_21 : Operation 360 [1/1] (0.76ns)   --->   "%icmp_ln228_28 = icmp_ne  i8 %tmp_28, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 360 'icmp' 'icmp_ln228_28' <Predicate = (!icmp_ln221)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 361 [1/1] (0.92ns)   --->   "%icmp_ln228_29 = icmp_eq  i23 %trunc_ln228_14, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 361 'icmp' 'icmp_ln228_29' <Predicate = (!icmp_ln221)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_14)   --->   "%or_ln228_14 = or i1 %icmp_ln228_29, i1 %icmp_ln228_28" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 362 'or' 'or_ln228_14' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 363 [1/2] (2.78ns)   --->   "%tmp_29 = fcmp_ogt  i32 %out_14, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 363 'fcmp' 'tmp_29' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_14)   --->   "%and_ln228_14 = and i1 %or_ln228_14, i1 %tmp_29" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 364 'and' 'and_ln228_14' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 365 [2/2] (2.78ns)   --->   "%tmp_31 = fcmp_ogt  i32 %out_15, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 365 'fcmp' 'tmp_31' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 366 [1/4] (6.43ns)   --->   "%out_16 = fadd i32 %conv_out_16_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 366 'fadd' 'out_16' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 367 [2/4] (6.43ns)   --->   "%out_17 = fadd i32 %conv_out_17_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 367 'fadd' 'out_17' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 368 [3/4] (6.43ns)   --->   "%out_18 = fadd i32 %conv_out_18_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 368 'fadd' 'out_18' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 369 [4/4] (6.43ns)   --->   "%out_19 = fadd i32 %conv_out_19_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 369 'fadd' 'out_19' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 370 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221_13, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 370 'write' 'write_ln221' <Predicate = (!icmp_ln221)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 371 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221_14 = select i1 %and_ln228_14, i32 %bitcast_ln228_14, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 371 'select' 'select_ln221_14' <Predicate = (!icmp_ln221)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 372 [1/1] (0.00ns)   --->   "%bitcast_ln228_15 = bitcast i32 %out_15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 372 'bitcast' 'bitcast_ln228_15' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_22 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_15, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 373 'partselect' 'tmp_30' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_22 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln228_15 = trunc i32 %bitcast_ln228_15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 374 'trunc' 'trunc_ln228_15' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_22 : Operation 375 [1/1] (0.76ns)   --->   "%icmp_ln228_30 = icmp_ne  i8 %tmp_30, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 375 'icmp' 'icmp_ln228_30' <Predicate = (!icmp_ln221)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 376 [1/1] (0.92ns)   --->   "%icmp_ln228_31 = icmp_eq  i23 %trunc_ln228_15, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 376 'icmp' 'icmp_ln228_31' <Predicate = (!icmp_ln221)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_15)   --->   "%or_ln228_15 = or i1 %icmp_ln228_31, i1 %icmp_ln228_30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 377 'or' 'or_ln228_15' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 378 [1/2] (2.78ns)   --->   "%tmp_31 = fcmp_ogt  i32 %out_15, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 378 'fcmp' 'tmp_31' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_15)   --->   "%and_ln228_15 = and i1 %or_ln228_15, i1 %tmp_31" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 379 'and' 'and_ln228_15' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 380 [2/2] (2.78ns)   --->   "%tmp_33 = fcmp_ogt  i32 %out_16, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 380 'fcmp' 'tmp_33' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 381 [1/4] (6.43ns)   --->   "%out_17 = fadd i32 %conv_out_17_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 381 'fadd' 'out_17' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 382 [2/4] (6.43ns)   --->   "%out_18 = fadd i32 %conv_out_18_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 382 'fadd' 'out_18' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 383 [3/4] (6.43ns)   --->   "%out_19 = fadd i32 %conv_out_19_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 383 'fadd' 'out_19' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 384 [4/4] (6.43ns)   --->   "%out_20 = fadd i32 %conv_out_20_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 384 'fadd' 'out_20' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 385 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221_14, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 385 'write' 'write_ln221' <Predicate = (!icmp_ln221)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 386 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221_15 = select i1 %and_ln228_15, i32 %bitcast_ln228_15, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 386 'select' 'select_ln221_15' <Predicate = (!icmp_ln221)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 387 [1/1] (0.00ns)   --->   "%bitcast_ln228_16 = bitcast i32 %out_16" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 387 'bitcast' 'bitcast_ln228_16' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_23 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_16, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 388 'partselect' 'tmp_32' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_23 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln228_16 = trunc i32 %bitcast_ln228_16" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 389 'trunc' 'trunc_ln228_16' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_23 : Operation 390 [1/1] (0.76ns)   --->   "%icmp_ln228_32 = icmp_ne  i8 %tmp_32, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 390 'icmp' 'icmp_ln228_32' <Predicate = (!icmp_ln221)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 391 [1/1] (0.92ns)   --->   "%icmp_ln228_33 = icmp_eq  i23 %trunc_ln228_16, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 391 'icmp' 'icmp_ln228_33' <Predicate = (!icmp_ln221)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_16)   --->   "%or_ln228_16 = or i1 %icmp_ln228_33, i1 %icmp_ln228_32" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 392 'or' 'or_ln228_16' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 393 [1/2] (2.78ns)   --->   "%tmp_33 = fcmp_ogt  i32 %out_16, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 393 'fcmp' 'tmp_33' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_16)   --->   "%and_ln228_16 = and i1 %or_ln228_16, i1 %tmp_33" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 394 'and' 'and_ln228_16' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 395 [2/2] (2.78ns)   --->   "%tmp_35 = fcmp_ogt  i32 %out_17, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 395 'fcmp' 'tmp_35' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 396 [1/4] (6.43ns)   --->   "%out_18 = fadd i32 %conv_out_18_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 396 'fadd' 'out_18' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 397 [2/4] (6.43ns)   --->   "%out_19 = fadd i32 %conv_out_19_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 397 'fadd' 'out_19' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 398 [3/4] (6.43ns)   --->   "%out_20 = fadd i32 %conv_out_20_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 398 'fadd' 'out_20' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 399 [4/4] (6.43ns)   --->   "%out_21 = fadd i32 %conv_out_21_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 399 'fadd' 'out_21' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 400 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221_15, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 400 'write' 'write_ln221' <Predicate = (!icmp_ln221)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 401 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221_16 = select i1 %and_ln228_16, i32 %bitcast_ln228_16, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 401 'select' 'select_ln221_16' <Predicate = (!icmp_ln221)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 402 [1/1] (0.00ns)   --->   "%bitcast_ln228_17 = bitcast i32 %out_17" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 402 'bitcast' 'bitcast_ln228_17' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_24 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_17, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 403 'partselect' 'tmp_34' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_24 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln228_17 = trunc i32 %bitcast_ln228_17" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 404 'trunc' 'trunc_ln228_17' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_24 : Operation 405 [1/1] (0.76ns)   --->   "%icmp_ln228_34 = icmp_ne  i8 %tmp_34, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 405 'icmp' 'icmp_ln228_34' <Predicate = (!icmp_ln221)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 406 [1/1] (0.92ns)   --->   "%icmp_ln228_35 = icmp_eq  i23 %trunc_ln228_17, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 406 'icmp' 'icmp_ln228_35' <Predicate = (!icmp_ln221)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_17)   --->   "%or_ln228_17 = or i1 %icmp_ln228_35, i1 %icmp_ln228_34" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 407 'or' 'or_ln228_17' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 408 [1/2] (2.78ns)   --->   "%tmp_35 = fcmp_ogt  i32 %out_17, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 408 'fcmp' 'tmp_35' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_17)   --->   "%and_ln228_17 = and i1 %or_ln228_17, i1 %tmp_35" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 409 'and' 'and_ln228_17' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 410 [2/2] (2.78ns)   --->   "%tmp_37 = fcmp_ogt  i32 %out_18, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 410 'fcmp' 'tmp_37' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 411 [1/4] (6.43ns)   --->   "%out_19 = fadd i32 %conv_out_19_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 411 'fadd' 'out_19' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 412 [2/4] (6.43ns)   --->   "%out_20 = fadd i32 %conv_out_20_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 412 'fadd' 'out_20' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 413 [3/4] (6.43ns)   --->   "%out_21 = fadd i32 %conv_out_21_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 413 'fadd' 'out_21' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 414 [4/4] (6.43ns)   --->   "%out_22 = fadd i32 %conv_out_22_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 414 'fadd' 'out_22' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 415 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221_16, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 415 'write' 'write_ln221' <Predicate = (!icmp_ln221)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 416 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221_17 = select i1 %and_ln228_17, i32 %bitcast_ln228_17, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 416 'select' 'select_ln221_17' <Predicate = (!icmp_ln221)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 417 [1/1] (0.00ns)   --->   "%bitcast_ln228_18 = bitcast i32 %out_18" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 417 'bitcast' 'bitcast_ln228_18' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_25 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_18, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 418 'partselect' 'tmp_36' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_25 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln228_18 = trunc i32 %bitcast_ln228_18" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 419 'trunc' 'trunc_ln228_18' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_25 : Operation 420 [1/1] (0.76ns)   --->   "%icmp_ln228_36 = icmp_ne  i8 %tmp_36, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 420 'icmp' 'icmp_ln228_36' <Predicate = (!icmp_ln221)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 421 [1/1] (0.92ns)   --->   "%icmp_ln228_37 = icmp_eq  i23 %trunc_ln228_18, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 421 'icmp' 'icmp_ln228_37' <Predicate = (!icmp_ln221)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_18)   --->   "%or_ln228_18 = or i1 %icmp_ln228_37, i1 %icmp_ln228_36" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 422 'or' 'or_ln228_18' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 423 [1/2] (2.78ns)   --->   "%tmp_37 = fcmp_ogt  i32 %out_18, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 423 'fcmp' 'tmp_37' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_18)   --->   "%and_ln228_18 = and i1 %or_ln228_18, i1 %tmp_37" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 424 'and' 'and_ln228_18' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 425 [2/2] (2.78ns)   --->   "%tmp_39 = fcmp_ogt  i32 %out_19, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 425 'fcmp' 'tmp_39' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 426 [1/4] (6.43ns)   --->   "%out_20 = fadd i32 %conv_out_20_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 426 'fadd' 'out_20' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 427 [2/4] (6.43ns)   --->   "%out_21 = fadd i32 %conv_out_21_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 427 'fadd' 'out_21' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 428 [3/4] (6.43ns)   --->   "%out_22 = fadd i32 %conv_out_22_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 428 'fadd' 'out_22' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 429 [4/4] (6.43ns)   --->   "%out_23 = fadd i32 %conv_out_23_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 429 'fadd' 'out_23' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 430 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221_17, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 430 'write' 'write_ln221' <Predicate = (!icmp_ln221)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 431 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221_18 = select i1 %and_ln228_18, i32 %bitcast_ln228_18, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 431 'select' 'select_ln221_18' <Predicate = (!icmp_ln221)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 432 [1/1] (0.00ns)   --->   "%bitcast_ln228_19 = bitcast i32 %out_19" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 432 'bitcast' 'bitcast_ln228_19' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_26 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_19, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 433 'partselect' 'tmp_38' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_26 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln228_19 = trunc i32 %bitcast_ln228_19" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 434 'trunc' 'trunc_ln228_19' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_26 : Operation 435 [1/1] (0.76ns)   --->   "%icmp_ln228_38 = icmp_ne  i8 %tmp_38, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 435 'icmp' 'icmp_ln228_38' <Predicate = (!icmp_ln221)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 436 [1/1] (0.92ns)   --->   "%icmp_ln228_39 = icmp_eq  i23 %trunc_ln228_19, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 436 'icmp' 'icmp_ln228_39' <Predicate = (!icmp_ln221)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_19)   --->   "%or_ln228_19 = or i1 %icmp_ln228_39, i1 %icmp_ln228_38" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 437 'or' 'or_ln228_19' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 438 [1/2] (2.78ns)   --->   "%tmp_39 = fcmp_ogt  i32 %out_19, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 438 'fcmp' 'tmp_39' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_19)   --->   "%and_ln228_19 = and i1 %or_ln228_19, i1 %tmp_39" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 439 'and' 'and_ln228_19' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 440 [2/2] (2.78ns)   --->   "%tmp_41 = fcmp_ogt  i32 %out_20, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 440 'fcmp' 'tmp_41' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 441 [1/4] (6.43ns)   --->   "%out_21 = fadd i32 %conv_out_21_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 441 'fadd' 'out_21' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 442 [2/4] (6.43ns)   --->   "%out_22 = fadd i32 %conv_out_22_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 442 'fadd' 'out_22' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 443 [3/4] (6.43ns)   --->   "%out_23 = fadd i32 %conv_out_23_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 443 'fadd' 'out_23' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 444 [4/4] (6.43ns)   --->   "%out_24 = fadd i32 %conv_out_24_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 444 'fadd' 'out_24' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 445 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221_18, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 445 'write' 'write_ln221' <Predicate = (!icmp_ln221)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 446 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221_19 = select i1 %and_ln228_19, i32 %bitcast_ln228_19, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 446 'select' 'select_ln221_19' <Predicate = (!icmp_ln221)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 447 [1/1] (0.00ns)   --->   "%bitcast_ln228_20 = bitcast i32 %out_20" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 447 'bitcast' 'bitcast_ln228_20' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_27 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_20, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 448 'partselect' 'tmp_40' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_27 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln228_20 = trunc i32 %bitcast_ln228_20" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 449 'trunc' 'trunc_ln228_20' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_27 : Operation 450 [1/1] (0.76ns)   --->   "%icmp_ln228_40 = icmp_ne  i8 %tmp_40, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 450 'icmp' 'icmp_ln228_40' <Predicate = (!icmp_ln221)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 451 [1/1] (0.92ns)   --->   "%icmp_ln228_41 = icmp_eq  i23 %trunc_ln228_20, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 451 'icmp' 'icmp_ln228_41' <Predicate = (!icmp_ln221)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_20)   --->   "%or_ln228_20 = or i1 %icmp_ln228_41, i1 %icmp_ln228_40" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 452 'or' 'or_ln228_20' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 453 [1/2] (2.78ns)   --->   "%tmp_41 = fcmp_ogt  i32 %out_20, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 453 'fcmp' 'tmp_41' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_20)   --->   "%and_ln228_20 = and i1 %or_ln228_20, i1 %tmp_41" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 454 'and' 'and_ln228_20' <Predicate = (!icmp_ln221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 455 [2/2] (2.78ns)   --->   "%tmp_43 = fcmp_ogt  i32 %out_21, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 455 'fcmp' 'tmp_43' <Predicate = (!icmp_ln221)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 456 [1/4] (6.43ns)   --->   "%out_22 = fadd i32 %conv_out_22_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 456 'fadd' 'out_22' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 457 [2/4] (6.43ns)   --->   "%out_23 = fadd i32 %conv_out_23_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 457 'fadd' 'out_23' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 458 [3/4] (6.43ns)   --->   "%out_24 = fadd i32 %conv_out_24_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 458 'fadd' 'out_24' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 459 [4/4] (6.43ns)   --->   "%out_25 = fadd i32 %conv_out_25_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 459 'fadd' 'out_25' <Predicate = (!icmp_ln221)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 460 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221_19, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 460 'write' 'write_ln221' <Predicate = (!icmp_ln221)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 461 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221_20 = select i1 %and_ln228_20, i32 %bitcast_ln228_20, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 461 'select' 'select_ln221_20' <Predicate = (!icmp_ln221)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 462 [1/1] (0.00ns)   --->   "%bitcast_ln228_21 = bitcast i32 %out_21" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 462 'bitcast' 'bitcast_ln228_21' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_21, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 463 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln228_21 = trunc i32 %bitcast_ln228_21" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 464 'trunc' 'trunc_ln228_21' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 465 [1/1] (0.76ns)   --->   "%icmp_ln228_42 = icmp_ne  i8 %tmp_42, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 465 'icmp' 'icmp_ln228_42' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 466 [1/1] (0.92ns)   --->   "%icmp_ln228_43 = icmp_eq  i23 %trunc_ln228_21, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 466 'icmp' 'icmp_ln228_43' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_21)   --->   "%or_ln228_21 = or i1 %icmp_ln228_43, i1 %icmp_ln228_42" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 467 'or' 'or_ln228_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 468 [1/2] (2.78ns)   --->   "%tmp_43 = fcmp_ogt  i32 %out_21, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 468 'fcmp' 'tmp_43' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_21)   --->   "%and_ln228_21 = and i1 %or_ln228_21, i1 %tmp_43" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 469 'and' 'and_ln228_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 470 [2/2] (2.78ns)   --->   "%tmp_45 = fcmp_ogt  i32 %out_22, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 470 'fcmp' 'tmp_45' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 471 [1/4] (6.43ns)   --->   "%out_23 = fadd i32 %conv_out_23_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 471 'fadd' 'out_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 472 [2/4] (6.43ns)   --->   "%out_24 = fadd i32 %conv_out_24_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 472 'fadd' 'out_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 473 [3/4] (6.43ns)   --->   "%out_25 = fadd i32 %conv_out_25_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 473 'fadd' 'out_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 474 [4/4] (6.43ns)   --->   "%out_26 = fadd i32 %conv_out_26_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 474 'fadd' 'out_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 475 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221_20, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 475 'write' 'write_ln221' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 476 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221_21 = select i1 %and_ln228_21, i32 %bitcast_ln228_21, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 476 'select' 'select_ln221_21' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 477 [1/1] (0.00ns)   --->   "%bitcast_ln228_22 = bitcast i32 %out_22" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 477 'bitcast' 'bitcast_ln228_22' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_22, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 478 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln228_22 = trunc i32 %bitcast_ln228_22" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 479 'trunc' 'trunc_ln228_22' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 480 [1/1] (0.76ns)   --->   "%icmp_ln228_44 = icmp_ne  i8 %tmp_44, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 480 'icmp' 'icmp_ln228_44' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 481 [1/1] (0.92ns)   --->   "%icmp_ln228_45 = icmp_eq  i23 %trunc_ln228_22, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 481 'icmp' 'icmp_ln228_45' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_22)   --->   "%or_ln228_22 = or i1 %icmp_ln228_45, i1 %icmp_ln228_44" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 482 'or' 'or_ln228_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 483 [1/2] (2.78ns)   --->   "%tmp_45 = fcmp_ogt  i32 %out_22, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 483 'fcmp' 'tmp_45' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_22)   --->   "%and_ln228_22 = and i1 %or_ln228_22, i1 %tmp_45" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 484 'and' 'and_ln228_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 485 [2/2] (2.78ns)   --->   "%tmp_47 = fcmp_ogt  i32 %out_23, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 485 'fcmp' 'tmp_47' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 486 [1/4] (6.43ns)   --->   "%out_24 = fadd i32 %conv_out_24_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 486 'fadd' 'out_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 487 [2/4] (6.43ns)   --->   "%out_25 = fadd i32 %conv_out_25_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 487 'fadd' 'out_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 488 [3/4] (6.43ns)   --->   "%out_26 = fadd i32 %conv_out_26_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 488 'fadd' 'out_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 489 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221_21, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 489 'write' 'write_ln221' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 490 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221_22 = select i1 %and_ln228_22, i32 %bitcast_ln228_22, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 490 'select' 'select_ln221_22' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 491 [1/1] (0.00ns)   --->   "%bitcast_ln228_23 = bitcast i32 %out_23" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 491 'bitcast' 'bitcast_ln228_23' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_23, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 492 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln228_23 = trunc i32 %bitcast_ln228_23" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 493 'trunc' 'trunc_ln228_23' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 494 [1/1] (0.76ns)   --->   "%icmp_ln228_46 = icmp_ne  i8 %tmp_46, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 494 'icmp' 'icmp_ln228_46' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 495 [1/1] (0.92ns)   --->   "%icmp_ln228_47 = icmp_eq  i23 %trunc_ln228_23, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 495 'icmp' 'icmp_ln228_47' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_23)   --->   "%or_ln228_23 = or i1 %icmp_ln228_47, i1 %icmp_ln228_46" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 496 'or' 'or_ln228_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 497 [1/2] (2.78ns)   --->   "%tmp_47 = fcmp_ogt  i32 %out_23, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 497 'fcmp' 'tmp_47' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_23)   --->   "%and_ln228_23 = and i1 %or_ln228_23, i1 %tmp_47" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 498 'and' 'and_ln228_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 499 [2/2] (2.78ns)   --->   "%tmp_49 = fcmp_ogt  i32 %out_24, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 499 'fcmp' 'tmp_49' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 500 [1/4] (6.43ns)   --->   "%out_25 = fadd i32 %conv_out_25_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 500 'fadd' 'out_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 501 [2/4] (6.43ns)   --->   "%out_26 = fadd i32 %conv_out_26_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 501 'fadd' 'out_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 502 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221_22, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 502 'write' 'write_ln221' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 503 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221_23 = select i1 %and_ln228_23, i32 %bitcast_ln228_23, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 503 'select' 'select_ln221_23' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 504 [1/1] (0.00ns)   --->   "%bitcast_ln228_24 = bitcast i32 %out_24" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 504 'bitcast' 'bitcast_ln228_24' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_24, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 505 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln228_24 = trunc i32 %bitcast_ln228_24" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 506 'trunc' 'trunc_ln228_24' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 507 [1/1] (0.76ns)   --->   "%icmp_ln228_48 = icmp_ne  i8 %tmp_48, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 507 'icmp' 'icmp_ln228_48' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 508 [1/1] (0.92ns)   --->   "%icmp_ln228_49 = icmp_eq  i23 %trunc_ln228_24, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 508 'icmp' 'icmp_ln228_49' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_24)   --->   "%or_ln228_24 = or i1 %icmp_ln228_49, i1 %icmp_ln228_48" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 509 'or' 'or_ln228_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 510 [1/2] (2.78ns)   --->   "%tmp_49 = fcmp_ogt  i32 %out_24, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 510 'fcmp' 'tmp_49' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_24)   --->   "%and_ln228_24 = and i1 %or_ln228_24, i1 %tmp_49" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 511 'and' 'and_ln228_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 512 [2/2] (2.78ns)   --->   "%tmp_51 = fcmp_ogt  i32 %out_25, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 512 'fcmp' 'tmp_51' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 513 [1/4] (6.43ns)   --->   "%out_26 = fadd i32 %conv_out_26_load, i32 %tmp" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225]   --->   Operation 513 'fadd' 'out_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 514 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221_23, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 514 'write' 'write_ln221' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 515 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221_24 = select i1 %and_ln228_24, i32 %bitcast_ln228_24, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 515 'select' 'select_ln221_24' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 516 [1/1] (0.00ns)   --->   "%bitcast_ln228_25 = bitcast i32 %out_25" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 516 'bitcast' 'bitcast_ln228_25' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_25, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 517 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln228_25 = trunc i32 %bitcast_ln228_25" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 518 'trunc' 'trunc_ln228_25' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 519 [1/1] (0.76ns)   --->   "%icmp_ln228_50 = icmp_ne  i8 %tmp_50, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 519 'icmp' 'icmp_ln228_50' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 520 [1/1] (0.92ns)   --->   "%icmp_ln228_51 = icmp_eq  i23 %trunc_ln228_25, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 520 'icmp' 'icmp_ln228_51' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_25)   --->   "%or_ln228_25 = or i1 %icmp_ln228_51, i1 %icmp_ln228_50" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 521 'or' 'or_ln228_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 522 [1/2] (2.78ns)   --->   "%tmp_51 = fcmp_ogt  i32 %out_25, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 522 'fcmp' 'tmp_51' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_25)   --->   "%and_ln228_25 = and i1 %or_ln228_25, i1 %tmp_51" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 523 'and' 'and_ln228_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 524 [2/2] (2.78ns)   --->   "%tmp_53 = fcmp_ogt  i32 %out_26, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 524 'fcmp' 'tmp_53' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 525 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221_24, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 525 'write' 'write_ln221' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 526 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221_25 = select i1 %and_ln228_25, i32 %bitcast_ln228_25, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 526 'select' 'select_ln221_25' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 527 [1/1] (0.00ns)   --->   "%bitcast_ln228_26 = bitcast i32 %out_26" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 527 'bitcast' 'bitcast_ln228_26' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln228_26, i32 23, i32 30" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 528 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln228_26 = trunc i32 %bitcast_ln228_26" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 529 'trunc' 'trunc_ln228_26' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 530 [1/1] (0.76ns)   --->   "%icmp_ln228_52 = icmp_ne  i8 %tmp_52, i8 255" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 530 'icmp' 'icmp_ln228_52' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 531 [1/1] (0.92ns)   --->   "%icmp_ln228_53 = icmp_eq  i23 %trunc_ln228_26, i23 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 531 'icmp' 'icmp_ln228_53' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_26)   --->   "%or_ln228_26 = or i1 %icmp_ln228_53, i1 %icmp_ln228_52" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 532 'or' 'or_ln228_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 533 [1/2] (2.78ns)   --->   "%tmp_53 = fcmp_ogt  i32 %out_26, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 533 'fcmp' 'tmp_53' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node select_ln221_26)   --->   "%and_ln228_26 = and i1 %or_ln228_26, i1 %tmp_53" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:228]   --->   Operation 534 'and' 'and_ln228_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 535 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221_25, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 535 'write' 'write_ln221' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 536 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln221_26 = select i1 %and_ln228_26, i32 %bitcast_ln228_26, i32 0" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 536 'select' 'select_ln221_26' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 537 [1/1] (0.00ns)   --->   "%specpipeline_ln222 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_19" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:222]   --->   Operation 537 'specpipeline' 'specpipeline_ln222' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 538 [1/1] (0.00ns)   --->   "%speclooptripcount_ln221 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 27, i64 27, i64 27" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 538 'speclooptripcount' 'speclooptripcount_ln221' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 539 [1/1] (0.00ns)   --->   "%specloopname_ln221 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 539 'specloopname' 'specloopname_ln221' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 540 [1/1] (7.30ns)   --->   "%write_ln221 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem0_addr, i32 %select_ln221_26, i4 15" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 540 'write' 'write_ln221' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 541 [1/1] (0.00ns)   --->   "%br_ln221 = br void %VITIS_LOOP_223_12" [AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221]   --->   Operation 541 'br' 'br_ln221' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.643ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) of constant 0 on local variable 'i', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 [36]  (0.427 ns)
	'load' operation 5 bit ('i', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on local variable 'i', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 [39]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [41]  (0.789 ns)
	'store' operation 0 bit ('store_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) of variable 'add_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 on local variable 'i', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221 [401]  (0.427 ns)

 <State 2>: 7.114ns
The critical path consists of the following:
	'load' operation 32 bit ('conv_out_load', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225) on array 'conv_out' [51]  (0.677 ns)
	'fadd' operation 32 bit ('out', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225) [52]  (6.437 ns)

 <State 3>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('out', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225) [52]  (6.437 ns)

 <State 4>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('out', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225) [52]  (6.437 ns)

 <State 5>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('out', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225) [52]  (6.437 ns)

 <State 6>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('out', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225) [63]  (6.437 ns)

 <State 7>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('out', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:225) [74]  (6.437 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [348]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [350]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [352]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [354]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [356]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [358]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [360]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [362]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [364]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [366]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [368]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [370]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [372]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [374]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [376]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [378]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [380]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [382]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [384]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [386]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [388]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [390]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [392]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [394]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [396]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [398]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln221', AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) on port 'gmem0' (AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:221) [400]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
