# ğŸ“˜ Hierarchical vs Flat Synthesis

## ğŸ” What I Learned
I explored the difference between **Hierarchical** and **Flat Synthesis** approaches in digital design.  

I practiced synthesizing a multi-module design and observed how hierarchy affects the resulting netlist structure.

Key observations:
- **Hierarchical Synthesis** preserves module structure, improving readability and modular verification.  
- **Flat Synthesis** merges all modules into a single top-level module, enabling global optimization but reducing readability.  
- **Submodule-level synthesis** allows synthesizing specific modules for large designs or repeated modules.

---

## âœ¨ Key Concepts

### ğŸ“Œ Hierarchical Synthesis
- Each module is synthesized separately according to the design hierarchy.  
- Maintains the module structure in the netlist, improving readability and modular verification.  
- Preferred when designs have multiple instances of the same module or for a divide-and-conquer approach.

### ğŸ“Œ Flat Synthesis
- All modules are flattened into a single top-level module during synthesis.  
- Maximizes global optimization but results in a large, less readable netlist.  
- Useful for smaller designs or when module hierarchy is not needed.

### ğŸ“Œ Modulable / Submodule-level Synthesis
- Synthesizes only specific submodules using:
```bash
synth -top <module_name>
```

---

## âš™ï¸ How to do Hierarchical Synthesis
```tcl
read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog <module_name.v>
synth -top <module_name>
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
show
```

- `read_liberty` â†’ Reads the standard cell library (.lib) for synthesis. Provides timing, area, and power info.  
- `read_verilog` â†’ Loads your Verilog RTL code into the tool.  
- `synth -top` â†’ Synthesizes RTL to gate-level netlist; `-top` specifies top-level module.  
- `abc -liberty` â†’ Performs technology mapping using ABC.  
- `show` â†’ Displays a graphical view of the synthesized netlist.

---

## ğŸ“ Example â€“ Hierarchical Synthesis Flow
For design `multiple_modules.v`:
```tcl
read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog multiple_modules.v
synth -top multiple_modules 
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib
show multiple_modules
write_verilog -noattr multiple_modules_hier.v
!gvim multiple_modules_hier.v
```

ğŸ“¸ *Screenshot: module level synthesising is shown*  
![Simulation Screenshot](images/1.5.png)
 
![Simulation Screenshot](images/1.6.png)

ğŸ“¸ *Graphical representation of multiple_modules*
![Simulation Screenshot](images/1.3.png)

ğŸ“¸ *Hierarchical Netlist file screenshot* 
![Simulation Screenshot](images/1.4.png)



**Observation:** Hierarchy is maintained, showing submodules clearly.

---

## ğŸ“ Example â€“ Flat Synthesis Flow
```tcl
write_verilog -noattr multiple_modules_flat.v
!gvim multiple_modules_flat.v
```

ğŸ“¸ *Screenshot: comparison of heir vs flat netlist file* 
![Simulation Screenshot](images/1.2.png)


**Observations:**
- All modules are merged into a single file.  
- No hierarchy is preserved.  
- Useful for global optimization, but harder to read.

---

## âš¡ Why Submodule-level Synthesis is Needed
Submodule-level (modulable) synthesis is useful to synthesize only specific modules.

**Key Reasons:**
1. **Multiple Instances of the Same Module** â†’ Isolate and optimize independently.  
2. **Divide and Conquer for Large Designs** â†’ Handle smaller parts individually to manage complexity.

**Command used:**
```bash
synth -top <module_name>
```

**Key Takeaways:**
- Hierarchical Synthesis keeps module structure intact, aiding readability, verification, and divide-and-conquer synthesis.  
- Flat Synthesis merges all modules for maximum optimization but sacrifices readability.  
- Submodule-level synthesis allows control over which modules to synthesize, helpful for large or repetitive designs.
