pin,slack
clockDivider_0/counter[3]:CLK,
clockDivider_0/counter[3]:D,
clockDivider_0/counter[3]:Q,
clockDivider_0/clk_out:CLK,
clockDivider_0/clk_out:D,
clockDivider_0/clk_out:EN,
clockDivider_0/clk_out:Q,
PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A,
PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y,
clockDivider_0/un1_counter_1_cry_5:B,
clockDivider_0/un1_counter_1_cry_5:CC,
clockDivider_0/un1_counter_1_cry_5:P,
clockDivider_0/un1_counter_1_cry_5:S,
clockDivider_0/un1_counter_1_cry_5:Y3,
clockDivider_0/un1_counter_1_cry_5:Y3A,
clockDivider_0/counter[9]:CLK,
clockDivider_0/counter[9]:D,
clockDivider_0/counter[9]:Q,
clockDivider_0/counter[5]:CLK,
clockDivider_0/counter[5]:D,
clockDivider_0/counter[5]:Q,
clockDivider_0/counter[5]:SLn,
clockDivider_0/un1_counter_1_cry_10:B,
clockDivider_0/un1_counter_1_cry_10:CC,
clockDivider_0/un1_counter_1_cry_10:P,
clockDivider_0/un1_counter_1_cry_10:S,
clockDivider_0/un1_counter_1_cry_10:Y3,
clockDivider_0/un1_counter_1_cry_10:Y3A,
clockDivider_0/counter[18]:CLK,
clockDivider_0/counter[18]:D,
clockDivider_0/counter[18]:Q,
clockDivider_0/counter[18]:SLn,
clockDivider_0/un1_counter_1_s_1_52_CC_1:CC[0],
clockDivider_0/un1_counter_1_s_1_52_CC_1:CC[1],
clockDivider_0/un1_counter_1_s_1_52_CC_1:CC[2],
clockDivider_0/un1_counter_1_s_1_52_CC_1:CC[3],
clockDivider_0/un1_counter_1_s_1_52_CC_1:CC[4],
clockDivider_0/un1_counter_1_s_1_52_CC_1:CC[5],
clockDivider_0/un1_counter_1_s_1_52_CC_1:CC[6],
clockDivider_0/un1_counter_1_s_1_52_CC_1:CC[7],
clockDivider_0/un1_counter_1_s_1_52_CC_1:CI,
clockDivider_0/un1_counter_1_s_1_52_CC_1:P[0],
clockDivider_0/un1_counter_1_s_1_52_CC_1:P[1],
clockDivider_0/un1_counter_1_s_1_52_CC_1:P[2],
clockDivider_0/un1_counter_1_s_1_52_CC_1:P[3],
clockDivider_0/un1_counter_1_s_1_52_CC_1:P[4],
clockDivider_0/un1_counter_1_s_1_52_CC_1:P[5],
clockDivider_0/un1_counter_1_s_1_52_CC_1:P[6],
clockDivider_0/un1_counter_1_s_1_52_CC_1:P[7],
clockDivider_0/un1_counter_1_s_1_52_CC_1:Y3A[0],
clockDivider_0/un1_counter_1_s_1_52_CC_1:Y3A[1],
clockDivider_0/un1_counter_1_s_1_52_CC_1:Y3A[2],
clockDivider_0/un1_counter_1_s_1_52_CC_1:Y3A[3],
clockDivider_0/un1_counter_1_s_1_52_CC_1:Y3A[4],
clockDivider_0/un1_counter_1_s_1_52_CC_1:Y3A[5],
clockDivider_0/un1_counter_1_s_1_52_CC_1:Y3A[6],
clockDivider_0/un1_counter_1_s_1_52_CC_1:Y3A[7],
clockDivider_0/un1_counter_1_s_1_52_CC_1:Y3[0],
clockDivider_0/un1_counter_1_s_1_52_CC_1:Y3[1],
clockDivider_0/un1_counter_1_s_1_52_CC_1:Y3[2],
clockDivider_0/un1_counter_1_s_1_52_CC_1:Y3[3],
clockDivider_0/un1_counter_1_s_1_52_CC_1:Y3[4],
clockDivider_0/un1_counter_1_s_1_52_CC_1:Y3[5],
clockDivider_0/un1_counter_1_s_1_52_CC_1:Y3[6],
clockDivider_0/un1_counter_1_s_1_52_CC_1:Y3[7],
slaveAXI_0/outBit3_r:A,
slaveAXI_0/outBit3_r:B,
slaveAXI_0/outBit3_r:C,
slaveAXI_0/outBit3_r:D,
slaveAXI_0/outBit3_r:Y,
clockDivider_0/un1_counter_1_s_19:B,
clockDivider_0/un1_counter_1_s_19:CC,
clockDivider_0/un1_counter_1_s_19:P,
clockDivider_0/un1_counter_1_s_19:S,
clockDivider_0/un1_counter_1_s_19:Y3,
clockDivider_0/un1_counter_1_s_19:Y3A,
clockDivider_0/counter[0]:CLK,
clockDivider_0/counter[0]:D,
clockDivider_0/counter[0]:Q,
clockDivider_0/counter[0]:SLn,
clockDivider_0/counter6_14:A,
clockDivider_0/counter6_14:B,
clockDivider_0/counter6_14:C,
clockDivider_0/counter6_14:D,
clockDivider_0/counter6_14:Y,
slaveAXI_0/outBit3:CLK,
slaveAXI_0/outBit3:D,
slaveAXI_0/outBit3:Q,
PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A,
PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y,
slaveAXI_0/ready_r:A,8370
slaveAXI_0/ready_r:B,
slaveAXI_0/ready_r:Y,8370
clockDivider_0/clk_out_RNO:A,
clockDivider_0/clk_out_RNO:Y,
outBit1_obuf/U_IOPAD:D,
outBit1_obuf/U_IOPAD:E,
outBit1_obuf/U_IOPAD:PAD,
clockDivider_0/counter6:A,
clockDivider_0/counter6:B,
clockDivider_0/counter6:C,
clockDivider_0/counter6:D,
clockDivider_0/counter6:Y,
slaveAXI_0/outBit1:CLK,
slaveAXI_0/outBit1:D,
slaveAXI_0/outBit1:Q,
outBit3_obuf/U_IOPAD:D,
outBit3_obuf/U_IOPAD:E,
outBit3_obuf/U_IOPAD:PAD,
masterAXI_0/outValid_r:A,
masterAXI_0/outValid_r:B,
masterAXI_0/outValid_r:Y,
clockDivider_0/un1_counter_1_cry_16:B,
clockDivider_0/un1_counter_1_cry_16:CC,
clockDivider_0/un1_counter_1_cry_16:P,
clockDivider_0/un1_counter_1_cry_16:S,
clockDivider_0/un1_counter_1_cry_16:Y3,
clockDivider_0/un1_counter_1_cry_16:Y3A,
clockDivider_0/un1_counter_1_cry_17:B,
clockDivider_0/un1_counter_1_cry_17:CC,
clockDivider_0/un1_counter_1_cry_17:P,
clockDivider_0/un1_counter_1_cry_17:S,
clockDivider_0/un1_counter_1_cry_17:Y3,
clockDivider_0/un1_counter_1_cry_17:Y3A,
dataIn_ibuf[0]/U_IOIN:Y,
dataIn_ibuf[0]/U_IOIN:YIN,
clockDivider_0/counter[6]:CLK,
clockDivider_0/counter[6]:D,
clockDivider_0/counter[6]:Q,
clockDivider_0/counter[8]:CLK,
clockDivider_0/counter[8]:D,
clockDivider_0/counter[8]:Q,
clockDivider_0/counter[8]:SLn,
clockDivider_0/un1_counter_1_cry_7:B,
clockDivider_0/un1_counter_1_cry_7:CC,
clockDivider_0/un1_counter_1_cry_7:P,
clockDivider_0/un1_counter_1_cry_7:S,
clockDivider_0/un1_counter_1_cry_7:Y3,
clockDivider_0/un1_counter_1_cry_7:Y3A,
clockDivider_0/un1_counter_1_cry_18:B,
clockDivider_0/un1_counter_1_cry_18:CC,
clockDivider_0/un1_counter_1_cry_18:P,
clockDivider_0/un1_counter_1_cry_18:S,
clockDivider_0/un1_counter_1_cry_18:Y3,
clockDivider_0/un1_counter_1_cry_18:Y3A,
clockDivider_0/counter6_10:A,
clockDivider_0/counter6_10:B,
clockDivider_0/counter6_10:C,
clockDivider_0/counter6_10:D,
clockDivider_0/counter6_10:Y,
slaveAXI_0/ready:CLK,7495
slaveAXI_0/ready:D,8370
slaveAXI_0/ready:Q,7495
slaveAXI_0/outBit4_0:A,
slaveAXI_0/outBit4_0:B,
slaveAXI_0/outBit4_0:C,
slaveAXI_0/outBit4_0:D,
slaveAXI_0/outBit4_0:Y,
clockDivider_0/un1_counter_1_cry_3:B,
clockDivider_0/un1_counter_1_cry_3:CC,
clockDivider_0/un1_counter_1_cry_3:P,
clockDivider_0/un1_counter_1_cry_3:S,
clockDivider_0/un1_counter_1_cry_3:Y3,
clockDivider_0/un1_counter_1_cry_3:Y3A,
outBit4_obuf/U_IOPAD:D,
outBit4_obuf/U_IOPAD:E,
outBit4_obuf/U_IOPAD:PAD,
clockDivider_0/counter6_16:A,
clockDivider_0/counter6_16:B,
clockDivider_0/counter6_16:C,
clockDivider_0/counter6_16:D,
clockDivider_0/counter6_16:Y,
clockDivider_0/counter[7]:CLK,
clockDivider_0/counter[7]:D,
clockDivider_0/counter[7]:Q,
clockDivider_0/counter[10]:CLK,
clockDivider_0/counter[10]:D,
clockDivider_0/counter[10]:Q,
clockDivider_0/un1_counter_1_cry_15:B,
clockDivider_0/un1_counter_1_cry_15:CC,
clockDivider_0/un1_counter_1_cry_15:P,
clockDivider_0/un1_counter_1_cry_15:S,
clockDivider_0/un1_counter_1_cry_15:Y3,
clockDivider_0/un1_counter_1_cry_15:Y3A,
clockDivider_0/un1_counter_1_cry_11:B,
clockDivider_0/un1_counter_1_cry_11:CC,
clockDivider_0/un1_counter_1_cry_11:P,
clockDivider_0/un1_counter_1_cry_11:S,
clockDivider_0/un1_counter_1_cry_11:Y3,
clockDivider_0/un1_counter_1_cry_11:Y3A,
clockDivider_0/counter_RNO[0]:A,
clockDivider_0/counter_RNO[0]:Y,
inValid_ibuf/U_IOPAD:PAD,
inValid_ibuf/U_IOPAD:Y,
outBit3_obuf/U_IOTRI:D,
outBit3_obuf/U_IOTRI:DOUT,
outBit3_obuf/U_IOTRI:EOUT,
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY:DELAY_LINE_DIRECTION,
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY:DELAY_LINE_LOAD,
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY:DELAY_LINE_MOVE,
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY:DELAY_LINE_OUT_OF_RANGE,
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY:DELAY_LINE_WIDE,
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY:FB_CLK_OUT,
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY:REF_CLK_0,
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY:REF_CLK_0_OUT,
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY:REF_CLK_1_OUT,
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_1:A,
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_1:Y,
clockDivider_0/counter[15]:CLK,
clockDivider_0/counter[15]:D,
clockDivider_0/counter[15]:Q,
clockDivider_0/counter[15]:SLn,
clockDivider_0/un1_counter_1_cry_4:B,
clockDivider_0/un1_counter_1_cry_4:CC,
clockDivider_0/un1_counter_1_cry_4:P,
clockDivider_0/un1_counter_1_cry_4:S,
clockDivider_0/un1_counter_1_cry_4:Y3,
clockDivider_0/un1_counter_1_cry_4:Y3A,
clockDivider_0/un1_counter_1_cry_13:B,
clockDivider_0/un1_counter_1_cry_13:CC,
clockDivider_0/un1_counter_1_cry_13:P,
clockDivider_0/un1_counter_1_cry_13:S,
clockDivider_0/un1_counter_1_cry_13:Y3,
clockDivider_0/un1_counter_1_cry_13:Y3A,
clockDivider_0/N_1_inferred_clock_RNI7EQI1/U0:A,
clockDivider_0/N_1_inferred_clock_RNI7EQI1/U0:Y,
masterAXI_0/dataOut[0]:CLK,
masterAXI_0/dataOut[0]:D,
masterAXI_0/dataOut[0]:EN,7495
masterAXI_0/dataOut[0]:Q,
masterAXI_0/dataOut[0]:SLn,
clockDivider_0/un1_counter_1_cry_6:B,
clockDivider_0/un1_counter_1_cry_6:CC,
clockDivider_0/un1_counter_1_cry_6:P,
clockDivider_0/un1_counter_1_cry_6:S,
clockDivider_0/un1_counter_1_cry_6:Y3,
clockDivider_0/un1_counter_1_cry_6:Y3A,
clockDivider_0/counter[16]:CLK,
clockDivider_0/counter[16]:D,
clockDivider_0/counter[16]:Q,
clockDivider_0/counter[16]:SLn,
clk_ibuf/U_IOPAD:PAD,
clk_ibuf/U_IOPAD:Y,
clockDivider_0/un1_counter_1_cry_2:B,
clockDivider_0/un1_counter_1_cry_2:CC,
clockDivider_0/un1_counter_1_cry_2:P,
clockDivider_0/un1_counter_1_cry_2:S,
clockDivider_0/un1_counter_1_cry_2:Y3,
clockDivider_0/un1_counter_1_cry_2:Y3A,
clockDivider_0/counter[17]:CLK,
clockDivider_0/counter[17]:D,
clockDivider_0/counter[17]:Q,
clockDivider_0/counter[17]:SLn,
clockDivider_0/un1_counter_1_cry_8:B,
clockDivider_0/un1_counter_1_cry_8:CC,
clockDivider_0/un1_counter_1_cry_8:P,
clockDivider_0/un1_counter_1_cry_8:S,
clockDivider_0/un1_counter_1_cry_8:Y3,
clockDivider_0/un1_counter_1_cry_8:Y3A,
clockDivider_0/counter[2]:CLK,
clockDivider_0/counter[2]:D,
clockDivider_0/counter[2]:Q,
clk_ibuf/U_IOIN:Y,
clk_ibuf/U_IOIN:YIN,
clockDivider_0/N_1_inferred_clock_RNI7EQI1/U0_RGB1:A,
clockDivider_0/N_1_inferred_clock_RNI7EQI1/U0_RGB1:Y,
clockDivider_0/counter6_11:A,
clockDivider_0/counter6_11:B,
clockDivider_0/counter6_11:C,
clockDivider_0/counter6_11:D,
clockDivider_0/counter6_11:Y,
clockDivider_0/un1_counter_1_cry_9:B,
clockDivider_0/un1_counter_1_cry_9:CC,
clockDivider_0/un1_counter_1_cry_9:P,
clockDivider_0/un1_counter_1_cry_9:S,
clockDivider_0/un1_counter_1_cry_9:Y3,
clockDivider_0/un1_counter_1_cry_9:Y3A,
clockDivider_0/counter[11]:CLK,
clockDivider_0/counter[11]:D,
clockDivider_0/counter[11]:Q,
clockDivider_0/counter6_5:A,
clockDivider_0/counter6_5:B,
clockDivider_0/counter6_5:Y,
outBit4_obuf/U_IOTRI:D,
outBit4_obuf/U_IOTRI:DOUT,
outBit4_obuf/U_IOTRI:EOUT,
rstn_ibuf/U_IOPAD:PAD,
rstn_ibuf/U_IOPAD:Y,
PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0:A,
PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0:Y,
dataIn_ibuf[1]/U_IOPAD:PAD,
dataIn_ibuf[1]/U_IOPAD:Y,
masterAXI_0/outValid:CLK,8370
masterAXI_0/outValid:D,
masterAXI_0/outValid:Q,8370
clockDivider_0/counter[14]:CLK,
clockDivider_0/counter[14]:D,
clockDivider_0/counter[14]:Q,
slaveAXI_0/outBit4:CLK,
slaveAXI_0/outBit4:D,
slaveAXI_0/outBit4:Q,
masterAXI_0/un1_inValid_RNIH7OGA:A,7495
masterAXI_0/un1_inValid_RNIH7OGA:B,
masterAXI_0/un1_inValid_RNIH7OGA:Y,7495
masterAXI_0/un1_inValid:A,7495
masterAXI_0/un1_inValid:B,
masterAXI_0/un1_inValid:Y,7495
slaveAXI_0/outBit2_0:A,
slaveAXI_0/outBit2_0:B,
slaveAXI_0/outBit2_0:C,
slaveAXI_0/outBit2_0:D,
slaveAXI_0/outBit2_0:Y,
masterAXI_0/dataOut[1]:CLK,
masterAXI_0/dataOut[1]:D,
masterAXI_0/dataOut[1]:EN,7495
masterAXI_0/dataOut[1]:Q,
masterAXI_0/dataOut[1]:SLn,
clockDivider_0/un1_counter_1_cry_12:B,
clockDivider_0/un1_counter_1_cry_12:CC,
clockDivider_0/un1_counter_1_cry_12:P,
clockDivider_0/un1_counter_1_cry_12:S,
clockDivider_0/un1_counter_1_cry_12:Y3,
clockDivider_0/un1_counter_1_cry_12:Y3A,
clockDivider_0/un1_counter_1_s_1_52:B,
clockDivider_0/un1_counter_1_s_1_52:CC,
clockDivider_0/un1_counter_1_s_1_52:P,
clockDivider_0/un1_counter_1_s_1_52:Y3,
clockDivider_0/un1_counter_1_s_1_52:Y3A,
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:DELAY_LINE_DIRECTION_OUT,
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:DELAY_LINE_LOAD_OUT,
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:DELAY_LINE_MOVE_OUT,
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:DELAY_LINE_OUT_OF_RANGE_IN,
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:DELAY_LINE_WIDE_OUT,
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:FB_CLK,
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0,
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:REF_CLK_0,
PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:REF_CLK_1,
clockDivider_0/un1_counter_1_s_1_52_CC_0:CC[0],
clockDivider_0/un1_counter_1_s_1_52_CC_0:CC[10],
clockDivider_0/un1_counter_1_s_1_52_CC_0:CC[11],
clockDivider_0/un1_counter_1_s_1_52_CC_0:CC[1],
clockDivider_0/un1_counter_1_s_1_52_CC_0:CC[2],
clockDivider_0/un1_counter_1_s_1_52_CC_0:CC[3],
clockDivider_0/un1_counter_1_s_1_52_CC_0:CC[4],
clockDivider_0/un1_counter_1_s_1_52_CC_0:CC[5],
clockDivider_0/un1_counter_1_s_1_52_CC_0:CC[6],
clockDivider_0/un1_counter_1_s_1_52_CC_0:CC[7],
clockDivider_0/un1_counter_1_s_1_52_CC_0:CC[8],
clockDivider_0/un1_counter_1_s_1_52_CC_0:CC[9],
clockDivider_0/un1_counter_1_s_1_52_CC_0:CO,
clockDivider_0/un1_counter_1_s_1_52_CC_0:P[0],
clockDivider_0/un1_counter_1_s_1_52_CC_0:P[10],
clockDivider_0/un1_counter_1_s_1_52_CC_0:P[11],
clockDivider_0/un1_counter_1_s_1_52_CC_0:P[1],
clockDivider_0/un1_counter_1_s_1_52_CC_0:P[2],
clockDivider_0/un1_counter_1_s_1_52_CC_0:P[3],
clockDivider_0/un1_counter_1_s_1_52_CC_0:P[4],
clockDivider_0/un1_counter_1_s_1_52_CC_0:P[5],
clockDivider_0/un1_counter_1_s_1_52_CC_0:P[6],
clockDivider_0/un1_counter_1_s_1_52_CC_0:P[7],
clockDivider_0/un1_counter_1_s_1_52_CC_0:P[8],
clockDivider_0/un1_counter_1_s_1_52_CC_0:P[9],
clockDivider_0/un1_counter_1_s_1_52_CC_0:Y3A[0],
clockDivider_0/un1_counter_1_s_1_52_CC_0:Y3A[10],
clockDivider_0/un1_counter_1_s_1_52_CC_0:Y3A[11],
clockDivider_0/un1_counter_1_s_1_52_CC_0:Y3A[1],
clockDivider_0/un1_counter_1_s_1_52_CC_0:Y3A[2],
clockDivider_0/un1_counter_1_s_1_52_CC_0:Y3A[3],
clockDivider_0/un1_counter_1_s_1_52_CC_0:Y3A[4],
clockDivider_0/un1_counter_1_s_1_52_CC_0:Y3A[5],
clockDivider_0/un1_counter_1_s_1_52_CC_0:Y3A[6],
clockDivider_0/un1_counter_1_s_1_52_CC_0:Y3A[7],
clockDivider_0/un1_counter_1_s_1_52_CC_0:Y3A[8],
clockDivider_0/un1_counter_1_s_1_52_CC_0:Y3A[9],
clockDivider_0/un1_counter_1_s_1_52_CC_0:Y3[0],
clockDivider_0/un1_counter_1_s_1_52_CC_0:Y3[10],
clockDivider_0/un1_counter_1_s_1_52_CC_0:Y3[11],
clockDivider_0/un1_counter_1_s_1_52_CC_0:Y3[1],
clockDivider_0/un1_counter_1_s_1_52_CC_0:Y3[2],
clockDivider_0/un1_counter_1_s_1_52_CC_0:Y3[3],
clockDivider_0/un1_counter_1_s_1_52_CC_0:Y3[4],
clockDivider_0/un1_counter_1_s_1_52_CC_0:Y3[5],
clockDivider_0/un1_counter_1_s_1_52_CC_0:Y3[6],
clockDivider_0/un1_counter_1_s_1_52_CC_0:Y3[7],
clockDivider_0/un1_counter_1_s_1_52_CC_0:Y3[8],
clockDivider_0/un1_counter_1_s_1_52_CC_0:Y3[9],
outBit2_obuf/U_IOTRI:D,
outBit2_obuf/U_IOTRI:DOUT,
outBit2_obuf/U_IOTRI:EOUT,
outBit2_obuf/U_IOPAD:D,
outBit2_obuf/U_IOPAD:E,
outBit2_obuf/U_IOPAD:PAD,
I_1/U0_RGB1:A,
I_1/U0_RGB1:Y,
I_1/U0:A,
I_1/U0:Y,
clockDivider_0/counter[4]:CLK,
clockDivider_0/counter[4]:D,
clockDivider_0/counter[4]:Q,
clockDivider_0/counter[19]:CLK,
clockDivider_0/counter[19]:D,
clockDivider_0/counter[19]:Q,
slaveAXI_0/outBit2:CLK,
slaveAXI_0/outBit2:D,
slaveAXI_0/outBit2:Q,
inValid_ibuf/U_IOIN:Y,
inValid_ibuf/U_IOIN:YIN,
rstn_ibuf/U_IOIN:Y,
rstn_ibuf/U_IOIN:YIN,
clockDivider_0/counter[13]:CLK,
clockDivider_0/counter[13]:D,
clockDivider_0/counter[13]:Q,
clockDivider_0/counter[13]:SLn,
clockDivider_0/counter[12]:CLK,
clockDivider_0/counter[12]:D,
clockDivider_0/counter[12]:Q,
clockDivider_0/un1_counter_1_cry_1:B,
clockDivider_0/un1_counter_1_cry_1:CC,
clockDivider_0/un1_counter_1_cry_1:P,
clockDivider_0/un1_counter_1_cry_1:S,
clockDivider_0/un1_counter_1_cry_1:Y3,
clockDivider_0/un1_counter_1_cry_1:Y3A,
slaveAXI_0/outBit1_r:A,
slaveAXI_0/outBit1_r:B,
slaveAXI_0/outBit1_r:C,
slaveAXI_0/outBit1_r:D,
slaveAXI_0/outBit1_r:Y,
outBit1_obuf/U_IOTRI:D,
outBit1_obuf/U_IOTRI:DOUT,
outBit1_obuf/U_IOTRI:EOUT,
dataIn_ibuf[1]/U_IOIN:Y,
dataIn_ibuf[1]/U_IOIN:YIN,
clockDivider_0/un1_counter_1_cry_14:B,
clockDivider_0/un1_counter_1_cry_14:CC,
clockDivider_0/un1_counter_1_cry_14:P,
clockDivider_0/un1_counter_1_cry_14:S,
clockDivider_0/un1_counter_1_cry_14:Y3,
clockDivider_0/un1_counter_1_cry_14:Y3A,
dataIn_ibuf[0]/U_IOPAD:PAD,
dataIn_ibuf[0]/U_IOPAD:Y,
clockDivider_0/counter[1]:CLK,
clockDivider_0/counter[1]:D,
clockDivider_0/counter[1]:Q,
clockDivider_0/counter6_13:A,
clockDivider_0/counter6_13:B,
clockDivider_0/counter6_13:C,
clockDivider_0/counter6_13:D,
clockDivider_0/counter6_13:Y,
dataIn[1],
dataIn[0],
clk,
inValid,
rstn,
outBit1,
outBit2,
outBit3,
outBit4,
