{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553856649233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553856649241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 16:20:49 2019 " "Processing started: Fri Mar 29 16:20:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553856649241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856649241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ShiftAndAdd -c ShiftAndAdd " "Command: quartus_map --read_settings_files=on --write_settings_files=off ShiftAndAdd -c ShiftAndAdd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856649241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553856650406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553856650406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/DUT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553856665174 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553856665174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856665174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftandadd.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file shiftandadd.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftAndAdd-Behave " "Found design unit 1: ShiftAndAdd-Behave" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553856665174 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftAndAdd " "Found entity 1: ShiftAndAdd" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553856665174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856665174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 19 9 " "Found 19 design units, including 9 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553856665189 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/Gates.vhdl" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553856665189 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/Gates.vhdl" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553856665189 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/Gates.vhdl" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553856665189 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/Gates.vhdl" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553856665189 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/Gates.vhdl" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553856665189 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/Gates.vhdl" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553856665189 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/Gates.vhdl" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553856665189 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/Gates.vhdl" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553856665189 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 Full_Adder-Equations " "Found design unit 10: Full_Adder-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/Gates.vhdl" 153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553856665189 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/Gates.vhdl" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553856665189 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/Gates.vhdl" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553856665189 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/Gates.vhdl" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553856665189 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/Gates.vhdl" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553856665189 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/Gates.vhdl" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553856665189 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/Gates.vhdl" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553856665189 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/Gates.vhdl" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553856665189 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/Gates.vhdl" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553856665189 ""} { "Info" "ISGN_ENTITY_NAME" "9 Full_Adder " "Found entity 9: Full_Adder" {  } { { "Gates.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/Gates.vhdl" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553856665189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856665189 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553856665254 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "output_vector\[9\] DUT.vhdl(8) " "Using initial value X (don't care) for net \"output_vector\[9\]\" at DUT.vhdl(8)" {  } { { "DUT.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/DUT.vhdl" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856665261 "|DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftAndAdd ShiftAndAdd:add_instance " "Elaborating entity \"ShiftAndAdd\" for hierarchy \"ShiftAndAdd:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/DUT.vhdl" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Start ShiftAndAdd.vhdl(42) " "VHDL Process Statement warning at ShiftAndAdd.vhdl(42): signal \"Start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 "|DUT|ShiftAndAdd:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R ShiftAndAdd.vhdl(21) " "VHDL Process Statement warning at ShiftAndAdd.vhdl(21): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 "|DUT|ShiftAndAdd:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T ShiftAndAdd.vhdl(21) " "VHDL Process Statement warning at ShiftAndAdd.vhdl(21): inferring latch(es) for signal or variable \"T\", which holds its previous value in one or more paths through the process" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 "|DUT|ShiftAndAdd:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Count ShiftAndAdd.vhdl(21) " "VHDL Process Statement warning at ShiftAndAdd.vhdl(21): inferring latch(es) for signal or variable \"Count\", which holds its previous value in one or more paths through the process" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 "|DUT|ShiftAndAdd:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p ShiftAndAdd.vhdl(21) " "VHDL Process Statement warning at ShiftAndAdd.vhdl(21): inferring latch(es) for signal or variable \"p\", which holds its previous value in one or more paths through the process" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 "|DUT|ShiftAndAdd:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[0\] ShiftAndAdd.vhdl(21) " "Inferred latch for \"p\[0\]\" at ShiftAndAdd.vhdl(21)" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 "|DUT|ShiftAndAdd:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[1\] ShiftAndAdd.vhdl(21) " "Inferred latch for \"p\[1\]\" at ShiftAndAdd.vhdl(21)" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 "|DUT|ShiftAndAdd:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[2\] ShiftAndAdd.vhdl(21) " "Inferred latch for \"p\[2\]\" at ShiftAndAdd.vhdl(21)" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 "|DUT|ShiftAndAdd:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[3\] ShiftAndAdd.vhdl(21) " "Inferred latch for \"p\[3\]\" at ShiftAndAdd.vhdl(21)" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 "|DUT|ShiftAndAdd:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[4\] ShiftAndAdd.vhdl(21) " "Inferred latch for \"p\[4\]\" at ShiftAndAdd.vhdl(21)" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 "|DUT|ShiftAndAdd:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[5\] ShiftAndAdd.vhdl(21) " "Inferred latch for \"p\[5\]\" at ShiftAndAdd.vhdl(21)" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 "|DUT|ShiftAndAdd:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[6\] ShiftAndAdd.vhdl(21) " "Inferred latch for \"p\[6\]\" at ShiftAndAdd.vhdl(21)" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 "|DUT|ShiftAndAdd:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p\[7\] ShiftAndAdd.vhdl(21) " "Inferred latch for \"p\[7\]\" at ShiftAndAdd.vhdl(21)" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 "|DUT|ShiftAndAdd:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[0\] ShiftAndAdd.vhdl(21) " "Inferred latch for \"Count\[0\]\" at ShiftAndAdd.vhdl(21)" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 "|DUT|ShiftAndAdd:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Count\[1\] ShiftAndAdd.vhdl(21) " "Inferred latch for \"Count\[1\]\" at ShiftAndAdd.vhdl(21)" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 "|DUT|ShiftAndAdd:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[0\] ShiftAndAdd.vhdl(21) " "Inferred latch for \"T\[0\]\" at ShiftAndAdd.vhdl(21)" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 "|DUT|ShiftAndAdd:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[1\] ShiftAndAdd.vhdl(21) " "Inferred latch for \"T\[1\]\" at ShiftAndAdd.vhdl(21)" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 "|DUT|ShiftAndAdd:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T\[2\] ShiftAndAdd.vhdl(21) " "Inferred latch for \"T\[2\]\" at ShiftAndAdd.vhdl(21)" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 "|DUT|ShiftAndAdd:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] ShiftAndAdd.vhdl(21) " "Inferred latch for \"R\[0\]\" at ShiftAndAdd.vhdl(21)" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 "|DUT|ShiftAndAdd:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] ShiftAndAdd.vhdl(21) " "Inferred latch for \"R\[1\]\" at ShiftAndAdd.vhdl(21)" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 "|DUT|ShiftAndAdd:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] ShiftAndAdd.vhdl(21) " "Inferred latch for \"R\[2\]\" at ShiftAndAdd.vhdl(21)" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 "|DUT|ShiftAndAdd:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] ShiftAndAdd.vhdl(21) " "Inferred latch for \"R\[3\]\" at ShiftAndAdd.vhdl(21)" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 "|DUT|ShiftAndAdd:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] ShiftAndAdd.vhdl(21) " "Inferred latch for \"R\[4\]\" at ShiftAndAdd.vhdl(21)" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 "|DUT|ShiftAndAdd:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] ShiftAndAdd.vhdl(21) " "Inferred latch for \"R\[5\]\" at ShiftAndAdd.vhdl(21)" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 "|DUT|ShiftAndAdd:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] ShiftAndAdd.vhdl(21) " "Inferred latch for \"R\[6\]\" at ShiftAndAdd.vhdl(21)" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 "|DUT|ShiftAndAdd:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] ShiftAndAdd.vhdl(21) " "Inferred latch for \"R\[7\]\" at ShiftAndAdd.vhdl(21)" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856665262 "|DUT|ShiftAndAdd:add_instance"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ShiftAndAdd:add_instance\|R\[0\] " "Latch ShiftAndAdd:add_instance\|R\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ShiftAndAdd:add_instance\|fsm_state.WORKS " "Ports D and ENA on the latch are fed by the same signal ShiftAndAdd:add_instance\|fsm_state.WORKS" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553856665652 ""}  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553856665652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ShiftAndAdd:add_instance\|Count\[0\] " "Latch ShiftAndAdd:add_instance\|Count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ShiftAndAdd:add_instance\|Count\[0\] " "Ports D and ENA on the latch are fed by the same signal ShiftAndAdd:add_instance\|Count\[0\]" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553856665652 ""}  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553856665652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ShiftAndAdd:add_instance\|Count\[1\] " "Latch ShiftAndAdd:add_instance\|Count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ShiftAndAdd:add_instance\|fsm_state.WORKS " "Ports D and ENA on the latch are fed by the same signal ShiftAndAdd:add_instance\|fsm_state.WORKS" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553856665652 ""}  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553856665652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ShiftAndAdd:add_instance\|R\[1\] " "Latch ShiftAndAdd:add_instance\|R\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ShiftAndAdd:add_instance\|fsm_state.WORKS " "Ports D and ENA on the latch are fed by the same signal ShiftAndAdd:add_instance\|fsm_state.WORKS" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553856665652 ""}  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553856665652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ShiftAndAdd:add_instance\|R\[2\] " "Latch ShiftAndAdd:add_instance\|R\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ShiftAndAdd:add_instance\|fsm_state.WORKS " "Ports D and ENA on the latch are fed by the same signal ShiftAndAdd:add_instance\|fsm_state.WORKS" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553856665652 ""}  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553856665652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ShiftAndAdd:add_instance\|R\[3\] " "Latch ShiftAndAdd:add_instance\|R\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ShiftAndAdd:add_instance\|fsm_state.WORKS " "Ports D and ENA on the latch are fed by the same signal ShiftAndAdd:add_instance\|fsm_state.WORKS" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553856665652 ""}  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553856665652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ShiftAndAdd:add_instance\|R\[4\] " "Latch ShiftAndAdd:add_instance\|R\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ShiftAndAdd:add_instance\|fsm_state.WORKS " "Ports D and ENA on the latch are fed by the same signal ShiftAndAdd:add_instance\|fsm_state.WORKS" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553856665652 ""}  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553856665652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ShiftAndAdd:add_instance\|R\[5\] " "Latch ShiftAndAdd:add_instance\|R\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ShiftAndAdd:add_instance\|fsm_state.WORKS " "Ports D and ENA on the latch are fed by the same signal ShiftAndAdd:add_instance\|fsm_state.WORKS" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553856665652 ""}  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553856665652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ShiftAndAdd:add_instance\|R\[6\] " "Latch ShiftAndAdd:add_instance\|R\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ShiftAndAdd:add_instance\|fsm_state.WORKS " "Ports D and ENA on the latch are fed by the same signal ShiftAndAdd:add_instance\|fsm_state.WORKS" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553856665652 ""}  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553856665652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ShiftAndAdd:add_instance\|R\[7\] " "Latch ShiftAndAdd:add_instance\|R\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ShiftAndAdd:add_instance\|fsm_state.WORKS " "Ports D and ENA on the latch are fed by the same signal ShiftAndAdd:add_instance\|fsm_state.WORKS" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553856665652 ""}  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553856665652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ShiftAndAdd:add_instance\|T\[0\] " "Latch ShiftAndAdd:add_instance\|T\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ShiftAndAdd:add_instance\|fsm_state.WORKS " "Ports D and ENA on the latch are fed by the same signal ShiftAndAdd:add_instance\|fsm_state.WORKS" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553856665652 ""}  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553856665652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ShiftAndAdd:add_instance\|T\[1\] " "Latch ShiftAndAdd:add_instance\|T\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ShiftAndAdd:add_instance\|fsm_state.WORKS " "Ports D and ENA on the latch are fed by the same signal ShiftAndAdd:add_instance\|fsm_state.WORKS" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553856665652 ""}  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553856665652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ShiftAndAdd:add_instance\|T\[2\] " "Latch ShiftAndAdd:add_instance\|T\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ShiftAndAdd:add_instance\|fsm_state.WORKS " "Ports D and ENA on the latch are fed by the same signal ShiftAndAdd:add_instance\|fsm_state.WORKS" {  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553856665652 ""}  } { { "ShiftAndAdd.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/ShiftAndAdd.vhdl" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553856665652 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[9\] GND " "Pin \"output_vector\[9\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/DUT.vhdl" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553856665668 "|DUT|output_vector[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1553856665668 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[11\] " "No output dependent on input pin \"input_vector\[11\]\"" {  } { { "DUT.vhdl" "" { Text "C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE214/P7/Files/DUT.vhdl" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553856665762 "|DUT|input_vector[11]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1553856665762 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553856665762 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553856665762 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553856665762 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553856665762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553856667853 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 16:21:07 2019 " "Processing ended: Fri Mar 29 16:21:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553856667853 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553856667853 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553856667853 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553856667853 ""}
