\doxysection{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def Struct Reference}
\label{struct_h_r_t_i_m___common___type_def}\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ISR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ICR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ IER}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ OENR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ODISR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ODSR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BMCR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BMTRGR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BMCMPR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BMPER}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ EECR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ EECR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ EECR3}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ADC1R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ADC2R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ADC3R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ADC4R}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DLLCR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ FLTINR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ FLTINR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BDMUPR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BDTAUPR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BDTBUPR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BDTCUPR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BDTDUPR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BDTEUPR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BDMADR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BDTFUPR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ADCER}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ADCUR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ADCPS1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ADCPS2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ FLTINR3}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ FLTINR4}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \textbf{ 1078} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_h_r_t_i_m___common___type_def_aacbe476531b58a0e8360492230a03a01}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ADC1R@{ADC1R}}
\index{ADC1R@{ADC1R}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{ADC1R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ADC1R}

HRTIM ADC Trigger 1 register, Address offset\+: 0x3C 

Definition at line \textbf{ 1095} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_a2ac635511bbff207404bd3e465032b4e}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ADC2R@{ADC2R}}
\index{ADC2R@{ADC2R}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{ADC2R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ADC2R}

HRTIM ADC Trigger 2 register, Address offset\+: 0x40 

Definition at line \textbf{ 1096} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_adf2cb7f242d627665317368440c5b5a7}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ADC3R@{ADC3R}}
\index{ADC3R@{ADC3R}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{ADC3R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ADC3R}

HRTIM ADC Trigger 3 register, Address offset\+: 0x44 

Definition at line \textbf{ 1097} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_a7f1f50645491b933f71da46cfdef294a}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ADC4R@{ADC4R}}
\index{ADC4R@{ADC4R}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{ADC4R}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ADC4R}

HRTIM ADC Trigger 4 register, Address offset\+: 0x48 

Definition at line \textbf{ 1098} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_a19ab21794d916089a932e45575f0f9f3}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ADCER@{ADCER}}
\index{ADCER@{ADCER}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{ADCER}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ADCER}

HRTIM ADC Extended Trigger register, Address offset\+: 0x78 

Definition at line \textbf{ 1110} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_aaf8d89827e0830352ae3b024fc890d8d}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ADCPS1@{ADCPS1}}
\index{ADCPS1@{ADCPS1}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{ADCPS1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ADCPS1}

HRTIM ADC Post Scaler Register 1, Address offset\+: 0x80 

Definition at line \textbf{ 1112} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_a35360f5402d8a659c7c5be8490b1d717}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ADCPS2@{ADCPS2}}
\index{ADCPS2@{ADCPS2}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{ADCPS2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ADCPS2}

HRTIM ADC Post Scaler Register 2, Address offset\+: 0x84 

Definition at line \textbf{ 1113} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_a09cc70ca03116b70ac391d6b1eaf2991}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ADCUR@{ADCUR}}
\index{ADCUR@{ADCUR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{ADCUR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ADCUR}

HRTIM ADC Trigger Update register, Address offset\+: 0x7C 

Definition at line \textbf{ 1111} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_a83465ff744a5a6e46b45d3a7af9edacc}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BDMADR@{BDMADR}}
\index{BDMADR@{BDMADR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{BDMADR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BDMADR}

HRTIM Burst DMA Master Data register, Address offset\+: 0x70 

Definition at line \textbf{ 1108} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_aad1d8ec61774affdaf09ffc7273eb692}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BDMUPR@{BDMUPR}}
\index{BDMUPR@{BDMUPR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{BDMUPR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BDMUPR}

HRTIM Burst DMA Master Timer update register, Address offset\+: 0x58 

Definition at line \textbf{ 1102} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_a737debf663d629e67ad479eb42e70c8b}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BDTAUPR@{BDTAUPR}}
\index{BDTAUPR@{BDTAUPR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{BDTAUPR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BDTAUPR}

HRTIM Burst DMA Timerx update register, Address offset\+: 0x5C 

Definition at line \textbf{ 1103} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_a7972a41b72702e8a2b21d480496bb422}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BDTBUPR@{BDTBUPR}}
\index{BDTBUPR@{BDTBUPR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{BDTBUPR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BDTBUPR}

HRTIM Burst DMA Timerx update register, Address offset\+: 0x60 

Definition at line \textbf{ 1104} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_a7f6b436ee4900bf2160ef4862fd4885f}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BDTCUPR@{BDTCUPR}}
\index{BDTCUPR@{BDTCUPR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{BDTCUPR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BDTCUPR}

HRTIM Burst DMA Timerx update register, Address offset\+: 0x64 

Definition at line \textbf{ 1105} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_a81448e385f4f6d97f1efc0a2500e080c}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BDTDUPR@{BDTDUPR}}
\index{BDTDUPR@{BDTDUPR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{BDTDUPR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BDTDUPR}

HRTIM Burst DMA Timerx update register, Address offset\+: 0x68 

Definition at line \textbf{ 1106} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_ab3ab3aa298624d406260cfcf2719e466}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BDTEUPR@{BDTEUPR}}
\index{BDTEUPR@{BDTEUPR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{BDTEUPR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BDTEUPR}

HRTIM Burst DMA Timerx update register, Address offset\+: 0x6C 

Definition at line \textbf{ 1107} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_ac93a207192440cfc11cac4a97e68310a}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BDTFUPR@{BDTFUPR}}
\index{BDTFUPR@{BDTFUPR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{BDTFUPR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BDTFUPR}

HRTIM Burst DMA Timerx update register, Address offset\+: 0x74 

Definition at line \textbf{ 1109} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_a5f76c87441492093bd632d713c89d9d3}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BMCMPR@{BMCMPR}}
\index{BMCMPR@{BMCMPR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{BMCMPR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BMCMPR}

HRTIM Burst mode compare register, Address offset\+: 0x28 

Definition at line \textbf{ 1090} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_a59ee6f009f22c99c36ce9d88dd06ddbe}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BMCR@{BMCR}}
\index{BMCR@{BMCR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{BMCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BMCR}

HRTIM Burst mode control register, Address offset\+: 0x20 

Definition at line \textbf{ 1088} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_ae15915e8ff644336733d181a454b17bd}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BMPER@{BMPER}}
\index{BMPER@{BMPER}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{BMPER}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BMPER}

HRTIM Burst mode period register, Address offset\+: 0x2C 

Definition at line \textbf{ 1091} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_a84e9db011efdd326e15cd9674b30054f}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!BMTRGR@{BMTRGR}}
\index{BMTRGR@{BMTRGR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{BMTRGR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BMTRGR}

HRTIM Busrt mode trigger register, Address offset\+: 0x24 

Definition at line \textbf{ 1089} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_ab0ec7102960640751d44e92ddac994f0}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{CR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR1}

HRTIM control register1, Address offset\+: 0x00 

Definition at line \textbf{ 1080} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_afdfa307571967afb1d97943e982b6586}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{CR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR2}

HRTIM control register2, Address offset\+: 0x04 

Definition at line \textbf{ 1081} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_a14af2b504fddf7fdcc5383978150920a}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!DLLCR@{DLLCR}}
\index{DLLCR@{DLLCR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{DLLCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DLLCR}

HRTIM DLL control register, Address offset\+: 0x4C 

Definition at line \textbf{ 1099} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_a48a5f8e4c02d8e41596bdff333177498}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!EECR1@{EECR1}}
\index{EECR1@{EECR1}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{EECR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t EECR1}

HRTIM Timer external event control register1, Address offset\+: 0x30 

Definition at line \textbf{ 1092} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_a3b3f0b8ec006dbb237f9c16035766b6c}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!EECR2@{EECR2}}
\index{EECR2@{EECR2}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{EECR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t EECR2}

HRTIM Timer external event control register2, Address offset\+: 0x34 

Definition at line \textbf{ 1093} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_a57c44d1e154eb75315aeef860ed11dad}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!EECR3@{EECR3}}
\index{EECR3@{EECR3}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{EECR3}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t EECR3}

HRTIM Timer external event control register3, Address offset\+: 0x38 

Definition at line \textbf{ 1094} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_a8dd084304cf733865fe18ede4125b7e9}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!FLTINR1@{FLTINR1}}
\index{FLTINR1@{FLTINR1}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{FLTINR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t FLTINR1}

HRTIM Fault input register1, Address offset\+: 0x50 

Definition at line \textbf{ 1100} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_aecabd09452968fbf0098aa167f339403}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!FLTINR2@{FLTINR2}}
\index{FLTINR2@{FLTINR2}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{FLTINR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t FLTINR2}

HRTIM Fault input register2, Address offset\+: 0x54 

Definition at line \textbf{ 1101} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_af163c532d0b1a0679cafc314d490599d}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!FLTINR3@{FLTINR3}}
\index{FLTINR3@{FLTINR3}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{FLTINR3}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t FLTINR3}

HRTIM Fault input register3, Address offset\+: 0x88 

Definition at line \textbf{ 1114} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_a94ff5c8ff535b7736bd19461efdb8cf3}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!FLTINR4@{FLTINR4}}
\index{FLTINR4@{FLTINR4}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{FLTINR4}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t FLTINR4}

HRTIM Fault input register4, Address offset\+: 0x8C 

Definition at line \textbf{ 1115} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{ICR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ICR}

HRTIM interrupt clear register, Address offset\+: 0x0C 

Definition at line \textbf{ 1083} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!IER@{IER}}
\index{IER@{IER}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{IER}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t IER}

HRTIM interrupt enable register, Address offset\+: 0x10 

Definition at line \textbf{ 1084} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{ISR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ISR}

HRTIM interrupt status register, Address offset\+: 0x08 

Definition at line \textbf{ 1082} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_a7cb85e2fd497a237e79c9186126aa724}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ODISR@{ODISR}}
\index{ODISR@{ODISR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{ODISR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ODISR}

HRTIM Output disable register, Address offset\+: 0x18 

Definition at line \textbf{ 1086} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_ad2aa25a673795d239f734fac724b951c}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!ODSR@{ODSR}}
\index{ODSR@{ODSR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{ODSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ODSR}

HRTIM Output disable status register, Address offset\+: 0x1C 

Definition at line \textbf{ 1087} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_h_r_t_i_m___common___type_def_afc5ef1c5458b8a7ac6c8863d28b27dd5}} 
\index{HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}!OENR@{OENR}}
\index{OENR@{OENR}!HRTIM\_Common\_TypeDef@{HRTIM\_Common\_TypeDef}}
\doxysubsubsection{OENR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t OENR}

HRTIM Output enable register, Address offset\+: 0x14 

Definition at line \textbf{ 1085} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
