-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_114 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    RIi_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    RIi_ce0 : OUT STD_LOGIC;
    RIi_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    sub_i_neg_i : IN STD_LOGIC_VECTOR (62 downto 0);
    icmp_ln20_2 : IN STD_LOGIC_VECTOR (0 downto 0);
    sub_i_i : IN STD_LOGIC_VECTOR (63 downto 0);
    RIo_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    RIo_ce0 : OUT STD_LOGIC;
    RIo_we0 : OUT STD_LOGIC;
    RIo_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    sub_i_to_int_i : IN STD_LOGIC_VECTOR (62 downto 0);
    av_threshold_i : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of top_graph_top_rfi_C_RFIFilter_0_2048_double_Pipeline_loop_114 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_800 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln19_fu_146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_12_cast_i_fu_158_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_12_cast_i_reg_320 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_12_cast_i_reg_320_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_12_cast_i_reg_320_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal i_12_cast_i_reg_320_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln20_3_fu_173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln20_3_reg_330 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln20_3_reg_330_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln20_3_reg_330_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln22_fu_189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln22_reg_335 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln22_reg_335_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln22_reg_335_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal RIi_load_reg_340 : STD_LOGIC_VECTOR (63 downto 0);
    signal RIi_load_reg_340_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal RIi_load_reg_340_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln20_1_fu_251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln20_1_reg_350 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln22_1_fu_273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln22_1_reg_355 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_fu_60 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln19_fu_152_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_10 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_fu_163_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_12_fu_179_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal bitcast_ln20_fu_200_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_7_fu_203_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln20_fu_213_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln20_1_fu_223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln20_fu_217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln20_fu_229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln20_1_fu_235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln20_fu_239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln20_2_fu_245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln22_fu_257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln22_fu_261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln22_2_fu_267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln22_fu_279_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    dcmp_64ns_64ns_1_2_no_dsp_1_U195 : component top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => RIi_load_reg_340,
        din1 => ap_const_lv64_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_120_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U196 : component top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => RIi_load_reg_340,
        din1 => sub_i_i,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_125_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U197 : component top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => RIi_load_reg_340,
        din1 => ap_const_lv64_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_129_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U198 : component top_graph_top_rfi_C_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => RIi_load_reg_340,
        din1 => av_threshold_i,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_134_p2);

    flow_control_loop_pipe_sequential_init_U : component top_graph_top_rfi_C_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    i_fu_60_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln19_fu_146_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_60 <= add_ln19_fu_152_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_60 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                RIi_load_reg_340 <= RIi_q0;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                    i_12_cast_i_reg_320_pp0_iter1_reg(11 downto 0) <= i_12_cast_i_reg_320(11 downto 0);
                icmp_ln20_3_reg_330_pp0_iter1_reg <= icmp_ln20_3_reg_330;
                icmp_ln22_reg_335_pp0_iter1_reg <= icmp_ln22_reg_335;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                RIi_load_reg_340_pp0_iter2_reg <= RIi_load_reg_340;
                RIi_load_reg_340_pp0_iter3_reg <= RIi_load_reg_340_pp0_iter2_reg;
                and_ln20_1_reg_350 <= and_ln20_1_fu_251_p2;
                and_ln22_1_reg_355 <= and_ln22_1_fu_273_p2;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                    i_12_cast_i_reg_320_pp0_iter2_reg(11 downto 0) <= i_12_cast_i_reg_320_pp0_iter1_reg(11 downto 0);
                    i_12_cast_i_reg_320_pp0_iter3_reg(11 downto 0) <= i_12_cast_i_reg_320_pp0_iter2_reg(11 downto 0);
                icmp_ln20_3_reg_330_pp0_iter2_reg <= icmp_ln20_3_reg_330_pp0_iter1_reg;
                icmp_ln22_reg_335_pp0_iter2_reg <= icmp_ln22_reg_335_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln19_fu_146_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    i_12_cast_i_reg_320(11 downto 0) <= i_12_cast_i_fu_158_p1(11 downto 0);
                icmp_ln20_3_reg_330 <= icmp_ln20_3_fu_173_p2;
                icmp_ln22_reg_335 <= icmp_ln22_fu_189_p2;
            end if;
        end if;
    end process;
    i_12_cast_i_reg_320(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    i_12_cast_i_reg_320_pp0_iter1_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    i_12_cast_i_reg_320_pp0_iter2_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    i_12_cast_i_reg_320_pp0_iter3_reg(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    RIi_address0 <= i_12_cast_i_fu_158_p1(11 - 1 downto 0);

    RIi_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            RIi_ce0 <= ap_const_logic_1;
        else 
            RIi_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    RIo_address0 <= i_12_cast_i_reg_320_pp0_iter3_reg(11 - 1 downto 0);

    RIo_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            RIo_ce0 <= ap_const_logic_1;
        else 
            RIo_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    RIo_d0 <= 
        sub_i_i when (and_ln20_1_reg_350(0) = '1') else 
        select_ln22_fu_279_p3;

    RIo_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            RIo_we0 <= ap_const_logic_1;
        else 
            RIo_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln19_fu_152_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_10) + unsigned(ap_const_lv12_1));
    and_ln20_1_fu_251_p2 <= (grp_fu_120_p2 and and_ln20_2_fu_245_p2);
    and_ln20_2_fu_245_p2 <= (grp_fu_125_p2 and and_ln20_fu_239_p2);
    and_ln20_fu_239_p2 <= (or_ln20_fu_229_p2 and or_ln20_1_fu_235_p2);
    and_ln22_1_fu_273_p2 <= (grp_fu_129_p2 and and_ln22_2_fu_267_p2);
    and_ln22_2_fu_267_p2 <= (grp_fu_134_p2 and and_ln22_fu_261_p2);
    and_ln22_fu_261_p2 <= (or_ln22_fu_257_p2 and or_ln20_fu_229_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln19_fu_146_p2)
    begin
        if (((icmp_ln19_fu_146_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_60, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_10 <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_i_10 <= i_fu_60;
        end if; 
    end process;

    bitcast_ln20_fu_200_p1 <= RIi_load_reg_340_pp0_iter2_reg;
    i_12_cast_i_fu_158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_10),64));
    icmp_ln19_fu_146_p2 <= "1" when (ap_sig_allocacmp_i_10 = ap_const_lv12_800) else "0";
    icmp_ln20_1_fu_223_p2 <= "1" when (trunc_ln20_fu_213_p1 = ap_const_lv52_0) else "0";
    icmp_ln20_3_fu_173_p2 <= "0" when (tmp_9_fu_163_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln20_fu_217_p2 <= "0" when (tmp_7_fu_203_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln22_fu_189_p2 <= "0" when (tmp_12_fu_179_p4 = ap_const_lv11_7FF) else "1";
    or_ln20_1_fu_235_p2 <= (icmp_ln20_3_reg_330_pp0_iter2_reg or icmp_ln20_2);
    or_ln20_fu_229_p2 <= (icmp_ln20_fu_217_p2 or icmp_ln20_1_fu_223_p2);
    or_ln22_fu_257_p2 <= (icmp_ln22_reg_335_pp0_iter2_reg or icmp_ln20_2);
    select_ln22_fu_279_p3 <= 
        av_threshold_i when (and_ln22_1_reg_355(0) = '1') else 
        RIi_load_reg_340_pp0_iter3_reg;
    tmp_12_fu_179_p4 <= sub_i_to_int_i(62 downto 52);
    tmp_7_fu_203_p4 <= bitcast_ln20_fu_200_p1(62 downto 52);
    tmp_9_fu_163_p4 <= sub_i_neg_i(62 downto 52);
    trunc_ln20_fu_213_p1 <= bitcast_ln20_fu_200_p1(52 - 1 downto 0);
end behav;
