

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Fri Jan 23 18:03:10 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    78658|    78658|  0.787 ms|  0.787 ms|  78659|  78659|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                    |                Module               |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_top_kernel_Pipeline_VITIS_LOOP_16_2_fu_112  |top_kernel_Pipeline_VITIS_LOOP_16_2  |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_26_3_fu_120  |top_kernel_Pipeline_VITIS_LOOP_26_3  |      107|      107|  1.070 us|  1.070 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_38_5_fu_130  |top_kernel_Pipeline_VITIS_LOOP_38_5  |      258|      258|  2.580 us|  2.580 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_48_6_fu_138  |top_kernel_Pipeline_VITIS_LOOP_48_6  |      259|      259|  2.590 us|  2.590 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |    45312|    45312|       177|          -|          -|   256|        no|
        |- VITIS_LOOP_33_4  |    33344|    33344|       521|          -|          -|    64|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:11]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_loc4 = alloca i64 1"   --->   Operation 11 'alloca' 'p_loc4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 12 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [top.cpp:5]   --->   Operation 13 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %A"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %C"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln11 = store i9 0, i9 %i" [top.cpp:11]   --->   Operation 18 'store' 'store_ln11' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_16_2" [top.cpp:11]   --->   Operation 19 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.26>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_2 = load i9 %i" [top.cpp:11]   --->   Operation 20 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.92ns)   --->   "%icmp_ln11 = icmp_eq  i9 %i_2, i9 256" [top.cpp:11]   --->   Operation 21 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.92ns)   --->   "%add_ln11 = add i9 %i_2, i9 1" [top.cpp:11]   --->   Operation 22 'add' 'add_ln11' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %VITIS_LOOP_16_2.split, void %VITIS_LOOP_38_5.preheader" [top.cpp:11]   --->   Operation 23 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i9 %i_2" [top.cpp:11]   --->   Operation 24 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln11, i6 0" [top.cpp:28]   --->   Operation 25 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.34ns)   --->   "%call_ln28 = call void @top_kernel_Pipeline_VITIS_LOOP_16_2, i14 %tmp_4, i24 %A, i24 %p_loc" [top.cpp:28]   --->   Operation 26 'call' 'call_ln28' <Predicate = (!icmp_ln11)> <Delay = 2.34> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 27 [1/1] (0.48ns)   --->   "%store_ln11 = store i9 %add_ln11, i9 %i" [top.cpp:11]   --->   Operation 27 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.48>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:33]   --->   Operation 28 'alloca' 'j' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln33 = store i7 0, i7 %j" [top.cpp:33]   --->   Operation 29 'store' 'store_ln33' <Predicate = (icmp_ln11)> <Delay = 0.48>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln33 = br void %VITIS_LOOP_38_5" [top.cpp:33]   --->   Operation 30 'br' 'br_ln33' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 31 [1/2] (1.87ns)   --->   "%call_ln28 = call void @top_kernel_Pipeline_VITIS_LOOP_16_2, i14 %tmp_4, i24 %A, i24 %p_loc" [top.cpp:28]   --->   Operation 31 'call' 'call_ln28' <Predicate = true> <Delay = 1.87> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 3.88>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%p_loc_load = load i24 %p_loc"   --->   Operation 32 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i24 %p_loc_load" [top.cpp:22]   --->   Operation 33 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.10ns)   --->   "%add_ln22 = add i25 %sext_ln22, i25 16384" [top.cpp:22]   --->   Operation 34 'add' 'add_ln22' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln22, i32 24" [top.cpp:22]   --->   Operation 35 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%denom = trunc i25 %add_ln22" [top.cpp:22]   --->   Operation 36 'trunc' 'denom' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln22, i32 23" [top.cpp:22]   --->   Operation 37 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln22 = xor i1 %tmp_1, i1 1" [top.cpp:22]   --->   Operation 38 'xor' 'xor_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%and_ln22 = and i1 %tmp_10, i1 %xor_ln22" [top.cpp:22]   --->   Operation 39 'and' 'and_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln22_1 = xor i1 %tmp_1, i1 %tmp_10" [top.cpp:22]   --->   Operation 40 'xor' 'xor_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%select_ln22 = select i1 %and_ln22, i24 8388607, i24 8388608" [top.cpp:22]   --->   Operation 41 'select' 'select_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.43ns) (out node of the LUT)   --->   "%denom_1 = select i1 %xor_ln22_1, i24 %select_ln22, i24 %denom" [top.cpp:22]   --->   Operation 42 'select' 'denom_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [2/2] (2.34ns)   --->   "%call_ln28 = call void @top_kernel_Pipeline_VITIS_LOOP_26_3, i14 %tmp_4, i24 %A, i24 %denom_1, i24 %tmp" [top.cpp:28]   --->   Operation 43 'call' 'call_ln28' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [top.cpp:11]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [top.cpp:11]   --->   Operation 45 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln28 = call void @top_kernel_Pipeline_VITIS_LOOP_26_3, i14 %tmp_4, i24 %A, i24 %denom_1, i24 %tmp" [top.cpp:28]   --->   Operation 46 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_16_2" [top.cpp:11]   --->   Operation 47 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 2.24>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%j_2 = load i7 %j" [top.cpp:33]   --->   Operation 48 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.89ns)   --->   "%icmp_ln33 = icmp_eq  i7 %j_2, i7 64" [top.cpp:33]   --->   Operation 49 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.89ns)   --->   "%add_ln33 = add i7 %j_2, i7 1" [top.cpp:33]   --->   Operation 50 'add' 'add_ln33' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %VITIS_LOOP_38_5.split, void %for.end69" [top.cpp:33]   --->   Operation 51 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i7 %j_2" [top.cpp:33]   --->   Operation 52 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 53 [2/2] (1.35ns)   --->   "%call_ln33 = call void @top_kernel_Pipeline_VITIS_LOOP_38_5, i6 %trunc_ln33, i24 %p_loc4, i24 %tmp" [top.cpp:33]   --->   Operation 53 'call' 'call_ln33' <Predicate = (!icmp_ln33)> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 54 [1/1] (0.48ns)   --->   "%store_ln33 = store i7 %add_ln33, i7 %j" [top.cpp:33]   --->   Operation 54 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.48>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln89 = ret" [top.cpp:89]   --->   Operation 55 'ret' 'ret_ln89' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.89>
ST_7 : Operation 56 [1/2] (1.89ns)   --->   "%call_ln33 = call void @top_kernel_Pipeline_VITIS_LOOP_38_5, i6 %trunc_ln33, i24 %p_loc4, i24 %tmp" [top.cpp:33]   --->   Operation 56 'call' 'call_ln33' <Predicate = true> <Delay = 1.89> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 4> <Delay = 4.01>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%p_loc4_load = load i24 %p_loc4"   --->   Operation 57 'load' 'p_loc4_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %p_loc4_load, i14 0" [top.cpp:44]   --->   Operation 58 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %p_loc4_load, i32 23" [top.cpp:44]   --->   Operation 59 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (1.22ns)   --->   "%sub_ln44 = sub i38 0, i38 %shl_ln" [top.cpp:44]   --->   Operation 60 'sub' 'sub_ln44' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln44, i32 22, i32 37" [top.cpp:44]   --->   Operation 61 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i16 %tmp_5" [top.cpp:44]   --->   Operation 62 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (1.01ns)   --->   "%sub_ln44_1 = sub i17 0, i17 %zext_ln44" [top.cpp:44]   --->   Operation 63 'sub' 'sub_ln44_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %p_loc4_load, i32 8, i32 23" [top.cpp:44]   --->   Operation 64 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i16 %tmp_6" [top.cpp:44]   --->   Operation 65 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.42ns)   --->   "%scale = select i1 %tmp_11, i17 %sub_ln44_1, i17 %zext_ln44_1" [top.cpp:44]   --->   Operation 66 'select' 'scale' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 67 [2/2] (1.35ns)   --->   "%call_ln33 = call void @top_kernel_Pipeline_VITIS_LOOP_48_6, i6 %trunc_ln33, i24 %C, i17 %scale, i24 %tmp" [top.cpp:33]   --->   Operation 67 'call' 'call_ln33' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:33]   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [top.cpp:33]   --->   Operation 69 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln33 = call void @top_kernel_Pipeline_VITIS_LOOP_48_6, i6 %trunc_ln33, i24 %C, i17 %scale, i24 %tmp" [top.cpp:33]   --->   Operation 70 'call' 'call_ln33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln33 = br void %VITIS_LOOP_38_5" [top.cpp:33]   --->   Operation 71 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tmp]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0111110000]
p_loc4                 (alloca           ) [ 0011111111]
p_loc                  (alloca           ) [ 0011110000]
spectopmodule_ln5      (spectopmodule    ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000]
store_ln11             (store            ) [ 0000000000]
br_ln11                (br               ) [ 0000000000]
i_2                    (load             ) [ 0000000000]
icmp_ln11              (icmp             ) [ 0011110000]
add_ln11               (add              ) [ 0000000000]
br_ln11                (br               ) [ 0000000000]
trunc_ln11             (trunc            ) [ 0000000000]
tmp_4                  (bitconcatenate   ) [ 0001110000]
store_ln11             (store            ) [ 0000000000]
j                      (alloca           ) [ 0011111111]
store_ln33             (store            ) [ 0000000000]
br_ln33                (br               ) [ 0000000000]
call_ln28              (call             ) [ 0000000000]
p_loc_load             (load             ) [ 0000000000]
sext_ln22              (sext             ) [ 0000000000]
add_ln22               (add              ) [ 0000000000]
tmp_1                  (bitselect        ) [ 0000000000]
denom                  (trunc            ) [ 0000000000]
tmp_10                 (bitselect        ) [ 0000000000]
xor_ln22               (xor              ) [ 0000000000]
and_ln22               (and              ) [ 0000000000]
xor_ln22_1             (xor              ) [ 0000000000]
select_ln22            (select           ) [ 0000000000]
denom_1                (select           ) [ 0000010000]
speclooptripcount_ln11 (speclooptripcount) [ 0000000000]
specloopname_ln11      (specloopname     ) [ 0000000000]
call_ln28              (call             ) [ 0000000000]
br_ln11                (br               ) [ 0000000000]
j_2                    (load             ) [ 0000000000]
icmp_ln33              (icmp             ) [ 0000001111]
add_ln33               (add              ) [ 0000000000]
br_ln33                (br               ) [ 0000000000]
trunc_ln33             (trunc            ) [ 0000000111]
store_ln33             (store            ) [ 0000000000]
ret_ln89               (ret              ) [ 0000000000]
call_ln33              (call             ) [ 0000000000]
p_loc4_load            (load             ) [ 0000000000]
shl_ln                 (bitconcatenate   ) [ 0000000000]
tmp_11                 (bitselect        ) [ 0000000000]
sub_ln44               (sub              ) [ 0000000000]
tmp_5                  (partselect       ) [ 0000000000]
zext_ln44              (zext             ) [ 0000000000]
sub_ln44_1             (sub              ) [ 0000000000]
tmp_6                  (partselect       ) [ 0000000000]
zext_ln44_1            (zext             ) [ 0000000000]
scale                  (select           ) [ 0000000001]
speclooptripcount_ln33 (speclooptripcount) [ 0000000000]
specloopname_ln33      (specloopname     ) [ 0000000000]
call_ln33              (call             ) [ 0000000000]
br_ln33                (br               ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_16_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_26_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_38_5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i24.i14"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_VITIS_LOOP_48_6"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_loc4_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc4/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="j_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_16_2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="14" slack="0"/>
<pin id="115" dir="0" index="2" bw="24" slack="0"/>
<pin id="116" dir="0" index="3" bw="24" slack="1"/>
<pin id="117" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln28/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_26_3_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="14" slack="2"/>
<pin id="123" dir="0" index="2" bw="24" slack="0"/>
<pin id="124" dir="0" index="3" bw="24" slack="0"/>
<pin id="125" dir="0" index="4" bw="24" slack="0"/>
<pin id="126" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln28/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_38_5_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="6" slack="0"/>
<pin id="133" dir="0" index="2" bw="24" slack="2"/>
<pin id="134" dir="0" index="3" bw="24" slack="0"/>
<pin id="135" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/6 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_top_kernel_Pipeline_VITIS_LOOP_48_6_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="6" slack="2"/>
<pin id="141" dir="0" index="2" bw="24" slack="0"/>
<pin id="142" dir="0" index="3" bw="17" slack="0"/>
<pin id="143" dir="0" index="4" bw="24" slack="0"/>
<pin id="144" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/8 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln11_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="9" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_2_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="9" slack="1"/>
<pin id="155" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln11_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="9" slack="0"/>
<pin id="158" dir="0" index="1" bw="9" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln11_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="trunc_ln11_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="9" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_4_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="14" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln11_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="9" slack="0"/>
<pin id="183" dir="0" index="1" bw="9" slack="1"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln33_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="7" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="p_loc_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="24" slack="3"/>
<pin id="193" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sext_ln22_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="24" slack="0"/>
<pin id="196" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln22_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="24" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="25" slack="0"/>
<pin id="207" dir="0" index="2" bw="6" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="denom_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="25" slack="0"/>
<pin id="214" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="denom/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_10_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="25" slack="0"/>
<pin id="219" dir="0" index="2" bw="6" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="xor_ln22_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln22/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="and_ln22_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="xor_ln22_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln22_1/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="select_ln22_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="24" slack="0"/>
<pin id="245" dir="0" index="2" bw="24" slack="0"/>
<pin id="246" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="denom_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="24" slack="0"/>
<pin id="253" dir="0" index="2" bw="24" slack="0"/>
<pin id="254" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="denom_1/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="j_2_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="1"/>
<pin id="261" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/6 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln33_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="0" index="1" bw="7" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln33_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/6 "/>
</bind>
</comp>

<comp id="274" class="1004" name="trunc_ln33_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln33_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="0"/>
<pin id="281" dir="0" index="1" bw="7" slack="1"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/6 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_loc4_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="24" slack="4"/>
<pin id="286" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc4_load/8 "/>
</bind>
</comp>

<comp id="287" class="1004" name="shl_ln_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="38" slack="0"/>
<pin id="289" dir="0" index="1" bw="24" slack="0"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_11_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="24" slack="0"/>
<pin id="298" dir="0" index="2" bw="6" slack="0"/>
<pin id="299" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="303" class="1004" name="sub_ln44_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="38" slack="0"/>
<pin id="306" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44/8 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_5_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="0" index="1" bw="38" slack="0"/>
<pin id="312" dir="0" index="2" bw="6" slack="0"/>
<pin id="313" dir="0" index="3" bw="7" slack="0"/>
<pin id="314" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln44_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/8 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sub_ln44_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="16" slack="0"/>
<pin id="326" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44_1/8 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_6_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="0" index="1" bw="24" slack="0"/>
<pin id="332" dir="0" index="2" bw="5" slack="0"/>
<pin id="333" dir="0" index="3" bw="6" slack="0"/>
<pin id="334" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln44_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/8 "/>
</bind>
</comp>

<comp id="343" class="1004" name="scale_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="17" slack="0"/>
<pin id="346" dir="0" index="2" bw="16" slack="0"/>
<pin id="347" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="scale/8 "/>
</bind>
</comp>

<comp id="352" class="1005" name="i_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="9" slack="0"/>
<pin id="354" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="359" class="1005" name="p_loc4_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="24" slack="2"/>
<pin id="361" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="p_loc4 "/>
</bind>
</comp>

<comp id="365" class="1005" name="p_loc_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="24" slack="1"/>
<pin id="367" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="374" class="1005" name="tmp_4_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="14" slack="1"/>
<pin id="376" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="380" class="1005" name="j_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="0"/>
<pin id="382" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="387" class="1005" name="denom_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="24" slack="1"/>
<pin id="389" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="denom_1 "/>
</bind>
</comp>

<comp id="395" class="1005" name="trunc_ln33_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="1"/>
<pin id="397" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln33 "/>
</bind>
</comp>

<comp id="401" class="1005" name="scale_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="17" slack="1"/>
<pin id="403" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="scale "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="127"><net_src comp="54" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="120" pin=4"/></net>

<net id="136"><net_src comp="68" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="145"><net_src comp="90" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="138" pin=4"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="160"><net_src comp="153" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="153" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="153" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="180"><net_src comp="172" pin="3"/><net_sink comp="112" pin=1"/></net>

<net id="185"><net_src comp="162" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="38" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="191" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="40" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="42" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="198" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="44" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="198" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="42" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="198" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="204" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="216" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="224" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="204" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="216" pin="3"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="230" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="50" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="52" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="236" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="242" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="212" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="258"><net_src comp="250" pin="3"/><net_sink comp="120" pin=3"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="64" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="259" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="66" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="259" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="283"><net_src comp="268" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="292"><net_src comp="70" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="284" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="72" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="300"><net_src comp="74" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="284" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="46" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="76" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="287" pin="3"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="78" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="303" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="80" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="318"><net_src comp="82" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="322"><net_src comp="309" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="84" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="319" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="86" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="284" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="88" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="46" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="342"><net_src comp="329" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="295" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="323" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="339" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="351"><net_src comp="343" pin="3"/><net_sink comp="138" pin=3"/></net>

<net id="355"><net_src comp="96" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="362"><net_src comp="100" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="368"><net_src comp="104" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="112" pin=3"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="377"><net_src comp="172" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="383"><net_src comp="108" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="386"><net_src comp="380" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="390"><net_src comp="250" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="120" pin=3"/></net>

<net id="398"><net_src comp="274" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="404"><net_src comp="343" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="138" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {8 9 }
	Port: tmp | {4 5 }
 - Input state : 
	Port: top_kernel : A | {2 3 4 5 }
	Port: top_kernel : tmp | {6 7 8 9 }
  - Chain level:
	State 1
		store_ln11 : 1
	State 2
		icmp_ln11 : 1
		add_ln11 : 1
		br_ln11 : 2
		trunc_ln11 : 1
		tmp_4 : 2
		call_ln28 : 3
		store_ln11 : 2
		store_ln33 : 1
	State 3
	State 4
		sext_ln22 : 1
		add_ln22 : 2
		tmp_1 : 3
		denom : 3
		tmp_10 : 3
		xor_ln22 : 4
		and_ln22 : 4
		xor_ln22_1 : 4
		select_ln22 : 4
		denom_1 : 5
		call_ln28 : 6
	State 5
	State 6
		icmp_ln33 : 1
		add_ln33 : 1
		br_ln33 : 2
		trunc_ln33 : 1
		call_ln33 : 2
		store_ln33 : 2
	State 7
	State 8
		shl_ln : 1
		tmp_11 : 1
		sub_ln44 : 2
		tmp_5 : 3
		zext_ln44 : 4
		sub_ln44_1 : 5
		tmp_6 : 1
		zext_ln44_1 : 2
		scale : 6
		call_ln33 : 7
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          | grp_top_kernel_Pipeline_VITIS_LOOP_16_2_fu_112 |    0    |  0.489  |    45   |   174   |
|   call   | grp_top_kernel_Pipeline_VITIS_LOOP_26_3_fu_120 |    0    |  0.978  |   3351  |   2605  |
|          | grp_top_kernel_Pipeline_VITIS_LOOP_38_5_fu_130 |    0    |  0.489  |    47   |   157   |
|          | grp_top_kernel_Pipeline_VITIS_LOOP_48_6_fu_138 |    1    |  0.489  |   153   |   220   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|    sub   |                 sub_ln44_fu_303                |    0    |    0    |    0    |    45   |
|          |                sub_ln44_1_fu_323               |    0    |    0    |    0    |    23   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |               select_ln22_fu_242               |    0    |    0    |    0    |    24   |
|  select  |                 denom_1_fu_250                 |    0    |    0    |    0    |    24   |
|          |                  scale_fu_343                  |    0    |    0    |    0    |    17   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                 add_ln11_fu_162                |    0    |    0    |    0    |    16   |
|    add   |                 add_ln22_fu_198                |    0    |    0    |    0    |    31   |
|          |                 add_ln33_fu_268                |    0    |    0    |    0    |    14   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                icmp_ln11_fu_156                |    0    |    0    |    0    |    16   |
|          |                icmp_ln33_fu_262                |    0    |    0    |    0    |    14   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|    xor   |                 xor_ln22_fu_224                |    0    |    0    |    0    |    2    |
|          |                xor_ln22_1_fu_236               |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|    and   |                 and_ln22_fu_230                |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                trunc_ln11_fu_168               |    0    |    0    |    0    |    0    |
|   trunc  |                  denom_fu_212                  |    0    |    0    |    0    |    0    |
|          |                trunc_ln33_fu_274               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                  tmp_4_fu_172                  |    0    |    0    |    0    |    0    |
|          |                  shl_ln_fu_287                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   sext   |                sext_ln22_fu_194                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                  tmp_1_fu_204                  |    0    |    0    |    0    |    0    |
| bitselect|                  tmp_10_fu_216                 |    0    |    0    |    0    |    0    |
|          |                  tmp_11_fu_295                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|partselect|                  tmp_5_fu_309                  |    0    |    0    |    0    |    0    |
|          |                  tmp_6_fu_329                  |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   zext   |                zext_ln44_fu_319                |    0    |    0    |    0    |    0    |
|          |               zext_ln44_1_fu_339               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                |    1    |  2.445  |   3596  |   3386  |
|----------|------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| tmp|   22   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|   22   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  denom_1_reg_387 |   24   |
|     i_reg_352    |    9   |
|     j_reg_380    |    7   |
|  p_loc4_reg_359  |   24   |
|   p_loc_reg_365  |   24   |
|   scale_reg_401  |   17   |
|   tmp_4_reg_374  |   14   |
|trunc_ln33_reg_395|    6   |
+------------------+--------+
|       Total      |   125  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_top_kernel_Pipeline_VITIS_LOOP_16_2_fu_112 |  p1  |   2  |  14  |   28   ||    0    ||    9    |
| grp_top_kernel_Pipeline_VITIS_LOOP_26_3_fu_120 |  p3  |   2  |  24  |   48   ||    0    ||    9    |
| grp_top_kernel_Pipeline_VITIS_LOOP_38_5_fu_130 |  p1  |   2  |   6  |   12   ||    0    ||    9    |
| grp_top_kernel_Pipeline_VITIS_LOOP_48_6_fu_138 |  p3  |   2  |  17  |   34   ||    0    ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Total                     |      |      |      |   122  ||  1.956  ||    0    ||    36   |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    2   |  3596  |  3386  |    -   |
|   Memory  |   22   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    0   |   36   |    -   |
|  Register |    -   |    -   |    -   |   125  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   22   |    1   |    4   |  3721  |  3422  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
