// Seed: 3441387744
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri id_5 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input wand id_2,
    input wand id_3,
    input wand id_4,
    input tri id_5,
    input tri0 id_6,
    inout wire id_7
    , id_14,
    output wand id_8,
    input logic id_9,
    output supply0 id_10,
    output tri1 id_11,
    output wire id_12
    , id_15
);
  wire id_16;
  reg  id_17;
  wire id_18;
  xnor primCall (
      id_10,
      id_6,
      id_21,
      id_3,
      id_22,
      id_16,
      id_4,
      id_23,
      id_17,
      id_20,
      id_0,
      id_15,
      id_14,
      id_18,
      id_1,
      id_9,
      id_5,
      id_2,
      id_7,
      id_19
  );
  uwire id_19, id_20, id_21, id_22 = 1'd0 ? 1 + id_19 : 1;
  initial begin : LABEL_0
    disable id_23;
    id_17 <= id_9;
  end
  module_0 modCall_1 (
      id_21,
      id_23,
      id_14,
      id_21
  );
endmodule
