#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000028f9ea2fe00 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000028f9ea6c2a0_0 .net "PC", 31 0, v0000028f9ea67710_0;  1 drivers
v0000028f9ea6c8e0_0 .var "clk", 0 0;
v0000028f9ea6c200_0 .net "clkout", 0 0, L_0000028f9ea6e9d0;  1 drivers
v0000028f9ea6bf80_0 .net "cycles_consumed", 31 0, v0000028f9ea6a150_0;  1 drivers
v0000028f9ea6cde0_0 .var "rst", 0 0;
S_0000028f9e9d2d00 .scope module, "cpu" "processor" 2 31, 3 4 0, S_0000028f9ea2fe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000028f9ea468e0 .param/l "RType" 0 4 2, C4<000000>;
P_0000028f9ea46918 .param/l "add" 0 4 5, C4<100000>;
P_0000028f9ea46950 .param/l "addi" 0 4 8, C4<001000>;
P_0000028f9ea46988 .param/l "addu" 0 4 5, C4<100001>;
P_0000028f9ea469c0 .param/l "and_" 0 4 5, C4<100100>;
P_0000028f9ea469f8 .param/l "andi" 0 4 8, C4<001100>;
P_0000028f9ea46a30 .param/l "beq" 0 4 10, C4<000100>;
P_0000028f9ea46a68 .param/l "bne" 0 4 10, C4<000101>;
P_0000028f9ea46aa0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_0000028f9ea46ad8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000028f9ea46b10 .param/l "j" 0 4 12, C4<000010>;
P_0000028f9ea46b48 .param/l "jal" 0 4 12, C4<000011>;
P_0000028f9ea46b80 .param/l "jr" 0 4 6, C4<001000>;
P_0000028f9ea46bb8 .param/l "lw" 0 4 8, C4<100011>;
P_0000028f9ea46bf0 .param/l "nor_" 0 4 5, C4<100111>;
P_0000028f9ea46c28 .param/l "or_" 0 4 5, C4<100101>;
P_0000028f9ea46c60 .param/l "ori" 0 4 8, C4<001101>;
P_0000028f9ea46c98 .param/l "sgt" 0 4 6, C4<101011>;
P_0000028f9ea46cd0 .param/l "sll" 0 4 6, C4<000000>;
P_0000028f9ea46d08 .param/l "slt" 0 4 5, C4<101010>;
P_0000028f9ea46d40 .param/l "slti" 0 4 8, C4<101010>;
P_0000028f9ea46d78 .param/l "srl" 0 4 6, C4<000010>;
P_0000028f9ea46db0 .param/l "sub" 0 4 5, C4<100010>;
P_0000028f9ea46de8 .param/l "subu" 0 4 5, C4<100011>;
P_0000028f9ea46e20 .param/l "sw" 0 4 8, C4<101011>;
P_0000028f9ea46e58 .param/l "xor_" 0 4 5, C4<100110>;
P_0000028f9ea46e90 .param/l "xori" 0 4 8, C4<001110>;
L_0000028f9ea16db0 .functor NOT 1, v0000028f9ea6cde0_0, C4<0>, C4<0>, C4<0>;
L_0000028f9ea6ea40 .functor NOT 1, v0000028f9ea6cde0_0, C4<0>, C4<0>, C4<0>;
L_0000028f9ea6e570 .functor NOT 1, v0000028f9ea6cde0_0, C4<0>, C4<0>, C4<0>;
L_0000028f9ea6eab0 .functor NOT 1, v0000028f9ea6cde0_0, C4<0>, C4<0>, C4<0>;
L_0000028f9ea6e490 .functor NOT 1, v0000028f9ea6cde0_0, C4<0>, C4<0>, C4<0>;
L_0000028f9ea6e810 .functor NOT 1, v0000028f9ea6cde0_0, C4<0>, C4<0>, C4<0>;
L_0000028f9ea6dbd0 .functor NOT 1, v0000028f9ea6cde0_0, C4<0>, C4<0>, C4<0>;
L_0000028f9ea6dc40 .functor NOT 1, v0000028f9ea6cde0_0, C4<0>, C4<0>, C4<0>;
L_0000028f9ea6e9d0 .functor OR 1, v0000028f9ea6c8e0_0, v0000028f9ea35ed0_0, C4<0>, C4<0>;
L_0000028f9ea6e5e0 .functor OR 1, L_0000028f9ea6c0c0, L_0000028f9ea6d1a0, C4<0>, C4<0>;
L_0000028f9ea6de70 .functor AND 1, L_0000028f9ea6c020, L_0000028f9ea6c5c0, C4<1>, C4<1>;
L_0000028f9ea6dcb0 .functor NOT 1, v0000028f9ea6cde0_0, C4<0>, C4<0>, C4<0>;
L_0000028f9ea6e7a0 .functor OR 1, L_0000028f9eb071e0, L_0000028f9eb06b00, C4<0>, C4<0>;
L_0000028f9ea6e1f0 .functor OR 1, L_0000028f9ea6e7a0, L_0000028f9eb06920, C4<0>, C4<0>;
L_0000028f9ea6e340 .functor OR 1, L_0000028f9eb07b40, L_0000028f9eb07be0, C4<0>, C4<0>;
L_0000028f9ea6e420 .functor AND 1, L_0000028f9eb06d80, L_0000028f9ea6e340, C4<1>, C4<1>;
L_0000028f9ea6e730 .functor OR 1, L_0000028f9eb080e0, L_0000028f9eb082c0, C4<0>, C4<0>;
L_0000028f9ea6e880 .functor AND 1, L_0000028f9eb07f00, L_0000028f9ea6e730, C4<1>, C4<1>;
L_0000028f9ea6e960 .functor NOT 1, L_0000028f9ea6e9d0, C4<0>, C4<0>, C4<0>;
v0000028f9ea67170_0 .net "ALUOp", 3 0, v0000028f9ea35610_0;  1 drivers
v0000028f9ea67210_0 .net "ALUResult", 31 0, v0000028f9ea64620_0;  1 drivers
v0000028f9ea66090_0 .net "ALUSrc", 0 0, v0000028f9ea347b0_0;  1 drivers
v0000028f9ea66d10_0 .net "ALUin2", 31 0, L_0000028f9eb07e60;  1 drivers
v0000028f9ea66130_0 .net "MemReadEn", 0 0, v0000028f9ea35c50_0;  1 drivers
v0000028f9ea66590_0 .net "MemWriteEn", 0 0, v0000028f9ea356b0_0;  1 drivers
v0000028f9ea661d0_0 .net "MemtoReg", 0 0, v0000028f9ea34990_0;  1 drivers
v0000028f9ea66bd0_0 .net "PC", 31 0, v0000028f9ea67710_0;  alias, 1 drivers
v0000028f9ea67990_0 .net "PCPlus1", 31 0, L_0000028f9ea6d100;  1 drivers
v0000028f9ea65c30_0 .net "PCsrc", 1 0, v0000028f9ea64a80_0;  1 drivers
v0000028f9ea67530_0 .net "RegDst", 0 0, v0000028f9ea357f0_0;  1 drivers
v0000028f9ea670d0_0 .net "RegWriteEn", 0 0, v0000028f9ea359d0_0;  1 drivers
v0000028f9ea672b0_0 .net "WriteRegister", 4 0, L_0000028f9eb07820;  1 drivers
v0000028f9ea65e10_0 .net *"_ivl_0", 0 0, L_0000028f9ea16db0;  1 drivers
L_0000028f9eaae4a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea66310_0 .net/2u *"_ivl_10", 4 0, L_0000028f9eaae4a0;  1 drivers
L_0000028f9eaae890 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea677b0_0 .net *"_ivl_101", 15 0, L_0000028f9eaae890;  1 drivers
v0000028f9ea66270_0 .net *"_ivl_102", 31 0, L_0000028f9ea6bee0;  1 drivers
L_0000028f9eaae8d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea67350_0 .net *"_ivl_105", 25 0, L_0000028f9eaae8d8;  1 drivers
L_0000028f9eaae920 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea67670_0 .net/2u *"_ivl_106", 31 0, L_0000028f9eaae920;  1 drivers
v0000028f9ea668b0_0 .net *"_ivl_108", 0 0, L_0000028f9ea6c020;  1 drivers
L_0000028f9eaae968 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea67030_0 .net/2u *"_ivl_110", 5 0, L_0000028f9eaae968;  1 drivers
v0000028f9ea663b0_0 .net *"_ivl_112", 0 0, L_0000028f9ea6c5c0;  1 drivers
v0000028f9ea664f0_0 .net *"_ivl_115", 0 0, L_0000028f9ea6de70;  1 drivers
v0000028f9ea66450_0 .net *"_ivl_116", 47 0, L_0000028f9ea6c660;  1 drivers
L_0000028f9eaae9b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea65f50_0 .net *"_ivl_119", 15 0, L_0000028f9eaae9b0;  1 drivers
L_0000028f9eaae4e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000028f9ea65eb0_0 .net/2u *"_ivl_12", 5 0, L_0000028f9eaae4e8;  1 drivers
v0000028f9ea66630_0 .net *"_ivl_120", 47 0, L_0000028f9ea6c700;  1 drivers
L_0000028f9eaae9f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea67850_0 .net *"_ivl_123", 15 0, L_0000028f9eaae9f8;  1 drivers
v0000028f9ea666d0_0 .net *"_ivl_125", 0 0, L_0000028f9ea6c980;  1 drivers
v0000028f9ea678f0_0 .net *"_ivl_126", 31 0, L_0000028f9ea6c7a0;  1 drivers
v0000028f9ea67a30_0 .net *"_ivl_128", 47 0, L_0000028f9ea6ca20;  1 drivers
v0000028f9ea66770_0 .net *"_ivl_130", 47 0, L_0000028f9ea6cac0;  1 drivers
v0000028f9ea66950_0 .net *"_ivl_132", 47 0, L_0000028f9ea6cd40;  1 drivers
v0000028f9ea65cd0_0 .net *"_ivl_134", 47 0, L_0000028f9ea6cf20;  1 drivers
L_0000028f9eaaea40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028f9ea66810_0 .net/2u *"_ivl_138", 1 0, L_0000028f9eaaea40;  1 drivers
v0000028f9ea66c70_0 .net *"_ivl_14", 0 0, L_0000028f9ea6c480;  1 drivers
v0000028f9ea66a90_0 .net *"_ivl_140", 0 0, L_0000028f9ea6d240;  1 drivers
L_0000028f9eaaea88 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000028f9ea669f0_0 .net/2u *"_ivl_142", 1 0, L_0000028f9eaaea88;  1 drivers
v0000028f9ea66e50_0 .net *"_ivl_144", 0 0, L_0000028f9eb07280;  1 drivers
L_0000028f9eaaead0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000028f9ea673f0_0 .net/2u *"_ivl_146", 1 0, L_0000028f9eaaead0;  1 drivers
v0000028f9ea66ef0_0 .net *"_ivl_148", 0 0, L_0000028f9eb070a0;  1 drivers
L_0000028f9eaaeb18 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea66f90_0 .net/2u *"_ivl_150", 31 0, L_0000028f9eaaeb18;  1 drivers
L_0000028f9eaaeb60 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea67490_0 .net/2u *"_ivl_152", 31 0, L_0000028f9eaaeb60;  1 drivers
v0000028f9ea675d0_0 .net *"_ivl_154", 31 0, L_0000028f9eb07c80;  1 drivers
v0000028f9ea68f00_0 .net *"_ivl_156", 31 0, L_0000028f9eb07a00;  1 drivers
L_0000028f9eaae530 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000028f9ea683c0_0 .net/2u *"_ivl_16", 4 0, L_0000028f9eaae530;  1 drivers
v0000028f9ea68280_0 .net *"_ivl_160", 0 0, L_0000028f9ea6dcb0;  1 drivers
L_0000028f9eaaebf0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea67f60_0 .net/2u *"_ivl_162", 31 0, L_0000028f9eaaebf0;  1 drivers
L_0000028f9eaaecc8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000028f9ea694a0_0 .net/2u *"_ivl_166", 5 0, L_0000028f9eaaecc8;  1 drivers
v0000028f9ea68be0_0 .net *"_ivl_168", 0 0, L_0000028f9eb071e0;  1 drivers
L_0000028f9eaaed10 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000028f9ea697c0_0 .net/2u *"_ivl_170", 5 0, L_0000028f9eaaed10;  1 drivers
v0000028f9ea69040_0 .net *"_ivl_172", 0 0, L_0000028f9eb06b00;  1 drivers
v0000028f9ea69860_0 .net *"_ivl_175", 0 0, L_0000028f9ea6e7a0;  1 drivers
L_0000028f9eaaed58 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000028f9ea692c0_0 .net/2u *"_ivl_176", 5 0, L_0000028f9eaaed58;  1 drivers
v0000028f9ea68320_0 .net *"_ivl_178", 0 0, L_0000028f9eb06920;  1 drivers
v0000028f9ea68460_0 .net *"_ivl_181", 0 0, L_0000028f9ea6e1f0;  1 drivers
L_0000028f9eaaeda0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea68fa0_0 .net/2u *"_ivl_182", 15 0, L_0000028f9eaaeda0;  1 drivers
v0000028f9ea690e0_0 .net *"_ivl_184", 31 0, L_0000028f9eb07960;  1 drivers
v0000028f9ea685a0_0 .net *"_ivl_187", 0 0, L_0000028f9eb07140;  1 drivers
v0000028f9ea69720_0 .net *"_ivl_188", 15 0, L_0000028f9eb078c0;  1 drivers
v0000028f9ea69900_0 .net *"_ivl_19", 4 0, L_0000028f9ea6be40;  1 drivers
v0000028f9ea69220_0 .net *"_ivl_190", 31 0, L_0000028f9eb06a60;  1 drivers
v0000028f9ea69540_0 .net *"_ivl_194", 31 0, L_0000028f9eb07d20;  1 drivers
L_0000028f9eaaede8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea699a0_0 .net *"_ivl_197", 25 0, L_0000028f9eaaede8;  1 drivers
L_0000028f9eaaee30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea68b40_0 .net/2u *"_ivl_198", 31 0, L_0000028f9eaaee30;  1 drivers
L_0000028f9eaae458 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea688c0_0 .net/2u *"_ivl_2", 5 0, L_0000028f9eaae458;  1 drivers
v0000028f9ea68c80_0 .net *"_ivl_20", 4 0, L_0000028f9ea6d880;  1 drivers
v0000028f9ea681e0_0 .net *"_ivl_200", 0 0, L_0000028f9eb06d80;  1 drivers
L_0000028f9eaaee78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea68500_0 .net/2u *"_ivl_202", 5 0, L_0000028f9eaaee78;  1 drivers
v0000028f9ea68640_0 .net *"_ivl_204", 0 0, L_0000028f9eb07b40;  1 drivers
L_0000028f9eaaeec0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000028f9ea68aa0_0 .net/2u *"_ivl_206", 5 0, L_0000028f9eaaeec0;  1 drivers
v0000028f9ea69180_0 .net *"_ivl_208", 0 0, L_0000028f9eb07be0;  1 drivers
v0000028f9ea68000_0 .net *"_ivl_211", 0 0, L_0000028f9ea6e340;  1 drivers
v0000028f9ea68d20_0 .net *"_ivl_213", 0 0, L_0000028f9ea6e420;  1 drivers
L_0000028f9eaaef08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000028f9ea68960_0 .net/2u *"_ivl_214", 5 0, L_0000028f9eaaef08;  1 drivers
v0000028f9ea69a40_0 .net *"_ivl_216", 0 0, L_0000028f9eb06740;  1 drivers
L_0000028f9eaaef50 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028f9ea67ba0_0 .net/2u *"_ivl_218", 31 0, L_0000028f9eaaef50;  1 drivers
v0000028f9ea68dc0_0 .net *"_ivl_220", 31 0, L_0000028f9eb06c40;  1 drivers
v0000028f9ea69400_0 .net *"_ivl_224", 31 0, L_0000028f9eb06ce0;  1 drivers
L_0000028f9eaaef98 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea69680_0 .net *"_ivl_227", 25 0, L_0000028f9eaaef98;  1 drivers
L_0000028f9eaaefe0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea686e0_0 .net/2u *"_ivl_228", 31 0, L_0000028f9eaaefe0;  1 drivers
v0000028f9ea680a0_0 .net *"_ivl_230", 0 0, L_0000028f9eb07f00;  1 drivers
L_0000028f9eaaf028 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea695e0_0 .net/2u *"_ivl_232", 5 0, L_0000028f9eaaf028;  1 drivers
v0000028f9ea67c40_0 .net *"_ivl_234", 0 0, L_0000028f9eb080e0;  1 drivers
L_0000028f9eaaf070 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000028f9ea67ce0_0 .net/2u *"_ivl_236", 5 0, L_0000028f9eaaf070;  1 drivers
v0000028f9ea67d80_0 .net *"_ivl_238", 0 0, L_0000028f9eb082c0;  1 drivers
v0000028f9ea67e20_0 .net *"_ivl_24", 0 0, L_0000028f9ea6e570;  1 drivers
v0000028f9ea68140_0 .net *"_ivl_241", 0 0, L_0000028f9ea6e730;  1 drivers
v0000028f9ea69360_0 .net *"_ivl_243", 0 0, L_0000028f9ea6e880;  1 drivers
L_0000028f9eaaf0b8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000028f9ea68780_0 .net/2u *"_ivl_244", 5 0, L_0000028f9eaaf0b8;  1 drivers
v0000028f9ea67ec0_0 .net *"_ivl_246", 0 0, L_0000028f9eb08040;  1 drivers
v0000028f9ea68820_0 .net *"_ivl_248", 31 0, L_0000028f9eb064c0;  1 drivers
L_0000028f9eaae578 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea68a00_0 .net/2u *"_ivl_26", 4 0, L_0000028f9eaae578;  1 drivers
v0000028f9ea68e60_0 .net *"_ivl_29", 4 0, L_0000028f9ea6d4c0;  1 drivers
v0000028f9ea6aa10_0 .net *"_ivl_32", 0 0, L_0000028f9ea6eab0;  1 drivers
L_0000028f9eaae5c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea6b7d0_0 .net/2u *"_ivl_34", 4 0, L_0000028f9eaae5c0;  1 drivers
v0000028f9ea6ad30_0 .net *"_ivl_37", 4 0, L_0000028f9ea6ce80;  1 drivers
v0000028f9ea6b050_0 .net *"_ivl_40", 0 0, L_0000028f9ea6e490;  1 drivers
L_0000028f9eaae608 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea6a330_0 .net/2u *"_ivl_42", 15 0, L_0000028f9eaae608;  1 drivers
v0000028f9ea6b0f0_0 .net *"_ivl_45", 15 0, L_0000028f9ea6d2e0;  1 drivers
v0000028f9ea6a1f0_0 .net *"_ivl_48", 0 0, L_0000028f9ea6e810;  1 drivers
v0000028f9ea6abf0_0 .net *"_ivl_5", 5 0, L_0000028f9ea6d560;  1 drivers
L_0000028f9eaae650 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea6b910_0 .net/2u *"_ivl_50", 36 0, L_0000028f9eaae650;  1 drivers
L_0000028f9eaae698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea6a8d0_0 .net/2u *"_ivl_52", 31 0, L_0000028f9eaae698;  1 drivers
v0000028f9ea69bb0_0 .net *"_ivl_55", 4 0, L_0000028f9ea6c340;  1 drivers
v0000028f9ea6a3d0_0 .net *"_ivl_56", 36 0, L_0000028f9ea6d740;  1 drivers
v0000028f9ea6aab0_0 .net *"_ivl_58", 36 0, L_0000028f9ea6d9c0;  1 drivers
v0000028f9ea6b870_0 .net *"_ivl_62", 0 0, L_0000028f9ea6dbd0;  1 drivers
L_0000028f9eaae6e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea6b9b0_0 .net/2u *"_ivl_64", 5 0, L_0000028f9eaae6e0;  1 drivers
v0000028f9ea6b410_0 .net *"_ivl_67", 5 0, L_0000028f9ea6c520;  1 drivers
v0000028f9ea6ba50_0 .net *"_ivl_70", 0 0, L_0000028f9ea6dc40;  1 drivers
L_0000028f9eaae728 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea69e30_0 .net/2u *"_ivl_72", 57 0, L_0000028f9eaae728;  1 drivers
L_0000028f9eaae770 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea6a5b0_0 .net/2u *"_ivl_74", 31 0, L_0000028f9eaae770;  1 drivers
v0000028f9ea69c50_0 .net *"_ivl_77", 25 0, L_0000028f9ea6c840;  1 drivers
v0000028f9ea6add0_0 .net *"_ivl_78", 57 0, L_0000028f9ea6d7e0;  1 drivers
v0000028f9ea6ae70_0 .net *"_ivl_8", 0 0, L_0000028f9ea6ea40;  1 drivers
v0000028f9ea6b230_0 .net *"_ivl_80", 57 0, L_0000028f9ea6d920;  1 drivers
L_0000028f9eaae7b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000028f9ea6a290_0 .net/2u *"_ivl_84", 31 0, L_0000028f9eaae7b8;  1 drivers
L_0000028f9eaae800 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000028f9ea6ac90_0 .net/2u *"_ivl_88", 5 0, L_0000028f9eaae800;  1 drivers
v0000028f9ea6b190_0 .net *"_ivl_90", 0 0, L_0000028f9ea6c0c0;  1 drivers
L_0000028f9eaae848 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000028f9ea69cf0_0 .net/2u *"_ivl_92", 5 0, L_0000028f9eaae848;  1 drivers
v0000028f9ea6ab50_0 .net *"_ivl_94", 0 0, L_0000028f9ea6d1a0;  1 drivers
v0000028f9ea6af10_0 .net *"_ivl_97", 0 0, L_0000028f9ea6e5e0;  1 drivers
v0000028f9ea6a650_0 .net *"_ivl_98", 47 0, L_0000028f9ea6bd00;  1 drivers
v0000028f9ea6a970_0 .net "adderResult", 31 0, L_0000028f9ea6d060;  1 drivers
v0000028f9ea69f70_0 .net "address", 31 0, L_0000028f9ea6cca0;  1 drivers
v0000028f9ea6afb0_0 .net "clk", 0 0, L_0000028f9ea6e9d0;  alias, 1 drivers
v0000028f9ea6a150_0 .var "cycles_consumed", 31 0;
o0000028f9ea71048 .functor BUFZ 1, C4<z>; HiZ drive
v0000028f9ea6a470_0 .net "excep_flag", 0 0, o0000028f9ea71048;  0 drivers
v0000028f9ea69d90_0 .net "extImm", 31 0, L_0000028f9eb07aa0;  1 drivers
v0000028f9ea6b730_0 .net "funct", 5 0, L_0000028f9ea6cb60;  1 drivers
v0000028f9ea6b690_0 .net "hlt", 0 0, v0000028f9ea35ed0_0;  1 drivers
v0000028f9ea6b2d0_0 .net "imm", 15 0, L_0000028f9ea6d6a0;  1 drivers
v0000028f9ea6b4b0_0 .net "immediate", 31 0, L_0000028f9eb07dc0;  1 drivers
v0000028f9ea6a510_0 .net "input_clk", 0 0, v0000028f9ea6c8e0_0;  1 drivers
v0000028f9ea69ed0_0 .net "instruction", 31 0, L_0000028f9eb07320;  1 drivers
v0000028f9ea6a6f0_0 .net "memoryReadData", 31 0, v0000028f9ea64080_0;  1 drivers
v0000028f9ea6b370_0 .net "nextPC", 31 0, L_0000028f9eb069c0;  1 drivers
v0000028f9ea6a010_0 .net "opcode", 5 0, L_0000028f9ea6cc00;  1 drivers
v0000028f9ea6b550_0 .net "rd", 4 0, L_0000028f9ea6d420;  1 drivers
v0000028f9ea6a790_0 .net "readData1", 31 0, L_0000028f9ea6e650;  1 drivers
v0000028f9ea6b5f0_0 .net "readData1_w", 31 0, L_0000028f9eb07460;  1 drivers
v0000028f9ea6a830_0 .net "readData2", 31 0, L_0000028f9ea6e500;  1 drivers
v0000028f9ea6a0b0_0 .net "rs", 4 0, L_0000028f9ea6cfc0;  1 drivers
v0000028f9ea6bda0_0 .net "rst", 0 0, v0000028f9ea6cde0_0;  1 drivers
v0000028f9ea6bbc0_0 .net "rt", 4 0, L_0000028f9ea6c160;  1 drivers
v0000028f9ea6d380_0 .net "shamt", 31 0, L_0000028f9ea6bc60;  1 drivers
v0000028f9ea6da60_0 .net "wire_instruction", 31 0, L_0000028f9ea6e3b0;  1 drivers
v0000028f9ea6c3e0_0 .net "writeData", 31 0, L_0000028f9eb06e20;  1 drivers
v0000028f9ea6d600_0 .net "zero", 0 0, L_0000028f9eb07500;  1 drivers
L_0000028f9ea6d560 .part L_0000028f9eb07320, 26, 6;
L_0000028f9ea6cc00 .functor MUXZ 6, L_0000028f9ea6d560, L_0000028f9eaae458, L_0000028f9ea16db0, C4<>;
L_0000028f9ea6c480 .cmp/eq 6, L_0000028f9ea6cc00, L_0000028f9eaae4e8;
L_0000028f9ea6be40 .part L_0000028f9eb07320, 11, 5;
L_0000028f9ea6d880 .functor MUXZ 5, L_0000028f9ea6be40, L_0000028f9eaae530, L_0000028f9ea6c480, C4<>;
L_0000028f9ea6d420 .functor MUXZ 5, L_0000028f9ea6d880, L_0000028f9eaae4a0, L_0000028f9ea6ea40, C4<>;
L_0000028f9ea6d4c0 .part L_0000028f9eb07320, 21, 5;
L_0000028f9ea6cfc0 .functor MUXZ 5, L_0000028f9ea6d4c0, L_0000028f9eaae578, L_0000028f9ea6e570, C4<>;
L_0000028f9ea6ce80 .part L_0000028f9eb07320, 16, 5;
L_0000028f9ea6c160 .functor MUXZ 5, L_0000028f9ea6ce80, L_0000028f9eaae5c0, L_0000028f9ea6eab0, C4<>;
L_0000028f9ea6d2e0 .part L_0000028f9eb07320, 0, 16;
L_0000028f9ea6d6a0 .functor MUXZ 16, L_0000028f9ea6d2e0, L_0000028f9eaae608, L_0000028f9ea6e490, C4<>;
L_0000028f9ea6c340 .part L_0000028f9eb07320, 6, 5;
L_0000028f9ea6d740 .concat [ 5 32 0 0], L_0000028f9ea6c340, L_0000028f9eaae698;
L_0000028f9ea6d9c0 .functor MUXZ 37, L_0000028f9ea6d740, L_0000028f9eaae650, L_0000028f9ea6e810, C4<>;
L_0000028f9ea6bc60 .part L_0000028f9ea6d9c0, 0, 32;
L_0000028f9ea6c520 .part L_0000028f9eb07320, 0, 6;
L_0000028f9ea6cb60 .functor MUXZ 6, L_0000028f9ea6c520, L_0000028f9eaae6e0, L_0000028f9ea6dbd0, C4<>;
L_0000028f9ea6c840 .part L_0000028f9eb07320, 0, 26;
L_0000028f9ea6d7e0 .concat [ 26 32 0 0], L_0000028f9ea6c840, L_0000028f9eaae770;
L_0000028f9ea6d920 .functor MUXZ 58, L_0000028f9ea6d7e0, L_0000028f9eaae728, L_0000028f9ea6dc40, C4<>;
L_0000028f9ea6cca0 .part L_0000028f9ea6d920, 0, 32;
L_0000028f9ea6d100 .arith/sum 32, v0000028f9ea67710_0, L_0000028f9eaae7b8;
L_0000028f9ea6c0c0 .cmp/eq 6, L_0000028f9ea6cc00, L_0000028f9eaae800;
L_0000028f9ea6d1a0 .cmp/eq 6, L_0000028f9ea6cc00, L_0000028f9eaae848;
L_0000028f9ea6bd00 .concat [ 32 16 0 0], L_0000028f9ea6cca0, L_0000028f9eaae890;
L_0000028f9ea6bee0 .concat [ 6 26 0 0], L_0000028f9ea6cc00, L_0000028f9eaae8d8;
L_0000028f9ea6c020 .cmp/eq 32, L_0000028f9ea6bee0, L_0000028f9eaae920;
L_0000028f9ea6c5c0 .cmp/eq 6, L_0000028f9ea6cb60, L_0000028f9eaae968;
L_0000028f9ea6c660 .concat [ 32 16 0 0], L_0000028f9ea6e650, L_0000028f9eaae9b0;
L_0000028f9ea6c700 .concat [ 32 16 0 0], v0000028f9ea67710_0, L_0000028f9eaae9f8;
L_0000028f9ea6c980 .part L_0000028f9ea6d6a0, 15, 1;
LS_0000028f9ea6c7a0_0_0 .concat [ 1 1 1 1], L_0000028f9ea6c980, L_0000028f9ea6c980, L_0000028f9ea6c980, L_0000028f9ea6c980;
LS_0000028f9ea6c7a0_0_4 .concat [ 1 1 1 1], L_0000028f9ea6c980, L_0000028f9ea6c980, L_0000028f9ea6c980, L_0000028f9ea6c980;
LS_0000028f9ea6c7a0_0_8 .concat [ 1 1 1 1], L_0000028f9ea6c980, L_0000028f9ea6c980, L_0000028f9ea6c980, L_0000028f9ea6c980;
LS_0000028f9ea6c7a0_0_12 .concat [ 1 1 1 1], L_0000028f9ea6c980, L_0000028f9ea6c980, L_0000028f9ea6c980, L_0000028f9ea6c980;
LS_0000028f9ea6c7a0_0_16 .concat [ 1 1 1 1], L_0000028f9ea6c980, L_0000028f9ea6c980, L_0000028f9ea6c980, L_0000028f9ea6c980;
LS_0000028f9ea6c7a0_0_20 .concat [ 1 1 1 1], L_0000028f9ea6c980, L_0000028f9ea6c980, L_0000028f9ea6c980, L_0000028f9ea6c980;
LS_0000028f9ea6c7a0_0_24 .concat [ 1 1 1 1], L_0000028f9ea6c980, L_0000028f9ea6c980, L_0000028f9ea6c980, L_0000028f9ea6c980;
LS_0000028f9ea6c7a0_0_28 .concat [ 1 1 1 1], L_0000028f9ea6c980, L_0000028f9ea6c980, L_0000028f9ea6c980, L_0000028f9ea6c980;
LS_0000028f9ea6c7a0_1_0 .concat [ 4 4 4 4], LS_0000028f9ea6c7a0_0_0, LS_0000028f9ea6c7a0_0_4, LS_0000028f9ea6c7a0_0_8, LS_0000028f9ea6c7a0_0_12;
LS_0000028f9ea6c7a0_1_4 .concat [ 4 4 4 4], LS_0000028f9ea6c7a0_0_16, LS_0000028f9ea6c7a0_0_20, LS_0000028f9ea6c7a0_0_24, LS_0000028f9ea6c7a0_0_28;
L_0000028f9ea6c7a0 .concat [ 16 16 0 0], LS_0000028f9ea6c7a0_1_0, LS_0000028f9ea6c7a0_1_4;
L_0000028f9ea6ca20 .concat [ 16 32 0 0], L_0000028f9ea6d6a0, L_0000028f9ea6c7a0;
L_0000028f9ea6cac0 .arith/sum 48, L_0000028f9ea6c700, L_0000028f9ea6ca20;
L_0000028f9ea6cd40 .functor MUXZ 48, L_0000028f9ea6cac0, L_0000028f9ea6c660, L_0000028f9ea6de70, C4<>;
L_0000028f9ea6cf20 .functor MUXZ 48, L_0000028f9ea6cd40, L_0000028f9ea6bd00, L_0000028f9ea6e5e0, C4<>;
L_0000028f9ea6d060 .part L_0000028f9ea6cf20, 0, 32;
L_0000028f9ea6d240 .cmp/eq 2, v0000028f9ea64a80_0, L_0000028f9eaaea40;
L_0000028f9eb07280 .cmp/eq 2, v0000028f9ea64a80_0, L_0000028f9eaaea88;
L_0000028f9eb070a0 .cmp/eq 2, v0000028f9ea64a80_0, L_0000028f9eaaead0;
L_0000028f9eb07c80 .functor MUXZ 32, L_0000028f9eaaeb60, L_0000028f9eaaeb18, L_0000028f9eb070a0, C4<>;
L_0000028f9eb07a00 .functor MUXZ 32, L_0000028f9eb07c80, L_0000028f9ea6d060, L_0000028f9eb07280, C4<>;
L_0000028f9eb069c0 .functor MUXZ 32, L_0000028f9eb07a00, L_0000028f9ea6d100, L_0000028f9ea6d240, C4<>;
L_0000028f9eb07320 .functor MUXZ 32, L_0000028f9ea6e3b0, L_0000028f9eaaebf0, L_0000028f9ea6dcb0, C4<>;
L_0000028f9eb071e0 .cmp/eq 6, L_0000028f9ea6cc00, L_0000028f9eaaecc8;
L_0000028f9eb06b00 .cmp/eq 6, L_0000028f9ea6cc00, L_0000028f9eaaed10;
L_0000028f9eb06920 .cmp/eq 6, L_0000028f9ea6cc00, L_0000028f9eaaed58;
L_0000028f9eb07960 .concat [ 16 16 0 0], L_0000028f9ea6d6a0, L_0000028f9eaaeda0;
L_0000028f9eb07140 .part L_0000028f9ea6d6a0, 15, 1;
LS_0000028f9eb078c0_0_0 .concat [ 1 1 1 1], L_0000028f9eb07140, L_0000028f9eb07140, L_0000028f9eb07140, L_0000028f9eb07140;
LS_0000028f9eb078c0_0_4 .concat [ 1 1 1 1], L_0000028f9eb07140, L_0000028f9eb07140, L_0000028f9eb07140, L_0000028f9eb07140;
LS_0000028f9eb078c0_0_8 .concat [ 1 1 1 1], L_0000028f9eb07140, L_0000028f9eb07140, L_0000028f9eb07140, L_0000028f9eb07140;
LS_0000028f9eb078c0_0_12 .concat [ 1 1 1 1], L_0000028f9eb07140, L_0000028f9eb07140, L_0000028f9eb07140, L_0000028f9eb07140;
L_0000028f9eb078c0 .concat [ 4 4 4 4], LS_0000028f9eb078c0_0_0, LS_0000028f9eb078c0_0_4, LS_0000028f9eb078c0_0_8, LS_0000028f9eb078c0_0_12;
L_0000028f9eb06a60 .concat [ 16 16 0 0], L_0000028f9ea6d6a0, L_0000028f9eb078c0;
L_0000028f9eb07aa0 .functor MUXZ 32, L_0000028f9eb06a60, L_0000028f9eb07960, L_0000028f9ea6e1f0, C4<>;
L_0000028f9eb07d20 .concat [ 6 26 0 0], L_0000028f9ea6cc00, L_0000028f9eaaede8;
L_0000028f9eb06d80 .cmp/eq 32, L_0000028f9eb07d20, L_0000028f9eaaee30;
L_0000028f9eb07b40 .cmp/eq 6, L_0000028f9ea6cb60, L_0000028f9eaaee78;
L_0000028f9eb07be0 .cmp/eq 6, L_0000028f9ea6cb60, L_0000028f9eaaeec0;
L_0000028f9eb06740 .cmp/eq 6, L_0000028f9ea6cc00, L_0000028f9eaaef08;
L_0000028f9eb06c40 .functor MUXZ 32, L_0000028f9eb07aa0, L_0000028f9eaaef50, L_0000028f9eb06740, C4<>;
L_0000028f9eb07dc0 .functor MUXZ 32, L_0000028f9eb06c40, L_0000028f9ea6bc60, L_0000028f9ea6e420, C4<>;
L_0000028f9eb06ce0 .concat [ 6 26 0 0], L_0000028f9ea6cc00, L_0000028f9eaaef98;
L_0000028f9eb07f00 .cmp/eq 32, L_0000028f9eb06ce0, L_0000028f9eaaefe0;
L_0000028f9eb080e0 .cmp/eq 6, L_0000028f9ea6cb60, L_0000028f9eaaf028;
L_0000028f9eb082c0 .cmp/eq 6, L_0000028f9ea6cb60, L_0000028f9eaaf070;
L_0000028f9eb08040 .cmp/eq 6, L_0000028f9ea6cc00, L_0000028f9eaaf0b8;
L_0000028f9eb064c0 .functor MUXZ 32, L_0000028f9ea6e650, v0000028f9ea67710_0, L_0000028f9eb08040, C4<>;
L_0000028f9eb07460 .functor MUXZ 32, L_0000028f9eb064c0, L_0000028f9ea6e500, L_0000028f9ea6e880, C4<>;
S_0000028f9e9d2e90 .scope module, "ALUMux" "mux2x1" 3 86, 5 1 0, S_0000028f9e9d2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000028f9ea25b40 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000028f9ea6e6c0 .functor NOT 1, v0000028f9ea347b0_0, C4<0>, C4<0>, C4<0>;
v0000028f9ea35070_0 .net *"_ivl_0", 0 0, L_0000028f9ea6e6c0;  1 drivers
v0000028f9ea365b0_0 .net "in1", 31 0, L_0000028f9ea6e500;  alias, 1 drivers
v0000028f9ea34c10_0 .net "in2", 31 0, L_0000028f9eb07dc0;  alias, 1 drivers
v0000028f9ea36010_0 .net "out", 31 0, L_0000028f9eb07e60;  alias, 1 drivers
v0000028f9ea35bb0_0 .net "s", 0 0, v0000028f9ea347b0_0;  alias, 1 drivers
L_0000028f9eb07e60 .functor MUXZ 32, L_0000028f9eb07dc0, L_0000028f9ea6e500, L_0000028f9ea6e6c0, C4<>;
S_0000028f9e9829c0 .scope module, "CU" "controlUnit" 3 71, 6 1 0, S_0000028f9e9d2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000028f9eaa0090 .param/l "RType" 0 4 2, C4<000000>;
P_0000028f9eaa00c8 .param/l "add" 0 4 5, C4<100000>;
P_0000028f9eaa0100 .param/l "addi" 0 4 8, C4<001000>;
P_0000028f9eaa0138 .param/l "addu" 0 4 5, C4<100001>;
P_0000028f9eaa0170 .param/l "and_" 0 4 5, C4<100100>;
P_0000028f9eaa01a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000028f9eaa01e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000028f9eaa0218 .param/l "bne" 0 4 10, C4<000101>;
P_0000028f9eaa0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000028f9eaa0288 .param/l "j" 0 4 12, C4<000010>;
P_0000028f9eaa02c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000028f9eaa02f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000028f9eaa0330 .param/l "lw" 0 4 8, C4<100011>;
P_0000028f9eaa0368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000028f9eaa03a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000028f9eaa03d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000028f9eaa0410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000028f9eaa0448 .param/l "sll" 0 4 6, C4<000000>;
P_0000028f9eaa0480 .param/l "slt" 0 4 5, C4<101010>;
P_0000028f9eaa04b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000028f9eaa04f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000028f9eaa0528 .param/l "sub" 0 4 5, C4<100010>;
P_0000028f9eaa0560 .param/l "subu" 0 4 5, C4<100011>;
P_0000028f9eaa0598 .param/l "sw" 0 4 8, C4<101011>;
P_0000028f9eaa05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000028f9eaa0608 .param/l "xori" 0 4 8, C4<001110>;
v0000028f9ea35610_0 .var "ALUOp", 3 0;
v0000028f9ea347b0_0 .var "ALUSrc", 0 0;
v0000028f9ea35c50_0 .var "MemReadEn", 0 0;
v0000028f9ea356b0_0 .var "MemWriteEn", 0 0;
v0000028f9ea34990_0 .var "MemtoReg", 0 0;
v0000028f9ea357f0_0 .var "RegDst", 0 0;
v0000028f9ea359d0_0 .var "RegWriteEn", 0 0;
v0000028f9ea35cf0_0 .net "funct", 5 0, L_0000028f9ea6cb60;  alias, 1 drivers
v0000028f9ea35ed0_0 .var "hlt", 0 0;
v0000028f9ea35f70_0 .net "opcode", 5 0, L_0000028f9ea6cc00;  alias, 1 drivers
v0000028f9ea34850_0 .net "rst", 0 0, v0000028f9ea6cde0_0;  alias, 1 drivers
E_0000028f9ea24e40 .event anyedge, v0000028f9ea34850_0, v0000028f9ea35f70_0, v0000028f9ea35cf0_0;
S_0000028f9e982b50 .scope module, "InstMem" "IM" 3 67, 7 1 0, S_0000028f9e9d2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000028f9ea25400 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000028f9ea6e3b0 .functor BUFZ 32, L_0000028f9eb08360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028f9ea348f0_0 .net "Data_Out", 31 0, L_0000028f9ea6e3b0;  alias, 1 drivers
v0000028f9ea34a30 .array "InstMem", 0 1023, 31 0;
v0000028f9ea34ad0_0 .net *"_ivl_0", 31 0, L_0000028f9eb08360;  1 drivers
v0000028f9ea34b70_0 .net *"_ivl_3", 9 0, L_0000028f9eb06ba0;  1 drivers
v0000028f9ea16430_0 .net *"_ivl_4", 11 0, L_0000028f9eb06880;  1 drivers
L_0000028f9eaaeba8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028f9ea153f0_0 .net *"_ivl_7", 1 0, L_0000028f9eaaeba8;  1 drivers
v0000028f9ea64800_0 .net "addr", 31 0, v0000028f9ea67710_0;  alias, 1 drivers
v0000028f9ea64120_0 .var/i "i", 31 0;
L_0000028f9eb08360 .array/port v0000028f9ea34a30, L_0000028f9eb06880;
L_0000028f9eb06ba0 .part v0000028f9ea67710_0, 0, 10;
L_0000028f9eb06880 .concat [ 10 2 0 0], L_0000028f9eb06ba0, L_0000028f9eaaeba8;
S_0000028f9e9ea810 .scope module, "RF" "registerFile" 3 77, 8 1 0, S_0000028f9e9d2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000028f9ea6e650 .functor BUFZ 32, L_0000028f9eb08220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000028f9ea6e500 .functor BUFZ 32, L_0000028f9eb073c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028f9ea65700_0 .net *"_ivl_0", 31 0, L_0000028f9eb08220;  1 drivers
v0000028f9ea64c60_0 .net *"_ivl_10", 6 0, L_0000028f9eb07000;  1 drivers
L_0000028f9eaaec80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028f9ea657a0_0 .net *"_ivl_13", 1 0, L_0000028f9eaaec80;  1 drivers
v0000028f9ea648a0_0 .net *"_ivl_2", 6 0, L_0000028f9eb08180;  1 drivers
L_0000028f9eaaec38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028f9ea64d00_0 .net *"_ivl_5", 1 0, L_0000028f9eaaec38;  1 drivers
v0000028f9ea65480_0 .net *"_ivl_8", 31 0, L_0000028f9eb073c0;  1 drivers
v0000028f9ea64bc0_0 .net "clk", 0 0, L_0000028f9ea6e9d0;  alias, 1 drivers
v0000028f9ea65840_0 .var/i "i", 31 0;
v0000028f9ea65020_0 .net "readData1", 31 0, L_0000028f9ea6e650;  alias, 1 drivers
v0000028f9ea652a0_0 .net "readData2", 31 0, L_0000028f9ea6e500;  alias, 1 drivers
v0000028f9ea64300_0 .net "readRegister1", 4 0, L_0000028f9ea6cfc0;  alias, 1 drivers
v0000028f9ea641c0_0 .net "readRegister2", 4 0, L_0000028f9ea6c160;  alias, 1 drivers
v0000028f9ea63d60 .array "registers", 31 0, 31 0;
v0000028f9ea65340_0 .net "rst", 0 0, v0000028f9ea6cde0_0;  alias, 1 drivers
v0000028f9ea64580_0 .net "we", 0 0, v0000028f9ea359d0_0;  alias, 1 drivers
v0000028f9ea658e0_0 .net "writeData", 31 0, L_0000028f9eb06e20;  alias, 1 drivers
v0000028f9ea65520_0 .net "writeRegister", 4 0, L_0000028f9eb07820;  alias, 1 drivers
E_0000028f9ea25880/0 .event negedge, v0000028f9ea34850_0;
E_0000028f9ea25880/1 .event posedge, v0000028f9ea64bc0_0;
E_0000028f9ea25880 .event/or E_0000028f9ea25880/0, E_0000028f9ea25880/1;
L_0000028f9eb08220 .array/port v0000028f9ea63d60, L_0000028f9eb08180;
L_0000028f9eb08180 .concat [ 5 2 0 0], L_0000028f9ea6cfc0, L_0000028f9eaaec38;
L_0000028f9eb073c0 .array/port v0000028f9ea63d60, L_0000028f9eb07000;
L_0000028f9eb07000 .concat [ 5 2 0 0], L_0000028f9ea6c160, L_0000028f9eaaec80;
S_0000028f9e9ea9a0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000028f9e9ea810;
 .timescale 0 0;
v0000028f9ea64940_0 .var/i "i", 31 0;
S_0000028f9e9d13b0 .scope module, "RFMux" "mux2x1" 3 75, 5 1 0, S_0000028f9e9d2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000028f9ea252c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000028f9ea6e030 .functor NOT 1, v0000028f9ea357f0_0, C4<0>, C4<0>, C4<0>;
v0000028f9ea64260_0 .net *"_ivl_0", 0 0, L_0000028f9ea6e030;  1 drivers
v0000028f9ea65980_0 .net "in1", 4 0, L_0000028f9ea6c160;  alias, 1 drivers
v0000028f9ea650c0_0 .net "in2", 4 0, L_0000028f9ea6d420;  alias, 1 drivers
v0000028f9ea63fe0_0 .net "out", 4 0, L_0000028f9eb07820;  alias, 1 drivers
v0000028f9ea655c0_0 .net "s", 0 0, v0000028f9ea357f0_0;  alias, 1 drivers
L_0000028f9eb07820 .functor MUXZ 5, L_0000028f9ea6d420, L_0000028f9ea6c160, L_0000028f9ea6e030, C4<>;
S_0000028f9e9d1540 .scope module, "WBMux" "mux2x1" 3 97, 5 1 0, S_0000028f9e9d2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000028f9ea25440 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000028f9ea6dee0 .functor NOT 1, v0000028f9ea34990_0, C4<0>, C4<0>, C4<0>;
v0000028f9ea65660_0 .net *"_ivl_0", 0 0, L_0000028f9ea6dee0;  1 drivers
v0000028f9ea63f40_0 .net "in1", 31 0, v0000028f9ea64620_0;  alias, 1 drivers
v0000028f9ea653e0_0 .net "in2", 31 0, v0000028f9ea64080_0;  alias, 1 drivers
v0000028f9ea646c0_0 .net "out", 31 0, L_0000028f9eb06e20;  alias, 1 drivers
v0000028f9ea643a0_0 .net "s", 0 0, v0000028f9ea34990_0;  alias, 1 drivers
L_0000028f9eb06e20 .functor MUXZ 32, v0000028f9ea64080_0, v0000028f9ea64620_0, L_0000028f9ea6dee0, C4<>;
S_0000028f9e9bb160 .scope module, "alu" "ALU" 3 91, 9 1 0, S_0000028f9e9d2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000028f9e9bb2f0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000028f9e9bb328 .param/l "AND" 0 9 12, C4<0010>;
P_0000028f9e9bb360 .param/l "NOR" 0 9 12, C4<0101>;
P_0000028f9e9bb398 .param/l "OR" 0 9 12, C4<0011>;
P_0000028f9e9bb3d0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000028f9e9bb408 .param/l "SLL" 0 9 12, C4<1000>;
P_0000028f9e9bb440 .param/l "SLT" 0 9 12, C4<0110>;
P_0000028f9e9bb478 .param/l "SRL" 0 9 12, C4<1001>;
P_0000028f9e9bb4b0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000028f9e9bb4e8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000028f9e9bb520 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000028f9e9bb558 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000028f9eaaf100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028f9ea64440_0 .net/2u *"_ivl_0", 31 0, L_0000028f9eaaf100;  1 drivers
v0000028f9ea644e0_0 .net "opSel", 3 0, v0000028f9ea35610_0;  alias, 1 drivers
v0000028f9ea64da0_0 .net "operand1", 31 0, L_0000028f9eb07460;  alias, 1 drivers
v0000028f9ea649e0_0 .net "operand2", 31 0, L_0000028f9eb07e60;  alias, 1 drivers
v0000028f9ea64620_0 .var "result", 31 0;
v0000028f9ea65a20_0 .net "zero", 0 0, L_0000028f9eb07500;  alias, 1 drivers
E_0000028f9ea25000 .event anyedge, v0000028f9ea35610_0, v0000028f9ea64da0_0, v0000028f9ea36010_0;
L_0000028f9eb07500 .cmp/eq 32, v0000028f9ea64620_0, L_0000028f9eaaf100;
S_0000028f9e9ffa00 .scope module, "branchcontroller" "BranchController" 3 47, 10 1 0, S_0000028f9e9d2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000028f9eaa0650 .param/l "RType" 0 4 2, C4<000000>;
P_0000028f9eaa0688 .param/l "add" 0 4 5, C4<100000>;
P_0000028f9eaa06c0 .param/l "addi" 0 4 8, C4<001000>;
P_0000028f9eaa06f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000028f9eaa0730 .param/l "and_" 0 4 5, C4<100100>;
P_0000028f9eaa0768 .param/l "andi" 0 4 8, C4<001100>;
P_0000028f9eaa07a0 .param/l "beq" 0 4 10, C4<000100>;
P_0000028f9eaa07d8 .param/l "bne" 0 4 10, C4<000101>;
P_0000028f9eaa0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000028f9eaa0848 .param/l "j" 0 4 12, C4<000010>;
P_0000028f9eaa0880 .param/l "jal" 0 4 12, C4<000011>;
P_0000028f9eaa08b8 .param/l "jr" 0 4 6, C4<001000>;
P_0000028f9eaa08f0 .param/l "lw" 0 4 8, C4<100011>;
P_0000028f9eaa0928 .param/l "nor_" 0 4 5, C4<100111>;
P_0000028f9eaa0960 .param/l "or_" 0 4 5, C4<100101>;
P_0000028f9eaa0998 .param/l "ori" 0 4 8, C4<001101>;
P_0000028f9eaa09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000028f9eaa0a08 .param/l "sll" 0 4 6, C4<000000>;
P_0000028f9eaa0a40 .param/l "slt" 0 4 5, C4<101010>;
P_0000028f9eaa0a78 .param/l "slti" 0 4 8, C4<101010>;
P_0000028f9eaa0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_0000028f9eaa0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_0000028f9eaa0b20 .param/l "subu" 0 4 5, C4<100011>;
P_0000028f9eaa0b58 .param/l "sw" 0 4 8, C4<101011>;
P_0000028f9eaa0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_0000028f9eaa0bc8 .param/l "xori" 0 4 8, C4<001110>;
v0000028f9ea64a80_0 .var "PCsrc", 1 0;
v0000028f9ea64b20_0 .net "excep_flag", 0 0, o0000028f9ea71048;  alias, 0 drivers
v0000028f9ea64e40_0 .net "funct", 5 0, L_0000028f9ea6cb60;  alias, 1 drivers
v0000028f9ea65160_0 .net "opcode", 5 0, L_0000028f9ea6cc00;  alias, 1 drivers
v0000028f9ea63b80_0 .net "operand1", 31 0, L_0000028f9ea6e650;  alias, 1 drivers
v0000028f9ea63c20_0 .net "operand2", 31 0, L_0000028f9eb07e60;  alias, 1 drivers
v0000028f9ea64ee0_0 .net "rst", 0 0, v0000028f9ea6cde0_0;  alias, 1 drivers
E_0000028f9ea25b80/0 .event anyedge, v0000028f9ea34850_0, v0000028f9ea64b20_0, v0000028f9ea35f70_0, v0000028f9ea65020_0;
E_0000028f9ea25b80/1 .event anyedge, v0000028f9ea36010_0, v0000028f9ea35cf0_0;
E_0000028f9ea25b80 .event/or E_0000028f9ea25b80/0, E_0000028f9ea25b80/1;
S_0000028f9e9ffb90 .scope module, "dataMem" "DM" 3 95, 11 1 0, S_0000028f9e9d2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000028f9ea64f80 .array "DataMem", 0 1023, 31 0;
v0000028f9ea63cc0_0 .net "address", 31 0, v0000028f9ea64620_0;  alias, 1 drivers
v0000028f9ea63e00_0 .net "clock", 0 0, L_0000028f9ea6e960;  1 drivers
v0000028f9ea65200_0 .net "data", 31 0, L_0000028f9ea6e500;  alias, 1 drivers
v0000028f9ea63ea0_0 .var/i "i", 31 0;
v0000028f9ea64080_0 .var "q", 31 0;
v0000028f9ea66b30_0 .net "rden", 0 0, v0000028f9ea35c50_0;  alias, 1 drivers
v0000028f9ea66db0_0 .net "wren", 0 0, v0000028f9ea356b0_0;  alias, 1 drivers
E_0000028f9ea25340 .event posedge, v0000028f9ea63e00_0;
S_0000028f9e9b6ab0 .scope module, "pc" "programCounter" 3 64, 12 1 0, S_0000028f9e9d2d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000028f9ea25040 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000028f9ea65d70_0 .net "PCin", 31 0, L_0000028f9eb069c0;  alias, 1 drivers
v0000028f9ea67710_0 .var "PCout", 31 0;
v0000028f9ea65ff0_0 .net "clk", 0 0, L_0000028f9ea6e9d0;  alias, 1 drivers
v0000028f9ea65b90_0 .net "rst", 0 0, v0000028f9ea6cde0_0;  alias, 1 drivers
    .scope S_0000028f9e9ffa00;
T_0 ;
    %wait E_0000028f9ea25b80;
    %load/vec4 v0000028f9ea64ee0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028f9ea64a80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028f9ea64b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000028f9ea64a80_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000028f9ea65160_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000028f9ea63b80_0;
    %load/vec4 v0000028f9ea63c20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000028f9ea65160_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000028f9ea63b80_0;
    %load/vec4 v0000028f9ea63c20_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000028f9ea65160_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000028f9ea65160_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000028f9ea65160_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000028f9ea64e40_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000028f9ea64a80_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000028f9ea64a80_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000028f9e9b6ab0;
T_1 ;
    %wait E_0000028f9ea25880;
    %load/vec4 v0000028f9ea65b90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000028f9ea67710_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000028f9ea65d70_0;
    %assign/vec4 v0000028f9ea67710_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028f9e982b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028f9ea64120_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000028f9ea64120_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000028f9ea64120_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f9ea34a30, 0, 4;
    %load/vec4 v0000028f9ea64120_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028f9ea64120_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f9ea34a30, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f9ea34a30, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f9ea34a30, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f9ea34a30, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f9ea34a30, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f9ea34a30, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f9ea34a30, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f9ea34a30, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f9ea34a30, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f9ea34a30, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f9ea34a30, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f9ea34a30, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f9ea34a30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f9ea34a30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f9ea34a30, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f9ea34a30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f9ea34a30, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000028f9e9829c0;
T_3 ;
    %wait E_0000028f9ea24e40;
    %load/vec4 v0000028f9ea34850_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000028f9ea35ed0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000028f9ea35610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f9ea347b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f9ea359d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f9ea356b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f9ea34990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028f9ea35c50_0, 0;
    %assign/vec4 v0000028f9ea357f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000028f9ea35ed0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000028f9ea35610_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000028f9ea347b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000028f9ea359d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000028f9ea356b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000028f9ea34990_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000028f9ea35c50_0, 0, 1;
    %store/vec4 v0000028f9ea357f0_0, 0, 1;
    %load/vec4 v0000028f9ea35f70_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f9ea35ed0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f9ea357f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f9ea359d0_0, 0;
    %load/vec4 v0000028f9ea35cf0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028f9ea35610_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028f9ea35610_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028f9ea35610_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028f9ea35610_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028f9ea35610_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000028f9ea35610_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028f9ea35610_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000028f9ea35610_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000028f9ea35610_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000028f9ea35610_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f9ea347b0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000028f9ea35610_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f9ea347b0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000028f9ea35610_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028f9ea35610_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f9ea359d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f9ea357f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f9ea347b0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f9ea359d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028f9ea357f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f9ea347b0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000028f9ea35610_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f9ea359d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f9ea347b0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000028f9ea35610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f9ea359d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f9ea347b0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000028f9ea35610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f9ea359d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f9ea347b0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000028f9ea35610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f9ea359d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f9ea347b0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f9ea35c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f9ea359d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f9ea347b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f9ea34990_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f9ea356b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028f9ea347b0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028f9ea35610_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000028f9ea35610_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000028f9e9ea810;
T_4 ;
    %wait E_0000028f9ea25880;
    %fork t_1, S_0000028f9e9ea9a0;
    %jmp t_0;
    .scope S_0000028f9e9ea9a0;
t_1 ;
    %load/vec4 v0000028f9ea65340_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028f9ea64940_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000028f9ea64940_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000028f9ea64940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f9ea63d60, 0, 4;
    %load/vec4 v0000028f9ea64940_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028f9ea64940_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000028f9ea64580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000028f9ea658e0_0;
    %load/vec4 v0000028f9ea65520_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f9ea63d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f9ea63d60, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000028f9e9ea810;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028f9e9ea810;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028f9ea65840_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000028f9ea65840_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000028f9ea65840_0;
    %ix/getv/s 4, v0000028f9ea65840_0;
    %load/vec4a v0000028f9ea63d60, 4;
    %ix/getv/s 4, v0000028f9ea65840_0;
    %load/vec4a v0000028f9ea63d60, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000028f9ea65840_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028f9ea65840_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000028f9e9bb160;
T_6 ;
    %wait E_0000028f9ea25000;
    %load/vec4 v0000028f9ea644e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000028f9ea64620_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000028f9ea64da0_0;
    %load/vec4 v0000028f9ea649e0_0;
    %add;
    %assign/vec4 v0000028f9ea64620_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000028f9ea64da0_0;
    %load/vec4 v0000028f9ea649e0_0;
    %sub;
    %assign/vec4 v0000028f9ea64620_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000028f9ea64da0_0;
    %load/vec4 v0000028f9ea649e0_0;
    %and;
    %assign/vec4 v0000028f9ea64620_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000028f9ea64da0_0;
    %load/vec4 v0000028f9ea649e0_0;
    %or;
    %assign/vec4 v0000028f9ea64620_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000028f9ea64da0_0;
    %load/vec4 v0000028f9ea649e0_0;
    %xor;
    %assign/vec4 v0000028f9ea64620_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000028f9ea64da0_0;
    %load/vec4 v0000028f9ea649e0_0;
    %or;
    %inv;
    %assign/vec4 v0000028f9ea64620_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000028f9ea64da0_0;
    %load/vec4 v0000028f9ea649e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000028f9ea64620_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000028f9ea649e0_0;
    %load/vec4 v0000028f9ea64da0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000028f9ea64620_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000028f9ea64da0_0;
    %ix/getv 4, v0000028f9ea649e0_0;
    %shiftl 4;
    %assign/vec4 v0000028f9ea64620_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000028f9ea64da0_0;
    %ix/getv 4, v0000028f9ea649e0_0;
    %shiftr 4;
    %assign/vec4 v0000028f9ea64620_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000028f9e9ffb90;
T_7 ;
    %wait E_0000028f9ea25340;
    %load/vec4 v0000028f9ea66b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000028f9ea63cc0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000028f9ea64f80, 4;
    %assign/vec4 v0000028f9ea64080_0, 0;
T_7.0 ;
    %load/vec4 v0000028f9ea66db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000028f9ea65200_0;
    %ix/getv 3, v0000028f9ea63cc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028f9ea64f80, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000028f9e9ffb90;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0000028f9e9ffb90;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028f9ea63ea0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000028f9ea63ea0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000028f9ea63ea0_0;
    %load/vec4a v0000028f9ea64f80, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v0000028f9ea63ea0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000028f9ea63ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028f9ea63ea0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000028f9e9d2d00;
T_10 ;
    %wait E_0000028f9ea25880;
    %load/vec4 v0000028f9ea6bda0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000028f9ea6a150_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000028f9ea6a150_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000028f9ea6a150_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000028f9ea2fe00;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028f9ea6c8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028f9ea6cde0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000028f9ea2fe00;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000028f9ea6c8e0_0;
    %inv;
    %assign/vec4 v0000028f9ea6c8e0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000028f9ea2fe00;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028f9ea6cde0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028f9ea6cde0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000028f9ea6bf80_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
