#! /usr/share/iverilog-0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1b4a0b0 .scope module, "tb_positive_edge_detector" "tb_positive_edge_detector" 2 1;
 .timescale 0 0;
v0x1b5a2f0_0 .var "clk", 0 0;
v0x1b5a3c0_0 .net "pos_edge_detected", 0 0, v0x1b5a250_0; 1 drivers
S_0x1b4a1a0 .scope module, "uut" "positive_edge_detector" 2 6, 3 1, S_0x1b4a0b0;
 .timescale 0 0;
v0x1b27700_0 .net "clk", 0 0, v0x1b5a2f0_0; 1 drivers
v0x1b5a1b0_0 .var "clk_delayed", 0 0;
v0x1b5a250_0 .var "pos_edge_detected", 0 0;
E_0x1b263a0 .event posedge, v0x1b27700_0;
    .scope S_0x1b4a1a0;
T_0 ;
    %wait E_0x1b263a0;
    %load/v 8, v0x1b5a1b0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b5a1b0_0, 1, 8;
    %load/v 8, v0x1b5a1b0_0, 1;
    %load/v 9, v0x1b27700_0, 1;
    %cmpi/u 9, 0, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1b5a250_0, 0, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1b4a0b0;
T_1 ;
    %vpi_call 2 13 "$dumpfile", "waveform.vcd";
    %vpi_call 2 14 "$dumpvars", 1'sb0, S_0x1b4a0b0;
    %set/v v0x1b5a2f0_0, 0, 1;
    %delay 5, 0;
    %set/v v0x1b5a2f0_0, 1, 1;
    %delay 5, 0;
    %set/v v0x1b5a2f0_0, 0, 1;
    %delay 5, 0;
    %set/v v0x1b5a2f0_0, 1, 1;
    %delay 5, 0;
    %set/v v0x1b5a2f0_0, 1, 1;
    %delay 5, 0;
    %set/v v0x1b5a2f0_0, 0, 1;
    %delay 5, 0;
    %set/v v0x1b5a2f0_0, 1, 1;
    %vpi_call 2 28 "$finish";
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
