<ICD>
  <SystemReset name="" value="" />
  <Module name="top" DesignLang="Verilog" FileName="top.v" LineNo="1">
    <ModuleVariant name="top"  CheckerModule="">
      <Property name="assert_dout" type="assert" kind="concurrent" InFunction="0" HasLocalVars="0" PropLang="SVA" FileName="top.v" LineNo="22" MultiAutomata="1">
        <PropertySource><![CDATA[assert_dout: assert property(@(posedge clk) disable iff ((!rstn)) (dout == dout2));

]]></PropertySource>
        <Clock>
        <ClockSignal signal="clk" />
        </Clock>
        <DisableIff>
          <DisableIffSignal signal="rstn" />
        </DisableIff>
        <PropertyLeafs> 
          <PropertyLeaf signal="clk" />
          <PropertyLeaf signal="dout" />
          <PropertyLeaf signal="dout2" />
        </PropertyLeafs> 
        <RegInitializations> 
          <RegInitialization signal="_SVAC_1_ended_reg_0" rhs="1'b0" />
          <RegInitialization signal="_SVAC_1_ended_reg" rhs="1'b0" />
        </RegInitializations> 
        <PropertyEncoding type="Deterministic" kind="negativeAlways" IsTautology="0" >
          <EndedSignal signal="_SVAC_1_ended_reg_0" />
        </PropertyEncoding>
        <PropertyEncoding type="Deterministic" kind="positiveEventually" IsTautology="0" >
          <EndedSignal signal="_SVAC_1_ended_reg" />
        </PropertyEncoding>
      </Property>
      <Property name="assert_full" type="assert" kind="concurrent" InFunction="0" HasLocalVars="0" PropLang="SVA" FileName="top.v" LineNo="24" MultiAutomata="1">
        <PropertySource><![CDATA[assert_full: assert property(@(posedge clk) disable iff ((!rstn)) (full == full2));

]]></PropertySource>
        <Clock>
        <ClockSignal signal="clk" />
        </Clock>
        <DisableIff>
          <DisableIffSignal signal="rstn" />
        </DisableIff>
        <PropertyLeafs> 
          <PropertyLeaf signal="clk" />
          <PropertyLeaf signal="full" />
          <PropertyLeaf signal="full2" />
        </PropertyLeafs> 
        <RegInitializations> 
          <RegInitialization signal="_SVAC_2_ended_reg_0" rhs="1'b0" />
          <RegInitialization signal="_SVAC_2_ended_reg" rhs="1'b0" />
        </RegInitializations> 
        <PropertyEncoding type="Deterministic" kind="negativeAlways" IsTautology="0" >
          <EndedSignal signal="_SVAC_2_ended_reg_0" />
        </PropertyEncoding>
        <PropertyEncoding type="Deterministic" kind="positiveEventually" IsTautology="0" >
          <EndedSignal signal="_SVAC_2_ended_reg" />
        </PropertyEncoding>
      </Property>
      <Property name="assert_empty" type="assert" kind="concurrent" InFunction="0" HasLocalVars="0" PropLang="SVA" FileName="top.v" LineNo="26" MultiAutomata="1">
        <PropertySource><![CDATA[assert_empty: assert property(@(posedge clk) disable iff ((!rstn)) (empty == empty2));

]]></PropertySource>
        <Clock>
        <ClockSignal signal="clk" />
        </Clock>
        <DisableIff>
          <DisableIffSignal signal="rstn" />
        </DisableIff>
        <PropertyLeafs> 
          <PropertyLeaf signal="clk" />
          <PropertyLeaf signal="empty" />
          <PropertyLeaf signal="empty2" />
        </PropertyLeafs> 
        <RegInitializations> 
          <RegInitialization signal="_SVAC_3_ended_reg_0" rhs="1'b0" />
          <RegInitialization signal="_SVAC_3_ended_reg" rhs="1'b0" />
        </RegInitializations> 
        <PropertyEncoding type="Deterministic" kind="negativeAlways" IsTautology="0" >
          <EndedSignal signal="_SVAC_3_ended_reg_0" />
        </PropertyEncoding>
        <PropertyEncoding type="Deterministic" kind="positiveEventually" IsTautology="0" >
          <EndedSignal signal="_SVAC_3_ended_reg" />
        </PropertyEncoding>
      </Property>
      <VariantInstance name="top" FileName="top.v" LineNo="1">
      </VariantInstance>
    </ModuleVariant>
  </Module>
</ICD>
