// Seed: 77393962
module module_0 (
    input  tri1  id_0,
    output tri1  id_1,
    input  tri1  id_2,
    output wire  id_3,
    input  uwire id_4,
    output wor   id_5,
    input  wire  id_6
);
  assign id_1 = 1;
  assign id_1 = id_2 ? "" >= id_0 : 1;
  tri  id_8 = id_4 == id_6;
  wire id_9;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    input wor id_2,
    input uwire id_3,
    output wire id_4,
    output tri id_5,
    output tri id_6,
    input wand id_7,
    input uwire id_8,
    output tri0 id_9,
    input wor id_10,
    input tri1 id_11,
    input supply1 id_12,
    output uwire id_13,
    input wor id_14,
    output wor id_15,
    input wand id_16,
    input supply1 id_17,
    output wire id_18,
    input tri1 id_19,
    input tri0 id_20,
    input wire id_21,
    input tri id_22,
    output tri0 id_23,
    input tri id_24,
    input uwire id_25,
    output tri1 id_26,
    input supply1 id_27,
    output tri0 id_28,
    output wor id_29,
    output wire id_30,
    output wand id_31,
    output tri0 id_32,
    input wand id_33,
    input tri0 id_34,
    input uwire id_35,
    output tri id_36,
    input wor id_37,
    output supply1 id_38,
    output tri id_39,
    input supply1 id_40
);
  assign id_15 = id_17 & id_14 & id_12 ==? id_33;
  module_0(
      id_40, id_9, id_17, id_1, id_27, id_32, id_12
  );
endmodule
