<?xml version="1.0"?>
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd">
  <register offset="0" width="32" name="CSR" description="Low Power Timer Control Status Register">
    <alias type="CMSIS" value="CSR"/>
    <bit_field offset="0" width="1" name="TEN" access="RW" reset_value="0" description="Timer Enable">
      <alias type="CMSIS" value="LPTMR_CSR_TEN(x)"/>
      <bit_field_value name="CSR_TEN_0b0" value="0b0" description="LPTMR is disabled and internal logic is reset."/>
      <bit_field_value name="CSR_TEN_0b1" value="0b1" description="LPTMR is enabled."/>
    </bit_field>
    <bit_field offset="1" width="1" name="TMS" access="RW" reset_value="0" description="Timer Mode Select">
      <alias type="CMSIS" value="LPTMR_CSR_TMS(x)"/>
      <bit_field_value name="CSR_TMS_0b0" value="0b0" description="Time Counter mode."/>
      <bit_field_value name="CSR_TMS_0b1" value="0b1" description="Pulse Counter mode."/>
    </bit_field>
    <bit_field offset="2" width="1" name="TFC" access="RW" reset_value="0" description="Timer Free-Running Counter">
      <alias type="CMSIS" value="LPTMR_CSR_TFC(x)"/>
      <bit_field_value name="CSR_TFC_0b0" value="0b0" description="CNR is reset whenever TCF is set."/>
      <bit_field_value name="CSR_TFC_0b1" value="0b1" description="CNR is reset on overflow."/>
    </bit_field>
    <bit_field offset="3" width="1" name="TPP" access="RW" reset_value="0" description="Timer Pin Polarity">
      <alias type="CMSIS" value="LPTMR_CSR_TPP(x)"/>
      <bit_field_value name="CSR_TPP_0b0" value="0b0" description="Pulse Counter input source is active-high, and the CNR will increment on the rising-edge."/>
      <bit_field_value name="CSR_TPP_0b1" value="0b1" description="Pulse Counter input source is active-low, and the CNR will increment on the falling-edge."/>
    </bit_field>
    <bit_field offset="4" width="2" name="TPS" access="RW" reset_value="0" description="Timer Pin Select">
      <alias type="CMSIS" value="LPTMR_CSR_TPS(x)"/>
      <bit_field_value name="CSR_TPS_0b00" value="0b00" description="Pulse counter input 0 is selected."/>
      <bit_field_value name="CSR_TPS_0b01" value="0b01" description="Pulse counter input 1 is selected."/>
      <bit_field_value name="CSR_TPS_0b10" value="0b10" description="Pulse counter input 2 is selected."/>
      <bit_field_value name="CSR_TPS_0b11" value="0b11" description="Pulse counter input 3 is selected."/>
    </bit_field>
    <bit_field offset="6" width="1" name="TIE" access="RW" reset_value="0" description="Timer Interrupt Enable">
      <alias type="CMSIS" value="LPTMR_CSR_TIE(x)"/>
      <bit_field_value name="CSR_TIE_0b0" value="0b0" description="Timer interrupt disabled."/>
      <bit_field_value name="CSR_TIE_0b1" value="0b1" description="Timer interrupt enabled."/>
    </bit_field>
    <bit_field offset="7" width="1" name="TCF" access="W1C" reset_value="0" description="Timer Compare Flag">
      <alias type="CMSIS" value="LPTMR_CSR_TCF(x)"/>
      <bit_field_value name="CSR_TCF_0b0" value="0b0" description="The value of CNR is not equal to CMR and increments."/>
      <bit_field_value name="CSR_TCF_0b1" value="0b1" description="The value of CNR is equal to CMR and increments."/>
    </bit_field>
    <bit_field offset="8" width="1" name="TDRE" access="RW" reset_value="0" description="Timer DMA Request Enable">
      <alias type="CMSIS" value="LPTMR_CSR_TDRE(x)"/>
      <bit_field_value name="CSR_TDRE_0b0" value="0b0" description="Timer DMA Request disabled."/>
      <bit_field_value name="CSR_TDRE_0b1" value="0b1" description="Timer DMA Request enabled."/>
    </bit_field>
    <reserved_bit_field offset="9" width="23" reset_value="0"/>
  </register>
  <register offset="0x4" width="32" name="PSR" description="Low Power Timer Prescale Register">
    <alias type="CMSIS" value="PSR"/>
    <bit_field offset="0" width="2" name="PCS" access="RW" reset_value="0" description="Prescaler Clock Select">
      <alias type="CMSIS" value="LPTMR_PSR_PCS(x)"/>
      <bit_field_value name="PSR_PCS_0b00" value="0b00" description="Prescaler/glitch filter clock 0 selected."/>
      <bit_field_value name="PSR_PCS_0b01" value="0b01" description="Prescaler/glitch filter clock 1 selected."/>
      <bit_field_value name="PSR_PCS_0b10" value="0b10" description="Prescaler/glitch filter clock 2 selected."/>
      <bit_field_value name="PSR_PCS_0b11" value="0b11" description="Prescaler/glitch filter clock 3 selected."/>
    </bit_field>
    <bit_field offset="2" width="1" name="PBYP" access="RW" reset_value="0" description="Prescaler Bypass">
      <alias type="CMSIS" value="LPTMR_PSR_PBYP(x)"/>
      <bit_field_value name="PSR_PBYP_0b0" value="0b0" description="Prescaler/glitch filter is enabled."/>
      <bit_field_value name="PSR_PBYP_0b1" value="0b1" description="Prescaler/glitch filter is bypassed."/>
    </bit_field>
    <bit_field offset="3" width="4" name="PRESCALE" access="RW" reset_value="0" description="Prescale Value">
      <alias type="CMSIS" value="LPTMR_PSR_PRESCALE(x)"/>
      <bit_field_value name="PSR_PRESCALE_0b0000" value="0b0000" description="Prescaler divides the prescaler clock by 2; glitch filter does not support this configuration."/>
      <bit_field_value name="PSR_PRESCALE_0b0001" value="0b0001" description="Prescaler divides the prescaler clock by 4; glitch filter recognizes change on input pin after 2 rising clock edges."/>
      <bit_field_value name="PSR_PRESCALE_0b0010" value="0b0010" description="Prescaler divides the prescaler clock by 8; glitch filter recognizes change on input pin after 4 rising clock edges."/>
      <bit_field_value name="PSR_PRESCALE_0b0011" value="0b0011" description="Prescaler divides the prescaler clock by 16; glitch filter recognizes change on input pin after 8 rising clock edges."/>
      <bit_field_value name="PSR_PRESCALE_0b0100" value="0b0100" description="Prescaler divides the prescaler clock by 32; glitch filter recognizes change on input pin after 16 rising clock edges."/>
      <bit_field_value name="PSR_PRESCALE_0b0101" value="0b0101" description="Prescaler divides the prescaler clock by 64; glitch filter recognizes change on input pin after 32 rising clock edges."/>
      <bit_field_value name="PSR_PRESCALE_0b0110" value="0b0110" description="Prescaler divides the prescaler clock by 128; glitch filter recognizes change on input pin after 64 rising clock edges."/>
      <bit_field_value name="PSR_PRESCALE_0b0111" value="0b0111" description="Prescaler divides the prescaler clock by 256; glitch filter recognizes change on input pin after 128 rising clock edges."/>
      <bit_field_value name="PSR_PRESCALE_0b1000" value="0b1000" description="Prescaler divides the prescaler clock by 512; glitch filter recognizes change on input pin after 256 rising clock edges."/>
      <bit_field_value name="PSR_PRESCALE_0b1001" value="0b1001" description="Prescaler divides the prescaler clock by 1024; glitch filter recognizes change on input pin after 512 rising clock edges."/>
      <bit_field_value name="PSR_PRESCALE_0b1010" value="0b1010" description="Prescaler divides the prescaler clock by 2048; glitch filter recognizes change on input pin after 1024 rising clock edges."/>
      <bit_field_value name="PSR_PRESCALE_0b1011" value="0b1011" description="Prescaler divides the prescaler clock by 4096; glitch filter recognizes change on input pin after 2048 rising clock edges."/>
      <bit_field_value name="PSR_PRESCALE_0b1100" value="0b1100" description="Prescaler divides the prescaler clock by 8192; glitch filter recognizes change on input pin after 4096 rising clock edges."/>
      <bit_field_value name="PSR_PRESCALE_0b1101" value="0b1101" description="Prescaler divides the prescaler clock by 16,384; glitch filter recognizes change on input pin after 8192 rising clock edges."/>
      <bit_field_value name="PSR_PRESCALE_0b1110" value="0b1110" description="Prescaler divides the prescaler clock by 32,768; glitch filter recognizes change on input pin after 16,384 rising clock edges."/>
      <bit_field_value name="PSR_PRESCALE_0b1111" value="0b1111" description="Prescaler divides the prescaler clock by 65,536; glitch filter recognizes change on input pin after 32,768 rising clock edges."/>
    </bit_field>
    <reserved_bit_field offset="7" width="25" reset_value="0"/>
  </register>
  <register offset="0x8" width="32" name="CMR" description="Low Power Timer Compare Register">
    <alias type="CMSIS" value="CMR"/>
    <bit_field offset="0" width="16" name="COMPARE" access="RW" reset_value="0" description="Compare Value">
      <alias type="CMSIS" value="LPTMR_CMR_COMPARE(x)"/>
    </bit_field>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
  <register offset="0xC" width="32" name="CNR" description="Low Power Timer Counter Register">
    <alias type="CMSIS" value="CNR"/>
    <bit_field offset="0" width="16" name="COUNTER" access="RW" reset_value="0" description="Counter Value">
      <alias type="CMSIS" value="LPTMR_CNR_COUNTER(x)"/>
    </bit_field>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
</regs:peripheral>