Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/lab661/Documents/xalech-xvymazal/Digital-electronic1/Labs/02-ise/Comparator/top_tb01_isim_beh.exe -prj /home/lab661/Documents/xalech-xvymazal/Digital-electronic1/Labs/02-ise/Comparator/top_tb01_beh.prj work.top_tb01 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/lab661/Documents/xalech-xvymazal/Digital-electronic1/Labs/02-ise/Comparator/top.vhd" into library work
Parsing VHDL file "/home/lab661/Documents/xalech-xvymazal/Digital-electronic1/Labs/02-ise/Comparator/top_tb01.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 99228 KB
Fuse CPU Usage: 990 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity top [top_default]
Compiling architecture behavior of entity top_tb01
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/lab661/Documents/xalech-xvymazal/Digital-electronic1/Labs/02-ise/Comparator/top_tb01_isim_beh.exe
Fuse Memory Usage: 402784 KB
Fuse CPU Usage: 1020 ms
GCC CPU Usage: 290 ms
