<stg><name>sort_top</name>


<trans_list>

<trans id="23" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="24" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="25" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="26" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="27" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %half_sorted0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="half_sorted0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %half_sorted1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="half_sorted1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="9" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:9 %call_ln15 = call void @radix_sort_unified_bucket.1.1, i32 %input_r, i32 %half_sorted0

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:9 %call_ln15 = call void @radix_sort_unified_bucket.1.1, i32 %input_r, i32 %half_sorted0

]]></Node>
<StgValue><ssdm name="call_ln15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="11" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:10 %call_ln16 = call void @radix_sort_unified_bucket.1.2, i32 %input_r, i32 %half_sorted1

]]></Node>
<StgValue><ssdm name="call_ln16"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="12" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:10 %call_ln16 = call void @radix_sort_unified_bucket.1.2, i32 %input_r, i32 %half_sorted1

]]></Node>
<StgValue><ssdm name="call_ln16"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="13" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:11 %call_ln18 = call void @merge_sort.1, i32 %half_sorted0, i32 %half_sorted1, i32 %output_r

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="14" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:0 %specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %input_r, void @p_str

]]></Node>
<StgValue><ssdm name="specshared_ln0"/></StgValue>
</operation>

<operation id="15" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:1 %specdataflowpipeline_ln13 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln13"/></StgValue>
</operation>

<operation id="16" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln8"/></StgValue>
</operation>

<operation id="17" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_2, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_2, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:11 %call_ln18 = call void @merge_sort.1, i32 %half_sorted0, i32 %half_sorted1, i32 %output_r

]]></Node>
<StgValue><ssdm name="call_ln18"/></StgValue>
</operation>

<operation id="22" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0">
<![CDATA[
entry:12 %ret_ln19 = ret

]]></Node>
<StgValue><ssdm name="ret_ln19"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="29" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="30" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="32" from="StgValue_31" to="half_sorted0" fromId="31" toId="7">
</dataflow>
<dataflow id="33" from="StgValue_31" to="half_sorted1" fromId="31" toId="8">
</dataflow>
<dataflow id="35" from="radix_sort_unified_bucket.1.1" to="call_ln15" fromId="34" toId="9">
</dataflow>
<dataflow id="36" from="input_r" to="call_ln15" fromId="29" toId="9">
</dataflow>
<dataflow id="37" from="half_sorted0" to="call_ln15" fromId="7" toId="9">
</dataflow>
<dataflow id="38" from="radix_sort_unified_bucket.1.1" to="call_ln15" fromId="34" toId="10">
</dataflow>
<dataflow id="39" from="input_r" to="call_ln15" fromId="29" toId="10">
</dataflow>
<dataflow id="40" from="half_sorted0" to="call_ln15" fromId="7" toId="10">
</dataflow>
<dataflow id="42" from="radix_sort_unified_bucket.1.2" to="call_ln16" fromId="41" toId="11">
</dataflow>
<dataflow id="43" from="input_r" to="call_ln16" fromId="29" toId="11">
</dataflow>
<dataflow id="44" from="half_sorted1" to="call_ln16" fromId="8" toId="11">
</dataflow>
<dataflow id="45" from="radix_sort_unified_bucket.1.2" to="call_ln16" fromId="41" toId="12">
</dataflow>
<dataflow id="46" from="input_r" to="call_ln16" fromId="29" toId="12">
</dataflow>
<dataflow id="47" from="half_sorted1" to="call_ln16" fromId="8" toId="12">
</dataflow>
<dataflow id="49" from="merge_sort.1" to="call_ln18" fromId="48" toId="13">
</dataflow>
<dataflow id="50" from="half_sorted0" to="call_ln18" fromId="7" toId="13">
</dataflow>
<dataflow id="51" from="half_sorted1" to="call_ln18" fromId="8" toId="13">
</dataflow>
<dataflow id="52" from="output_r" to="call_ln18" fromId="30" toId="13">
</dataflow>
<dataflow id="54" from="_ssdm_op_SpecShared" to="specshared_ln0" fromId="53" toId="14">
</dataflow>
<dataflow id="55" from="input_r" to="specshared_ln0" fromId="29" toId="14">
</dataflow>
<dataflow id="57" from="p_str" to="specshared_ln0" fromId="56" toId="14">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecDataflowPipeline" to="specdataflowpipeline_ln13" fromId="58" toId="15">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specdataflowpipeline_ln13" fromId="60" toId="15">
</dataflow>
<dataflow id="63" from="StgValue_62" to="specdataflowpipeline_ln13" fromId="62" toId="15">
</dataflow>
<dataflow id="65" from="empty_0" to="specdataflowpipeline_ln13" fromId="64" toId="15">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln8" fromId="66" toId="16">
</dataflow>
<dataflow id="69" from="empty_3" to="spectopmodule_ln8" fromId="68" toId="16">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="70" toId="17">
</dataflow>
<dataflow id="72" from="input_r" to="specinterface_ln0" fromId="29" toId="17">
</dataflow>
<dataflow id="74" from="empty_2" to="specinterface_ln0" fromId="73" toId="17">
</dataflow>
<dataflow id="75" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="17">
</dataflow>
<dataflow id="76" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="17">
</dataflow>
<dataflow id="77" from="empty_0" to="specinterface_ln0" fromId="64" toId="17">
</dataflow>
<dataflow id="78" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="17">
</dataflow>
<dataflow id="79" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="17">
</dataflow>
<dataflow id="80" from="empty_0" to="specinterface_ln0" fromId="64" toId="17">
</dataflow>
<dataflow id="81" from="empty_0" to="specinterface_ln0" fromId="64" toId="17">
</dataflow>
<dataflow id="82" from="empty_0" to="specinterface_ln0" fromId="64" toId="17">
</dataflow>
<dataflow id="83" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="17">
</dataflow>
<dataflow id="84" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="17">
</dataflow>
<dataflow id="85" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="17">
</dataflow>
<dataflow id="86" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="17">
</dataflow>
<dataflow id="87" from="empty_0" to="specinterface_ln0" fromId="64" toId="17">
</dataflow>
<dataflow id="88" from="empty_0" to="specinterface_ln0" fromId="64" toId="17">
</dataflow>
<dataflow id="89" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="17">
</dataflow>
<dataflow id="90" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="17">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="91" toId="18">
</dataflow>
<dataflow id="93" from="input_r" to="specbitsmap_ln0" fromId="29" toId="18">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="70" toId="19">
</dataflow>
<dataflow id="95" from="output_r" to="specinterface_ln0" fromId="30" toId="19">
</dataflow>
<dataflow id="96" from="empty_2" to="specinterface_ln0" fromId="73" toId="19">
</dataflow>
<dataflow id="97" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="19">
</dataflow>
<dataflow id="98" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="19">
</dataflow>
<dataflow id="99" from="empty_0" to="specinterface_ln0" fromId="64" toId="19">
</dataflow>
<dataflow id="100" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="19">
</dataflow>
<dataflow id="101" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="19">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="64" toId="19">
</dataflow>
<dataflow id="103" from="empty_0" to="specinterface_ln0" fromId="64" toId="19">
</dataflow>
<dataflow id="104" from="empty_0" to="specinterface_ln0" fromId="64" toId="19">
</dataflow>
<dataflow id="105" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="19">
</dataflow>
<dataflow id="106" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="19">
</dataflow>
<dataflow id="107" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="19">
</dataflow>
<dataflow id="108" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="19">
</dataflow>
<dataflow id="109" from="empty_0" to="specinterface_ln0" fromId="64" toId="19">
</dataflow>
<dataflow id="110" from="empty_0" to="specinterface_ln0" fromId="64" toId="19">
</dataflow>
<dataflow id="111" from="StgValue_60" to="specinterface_ln0" fromId="60" toId="19">
</dataflow>
<dataflow id="112" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="19">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="91" toId="20">
</dataflow>
<dataflow id="114" from="output_r" to="specbitsmap_ln0" fromId="30" toId="20">
</dataflow>
<dataflow id="115" from="merge_sort.1" to="call_ln18" fromId="48" toId="21">
</dataflow>
<dataflow id="116" from="half_sorted0" to="call_ln18" fromId="7" toId="21">
</dataflow>
<dataflow id="117" from="half_sorted1" to="call_ln18" fromId="8" toId="21">
</dataflow>
<dataflow id="118" from="output_r" to="call_ln18" fromId="30" toId="21">
</dataflow>
</dataflows>


</stg>
