

================================================================
== Vitis HLS Report for 'softmax_10_Pipeline_VITIS_LOOP_105_2'
================================================================
* Date:           Sat Apr 12 12:19:06 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.875 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max   | min | max |                      Type                     |
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+
    |        3|       66|  30.000 ns|  0.660 us|    2|   65|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_105_2  |        1|       64|         1|          1|          1|  1 ~ 64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|      57|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      57|     82|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_10_fu_99_p2        |         +|   0|  0|  14|           7|           1|
    |icmp_ln105_fu_93_p2  |      icmp|   0|  0|  14|           7|           7|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  28|          14|           8|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_9     |   9|          2|    7|         14|
    |ap_sig_allocacmp_p_load  |   9|          2|   25|         50|
    |empty_fu_52              |   9|          2|   25|         50|
    |i_fu_48                  |   9|          2|    7|         14|
    |phi_ln107_fu_44          |   9|          2|   23|         46|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   88|        176|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   1|   0|    1|          0|
    |ap_done_reg      |   1|   0|    1|          0|
    |empty_fu_52      |  25|   0|   25|          0|
    |i_fu_48          |   7|   0|    7|          0|
    |phi_ln107_fu_44  |  23|   0|   23|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  57|   0|   57|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_105_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_105_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_105_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_105_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_105_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  softmax<10>_Pipeline_VITIS_LOOP_105_2|  return value|
|frac_approx           |   in|   25|     ap_none|                            frac_approx|        scalar|
|sub_i23               |   in|    7|     ap_none|                                sub_i23|        scalar|
|phi_ln107_out         |  out|   23|      ap_vld|                          phi_ln107_out|       pointer|
|phi_ln107_out_ap_vld  |  out|    1|      ap_vld|                          phi_ln107_out|       pointer|
+----------------------+-----+-----+------------+---------------------------------------+--------------+

