/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [11:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [40:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [5:0] celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire [17:0] celloutsig_0_34z;
  wire [27:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_43z;
  reg [5:0] celloutsig_0_44z;
  wire [20:0] celloutsig_0_4z;
  reg [9:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [28:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_12z;
  wire [8:0] celloutsig_1_14z;
  wire [10:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  reg [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = ~(celloutsig_0_10z & in_data[20]);
  assign celloutsig_1_3z = !(celloutsig_1_2z[1] ? celloutsig_1_1z[3] : celloutsig_1_2z[7]);
  assign celloutsig_0_7z = !(celloutsig_0_1z ? celloutsig_0_0z : in_data[12]);
  assign celloutsig_0_1z = !(in_data[21] ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_0_15z = !(celloutsig_0_12z[9] ? celloutsig_0_11z[4] : celloutsig_0_14z);
  assign celloutsig_0_2z = !(celloutsig_0_0z ? in_data[23] : celloutsig_0_0z);
  assign celloutsig_1_4z = celloutsig_1_0z[2] | celloutsig_1_2z[7];
  assign celloutsig_1_7z = in_data[157] | celloutsig_1_4z;
  assign celloutsig_0_20z = celloutsig_0_18z | celloutsig_0_17z;
  assign celloutsig_0_3z = in_data[41] ^ celloutsig_0_0z;
  assign celloutsig_0_51z = celloutsig_0_43z[2] ^ celloutsig_0_6z;
  assign celloutsig_0_25z = celloutsig_0_2z ^ celloutsig_0_17z;
  assign celloutsig_1_9z = ~(celloutsig_1_7z ^ celloutsig_1_3z);
  assign celloutsig_0_36z = { celloutsig_0_34z[17:13], celloutsig_0_30z, celloutsig_0_17z, celloutsig_0_4z } + { celloutsig_0_28z[28:3], celloutsig_0_6z, celloutsig_0_16z };
  assign celloutsig_0_9z = { celloutsig_0_4z[20:15], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z } + { in_data[59:48], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_1_18z = { celloutsig_1_1z[0], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z } / { 1'h1, celloutsig_1_14z[4:0], celloutsig_1_9z, celloutsig_1_12z };
  assign celloutsig_0_17z = { in_data[32:20], celloutsig_0_16z } <= { celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_9z[25:18], celloutsig_0_3z } <= { celloutsig_0_11z[5:0], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_10z = celloutsig_0_9z[11:5] && { celloutsig_0_9z[28:24], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_6z = celloutsig_0_5z & ~(celloutsig_0_1z);
  assign celloutsig_0_16z = celloutsig_0_14z & ~(celloutsig_0_4z[11]);
  assign celloutsig_0_4z = in_data[29:9] % { 1'h1, in_data[90:75], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_12z = celloutsig_1_6z % { 1'h1, celloutsig_1_0z[3:1] };
  assign celloutsig_0_11z = { celloutsig_0_9z[22:20], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_10z } % { 1'h1, celloutsig_0_4z[18:12] };
  assign celloutsig_1_14z = { celloutsig_1_1z[4:0], celloutsig_1_12z } * { celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[137] ? in_data[174:167] : in_data[185:178];
  assign celloutsig_1_6z = in_data[179] ? in_data[120:117] : { celloutsig_1_2z[6:4], celloutsig_1_3z };
  assign celloutsig_0_29z = celloutsig_0_24z[1] ? { celloutsig_0_22z[5], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_6z } : { in_data[67:65], celloutsig_0_15z };
  assign celloutsig_0_12z = ~ celloutsig_0_4z[12:1];
  assign celloutsig_0_19z = ~ { celloutsig_0_11z[3:0], celloutsig_0_15z };
  assign celloutsig_0_0z = & in_data[72:70];
  assign celloutsig_0_21z = & { celloutsig_0_17z, celloutsig_0_9z[16:13], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_30z = & celloutsig_0_24z[5:3];
  assign celloutsig_0_23z = ~^ { celloutsig_0_11z[6:0], celloutsig_0_7z, celloutsig_0_14z };
  assign celloutsig_0_28z = { in_data[56:24], celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_6z } >> { celloutsig_0_12z[9:0], celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_25z, celloutsig_0_10z };
  assign celloutsig_0_34z = { celloutsig_0_33z[3:1], celloutsig_0_33z, celloutsig_0_25z, celloutsig_0_20z, celloutsig_0_32z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_10z } << { celloutsig_0_33z[3], celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_43z = celloutsig_0_36z[5:2] << { celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_21z };
  assign celloutsig_1_1z = celloutsig_1_0z[5:0] << in_data[142:137];
  assign celloutsig_1_19z = { celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_4z } << in_data[130:125];
  assign celloutsig_0_24z = { celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_3z } << celloutsig_0_22z[11:6];
  assign celloutsig_0_32z = { celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_25z } << { in_data[39:36], celloutsig_0_2z, celloutsig_0_17z };
  assign celloutsig_0_33z = celloutsig_0_29z <<< { celloutsig_0_11z[5:3], celloutsig_0_20z };
  assign celloutsig_0_22z = { in_data[13:4], celloutsig_0_7z, celloutsig_0_1z } <<< { celloutsig_0_11z[5:2], celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_18z };
  assign celloutsig_0_5z = ~((celloutsig_0_3z & celloutsig_0_2z) | celloutsig_0_1z);
  assign celloutsig_0_8z = ~((celloutsig_0_6z & celloutsig_0_4z[3]) | in_data[56]);
  always_latch
    if (clkin_data[32]) celloutsig_0_44z = 6'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_44z = { celloutsig_0_12z[4:2], celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_21z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_50z = 10'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_50z = { celloutsig_0_44z[1], celloutsig_0_8z, celloutsig_0_32z, celloutsig_0_5z, celloutsig_0_18z };
  always_latch
    if (clkin_data[96]) celloutsig_1_2z = 8'h00;
    else if (!clkin_data[0]) celloutsig_1_2z = { in_data[106:105], celloutsig_1_1z };
  assign { out_data[138:128], out_data[101:96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
