{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416305145780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416305145780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 18 05:05:45 2014 " "Processing started: Tue Nov 18 05:05:45 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416305145780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416305145780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Debug " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416305145780 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1416305148917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negregister.v 1 1 " "Found 1 design units, including 1 entities, in source file negregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 negRegister " "Found entity 1: negRegister" {  } { { "negRegister.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/negRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416305149175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pclogic.v 1 1 " "Found 1 design units, including 1 entities, in source file pclogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 PcLogic " "Found entity 1: PcLogic" {  } { { "PcLogic.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/PcLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416305149191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416305149206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "InstMemory.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416305149222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416305149237 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Project2.v(136) " "Verilog HDL Module Instantiation warning at Project2.v(136): ignored dangling comma in List of Port Connections" {  } { { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 136 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1416305149253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2.v 4 4 " "Found 4 design units, including 4 entities, in source file project2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClkDivider " "Found entity 1: ClkDivider" {  } { { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149253 ""} { "Info" "ISGN_ENTITY_NAME" "2 Project2 " "Found entity 2: Project2" {  } { { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149253 ""} { "Info" "ISGN_ENTITY_NAME" "3 IO_controller " "Found entity 3: IO_controller" {  } { { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149253 ""} { "Info" "ISGN_ENTITY_NAME" "4 dec2_7seg " "Found entity 4: dec2_7seg" {  } { { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416305149253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416305149269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextension.v 1 1 " "Found 1 design units, including 1 entities, in source file signextension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "SignExtension.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/SignExtension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416305149284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416305149305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416305149320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416305149336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416305149350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416305149371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchaddrcalculator.v 1 1 " "Found 1 design units, including 1 entities, in source file branchaddrcalculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchAddrCalculator " "Found entity 1: BranchAddrCalculator" {  } { { "BranchAddrCalculator.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/BranchAddrCalculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416305149386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416305149402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "Mux4to1.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416305149420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_reg " "Found entity 1: pipeline_reg" {  } { { "pipeline_reg.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/pipeline_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416305149441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufregister.v 1 1 " "Found 1 design units, including 1 entities, in source file bufregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufRegister " "Found entity 1: bufRegister" {  } { { "bufRegister.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/bufRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416305149454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyd.v 1 1 " "Found 1 design units, including 1 entities, in source file keyd.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyD " "Found entity 1: KeyD" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416305149481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416305149507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swd.v 1 1 " "Found 1 design units, including 1 entities, in source file swd.v" { { "Info" "ISGN_ENTITY_NAME" "1 SWD " "Found entity 1: SWD" {  } { { "SWD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/SWD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416305149523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledrd.v 1 1 " "Found 1 design units, including 1 entities, in source file ledrd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledrD " "Found entity 1: ledrD" {  } { { "ledrD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/ledrD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416305149540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexd.v 1 1 " "Found 1 design units, including 1 entities, in source file hexd.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEXD " "Found entity 1: HEXD" {  } { { "HEXD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/HEXD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416305149554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledgd.v 1 1 " "Found 1 design units, including 1 entities, in source file ledgd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledgD " "Found entity 1: ledgD" {  } { { "ledgD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/ledgD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305149567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416305149567 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project2 " "Elaborating entity \"Project2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1416305149854 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Project2.v(156) " "Verilog HDL assignment warning at Project2.v(156): truncated value with size 32 to match size of target (1)" {  } { { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416305149885 "|Project2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivider ClkDivider:clkdi " "Elaborating entity \"ClkDivider\" for hierarchy \"ClkDivider:clkdi\"" {  } { { "Project2.v" "clkdi" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305150260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:pc " "Elaborating entity \"Register\" for hierarchy \"Register:pc\"" {  } { { "Project2.v" "pc" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305150292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PcLogic PcLogic:pcLogic " "Elaborating entity \"PcLogic\" for hierarchy \"PcLogic:pcLogic\"" {  } { { "Project2.v" "pcLogic" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305150307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 Mux4to1:muxPcOut " "Elaborating entity \"Mux4to1\" for hierarchy \"Mux4to1:muxPcOut\"" {  } { { "Project2.v" "muxPcOut" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305150339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory InstMemory:instMem " "Elaborating entity \"InstMemory\" for hierarchy \"InstMemory:instMem\"" {  } { { "Project2.v" "instMem" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305150339 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data InstMemory.v(11) " "Verilog HDL warning at InstMemory.v(11): object data used but never assigned" {  } { { "InstMemory.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/InstMemory.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1416305150572 "|Project2|InstMemory:instMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:cont " "Elaborating entity \"Controller\" for hierarchy \"Controller:cont\"" {  } { { "Project2.v" "cont" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305150853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:regFile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:regFile\"" {  } { { "Project2.v" "regFile" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305150869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:alu1 " "Elaborating entity \"Alu\" for hierarchy \"Alu:alu1\"" {  } { { "Project2.v" "alu1" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305150869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension SignExtension:se " "Elaborating entity \"SignExtension\" for hierarchy \"SignExtension:se\"" {  } { { "Project2.v" "se" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305150884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:muxAluIn " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:muxAluIn\"" {  } { { "Project2.v" "muxAluIn" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305150900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_reg pipeline_reg:pipe_reg " "Elaborating entity \"pipeline_reg\" for hierarchy \"pipeline_reg:pipe_reg\"" {  } { { "Project2.v" "pipe_reg" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305150900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufRegister pipeline_reg:pipe_reg\|bufRegister:regWrEnBuff " "Elaborating entity \"bufRegister\" for hierarchy \"pipeline_reg:pipe_reg\|bufRegister:regWrEnBuff\"" {  } { { "pipeline_reg.v" "regWrEnBuff" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/pipeline_reg.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305150916 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bufRegister.v(12) " "Verilog HDL assignment warning at bufRegister.v(12): truncated value with size 32 to match size of target (1)" {  } { { "bufRegister.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/bufRegister.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416305150916 "|Project2|pipeline_reg:pipe_reg|bufRegister:regWrEnBuff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufRegister pipeline_reg:pipe_reg\|bufRegister:mulSelBuff " "Elaborating entity \"bufRegister\" for hierarchy \"pipeline_reg:pipe_reg\|bufRegister:mulSelBuff\"" {  } { { "pipeline_reg.v" "mulSelBuff" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/pipeline_reg.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305150931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 bufRegister.v(12) " "Verilog HDL assignment warning at bufRegister.v(12): truncated value with size 32 to match size of target (2)" {  } { { "bufRegister.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/bufRegister.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416305150931 "|Project2|pipeline_reg:pipe_reg|bufRegister:mulSelBuff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufRegister pipeline_reg:pipe_reg\|bufRegister:regWrAddrBuff " "Elaborating entity \"bufRegister\" for hierarchy \"pipeline_reg:pipe_reg\|bufRegister:regWrAddrBuff\"" {  } { { "pipeline_reg.v" "regWrAddrBuff" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/pipeline_reg.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305150931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bufRegister.v(12) " "Verilog HDL assignment warning at bufRegister.v(12): truncated value with size 32 to match size of target (4)" {  } { { "bufRegister.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/bufRegister.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416305150947 "|Project2|pipeline_reg:pipe_reg|bufRegister:regWrAddrBuff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufRegister pipeline_reg:pipe_reg\|bufRegister:aluOutBuff " "Elaborating entity \"bufRegister\" for hierarchy \"pipeline_reg:pipe_reg\|bufRegister:aluOutBuff\"" {  } { { "pipeline_reg.v" "aluOutBuff" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/pipeline_reg.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305150947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:dataMem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:dataMem\"" {  } { { "Project2.v" "dataMem" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305150978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchAddrCalculator BranchAddrCalculator:bac " "Elaborating entity \"BranchAddrCalculator\" for hierarchy \"BranchAddrCalculator:bac\"" {  } { { "Project2.v" "bac" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305150994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyD KeyD:key_d " "Elaborating entity \"KeyD\" for hierarchy \"KeyD:key_d\"" {  } { { "Project2.v" "key_d" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305150994 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 KeyD.v(34) " "Verilog HDL assignment warning at KeyD.v(34): truncated value with size 32 to match size of target (1)" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416305151013 "|Project2|KeyD:key_d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SWD SWD:sw_d " "Elaborating entity \"SWD\" for hierarchy \"SWD:sw_d\"" {  } { { "Project2.v" "sw_d" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305151016 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SWD.v(37) " "Verilog HDL assignment warning at SWD.v(37): truncated value with size 32 to match size of target (11)" {  } { { "SWD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/SWD.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416305151016 "|Project2|SWD:sw_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SWD.v(41) " "Verilog HDL assignment warning at SWD.v(41): truncated value with size 32 to match size of target (11)" {  } { { "SWD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/SWD.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416305151016 "|Project2|SWD:sw_d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SWD.v(62) " "Verilog HDL assignment warning at SWD.v(62): truncated value with size 32 to match size of target (1)" {  } { { "SWD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/SWD.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1416305151016 "|Project2|SWD:sw_d"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "sdata SWD.v(66) " "Verilog HDL warning at SWD.v(66): initial value for variable sdata should be constant" {  } { { "SWD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/SWD.v" 66 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1416305151016 "|Project2|SWD:sw_d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivider SWD:sw_d\|ClkDivider:divider " "Elaborating entity \"ClkDivider\" for hierarchy \"SWD:sw_d\|ClkDivider:divider\"" {  } { { "SWD.v" "divider" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/SWD.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305151016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEXD HEXD:hex_d " "Elaborating entity \"HEXD\" for hierarchy \"HEXD:hex_d\"" {  } { { "Project2.v" "hex_d" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305151094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledrD ledrD:ledr_d " "Elaborating entity \"ledrD\" for hierarchy \"ledrD:ledr_d\"" {  } { { "Project2.v" "ledr_d" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305151109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledgD ledgD:ledg_d " "Elaborating entity \"ledgD\" for hierarchy \"ledgD:ledg_d\"" {  } { { "Project2.v" "ledg_d" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305151125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:timer_d " "Elaborating entity \"Timer\" for hierarchy \"Timer:timer_d\"" {  } { { "Project2.v" "timer_d" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305151141 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Timer.v(42) " "Verilog HDL warning at Timer.v(42): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 42 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1416305151141 "|Project2|Timer:timer_d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2_7seg dec2_7seg:hex0Converter " "Elaborating entity \"dec2_7seg\" for hierarchy \"dec2_7seg:hex0Converter\"" {  } { { "Project2.v" "hex0Converter" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305151156 ""}
{ "Info" "IINFER_RAM_PASS_THROUGH_LOGIC_NOT_CREATED" "DataMemory:dataMem\|data_rtl_0 " "Pass-through logic not created for RAM node \"DataMemory:dataMem\|data_rtl_0\"" {  } {  } 0 276024 "Pass-through logic not created for RAM node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416305152997 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InstMemory:instMem\|data " "RAM logic \"InstMemory:instMem\|data\" is uninferred due to asynchronous read logic" {  } { { "InstMemory.v" "data" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/InstMemory.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1416305152997 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterFile:regFile\|data " "RAM logic \"RegisterFile:regFile\|data\" is uninferred due to asynchronous read logic" {  } { { "RegisterFile.v" "data" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/RegisterFile.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1416305152997 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1416305152997 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:dataMem\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:dataMem\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416305163266 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416305163266 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416305163266 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416305163266 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416305163266 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416305163266 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416305163266 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416305163266 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416305163266 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416305163266 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416305163266 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416305163266 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416305163266 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1416305163266 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1416305163266 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1416305163266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:dataMem\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:dataMem\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416305163437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:dataMem\|altsyncram:data_rtl_0 " "Instantiated megafunction \"DataMemory:dataMem\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305163453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305163453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305163453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305163453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305163453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305163453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305163453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305163453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305163453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305163453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305163453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305163453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305163453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416305163453 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1416305163453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ghc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ghc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ghc1 " "Found entity 1: altsyncram_ghc1" {  } { { "db/altsyncram_ghc1.tdf" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/db/altsyncram_ghc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416305163703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416305163703 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DBUS\[0\] Mux4to1:muxMemOut\|Mux31 " "Converted the fan-out from the tri-state buffer \"DBUS\[0\]\" to the node \"Mux4to1:muxMemOut\|Mux31\" into an OR gate" {  } { { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 144 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DBUS\[2\] Mux4to1:muxMemOut\|Mux29 " "Converted the fan-out from the tri-state buffer \"DBUS\[2\]\" to the node \"Mux4to1:muxMemOut\|Mux29\" into an OR gate" {  } { { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 144 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DBUS\[3\] Mux4to1:muxMemOut\|Mux28 " "Converted the fan-out from the tri-state buffer \"DBUS\[3\]\" to the node \"Mux4to1:muxMemOut\|Mux28\" into an OR gate" {  } { { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 144 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[4\] Mux4to1:muxMemOut\|Mux27 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[4\]\" to the node \"Mux4to1:muxMemOut\|Mux27\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[5\] Mux4to1:muxMemOut\|Mux26 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[5\]\" to the node \"Mux4to1:muxMemOut\|Mux26\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[6\] Mux4to1:muxMemOut\|Mux25 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[6\]\" to the node \"Mux4to1:muxMemOut\|Mux25\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[7\] Mux4to1:muxMemOut\|Mux24 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[7\]\" to the node \"Mux4to1:muxMemOut\|Mux24\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[8\] Mux4to1:muxMemOut\|Mux23 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[8\]\" to the node \"Mux4to1:muxMemOut\|Mux23\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[9\] Mux4to1:muxMemOut\|Mux22 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[9\]\" to the node \"Mux4to1:muxMemOut\|Mux22\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[10\] Mux4to1:muxMemOut\|Mux21 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[10\]\" to the node \"Mux4to1:muxMemOut\|Mux21\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[11\] Mux4to1:muxMemOut\|Mux20 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[11\]\" to the node \"Mux4to1:muxMemOut\|Mux20\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[12\] Mux4to1:muxMemOut\|Mux19 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[12\]\" to the node \"Mux4to1:muxMemOut\|Mux19\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[28\] Mux4to1:muxMemOut\|Mux3 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[28\]\" to the node \"Mux4to1:muxMemOut\|Mux3\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[29\] Mux4to1:muxMemOut\|Mux2 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[29\]\" to the node \"Mux4to1:muxMemOut\|Mux2\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[30\] Mux4to1:muxMemOut\|Mux1 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[30\]\" to the node \"Mux4to1:muxMemOut\|Mux1\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[31\] Mux4to1:muxMemOut\|Mux0 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[31\]\" to the node \"Mux4to1:muxMemOut\|Mux0\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DBUS\[1\] Mux4to1:muxMemOut\|Mux30 " "Converted the fan-out from the tri-state buffer \"DBUS\[1\]\" to the node \"Mux4to1:muxMemOut\|Mux30\" into an OR gate" {  } { { "Project2.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Project2.v" 144 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[13\] Mux4to1:muxMemOut\|Mux18 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[13\]\" to the node \"Mux4to1:muxMemOut\|Mux18\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[14\] Mux4to1:muxMemOut\|Mux17 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[14\]\" to the node \"Mux4to1:muxMemOut\|Mux17\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[15\] Mux4to1:muxMemOut\|Mux16 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[15\]\" to the node \"Mux4to1:muxMemOut\|Mux16\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[16\] Mux4to1:muxMemOut\|Mux15 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[16\]\" to the node \"Mux4to1:muxMemOut\|Mux15\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[17\] Mux4to1:muxMemOut\|Mux14 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[17\]\" to the node \"Mux4to1:muxMemOut\|Mux14\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[18\] Mux4to1:muxMemOut\|Mux13 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[18\]\" to the node \"Mux4to1:muxMemOut\|Mux13\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[19\] Mux4to1:muxMemOut\|Mux12 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[19\]\" to the node \"Mux4to1:muxMemOut\|Mux12\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[20\] Mux4to1:muxMemOut\|Mux11 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[20\]\" to the node \"Mux4to1:muxMemOut\|Mux11\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[21\] Mux4to1:muxMemOut\|Mux10 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[21\]\" to the node \"Mux4to1:muxMemOut\|Mux10\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[22\] Mux4to1:muxMemOut\|Mux9 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[22\]\" to the node \"Mux4to1:muxMemOut\|Mux9\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[23\] Mux4to1:muxMemOut\|Mux8 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[23\]\" to the node \"Mux4to1:muxMemOut\|Mux8\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[24\] Mux4to1:muxMemOut\|Mux7 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[24\]\" to the node \"Mux4to1:muxMemOut\|Mux7\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[25\] Mux4to1:muxMemOut\|Mux6 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[25\]\" to the node \"Mux4to1:muxMemOut\|Mux6\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[26\] Mux4to1:muxMemOut\|Mux5 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[26\]\" to the node \"Mux4to1:muxMemOut\|Mux5\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "KeyD:key_d\|DBUS\[27\] Mux4to1:muxMemOut\|Mux4 " "Converted the fan-out from the tri-state buffer \"KeyD:key_d\|DBUS\[27\]\" to the node \"Mux4to1:muxMemOut\|Mux4\" into an OR gate" {  } { { "KeyD.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/KeyD.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416305167524 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1416305167524 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[0\] Timer:timer_d\|cnt\[0\]~_emulated Timer:timer_d\|cnt\[0\]~1 " "Register \"Timer:timer_d\|cnt\[0\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[0\]~_emulated\" and latch \"Timer:timer_d\|cnt\[0\]~1\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[2\] Timer:timer_d\|cnt\[2\]~_emulated Timer:timer_d\|cnt\[2\]~5 " "Register \"Timer:timer_d\|cnt\[2\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[2\]~_emulated\" and latch \"Timer:timer_d\|cnt\[2\]~5\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[3\] Timer:timer_d\|cnt\[3\]~_emulated Timer:timer_d\|cnt\[3\]~9 " "Register \"Timer:timer_d\|cnt\[3\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[3\]~_emulated\" and latch \"Timer:timer_d\|cnt\[3\]~9\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[4\] Timer:timer_d\|cnt\[4\]~_emulated Timer:timer_d\|cnt\[4\]~13 " "Register \"Timer:timer_d\|cnt\[4\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[4\]~_emulated\" and latch \"Timer:timer_d\|cnt\[4\]~13\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[5\] Timer:timer_d\|cnt\[5\]~_emulated Timer:timer_d\|cnt\[5\]~17 " "Register \"Timer:timer_d\|cnt\[5\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[5\]~_emulated\" and latch \"Timer:timer_d\|cnt\[5\]~17\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[6\] Timer:timer_d\|cnt\[6\]~_emulated Timer:timer_d\|cnt\[6\]~21 " "Register \"Timer:timer_d\|cnt\[6\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[6\]~_emulated\" and latch \"Timer:timer_d\|cnt\[6\]~21\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[7\] Timer:timer_d\|cnt\[7\]~_emulated Timer:timer_d\|cnt\[7\]~25 " "Register \"Timer:timer_d\|cnt\[7\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[7\]~_emulated\" and latch \"Timer:timer_d\|cnt\[7\]~25\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[8\] Timer:timer_d\|cnt\[8\]~_emulated Timer:timer_d\|cnt\[8\]~29 " "Register \"Timer:timer_d\|cnt\[8\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[8\]~_emulated\" and latch \"Timer:timer_d\|cnt\[8\]~29\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[9\] Timer:timer_d\|cnt\[9\]~_emulated Timer:timer_d\|cnt\[9\]~33 " "Register \"Timer:timer_d\|cnt\[9\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[9\]~_emulated\" and latch \"Timer:timer_d\|cnt\[9\]~33\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[10\] Timer:timer_d\|cnt\[10\]~_emulated Timer:timer_d\|cnt\[10\]~37 " "Register \"Timer:timer_d\|cnt\[10\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[10\]~_emulated\" and latch \"Timer:timer_d\|cnt\[10\]~37\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[11\] Timer:timer_d\|cnt\[11\]~_emulated Timer:timer_d\|cnt\[11\]~41 " "Register \"Timer:timer_d\|cnt\[11\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[11\]~_emulated\" and latch \"Timer:timer_d\|cnt\[11\]~41\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[12\] Timer:timer_d\|cnt\[12\]~_emulated Timer:timer_d\|cnt\[12\]~45 " "Register \"Timer:timer_d\|cnt\[12\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[12\]~_emulated\" and latch \"Timer:timer_d\|cnt\[12\]~45\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[28\] Timer:timer_d\|cnt\[28\]~_emulated Timer:timer_d\|cnt\[28\]~49 " "Register \"Timer:timer_d\|cnt\[28\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[28\]~_emulated\" and latch \"Timer:timer_d\|cnt\[28\]~49\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[29\] Timer:timer_d\|cnt\[29\]~_emulated Timer:timer_d\|cnt\[29\]~53 " "Register \"Timer:timer_d\|cnt\[29\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[29\]~_emulated\" and latch \"Timer:timer_d\|cnt\[29\]~53\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[30\] Timer:timer_d\|cnt\[30\]~_emulated Timer:timer_d\|cnt\[30\]~57 " "Register \"Timer:timer_d\|cnt\[30\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[30\]~_emulated\" and latch \"Timer:timer_d\|cnt\[30\]~57\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[31\] Timer:timer_d\|cnt\[31\]~_emulated Timer:timer_d\|cnt\[31\]~61 " "Register \"Timer:timer_d\|cnt\[31\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[31\]~_emulated\" and latch \"Timer:timer_d\|cnt\[31\]~61\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[1\] Timer:timer_d\|cnt\[1\]~_emulated Timer:timer_d\|cnt\[1\]~65 " "Register \"Timer:timer_d\|cnt\[1\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[1\]~_emulated\" and latch \"Timer:timer_d\|cnt\[1\]~65\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[13\] Timer:timer_d\|cnt\[13\]~_emulated Timer:timer_d\|cnt\[13\]~69 " "Register \"Timer:timer_d\|cnt\[13\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[13\]~_emulated\" and latch \"Timer:timer_d\|cnt\[13\]~69\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[14\] Timer:timer_d\|cnt\[14\]~_emulated Timer:timer_d\|cnt\[14\]~73 " "Register \"Timer:timer_d\|cnt\[14\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[14\]~_emulated\" and latch \"Timer:timer_d\|cnt\[14\]~73\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[15\] Timer:timer_d\|cnt\[15\]~_emulated Timer:timer_d\|cnt\[15\]~77 " "Register \"Timer:timer_d\|cnt\[15\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[15\]~_emulated\" and latch \"Timer:timer_d\|cnt\[15\]~77\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[16\] Timer:timer_d\|cnt\[16\]~_emulated Timer:timer_d\|cnt\[16\]~81 " "Register \"Timer:timer_d\|cnt\[16\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[16\]~_emulated\" and latch \"Timer:timer_d\|cnt\[16\]~81\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[17\] Timer:timer_d\|cnt\[17\]~_emulated Timer:timer_d\|cnt\[17\]~85 " "Register \"Timer:timer_d\|cnt\[17\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[17\]~_emulated\" and latch \"Timer:timer_d\|cnt\[17\]~85\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[18\] Timer:timer_d\|cnt\[18\]~_emulated Timer:timer_d\|cnt\[18\]~89 " "Register \"Timer:timer_d\|cnt\[18\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[18\]~_emulated\" and latch \"Timer:timer_d\|cnt\[18\]~89\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[19\] Timer:timer_d\|cnt\[19\]~_emulated Timer:timer_d\|cnt\[19\]~93 " "Register \"Timer:timer_d\|cnt\[19\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[19\]~_emulated\" and latch \"Timer:timer_d\|cnt\[19\]~93\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[20\] Timer:timer_d\|cnt\[20\]~_emulated Timer:timer_d\|cnt\[20\]~97 " "Register \"Timer:timer_d\|cnt\[20\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[20\]~_emulated\" and latch \"Timer:timer_d\|cnt\[20\]~97\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[21\] Timer:timer_d\|cnt\[21\]~_emulated Timer:timer_d\|cnt\[21\]~101 " "Register \"Timer:timer_d\|cnt\[21\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[21\]~_emulated\" and latch \"Timer:timer_d\|cnt\[21\]~101\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[22\] Timer:timer_d\|cnt\[22\]~_emulated Timer:timer_d\|cnt\[22\]~105 " "Register \"Timer:timer_d\|cnt\[22\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[22\]~_emulated\" and latch \"Timer:timer_d\|cnt\[22\]~105\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[23\] Timer:timer_d\|cnt\[23\]~_emulated Timer:timer_d\|cnt\[23\]~109 " "Register \"Timer:timer_d\|cnt\[23\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[23\]~_emulated\" and latch \"Timer:timer_d\|cnt\[23\]~109\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[24\] Timer:timer_d\|cnt\[24\]~_emulated Timer:timer_d\|cnt\[24\]~113 " "Register \"Timer:timer_d\|cnt\[24\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[24\]~_emulated\" and latch \"Timer:timer_d\|cnt\[24\]~113\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[25\] Timer:timer_d\|cnt\[25\]~_emulated Timer:timer_d\|cnt\[25\]~117 " "Register \"Timer:timer_d\|cnt\[25\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[25\]~_emulated\" and latch \"Timer:timer_d\|cnt\[25\]~117\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[26\] Timer:timer_d\|cnt\[26\]~_emulated Timer:timer_d\|cnt\[26\]~121 " "Register \"Timer:timer_d\|cnt\[26\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[26\]~_emulated\" and latch \"Timer:timer_d\|cnt\[26\]~121\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Timer:timer_d\|cnt\[27\] Timer:timer_d\|cnt\[27\]~_emulated Timer:timer_d\|cnt\[27\]~125 " "Register \"Timer:timer_d\|cnt\[27\]\" is converted into an equivalent circuit using register \"Timer:timer_d\|cnt\[27\]~_emulated\" and latch \"Timer:timer_d\|cnt\[27\]~125\"" {  } { { "Timer.v" "" { Text "C:/Users/Chris/Dropbox/classes/3220-Processor-Design/Project4/Timer.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1416305167758 "|Project2|Timer:timer_d|cnt[27]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1416305167758 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1416305195568 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1416305197428 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416305197428 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3152 " "Implemented 3152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1416305198604 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1416305198604 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3059 " "Implemented 3059 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1416305198604 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1416305198604 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1416305198604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416305199252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 18 05:06:39 2014 " "Processing ended: Tue Nov 18 05:06:39 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416305199252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416305199252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416305199252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416305199252 ""}
