
RTOSII_tp1_B.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c30  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000354  08008e00  08008e00  00018e00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009154  08009154  000200d0  2**0
                  CONTENTS
  4 .ARM          00000008  08009154  08009154  00019154  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800915c  0800915c  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800915c  0800915c  0001915c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009160  08009160  00019160  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d0  20000000  08009164  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004d44  200000d0  08009234  000200d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004e14  08009234  00024e14  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020100  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ecc8  00000000  00000000  00020143  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004e1b  00000000  00000000  0003ee0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a68  00000000  00000000  00043c28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000143e  00000000  00000000  00045690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027887  00000000  00000000  00046ace  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021949  00000000  00000000  0006e355  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dee83  00000000  00000000  0008fc9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007634  00000000  00000000  0016eb24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  00176158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000d0 	.word	0x200000d0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008de8 	.word	0x08008de8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000d4 	.word	0x200000d4
 800020c:	08008de8 	.word	0x08008de8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b970 	b.w	80005a8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	460d      	mov	r5, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	460f      	mov	r7, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4694      	mov	ip, r2
 80002f4:	d965      	bls.n	80003c2 <__udivmoddi4+0xe2>
 80002f6:	fab2 f382 	clz	r3, r2
 80002fa:	b143      	cbz	r3, 800030e <__udivmoddi4+0x2e>
 80002fc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000300:	f1c3 0220 	rsb	r2, r3, #32
 8000304:	409f      	lsls	r7, r3
 8000306:	fa20 f202 	lsr.w	r2, r0, r2
 800030a:	4317      	orrs	r7, r2
 800030c:	409c      	lsls	r4, r3
 800030e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000312:	fa1f f58c 	uxth.w	r5, ip
 8000316:	fbb7 f1fe 	udiv	r1, r7, lr
 800031a:	0c22      	lsrs	r2, r4, #16
 800031c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000320:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000324:	fb01 f005 	mul.w	r0, r1, r5
 8000328:	4290      	cmp	r0, r2
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x62>
 800032c:	eb1c 0202 	adds.w	r2, ip, r2
 8000330:	f101 37ff 	add.w	r7, r1, #4294967295
 8000334:	f080 811c 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000338:	4290      	cmp	r0, r2
 800033a:	f240 8119 	bls.w	8000570 <__udivmoddi4+0x290>
 800033e:	3902      	subs	r1, #2
 8000340:	4462      	add	r2, ip
 8000342:	1a12      	subs	r2, r2, r0
 8000344:	b2a4      	uxth	r4, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000352:	fb00 f505 	mul.w	r5, r0, r5
 8000356:	42a5      	cmp	r5, r4
 8000358:	d90a      	bls.n	8000370 <__udivmoddi4+0x90>
 800035a:	eb1c 0404 	adds.w	r4, ip, r4
 800035e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000362:	f080 8107 	bcs.w	8000574 <__udivmoddi4+0x294>
 8000366:	42a5      	cmp	r5, r4
 8000368:	f240 8104 	bls.w	8000574 <__udivmoddi4+0x294>
 800036c:	4464      	add	r4, ip
 800036e:	3802      	subs	r0, #2
 8000370:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000374:	1b64      	subs	r4, r4, r5
 8000376:	2100      	movs	r1, #0
 8000378:	b11e      	cbz	r6, 8000382 <__udivmoddi4+0xa2>
 800037a:	40dc      	lsrs	r4, r3
 800037c:	2300      	movs	r3, #0
 800037e:	e9c6 4300 	strd	r4, r3, [r6]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d908      	bls.n	800039c <__udivmoddi4+0xbc>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80ed 	beq.w	800056a <__udivmoddi4+0x28a>
 8000390:	2100      	movs	r1, #0
 8000392:	e9c6 0500 	strd	r0, r5, [r6]
 8000396:	4608      	mov	r0, r1
 8000398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039c:	fab3 f183 	clz	r1, r3
 80003a0:	2900      	cmp	r1, #0
 80003a2:	d149      	bne.n	8000438 <__udivmoddi4+0x158>
 80003a4:	42ab      	cmp	r3, r5
 80003a6:	d302      	bcc.n	80003ae <__udivmoddi4+0xce>
 80003a8:	4282      	cmp	r2, r0
 80003aa:	f200 80f8 	bhi.w	800059e <__udivmoddi4+0x2be>
 80003ae:	1a84      	subs	r4, r0, r2
 80003b0:	eb65 0203 	sbc.w	r2, r5, r3
 80003b4:	2001      	movs	r0, #1
 80003b6:	4617      	mov	r7, r2
 80003b8:	2e00      	cmp	r6, #0
 80003ba:	d0e2      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	e9c6 4700 	strd	r4, r7, [r6]
 80003c0:	e7df      	b.n	8000382 <__udivmoddi4+0xa2>
 80003c2:	b902      	cbnz	r2, 80003c6 <__udivmoddi4+0xe6>
 80003c4:	deff      	udf	#255	; 0xff
 80003c6:	fab2 f382 	clz	r3, r2
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8090 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d0:	1a8a      	subs	r2, r1, r2
 80003d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d6:	fa1f fe8c 	uxth.w	lr, ip
 80003da:	2101      	movs	r1, #1
 80003dc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003e0:	fb07 2015 	mls	r0, r7, r5, r2
 80003e4:	0c22      	lsrs	r2, r4, #16
 80003e6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ea:	fb0e f005 	mul.w	r0, lr, r5
 80003ee:	4290      	cmp	r0, r2
 80003f0:	d908      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f2:	eb1c 0202 	adds.w	r2, ip, r2
 80003f6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4290      	cmp	r0, r2
 80003fe:	f200 80cb 	bhi.w	8000598 <__udivmoddi4+0x2b8>
 8000402:	4645      	mov	r5, r8
 8000404:	1a12      	subs	r2, r2, r0
 8000406:	b2a4      	uxth	r4, r4
 8000408:	fbb2 f0f7 	udiv	r0, r2, r7
 800040c:	fb07 2210 	mls	r2, r7, r0, r2
 8000410:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000414:	fb0e fe00 	mul.w	lr, lr, r0
 8000418:	45a6      	cmp	lr, r4
 800041a:	d908      	bls.n	800042e <__udivmoddi4+0x14e>
 800041c:	eb1c 0404 	adds.w	r4, ip, r4
 8000420:	f100 32ff 	add.w	r2, r0, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x14c>
 8000426:	45a6      	cmp	lr, r4
 8000428:	f200 80bb 	bhi.w	80005a2 <__udivmoddi4+0x2c2>
 800042c:	4610      	mov	r0, r2
 800042e:	eba4 040e 	sub.w	r4, r4, lr
 8000432:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000436:	e79f      	b.n	8000378 <__udivmoddi4+0x98>
 8000438:	f1c1 0720 	rsb	r7, r1, #32
 800043c:	408b      	lsls	r3, r1
 800043e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000442:	ea4c 0c03 	orr.w	ip, ip, r3
 8000446:	fa05 f401 	lsl.w	r4, r5, r1
 800044a:	fa20 f307 	lsr.w	r3, r0, r7
 800044e:	40fd      	lsrs	r5, r7
 8000450:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000454:	4323      	orrs	r3, r4
 8000456:	fbb5 f8f9 	udiv	r8, r5, r9
 800045a:	fa1f fe8c 	uxth.w	lr, ip
 800045e:	fb09 5518 	mls	r5, r9, r8, r5
 8000462:	0c1c      	lsrs	r4, r3, #16
 8000464:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000468:	fb08 f50e 	mul.w	r5, r8, lr
 800046c:	42a5      	cmp	r5, r4
 800046e:	fa02 f201 	lsl.w	r2, r2, r1
 8000472:	fa00 f001 	lsl.w	r0, r0, r1
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000480:	f080 8088 	bcs.w	8000594 <__udivmoddi4+0x2b4>
 8000484:	42a5      	cmp	r5, r4
 8000486:	f240 8085 	bls.w	8000594 <__udivmoddi4+0x2b4>
 800048a:	f1a8 0802 	sub.w	r8, r8, #2
 800048e:	4464      	add	r4, ip
 8000490:	1b64      	subs	r4, r4, r5
 8000492:	b29d      	uxth	r5, r3
 8000494:	fbb4 f3f9 	udiv	r3, r4, r9
 8000498:	fb09 4413 	mls	r4, r9, r3, r4
 800049c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004a0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f103 35ff 	add.w	r5, r3, #4294967295
 80004b0:	d26c      	bcs.n	800058c <__udivmoddi4+0x2ac>
 80004b2:	45a6      	cmp	lr, r4
 80004b4:	d96a      	bls.n	800058c <__udivmoddi4+0x2ac>
 80004b6:	3b02      	subs	r3, #2
 80004b8:	4464      	add	r4, ip
 80004ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004be:	fba3 9502 	umull	r9, r5, r3, r2
 80004c2:	eba4 040e 	sub.w	r4, r4, lr
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	46c8      	mov	r8, r9
 80004ca:	46ae      	mov	lr, r5
 80004cc:	d356      	bcc.n	800057c <__udivmoddi4+0x29c>
 80004ce:	d053      	beq.n	8000578 <__udivmoddi4+0x298>
 80004d0:	b156      	cbz	r6, 80004e8 <__udivmoddi4+0x208>
 80004d2:	ebb0 0208 	subs.w	r2, r0, r8
 80004d6:	eb64 040e 	sbc.w	r4, r4, lr
 80004da:	fa04 f707 	lsl.w	r7, r4, r7
 80004de:	40ca      	lsrs	r2, r1
 80004e0:	40cc      	lsrs	r4, r1
 80004e2:	4317      	orrs	r7, r2
 80004e4:	e9c6 7400 	strd	r7, r4, [r6]
 80004e8:	4618      	mov	r0, r3
 80004ea:	2100      	movs	r1, #0
 80004ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f0:	f1c3 0120 	rsb	r1, r3, #32
 80004f4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004f8:	fa20 f201 	lsr.w	r2, r0, r1
 80004fc:	fa25 f101 	lsr.w	r1, r5, r1
 8000500:	409d      	lsls	r5, r3
 8000502:	432a      	orrs	r2, r5
 8000504:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000508:	fa1f fe8c 	uxth.w	lr, ip
 800050c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000510:	fb07 1510 	mls	r5, r7, r0, r1
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800051a:	fb00 f50e 	mul.w	r5, r0, lr
 800051e:	428d      	cmp	r5, r1
 8000520:	fa04 f403 	lsl.w	r4, r4, r3
 8000524:	d908      	bls.n	8000538 <__udivmoddi4+0x258>
 8000526:	eb1c 0101 	adds.w	r1, ip, r1
 800052a:	f100 38ff 	add.w	r8, r0, #4294967295
 800052e:	d22f      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000530:	428d      	cmp	r5, r1
 8000532:	d92d      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000534:	3802      	subs	r0, #2
 8000536:	4461      	add	r1, ip
 8000538:	1b49      	subs	r1, r1, r5
 800053a:	b292      	uxth	r2, r2
 800053c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000540:	fb07 1115 	mls	r1, r7, r5, r1
 8000544:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000548:	fb05 f10e 	mul.w	r1, r5, lr
 800054c:	4291      	cmp	r1, r2
 800054e:	d908      	bls.n	8000562 <__udivmoddi4+0x282>
 8000550:	eb1c 0202 	adds.w	r2, ip, r2
 8000554:	f105 38ff 	add.w	r8, r5, #4294967295
 8000558:	d216      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 800055a:	4291      	cmp	r1, r2
 800055c:	d914      	bls.n	8000588 <__udivmoddi4+0x2a8>
 800055e:	3d02      	subs	r5, #2
 8000560:	4462      	add	r2, ip
 8000562:	1a52      	subs	r2, r2, r1
 8000564:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000568:	e738      	b.n	80003dc <__udivmoddi4+0xfc>
 800056a:	4631      	mov	r1, r6
 800056c:	4630      	mov	r0, r6
 800056e:	e708      	b.n	8000382 <__udivmoddi4+0xa2>
 8000570:	4639      	mov	r1, r7
 8000572:	e6e6      	b.n	8000342 <__udivmoddi4+0x62>
 8000574:	4610      	mov	r0, r2
 8000576:	e6fb      	b.n	8000370 <__udivmoddi4+0x90>
 8000578:	4548      	cmp	r0, r9
 800057a:	d2a9      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 800057c:	ebb9 0802 	subs.w	r8, r9, r2
 8000580:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000584:	3b01      	subs	r3, #1
 8000586:	e7a3      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000588:	4645      	mov	r5, r8
 800058a:	e7ea      	b.n	8000562 <__udivmoddi4+0x282>
 800058c:	462b      	mov	r3, r5
 800058e:	e794      	b.n	80004ba <__udivmoddi4+0x1da>
 8000590:	4640      	mov	r0, r8
 8000592:	e7d1      	b.n	8000538 <__udivmoddi4+0x258>
 8000594:	46d0      	mov	r8, sl
 8000596:	e77b      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000598:	3d02      	subs	r5, #2
 800059a:	4462      	add	r2, ip
 800059c:	e732      	b.n	8000404 <__udivmoddi4+0x124>
 800059e:	4608      	mov	r0, r1
 80005a0:	e70a      	b.n	80003b8 <__udivmoddi4+0xd8>
 80005a2:	4464      	add	r4, ip
 80005a4:	3802      	subs	r0, #2
 80005a6:	e742      	b.n	800042e <__udivmoddi4+0x14e>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	4a07      	ldr	r2, [pc, #28]	; (80005d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	4a06      	ldr	r2, [pc, #24]	; (80005dc <vApplicationGetIdleTaskMemory+0x30>)
 80005c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2280      	movs	r2, #128	; 0x80
 80005c8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ca:	bf00      	nop
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	200000ec 	.word	0x200000ec
 80005dc:	2000019c 	.word	0x2000019c

080005e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005e0:	b5b0      	push	{r4, r5, r7, lr}
 80005e2:	b088      	sub	sp, #32
 80005e4:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

	HAL_Init();
 80005e6:	f000 fcf9 	bl	8000fdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ea:	f000 f827 	bl	800063c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ee:	f000 f935 	bl	800085c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80005f2:	f000 f8db 	bl	80007ac <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80005f6:	f000 f903 	bl	8000800 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM2_Init();
 80005fa:	f000 f88b 	bl	8000714 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  /* Start timer */
	HAL_TIM_Base_Start_IT(&htim2);
 80005fe:	480c      	ldr	r0, [pc, #48]	; (8000630 <main+0x50>)
 8000600:	f002 fb80 	bl	8002d04 <HAL_TIM_Base_Start_IT>

    /* add application, ... */
	app_init();
 8000604:	f006 ff16 	bl	8007434 <app_init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000608:	4b0a      	ldr	r3, [pc, #40]	; (8000634 <main+0x54>)
 800060a:	1d3c      	adds	r4, r7, #4
 800060c:	461d      	mov	r5, r3
 800060e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000610:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000612:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000616:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800061a:	1d3b      	adds	r3, r7, #4
 800061c:	2100      	movs	r1, #0
 800061e:	4618      	mov	r0, r3
 8000620:	f004 fb99 	bl	8004d56 <osThreadCreate>
 8000624:	4603      	mov	r3, r0
 8000626:	4a04      	ldr	r2, [pc, #16]	; (8000638 <main+0x58>)
 8000628:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800062a:	f004 fb8d 	bl	8004d48 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800062e:	e7fe      	b.n	800062e <main+0x4e>
 8000630:	2000039c 	.word	0x2000039c
 8000634:	08008e0c 	.word	0x08008e0c
 8000638:	20000934 	.word	0x20000934

0800063c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b094      	sub	sp, #80	; 0x50
 8000640:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000642:	f107 031c 	add.w	r3, r7, #28
 8000646:	2234      	movs	r2, #52	; 0x34
 8000648:	2100      	movs	r1, #0
 800064a:	4618      	mov	r0, r3
 800064c:	f007 fdab 	bl	80081a6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000650:	f107 0308 	add.w	r3, r7, #8
 8000654:	2200      	movs	r2, #0
 8000656:	601a      	str	r2, [r3, #0]
 8000658:	605a      	str	r2, [r3, #4]
 800065a:	609a      	str	r2, [r3, #8]
 800065c:	60da      	str	r2, [r3, #12]
 800065e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000660:	2300      	movs	r3, #0
 8000662:	607b      	str	r3, [r7, #4]
 8000664:	4b29      	ldr	r3, [pc, #164]	; (800070c <SystemClock_Config+0xd0>)
 8000666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000668:	4a28      	ldr	r2, [pc, #160]	; (800070c <SystemClock_Config+0xd0>)
 800066a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800066e:	6413      	str	r3, [r2, #64]	; 0x40
 8000670:	4b26      	ldr	r3, [pc, #152]	; (800070c <SystemClock_Config+0xd0>)
 8000672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000674:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000678:	607b      	str	r3, [r7, #4]
 800067a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800067c:	2300      	movs	r3, #0
 800067e:	603b      	str	r3, [r7, #0]
 8000680:	4b23      	ldr	r3, [pc, #140]	; (8000710 <SystemClock_Config+0xd4>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4a22      	ldr	r2, [pc, #136]	; (8000710 <SystemClock_Config+0xd4>)
 8000686:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800068a:	6013      	str	r3, [r2, #0]
 800068c:	4b20      	ldr	r3, [pc, #128]	; (8000710 <SystemClock_Config+0xd4>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000694:	603b      	str	r3, [r7, #0]
 8000696:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000698:	2301      	movs	r3, #1
 800069a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800069c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80006a0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006a2:	2302      	movs	r3, #2
 80006a4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006a6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006aa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006ac:	2304      	movs	r3, #4
 80006ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 80006b0:	23a8      	movs	r3, #168	; 0xa8
 80006b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006b4:	2302      	movs	r3, #2
 80006b6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006b8:	2307      	movs	r3, #7
 80006ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006bc:	2302      	movs	r3, #2
 80006be:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c0:	f107 031c 	add.w	r3, r7, #28
 80006c4:	4618      	mov	r0, r3
 80006c6:	f002 f82f 	bl	8002728 <HAL_RCC_OscConfig>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d001      	beq.n	80006d4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80006d0:	f000 f9ba 	bl	8000a48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006d4:	230f      	movs	r3, #15
 80006d6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006d8:	2302      	movs	r3, #2
 80006da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006dc:	2300      	movs	r3, #0
 80006de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006e0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80006e4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006ea:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006ec:	f107 0308 	add.w	r3, r7, #8
 80006f0:	2105      	movs	r1, #5
 80006f2:	4618      	mov	r0, r3
 80006f4:	f001 f972 	bl	80019dc <HAL_RCC_ClockConfig>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80006fe:	f000 f9a3 	bl	8000a48 <Error_Handler>
  }
}
 8000702:	bf00      	nop
 8000704:	3750      	adds	r7, #80	; 0x50
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	40023800 	.word	0x40023800
 8000710:	40007000 	.word	0x40007000

08000714 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b086      	sub	sp, #24
 8000718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800071a:	f107 0308 	add.w	r3, r7, #8
 800071e:	2200      	movs	r2, #0
 8000720:	601a      	str	r2, [r3, #0]
 8000722:	605a      	str	r2, [r3, #4]
 8000724:	609a      	str	r2, [r3, #8]
 8000726:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000728:	463b      	mov	r3, r7
 800072a:	2200      	movs	r2, #0
 800072c:	601a      	str	r2, [r3, #0]
 800072e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000730:	4b1d      	ldr	r3, [pc, #116]	; (80007a8 <MX_TIM2_Init+0x94>)
 8000732:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000736:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2-1;
 8000738:	4b1b      	ldr	r3, [pc, #108]	; (80007a8 <MX_TIM2_Init+0x94>)
 800073a:	2201      	movs	r2, #1
 800073c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800073e:	4b1a      	ldr	r3, [pc, #104]	; (80007a8 <MX_TIM2_Init+0x94>)
 8000740:	2200      	movs	r2, #0
 8000742:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 42-1;
 8000744:	4b18      	ldr	r3, [pc, #96]	; (80007a8 <MX_TIM2_Init+0x94>)
 8000746:	2229      	movs	r2, #41	; 0x29
 8000748:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800074a:	4b17      	ldr	r3, [pc, #92]	; (80007a8 <MX_TIM2_Init+0x94>)
 800074c:	2200      	movs	r2, #0
 800074e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000750:	4b15      	ldr	r3, [pc, #84]	; (80007a8 <MX_TIM2_Init+0x94>)
 8000752:	2200      	movs	r2, #0
 8000754:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000756:	4814      	ldr	r0, [pc, #80]	; (80007a8 <MX_TIM2_Init+0x94>)
 8000758:	f002 fa84 	bl	8002c64 <HAL_TIM_Base_Init>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8000762:	f000 f971 	bl	8000a48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000766:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800076a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800076c:	f107 0308 	add.w	r3, r7, #8
 8000770:	4619      	mov	r1, r3
 8000772:	480d      	ldr	r0, [pc, #52]	; (80007a8 <MX_TIM2_Init+0x94>)
 8000774:	f002 fc3e 	bl	8002ff4 <HAL_TIM_ConfigClockSource>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 800077e:	f000 f963 	bl	8000a48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000782:	2300      	movs	r3, #0
 8000784:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000786:	2300      	movs	r3, #0
 8000788:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800078a:	463b      	mov	r3, r7
 800078c:	4619      	mov	r1, r3
 800078e:	4806      	ldr	r0, [pc, #24]	; (80007a8 <MX_TIM2_Init+0x94>)
 8000790:	f002 fe5a 	bl	8003448 <HAL_TIMEx_MasterConfigSynchronization>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 800079a:	f000 f955 	bl	8000a48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800079e:	bf00      	nop
 80007a0:	3718      	adds	r7, #24
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	2000039c 	.word	0x2000039c

080007ac <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80007b0:	4b11      	ldr	r3, [pc, #68]	; (80007f8 <MX_USART3_UART_Init+0x4c>)
 80007b2:	4a12      	ldr	r2, [pc, #72]	; (80007fc <MX_USART3_UART_Init+0x50>)
 80007b4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80007b6:	4b10      	ldr	r3, [pc, #64]	; (80007f8 <MX_USART3_UART_Init+0x4c>)
 80007b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007bc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80007be:	4b0e      	ldr	r3, [pc, #56]	; (80007f8 <MX_USART3_UART_Init+0x4c>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80007c4:	4b0c      	ldr	r3, [pc, #48]	; (80007f8 <MX_USART3_UART_Init+0x4c>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80007ca:	4b0b      	ldr	r3, [pc, #44]	; (80007f8 <MX_USART3_UART_Init+0x4c>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80007d0:	4b09      	ldr	r3, [pc, #36]	; (80007f8 <MX_USART3_UART_Init+0x4c>)
 80007d2:	220c      	movs	r2, #12
 80007d4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007d6:	4b08      	ldr	r3, [pc, #32]	; (80007f8 <MX_USART3_UART_Init+0x4c>)
 80007d8:	2200      	movs	r2, #0
 80007da:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80007dc:	4b06      	ldr	r3, [pc, #24]	; (80007f8 <MX_USART3_UART_Init+0x4c>)
 80007de:	2200      	movs	r2, #0
 80007e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80007e2:	4805      	ldr	r0, [pc, #20]	; (80007f8 <MX_USART3_UART_Init+0x4c>)
 80007e4:	f002 fec0 	bl	8003568 <HAL_UART_Init>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80007ee:	f000 f92b 	bl	8000a48 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80007f2:	bf00      	nop
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	200003e4 	.word	0x200003e4
 80007fc:	40004800 	.word	0x40004800

08000800 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000804:	4b14      	ldr	r3, [pc, #80]	; (8000858 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000806:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800080a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800080c:	4b12      	ldr	r3, [pc, #72]	; (8000858 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800080e:	2206      	movs	r2, #6
 8000810:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000812:	4b11      	ldr	r3, [pc, #68]	; (8000858 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000814:	2202      	movs	r2, #2
 8000816:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000818:	4b0f      	ldr	r3, [pc, #60]	; (8000858 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800081a:	2200      	movs	r2, #0
 800081c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800081e:	4b0e      	ldr	r3, [pc, #56]	; (8000858 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000820:	2202      	movs	r2, #2
 8000822:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000824:	4b0c      	ldr	r3, [pc, #48]	; (8000858 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000826:	2201      	movs	r2, #1
 8000828:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800082a:	4b0b      	ldr	r3, [pc, #44]	; (8000858 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800082c:	2200      	movs	r2, #0
 800082e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000830:	4b09      	ldr	r3, [pc, #36]	; (8000858 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000832:	2200      	movs	r2, #0
 8000834:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000836:	4b08      	ldr	r3, [pc, #32]	; (8000858 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000838:	2201      	movs	r2, #1
 800083a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800083c:	4b06      	ldr	r3, [pc, #24]	; (8000858 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800083e:	2200      	movs	r2, #0
 8000840:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000842:	4805      	ldr	r0, [pc, #20]	; (8000858 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000844:	f000 ff82 	bl	800174c <HAL_PCD_Init>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800084e:	f000 f8fb 	bl	8000a48 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000852:	bf00      	nop
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	20000428 	.word	0x20000428

0800085c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b08c      	sub	sp, #48	; 0x30
 8000860:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000862:	f107 031c 	add.w	r3, r7, #28
 8000866:	2200      	movs	r2, #0
 8000868:	601a      	str	r2, [r3, #0]
 800086a:	605a      	str	r2, [r3, #4]
 800086c:	609a      	str	r2, [r3, #8]
 800086e:	60da      	str	r2, [r3, #12]
 8000870:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000872:	2300      	movs	r3, #0
 8000874:	61bb      	str	r3, [r7, #24]
 8000876:	4b50      	ldr	r3, [pc, #320]	; (80009b8 <MX_GPIO_Init+0x15c>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087a:	4a4f      	ldr	r2, [pc, #316]	; (80009b8 <MX_GPIO_Init+0x15c>)
 800087c:	f043 0304 	orr.w	r3, r3, #4
 8000880:	6313      	str	r3, [r2, #48]	; 0x30
 8000882:	4b4d      	ldr	r3, [pc, #308]	; (80009b8 <MX_GPIO_Init+0x15c>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000886:	f003 0304 	and.w	r3, r3, #4
 800088a:	61bb      	str	r3, [r7, #24]
 800088c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800088e:	2300      	movs	r3, #0
 8000890:	617b      	str	r3, [r7, #20]
 8000892:	4b49      	ldr	r3, [pc, #292]	; (80009b8 <MX_GPIO_Init+0x15c>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000896:	4a48      	ldr	r2, [pc, #288]	; (80009b8 <MX_GPIO_Init+0x15c>)
 8000898:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800089c:	6313      	str	r3, [r2, #48]	; 0x30
 800089e:	4b46      	ldr	r3, [pc, #280]	; (80009b8 <MX_GPIO_Init+0x15c>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008a6:	617b      	str	r3, [r7, #20]
 80008a8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008aa:	2300      	movs	r3, #0
 80008ac:	613b      	str	r3, [r7, #16]
 80008ae:	4b42      	ldr	r3, [pc, #264]	; (80009b8 <MX_GPIO_Init+0x15c>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b2:	4a41      	ldr	r2, [pc, #260]	; (80009b8 <MX_GPIO_Init+0x15c>)
 80008b4:	f043 0302 	orr.w	r3, r3, #2
 80008b8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ba:	4b3f      	ldr	r3, [pc, #252]	; (80009b8 <MX_GPIO_Init+0x15c>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008be:	f003 0302 	and.w	r3, r3, #2
 80008c2:	613b      	str	r3, [r7, #16]
 80008c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008c6:	2300      	movs	r3, #0
 80008c8:	60fb      	str	r3, [r7, #12]
 80008ca:	4b3b      	ldr	r3, [pc, #236]	; (80009b8 <MX_GPIO_Init+0x15c>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ce:	4a3a      	ldr	r2, [pc, #232]	; (80009b8 <MX_GPIO_Init+0x15c>)
 80008d0:	f043 0308 	orr.w	r3, r3, #8
 80008d4:	6313      	str	r3, [r2, #48]	; 0x30
 80008d6:	4b38      	ldr	r3, [pc, #224]	; (80009b8 <MX_GPIO_Init+0x15c>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008da:	f003 0308 	and.w	r3, r3, #8
 80008de:	60fb      	str	r3, [r7, #12]
 80008e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80008e2:	2300      	movs	r3, #0
 80008e4:	60bb      	str	r3, [r7, #8]
 80008e6:	4b34      	ldr	r3, [pc, #208]	; (80009b8 <MX_GPIO_Init+0x15c>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ea:	4a33      	ldr	r2, [pc, #204]	; (80009b8 <MX_GPIO_Init+0x15c>)
 80008ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80008f0:	6313      	str	r3, [r2, #48]	; 0x30
 80008f2:	4b31      	ldr	r3, [pc, #196]	; (80009b8 <MX_GPIO_Init+0x15c>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008fa:	60bb      	str	r3, [r7, #8]
 80008fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008fe:	2300      	movs	r3, #0
 8000900:	607b      	str	r3, [r7, #4]
 8000902:	4b2d      	ldr	r3, [pc, #180]	; (80009b8 <MX_GPIO_Init+0x15c>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000906:	4a2c      	ldr	r2, [pc, #176]	; (80009b8 <MX_GPIO_Init+0x15c>)
 8000908:	f043 0301 	orr.w	r3, r3, #1
 800090c:	6313      	str	r3, [r2, #48]	; 0x30
 800090e:	4b2a      	ldr	r3, [pc, #168]	; (80009b8 <MX_GPIO_Init+0x15c>)
 8000910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000912:	f003 0301 	and.w	r3, r3, #1
 8000916:	607b      	str	r3, [r7, #4]
 8000918:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800091a:	2200      	movs	r2, #0
 800091c:	f244 0181 	movw	r1, #16513	; 0x4081
 8000920:	4826      	ldr	r0, [pc, #152]	; (80009bc <MX_GPIO_Init+0x160>)
 8000922:	f000 fee1 	bl	80016e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000926:	2200      	movs	r2, #0
 8000928:	2140      	movs	r1, #64	; 0x40
 800092a:	4825      	ldr	r0, [pc, #148]	; (80009c0 <MX_GPIO_Init+0x164>)
 800092c:	f000 fedc 	bl	80016e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000930:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000934:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000936:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800093a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093c:	2300      	movs	r3, #0
 800093e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000940:	f107 031c 	add.w	r3, r7, #28
 8000944:	4619      	mov	r1, r3
 8000946:	481f      	ldr	r0, [pc, #124]	; (80009c4 <MX_GPIO_Init+0x168>)
 8000948:	f000 fd22 	bl	8001390 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800094c:	f244 0381 	movw	r3, #16513	; 0x4081
 8000950:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000952:	2301      	movs	r3, #1
 8000954:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000956:	2300      	movs	r3, #0
 8000958:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800095a:	2300      	movs	r3, #0
 800095c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800095e:	f107 031c 	add.w	r3, r7, #28
 8000962:	4619      	mov	r1, r3
 8000964:	4815      	ldr	r0, [pc, #84]	; (80009bc <MX_GPIO_Init+0x160>)
 8000966:	f000 fd13 	bl	8001390 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800096a:	2340      	movs	r3, #64	; 0x40
 800096c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800096e:	2301      	movs	r3, #1
 8000970:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000972:	2300      	movs	r3, #0
 8000974:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000976:	2300      	movs	r3, #0
 8000978:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800097a:	f107 031c 	add.w	r3, r7, #28
 800097e:	4619      	mov	r1, r3
 8000980:	480f      	ldr	r0, [pc, #60]	; (80009c0 <MX_GPIO_Init+0x164>)
 8000982:	f000 fd05 	bl	8001390 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000986:	2380      	movs	r3, #128	; 0x80
 8000988:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800098a:	2300      	movs	r3, #0
 800098c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098e:	2300      	movs	r3, #0
 8000990:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000992:	f107 031c 	add.w	r3, r7, #28
 8000996:	4619      	mov	r1, r3
 8000998:	4809      	ldr	r0, [pc, #36]	; (80009c0 <MX_GPIO_Init+0x164>)
 800099a:	f000 fcf9 	bl	8001390 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800099e:	2200      	movs	r2, #0
 80009a0:	2105      	movs	r1, #5
 80009a2:	2028      	movs	r0, #40	; 0x28
 80009a4:	f000 fc38 	bl	8001218 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80009a8:	2028      	movs	r0, #40	; 0x28
 80009aa:	f000 fc51 	bl	8001250 <HAL_NVIC_EnableIRQ>

}
 80009ae:	bf00      	nop
 80009b0:	3730      	adds	r7, #48	; 0x30
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	40023800 	.word	0x40023800
 80009bc:	40020400 	.word	0x40020400
 80009c0:	40021800 	.word	0x40021800
 80009c4:	40020800 	.word	0x40020800

080009c8 <configureTimerForRunTimeStats>:

/* USER CODE BEGIN 4 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
void configureTimerForRunTimeStats(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
    ulHighFrequencyTimerTicks = 0;
 80009cc:	4b03      	ldr	r3, [pc, #12]	; (80009dc <configureTimerForRunTimeStats+0x14>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	601a      	str	r2, [r3, #0]
}
 80009d2:	bf00      	nop
 80009d4:	46bd      	mov	sp, r7
 80009d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009da:	4770      	bx	lr
 80009dc:	20000938 	.word	0x20000938

080009e0 <getRunTimeCounterValue>:

unsigned long getRunTimeCounterValue(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0
	return ulHighFrequencyTimerTicks;
 80009e4:	4b03      	ldr	r3, [pc, #12]	; (80009f4 <getRunTimeCounterValue+0x14>)
 80009e6:	681b      	ldr	r3, [r3, #0]
}
 80009e8:	4618      	mov	r0, r3
 80009ea:	46bd      	mov	sp, r7
 80009ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop
 80009f4:	20000938 	.word	0x20000938

080009f8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(0xFFFFFFFF);		/* Miximum delay = (2**32-1) tick */
 8000a00:	f04f 30ff 	mov.w	r0, #4294967295
 8000a04:	f004 f9f3 	bl	8004dee <osDelay>
 8000a08:	e7fa      	b.n	8000a00 <StartDefaultTask+0x8>
	...

08000a0c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b082      	sub	sp, #8
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4a09      	ldr	r2, [pc, #36]	; (8000a40 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8000a1a:	4293      	cmp	r3, r2
 8000a1c:	d101      	bne.n	8000a22 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a1e:	f000 faff 	bl	8001020 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
	if (htim->Instance == TIM2)
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000a2a:	d104      	bne.n	8000a36 <HAL_TIM_PeriodElapsedCallback+0x2a>
	{
		ulHighFrequencyTimerTicks++;
 8000a2c:	4b05      	ldr	r3, [pc, #20]	; (8000a44 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	3301      	adds	r3, #1
 8000a32:	4a04      	ldr	r2, [pc, #16]	; (8000a44 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000a34:	6013      	str	r3, [r2, #0]
	}
  /* USER CODE END Callback 1 */
}
 8000a36:	bf00      	nop
 8000a38:	3708      	adds	r7, #8
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	40010000 	.word	0x40010000
 8000a44:	20000938 	.word	0x20000938

08000a48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a4c:	b672      	cpsid	i
}
 8000a4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a50:	e7fe      	b.n	8000a50 <Error_Handler+0x8>
	...

08000a54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	607b      	str	r3, [r7, #4]
 8000a5e:	4b12      	ldr	r3, [pc, #72]	; (8000aa8 <HAL_MspInit+0x54>)
 8000a60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a62:	4a11      	ldr	r2, [pc, #68]	; (8000aa8 <HAL_MspInit+0x54>)
 8000a64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a68:	6453      	str	r3, [r2, #68]	; 0x44
 8000a6a:	4b0f      	ldr	r3, [pc, #60]	; (8000aa8 <HAL_MspInit+0x54>)
 8000a6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a72:	607b      	str	r3, [r7, #4]
 8000a74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a76:	2300      	movs	r3, #0
 8000a78:	603b      	str	r3, [r7, #0]
 8000a7a:	4b0b      	ldr	r3, [pc, #44]	; (8000aa8 <HAL_MspInit+0x54>)
 8000a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a7e:	4a0a      	ldr	r2, [pc, #40]	; (8000aa8 <HAL_MspInit+0x54>)
 8000a80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a84:	6413      	str	r3, [r2, #64]	; 0x40
 8000a86:	4b08      	ldr	r3, [pc, #32]	; (8000aa8 <HAL_MspInit+0x54>)
 8000a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a8e:	603b      	str	r3, [r7, #0]
 8000a90:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a92:	2200      	movs	r2, #0
 8000a94:	210f      	movs	r1, #15
 8000a96:	f06f 0001 	mvn.w	r0, #1
 8000a9a:	f000 fbbd 	bl	8001218 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a9e:	bf00      	nop
 8000aa0:	3708      	adds	r7, #8
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	40023800 	.word	0x40023800

08000aac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b084      	sub	sp, #16
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000abc:	d115      	bne.n	8000aea <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000abe:	2300      	movs	r3, #0
 8000ac0:	60fb      	str	r3, [r7, #12]
 8000ac2:	4b0c      	ldr	r3, [pc, #48]	; (8000af4 <HAL_TIM_Base_MspInit+0x48>)
 8000ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac6:	4a0b      	ldr	r2, [pc, #44]	; (8000af4 <HAL_TIM_Base_MspInit+0x48>)
 8000ac8:	f043 0301 	orr.w	r3, r3, #1
 8000acc:	6413      	str	r3, [r2, #64]	; 0x40
 8000ace:	4b09      	ldr	r3, [pc, #36]	; (8000af4 <HAL_TIM_Base_MspInit+0x48>)
 8000ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ad2:	f003 0301 	and.w	r3, r3, #1
 8000ad6:	60fb      	str	r3, [r7, #12]
 8000ad8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8000ada:	2200      	movs	r2, #0
 8000adc:	2105      	movs	r1, #5
 8000ade:	201c      	movs	r0, #28
 8000ae0:	f000 fb9a 	bl	8001218 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000ae4:	201c      	movs	r0, #28
 8000ae6:	f000 fbb3 	bl	8001250 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000aea:	bf00      	nop
 8000aec:	3710      	adds	r7, #16
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	40023800 	.word	0x40023800

08000af8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b08a      	sub	sp, #40	; 0x28
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b00:	f107 0314 	add.w	r3, r7, #20
 8000b04:	2200      	movs	r2, #0
 8000b06:	601a      	str	r2, [r3, #0]
 8000b08:	605a      	str	r2, [r3, #4]
 8000b0a:	609a      	str	r2, [r3, #8]
 8000b0c:	60da      	str	r2, [r3, #12]
 8000b0e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a1d      	ldr	r2, [pc, #116]	; (8000b8c <HAL_UART_MspInit+0x94>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d134      	bne.n	8000b84 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	613b      	str	r3, [r7, #16]
 8000b1e:	4b1c      	ldr	r3, [pc, #112]	; (8000b90 <HAL_UART_MspInit+0x98>)
 8000b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b22:	4a1b      	ldr	r2, [pc, #108]	; (8000b90 <HAL_UART_MspInit+0x98>)
 8000b24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b28:	6413      	str	r3, [r2, #64]	; 0x40
 8000b2a:	4b19      	ldr	r3, [pc, #100]	; (8000b90 <HAL_UART_MspInit+0x98>)
 8000b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000b32:	613b      	str	r3, [r7, #16]
 8000b34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b36:	2300      	movs	r3, #0
 8000b38:	60fb      	str	r3, [r7, #12]
 8000b3a:	4b15      	ldr	r3, [pc, #84]	; (8000b90 <HAL_UART_MspInit+0x98>)
 8000b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3e:	4a14      	ldr	r2, [pc, #80]	; (8000b90 <HAL_UART_MspInit+0x98>)
 8000b40:	f043 0308 	orr.w	r3, r3, #8
 8000b44:	6313      	str	r3, [r2, #48]	; 0x30
 8000b46:	4b12      	ldr	r3, [pc, #72]	; (8000b90 <HAL_UART_MspInit+0x98>)
 8000b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b4a:	f003 0308 	and.w	r3, r3, #8
 8000b4e:	60fb      	str	r3, [r7, #12]
 8000b50:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000b52:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000b56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b58:	2302      	movs	r3, #2
 8000b5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b60:	2303      	movs	r3, #3
 8000b62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000b64:	2307      	movs	r3, #7
 8000b66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b68:	f107 0314 	add.w	r3, r7, #20
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	4809      	ldr	r0, [pc, #36]	; (8000b94 <HAL_UART_MspInit+0x9c>)
 8000b70:	f000 fc0e 	bl	8001390 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8000b74:	2200      	movs	r2, #0
 8000b76:	2105      	movs	r1, #5
 8000b78:	2027      	movs	r0, #39	; 0x27
 8000b7a:	f000 fb4d 	bl	8001218 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000b7e:	2027      	movs	r0, #39	; 0x27
 8000b80:	f000 fb66 	bl	8001250 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000b84:	bf00      	nop
 8000b86:	3728      	adds	r7, #40	; 0x28
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	40004800 	.word	0x40004800
 8000b90:	40023800 	.word	0x40023800
 8000b94:	40020c00 	.word	0x40020c00

08000b98 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b0a0      	sub	sp, #128	; 0x80
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	601a      	str	r2, [r3, #0]
 8000ba8:	605a      	str	r2, [r3, #4]
 8000baa:	609a      	str	r2, [r3, #8]
 8000bac:	60da      	str	r2, [r3, #12]
 8000bae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bb0:	f107 0310 	add.w	r3, r7, #16
 8000bb4:	225c      	movs	r2, #92	; 0x5c
 8000bb6:	2100      	movs	r1, #0
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f007 faf4 	bl	80081a6 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000bc6:	d14e      	bne.n	8000c66 <HAL_PCD_MspInit+0xce>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8000bc8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000bcc:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bd2:	f107 0310 	add.w	r3, r7, #16
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f001 f84c 	bl	8001c74 <HAL_RCCEx_PeriphCLKConfig>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d001      	beq.n	8000be6 <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 8000be2:	f7ff ff31 	bl	8000a48 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be6:	2300      	movs	r3, #0
 8000be8:	60fb      	str	r3, [r7, #12]
 8000bea:	4b21      	ldr	r3, [pc, #132]	; (8000c70 <HAL_PCD_MspInit+0xd8>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bee:	4a20      	ldr	r2, [pc, #128]	; (8000c70 <HAL_PCD_MspInit+0xd8>)
 8000bf0:	f043 0301 	orr.w	r3, r3, #1
 8000bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bf6:	4b1e      	ldr	r3, [pc, #120]	; (8000c70 <HAL_PCD_MspInit+0xd8>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfa:	f003 0301 	and.w	r3, r3, #1
 8000bfe:	60fb      	str	r3, [r7, #12]
 8000c00:	68fb      	ldr	r3, [r7, #12]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000c02:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000c06:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c08:	2302      	movs	r3, #2
 8000c0a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c10:	2303      	movs	r3, #3
 8000c12:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000c14:	230a      	movs	r3, #10
 8000c16:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c18:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	4815      	ldr	r0, [pc, #84]	; (8000c74 <HAL_PCD_MspInit+0xdc>)
 8000c20:	f000 fbb6 	bl	8001390 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000c24:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c28:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000c32:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000c36:	4619      	mov	r1, r3
 8000c38:	480e      	ldr	r0, [pc, #56]	; (8000c74 <HAL_PCD_MspInit+0xdc>)
 8000c3a:	f000 fba9 	bl	8001390 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000c3e:	4b0c      	ldr	r3, [pc, #48]	; (8000c70 <HAL_PCD_MspInit+0xd8>)
 8000c40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c42:	4a0b      	ldr	r2, [pc, #44]	; (8000c70 <HAL_PCD_MspInit+0xd8>)
 8000c44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c48:	6353      	str	r3, [r2, #52]	; 0x34
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	60bb      	str	r3, [r7, #8]
 8000c4e:	4b08      	ldr	r3, [pc, #32]	; (8000c70 <HAL_PCD_MspInit+0xd8>)
 8000c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c52:	4a07      	ldr	r2, [pc, #28]	; (8000c70 <HAL_PCD_MspInit+0xd8>)
 8000c54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c58:	6453      	str	r3, [r2, #68]	; 0x44
 8000c5a:	4b05      	ldr	r3, [pc, #20]	; (8000c70 <HAL_PCD_MspInit+0xd8>)
 8000c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c62:	60bb      	str	r3, [r7, #8]
 8000c64:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000c66:	bf00      	nop
 8000c68:	3780      	adds	r7, #128	; 0x80
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	40023800 	.word	0x40023800
 8000c74:	40020000 	.word	0x40020000

08000c78 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b08c      	sub	sp, #48	; 0x30
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000c80:	2300      	movs	r3, #0
 8000c82:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000c84:	2300      	movs	r3, #0
 8000c86:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000c88:	2300      	movs	r3, #0
 8000c8a:	60bb      	str	r3, [r7, #8]
 8000c8c:	4b2f      	ldr	r3, [pc, #188]	; (8000d4c <HAL_InitTick+0xd4>)
 8000c8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c90:	4a2e      	ldr	r2, [pc, #184]	; (8000d4c <HAL_InitTick+0xd4>)
 8000c92:	f043 0301 	orr.w	r3, r3, #1
 8000c96:	6453      	str	r3, [r2, #68]	; 0x44
 8000c98:	4b2c      	ldr	r3, [pc, #176]	; (8000d4c <HAL_InitTick+0xd4>)
 8000c9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c9c:	f003 0301 	and.w	r3, r3, #1
 8000ca0:	60bb      	str	r3, [r7, #8]
 8000ca2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ca4:	f107 020c 	add.w	r2, r7, #12
 8000ca8:	f107 0310 	add.w	r3, r7, #16
 8000cac:	4611      	mov	r1, r2
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f000 ffae 	bl	8001c10 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000cb4:	f000 ff98 	bl	8001be8 <HAL_RCC_GetPCLK2Freq>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	005b      	lsls	r3, r3, #1
 8000cbc:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000cbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000cc0:	4a23      	ldr	r2, [pc, #140]	; (8000d50 <HAL_InitTick+0xd8>)
 8000cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8000cc6:	0c9b      	lsrs	r3, r3, #18
 8000cc8:	3b01      	subs	r3, #1
 8000cca:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000ccc:	4b21      	ldr	r3, [pc, #132]	; (8000d54 <HAL_InitTick+0xdc>)
 8000cce:	4a22      	ldr	r2, [pc, #136]	; (8000d58 <HAL_InitTick+0xe0>)
 8000cd0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000cd2:	4b20      	ldr	r3, [pc, #128]	; (8000d54 <HAL_InitTick+0xdc>)
 8000cd4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000cd8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000cda:	4a1e      	ldr	r2, [pc, #120]	; (8000d54 <HAL_InitTick+0xdc>)
 8000cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cde:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000ce0:	4b1c      	ldr	r3, [pc, #112]	; (8000d54 <HAL_InitTick+0xdc>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ce6:	4b1b      	ldr	r3, [pc, #108]	; (8000d54 <HAL_InitTick+0xdc>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cec:	4b19      	ldr	r3, [pc, #100]	; (8000d54 <HAL_InitTick+0xdc>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000cf2:	4818      	ldr	r0, [pc, #96]	; (8000d54 <HAL_InitTick+0xdc>)
 8000cf4:	f001 ffb6 	bl	8002c64 <HAL_TIM_Base_Init>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000cfe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d11b      	bne.n	8000d3e <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000d06:	4813      	ldr	r0, [pc, #76]	; (8000d54 <HAL_InitTick+0xdc>)
 8000d08:	f001 fffc 	bl	8002d04 <HAL_TIM_Base_Start_IT>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000d12:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d111      	bne.n	8000d3e <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000d1a:	2019      	movs	r0, #25
 8000d1c:	f000 fa98 	bl	8001250 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	2b0f      	cmp	r3, #15
 8000d24:	d808      	bhi.n	8000d38 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000d26:	2200      	movs	r2, #0
 8000d28:	6879      	ldr	r1, [r7, #4]
 8000d2a:	2019      	movs	r0, #25
 8000d2c:	f000 fa74 	bl	8001218 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d30:	4a0a      	ldr	r2, [pc, #40]	; (8000d5c <HAL_InitTick+0xe4>)
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	6013      	str	r3, [r2, #0]
 8000d36:	e002      	b.n	8000d3e <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8000d38:	2301      	movs	r3, #1
 8000d3a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000d3e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	3730      	adds	r7, #48	; 0x30
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	40023800 	.word	0x40023800
 8000d50:	431bde83 	.word	0x431bde83
 8000d54:	2000093c 	.word	0x2000093c
 8000d58:	40010000 	.word	0x40010000
 8000d5c:	20000004 	.word	0x20000004

08000d60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d64:	e7fe      	b.n	8000d64 <NMI_Handler+0x4>

08000d66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d66:	b480      	push	{r7}
 8000d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d6a:	e7fe      	b.n	8000d6a <HardFault_Handler+0x4>

08000d6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d70:	e7fe      	b.n	8000d70 <MemManage_Handler+0x4>

08000d72 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d72:	b480      	push	{r7}
 8000d74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d76:	e7fe      	b.n	8000d76 <BusFault_Handler+0x4>

08000d78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d7c:	e7fe      	b.n	8000d7c <UsageFault_Handler+0x4>

08000d7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d7e:	b480      	push	{r7}
 8000d80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d82:	bf00      	nop
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr

08000d8c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000d90:	4802      	ldr	r0, [pc, #8]	; (8000d9c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000d92:	f002 f827 	bl	8002de4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000d96:	bf00      	nop
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	2000093c 	.word	0x2000093c

08000da0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000da4:	4802      	ldr	r0, [pc, #8]	; (8000db0 <TIM2_IRQHandler+0x10>)
 8000da6:	f002 f81d 	bl	8002de4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000daa:	bf00      	nop
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	2000039c 	.word	0x2000039c

08000db4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000db8:	4802      	ldr	r0, [pc, #8]	; (8000dc4 <USART3_IRQHandler+0x10>)
 8000dba:	f002 fd5f 	bl	800387c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000dbe:	bf00      	nop
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	200003e4 	.word	0x200003e4

08000dc8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8000dcc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000dd0:	f000 fca4 	bl	800171c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000dd4:	bf00      	nop
 8000dd6:	bd80      	pop	{r7, pc}

08000dd8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
	return 1;
 8000ddc:	2301      	movs	r3, #1
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	46bd      	mov	sp, r7
 8000de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de6:	4770      	bx	lr

08000de8 <_kill>:

int _kill(int pid, int sig)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
 8000df0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000df2:	f007 fa7d 	bl	80082f0 <__errno>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2216      	movs	r2, #22
 8000dfa:	601a      	str	r2, [r3, #0]
	return -1;
 8000dfc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	3708      	adds	r7, #8
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}

08000e08 <_exit>:

void _exit (int status)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000e10:	f04f 31ff 	mov.w	r1, #4294967295
 8000e14:	6878      	ldr	r0, [r7, #4]
 8000e16:	f7ff ffe7 	bl	8000de8 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000e1a:	e7fe      	b.n	8000e1a <_exit+0x12>

08000e1c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b086      	sub	sp, #24
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	60f8      	str	r0, [r7, #12]
 8000e24:	60b9      	str	r1, [r7, #8]
 8000e26:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e28:	2300      	movs	r3, #0
 8000e2a:	617b      	str	r3, [r7, #20]
 8000e2c:	e00a      	b.n	8000e44 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000e2e:	f3af 8000 	nop.w
 8000e32:	4601      	mov	r1, r0
 8000e34:	68bb      	ldr	r3, [r7, #8]
 8000e36:	1c5a      	adds	r2, r3, #1
 8000e38:	60ba      	str	r2, [r7, #8]
 8000e3a:	b2ca      	uxtb	r2, r1
 8000e3c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	3301      	adds	r3, #1
 8000e42:	617b      	str	r3, [r7, #20]
 8000e44:	697a      	ldr	r2, [r7, #20]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	dbf0      	blt.n	8000e2e <_read+0x12>
	}

return len;
 8000e4c:	687b      	ldr	r3, [r7, #4]
}
 8000e4e:	4618      	mov	r0, r3
 8000e50:	3718      	adds	r7, #24
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}

08000e56 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e56:	b580      	push	{r7, lr}
 8000e58:	b086      	sub	sp, #24
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	60f8      	str	r0, [r7, #12]
 8000e5e:	60b9      	str	r1, [r7, #8]
 8000e60:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e62:	2300      	movs	r3, #0
 8000e64:	617b      	str	r3, [r7, #20]
 8000e66:	e009      	b.n	8000e7c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000e68:	68bb      	ldr	r3, [r7, #8]
 8000e6a:	1c5a      	adds	r2, r3, #1
 8000e6c:	60ba      	str	r2, [r7, #8]
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	4618      	mov	r0, r3
 8000e72:	f006 f813 	bl	8006e9c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	3301      	adds	r3, #1
 8000e7a:	617b      	str	r3, [r7, #20]
 8000e7c:	697a      	ldr	r2, [r7, #20]
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	429a      	cmp	r2, r3
 8000e82:	dbf1      	blt.n	8000e68 <_write+0x12>
	}
	return len;
 8000e84:	687b      	ldr	r3, [r7, #4]
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	3718      	adds	r7, #24
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}

08000e8e <_close>:

int _close(int file)
{
 8000e8e:	b480      	push	{r7}
 8000e90:	b083      	sub	sp, #12
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	6078      	str	r0, [r7, #4]
	return -1;
 8000e96:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	370c      	adds	r7, #12
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr

08000ea6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ea6:	b480      	push	{r7}
 8000ea8:	b083      	sub	sp, #12
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	6078      	str	r0, [r7, #4]
 8000eae:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000eb6:	605a      	str	r2, [r3, #4]
	return 0;
 8000eb8:	2300      	movs	r3, #0
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	370c      	adds	r7, #12
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr

08000ec6 <_isatty>:

int _isatty(int file)
{
 8000ec6:	b480      	push	{r7}
 8000ec8:	b083      	sub	sp, #12
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	6078      	str	r0, [r7, #4]
	return 1;
 8000ece:	2301      	movs	r3, #1
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	370c      	adds	r7, #12
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr

08000edc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b085      	sub	sp, #20
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	60f8      	str	r0, [r7, #12]
 8000ee4:	60b9      	str	r1, [r7, #8]
 8000ee6:	607a      	str	r2, [r7, #4]
	return 0;
 8000ee8:	2300      	movs	r3, #0
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	3714      	adds	r7, #20
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
	...

08000ef8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b086      	sub	sp, #24
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f00:	4a14      	ldr	r2, [pc, #80]	; (8000f54 <_sbrk+0x5c>)
 8000f02:	4b15      	ldr	r3, [pc, #84]	; (8000f58 <_sbrk+0x60>)
 8000f04:	1ad3      	subs	r3, r2, r3
 8000f06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f0c:	4b13      	ldr	r3, [pc, #76]	; (8000f5c <_sbrk+0x64>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d102      	bne.n	8000f1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f14:	4b11      	ldr	r3, [pc, #68]	; (8000f5c <_sbrk+0x64>)
 8000f16:	4a12      	ldr	r2, [pc, #72]	; (8000f60 <_sbrk+0x68>)
 8000f18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f1a:	4b10      	ldr	r3, [pc, #64]	; (8000f5c <_sbrk+0x64>)
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	4413      	add	r3, r2
 8000f22:	693a      	ldr	r2, [r7, #16]
 8000f24:	429a      	cmp	r2, r3
 8000f26:	d207      	bcs.n	8000f38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f28:	f007 f9e2 	bl	80082f0 <__errno>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	220c      	movs	r2, #12
 8000f30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f32:	f04f 33ff 	mov.w	r3, #4294967295
 8000f36:	e009      	b.n	8000f4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f38:	4b08      	ldr	r3, [pc, #32]	; (8000f5c <_sbrk+0x64>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f3e:	4b07      	ldr	r3, [pc, #28]	; (8000f5c <_sbrk+0x64>)
 8000f40:	681a      	ldr	r2, [r3, #0]
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	4413      	add	r3, r2
 8000f46:	4a05      	ldr	r2, [pc, #20]	; (8000f5c <_sbrk+0x64>)
 8000f48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f4a:	68fb      	ldr	r3, [r7, #12]
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	3718      	adds	r7, #24
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	20020000 	.word	0x20020000
 8000f58:	00000400 	.word	0x00000400
 8000f5c:	20000984 	.word	0x20000984
 8000f60:	20004e18 	.word	0x20004e18

08000f64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f68:	4b06      	ldr	r3, [pc, #24]	; (8000f84 <SystemInit+0x20>)
 8000f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f6e:	4a05      	ldr	r2, [pc, #20]	; (8000f84 <SystemInit+0x20>)
 8000f70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f74:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f78:	bf00      	nop
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	e000ed00 	.word	0xe000ed00

08000f88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000f88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fc0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f8c:	480d      	ldr	r0, [pc, #52]	; (8000fc4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000f8e:	490e      	ldr	r1, [pc, #56]	; (8000fc8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000f90:	4a0e      	ldr	r2, [pc, #56]	; (8000fcc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000f92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f94:	e002      	b.n	8000f9c <LoopCopyDataInit>

08000f96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f9a:	3304      	adds	r3, #4

08000f9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fa0:	d3f9      	bcc.n	8000f96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fa2:	4a0b      	ldr	r2, [pc, #44]	; (8000fd0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000fa4:	4c0b      	ldr	r4, [pc, #44]	; (8000fd4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000fa6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fa8:	e001      	b.n	8000fae <LoopFillZerobss>

08000faa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000faa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fac:	3204      	adds	r2, #4

08000fae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fb0:	d3fb      	bcc.n	8000faa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000fb2:	f7ff ffd7 	bl	8000f64 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000fb6:	f007 f9a1 	bl	80082fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fba:	f7ff fb11 	bl	80005e0 <main>
  bx  lr    
 8000fbe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000fc0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000fc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fc8:	200000d0 	.word	0x200000d0
  ldr r2, =_sidata
 8000fcc:	08009164 	.word	0x08009164
  ldr r2, =_sbss
 8000fd0:	200000d0 	.word	0x200000d0
  ldr r4, =_ebss
 8000fd4:	20004e14 	.word	0x20004e14

08000fd8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fd8:	e7fe      	b.n	8000fd8 <ADC_IRQHandler>
	...

08000fdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fe0:	4b0e      	ldr	r3, [pc, #56]	; (800101c <HAL_Init+0x40>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a0d      	ldr	r2, [pc, #52]	; (800101c <HAL_Init+0x40>)
 8000fe6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fec:	4b0b      	ldr	r3, [pc, #44]	; (800101c <HAL_Init+0x40>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a0a      	ldr	r2, [pc, #40]	; (800101c <HAL_Init+0x40>)
 8000ff2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ff6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ff8:	4b08      	ldr	r3, [pc, #32]	; (800101c <HAL_Init+0x40>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4a07      	ldr	r2, [pc, #28]	; (800101c <HAL_Init+0x40>)
 8000ffe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001002:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001004:	2003      	movs	r0, #3
 8001006:	f000 f8fc 	bl	8001202 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800100a:	200f      	movs	r0, #15
 800100c:	f7ff fe34 	bl	8000c78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001010:	f7ff fd20 	bl	8000a54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001014:	2300      	movs	r3, #0
}
 8001016:	4618      	mov	r0, r3
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	40023c00 	.word	0x40023c00

08001020 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001024:	4b06      	ldr	r3, [pc, #24]	; (8001040 <HAL_IncTick+0x20>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	461a      	mov	r2, r3
 800102a:	4b06      	ldr	r3, [pc, #24]	; (8001044 <HAL_IncTick+0x24>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4413      	add	r3, r2
 8001030:	4a04      	ldr	r2, [pc, #16]	; (8001044 <HAL_IncTick+0x24>)
 8001032:	6013      	str	r3, [r2, #0]
}
 8001034:	bf00      	nop
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop
 8001040:	20000008 	.word	0x20000008
 8001044:	20000988 	.word	0x20000988

08001048 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  return uwTick;
 800104c:	4b03      	ldr	r3, [pc, #12]	; (800105c <HAL_GetTick+0x14>)
 800104e:	681b      	ldr	r3, [r3, #0]
}
 8001050:	4618      	mov	r0, r3
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	20000988 	.word	0x20000988

08001060 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001068:	f7ff ffee 	bl	8001048 <HAL_GetTick>
 800106c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001078:	d005      	beq.n	8001086 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800107a:	4b0a      	ldr	r3, [pc, #40]	; (80010a4 <HAL_Delay+0x44>)
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	461a      	mov	r2, r3
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	4413      	add	r3, r2
 8001084:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001086:	bf00      	nop
 8001088:	f7ff ffde 	bl	8001048 <HAL_GetTick>
 800108c:	4602      	mov	r2, r0
 800108e:	68bb      	ldr	r3, [r7, #8]
 8001090:	1ad3      	subs	r3, r2, r3
 8001092:	68fa      	ldr	r2, [r7, #12]
 8001094:	429a      	cmp	r2, r3
 8001096:	d8f7      	bhi.n	8001088 <HAL_Delay+0x28>
  {
  }
}
 8001098:	bf00      	nop
 800109a:	bf00      	nop
 800109c:	3710      	adds	r7, #16
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	20000008 	.word	0x20000008

080010a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b085      	sub	sp, #20
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	f003 0307 	and.w	r3, r3, #7
 80010b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010b8:	4b0c      	ldr	r3, [pc, #48]	; (80010ec <__NVIC_SetPriorityGrouping+0x44>)
 80010ba:	68db      	ldr	r3, [r3, #12]
 80010bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010be:	68ba      	ldr	r2, [r7, #8]
 80010c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010c4:	4013      	ands	r3, r2
 80010c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010cc:	68bb      	ldr	r3, [r7, #8]
 80010ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010da:	4a04      	ldr	r2, [pc, #16]	; (80010ec <__NVIC_SetPriorityGrouping+0x44>)
 80010dc:	68bb      	ldr	r3, [r7, #8]
 80010de:	60d3      	str	r3, [r2, #12]
}
 80010e0:	bf00      	nop
 80010e2:	3714      	adds	r7, #20
 80010e4:	46bd      	mov	sp, r7
 80010e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ea:	4770      	bx	lr
 80010ec:	e000ed00 	.word	0xe000ed00

080010f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010f4:	4b04      	ldr	r3, [pc, #16]	; (8001108 <__NVIC_GetPriorityGrouping+0x18>)
 80010f6:	68db      	ldr	r3, [r3, #12]
 80010f8:	0a1b      	lsrs	r3, r3, #8
 80010fa:	f003 0307 	and.w	r3, r3, #7
}
 80010fe:	4618      	mov	r0, r3
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr
 8001108:	e000ed00 	.word	0xe000ed00

0800110c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800110c:	b480      	push	{r7}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0
 8001112:	4603      	mov	r3, r0
 8001114:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800111a:	2b00      	cmp	r3, #0
 800111c:	db0b      	blt.n	8001136 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800111e:	79fb      	ldrb	r3, [r7, #7]
 8001120:	f003 021f 	and.w	r2, r3, #31
 8001124:	4907      	ldr	r1, [pc, #28]	; (8001144 <__NVIC_EnableIRQ+0x38>)
 8001126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800112a:	095b      	lsrs	r3, r3, #5
 800112c:	2001      	movs	r0, #1
 800112e:	fa00 f202 	lsl.w	r2, r0, r2
 8001132:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001136:	bf00      	nop
 8001138:	370c      	adds	r7, #12
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	e000e100 	.word	0xe000e100

08001148 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001148:	b480      	push	{r7}
 800114a:	b083      	sub	sp, #12
 800114c:	af00      	add	r7, sp, #0
 800114e:	4603      	mov	r3, r0
 8001150:	6039      	str	r1, [r7, #0]
 8001152:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001154:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001158:	2b00      	cmp	r3, #0
 800115a:	db0a      	blt.n	8001172 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	b2da      	uxtb	r2, r3
 8001160:	490c      	ldr	r1, [pc, #48]	; (8001194 <__NVIC_SetPriority+0x4c>)
 8001162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001166:	0112      	lsls	r2, r2, #4
 8001168:	b2d2      	uxtb	r2, r2
 800116a:	440b      	add	r3, r1
 800116c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001170:	e00a      	b.n	8001188 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	b2da      	uxtb	r2, r3
 8001176:	4908      	ldr	r1, [pc, #32]	; (8001198 <__NVIC_SetPriority+0x50>)
 8001178:	79fb      	ldrb	r3, [r7, #7]
 800117a:	f003 030f 	and.w	r3, r3, #15
 800117e:	3b04      	subs	r3, #4
 8001180:	0112      	lsls	r2, r2, #4
 8001182:	b2d2      	uxtb	r2, r2
 8001184:	440b      	add	r3, r1
 8001186:	761a      	strb	r2, [r3, #24]
}
 8001188:	bf00      	nop
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr
 8001194:	e000e100 	.word	0xe000e100
 8001198:	e000ed00 	.word	0xe000ed00

0800119c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800119c:	b480      	push	{r7}
 800119e:	b089      	sub	sp, #36	; 0x24
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	60f8      	str	r0, [r7, #12]
 80011a4:	60b9      	str	r1, [r7, #8]
 80011a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	f003 0307 	and.w	r3, r3, #7
 80011ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011b0:	69fb      	ldr	r3, [r7, #28]
 80011b2:	f1c3 0307 	rsb	r3, r3, #7
 80011b6:	2b04      	cmp	r3, #4
 80011b8:	bf28      	it	cs
 80011ba:	2304      	movcs	r3, #4
 80011bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	3304      	adds	r3, #4
 80011c2:	2b06      	cmp	r3, #6
 80011c4:	d902      	bls.n	80011cc <NVIC_EncodePriority+0x30>
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	3b03      	subs	r3, #3
 80011ca:	e000      	b.n	80011ce <NVIC_EncodePriority+0x32>
 80011cc:	2300      	movs	r3, #0
 80011ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011d0:	f04f 32ff 	mov.w	r2, #4294967295
 80011d4:	69bb      	ldr	r3, [r7, #24]
 80011d6:	fa02 f303 	lsl.w	r3, r2, r3
 80011da:	43da      	mvns	r2, r3
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	401a      	ands	r2, r3
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011e4:	f04f 31ff 	mov.w	r1, #4294967295
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	fa01 f303 	lsl.w	r3, r1, r3
 80011ee:	43d9      	mvns	r1, r3
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011f4:	4313      	orrs	r3, r2
         );
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3724      	adds	r7, #36	; 0x24
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr

08001202 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001202:	b580      	push	{r7, lr}
 8001204:	b082      	sub	sp, #8
 8001206:	af00      	add	r7, sp, #0
 8001208:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f7ff ff4c 	bl	80010a8 <__NVIC_SetPriorityGrouping>
}
 8001210:	bf00      	nop
 8001212:	3708      	adds	r7, #8
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}

08001218 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001218:	b580      	push	{r7, lr}
 800121a:	b086      	sub	sp, #24
 800121c:	af00      	add	r7, sp, #0
 800121e:	4603      	mov	r3, r0
 8001220:	60b9      	str	r1, [r7, #8]
 8001222:	607a      	str	r2, [r7, #4]
 8001224:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001226:	2300      	movs	r3, #0
 8001228:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800122a:	f7ff ff61 	bl	80010f0 <__NVIC_GetPriorityGrouping>
 800122e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001230:	687a      	ldr	r2, [r7, #4]
 8001232:	68b9      	ldr	r1, [r7, #8]
 8001234:	6978      	ldr	r0, [r7, #20]
 8001236:	f7ff ffb1 	bl	800119c <NVIC_EncodePriority>
 800123a:	4602      	mov	r2, r0
 800123c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001240:	4611      	mov	r1, r2
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff ff80 	bl	8001148 <__NVIC_SetPriority>
}
 8001248:	bf00      	nop
 800124a:	3718      	adds	r7, #24
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800125a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800125e:	4618      	mov	r0, r3
 8001260:	f7ff ff54 	bl	800110c <__NVIC_EnableIRQ>
}
 8001264:	bf00      	nop
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}

0800126c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b084      	sub	sp, #16
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001278:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800127a:	f7ff fee5 	bl	8001048 <HAL_GetTick>
 800127e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001286:	b2db      	uxtb	r3, r3
 8001288:	2b02      	cmp	r3, #2
 800128a:	d008      	beq.n	800129e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2280      	movs	r2, #128	; 0x80
 8001290:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	2200      	movs	r2, #0
 8001296:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e052      	b.n	8001344 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f022 0216 	bic.w	r2, r2, #22
 80012ac:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	695a      	ldr	r2, [r3, #20]
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80012bc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d103      	bne.n	80012ce <HAL_DMA_Abort+0x62>
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d007      	beq.n	80012de <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f022 0208 	bic.w	r2, r2, #8
 80012dc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f022 0201 	bic.w	r2, r2, #1
 80012ec:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80012ee:	e013      	b.n	8001318 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80012f0:	f7ff feaa 	bl	8001048 <HAL_GetTick>
 80012f4:	4602      	mov	r2, r0
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	1ad3      	subs	r3, r2, r3
 80012fa:	2b05      	cmp	r3, #5
 80012fc:	d90c      	bls.n	8001318 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2220      	movs	r2, #32
 8001302:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	2203      	movs	r2, #3
 8001308:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2200      	movs	r2, #0
 8001310:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001314:	2303      	movs	r3, #3
 8001316:	e015      	b.n	8001344 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f003 0301 	and.w	r3, r3, #1
 8001322:	2b00      	cmp	r3, #0
 8001324:	d1e4      	bne.n	80012f0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800132a:	223f      	movs	r2, #63	; 0x3f
 800132c:	409a      	lsls	r2, r3
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	2201      	movs	r2, #1
 8001336:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2200      	movs	r2, #0
 800133e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001342:	2300      	movs	r3, #0
}
 8001344:	4618      	mov	r0, r3
 8001346:	3710      	adds	r7, #16
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}

0800134c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800135a:	b2db      	uxtb	r3, r3
 800135c:	2b02      	cmp	r3, #2
 800135e:	d004      	beq.n	800136a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	2280      	movs	r2, #128	; 0x80
 8001364:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001366:	2301      	movs	r3, #1
 8001368:	e00c      	b.n	8001384 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2205      	movs	r2, #5
 800136e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	681a      	ldr	r2, [r3, #0]
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f022 0201 	bic.w	r2, r2, #1
 8001380:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001382:	2300      	movs	r3, #0
}
 8001384:	4618      	mov	r0, r3
 8001386:	370c      	adds	r7, #12
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr

08001390 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001390:	b480      	push	{r7}
 8001392:	b089      	sub	sp, #36	; 0x24
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800139a:	2300      	movs	r3, #0
 800139c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800139e:	2300      	movs	r3, #0
 80013a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80013a2:	2300      	movs	r3, #0
 80013a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013a6:	2300      	movs	r3, #0
 80013a8:	61fb      	str	r3, [r7, #28]
 80013aa:	e165      	b.n	8001678 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80013ac:	2201      	movs	r2, #1
 80013ae:	69fb      	ldr	r3, [r7, #28]
 80013b0:	fa02 f303 	lsl.w	r3, r2, r3
 80013b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	697a      	ldr	r2, [r7, #20]
 80013bc:	4013      	ands	r3, r2
 80013be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80013c0:	693a      	ldr	r2, [r7, #16]
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	429a      	cmp	r2, r3
 80013c6:	f040 8154 	bne.w	8001672 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	f003 0303 	and.w	r3, r3, #3
 80013d2:	2b01      	cmp	r3, #1
 80013d4:	d005      	beq.n	80013e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80013de:	2b02      	cmp	r3, #2
 80013e0:	d130      	bne.n	8001444 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	689b      	ldr	r3, [r3, #8]
 80013e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80013e8:	69fb      	ldr	r3, [r7, #28]
 80013ea:	005b      	lsls	r3, r3, #1
 80013ec:	2203      	movs	r2, #3
 80013ee:	fa02 f303 	lsl.w	r3, r2, r3
 80013f2:	43db      	mvns	r3, r3
 80013f4:	69ba      	ldr	r2, [r7, #24]
 80013f6:	4013      	ands	r3, r2
 80013f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	68da      	ldr	r2, [r3, #12]
 80013fe:	69fb      	ldr	r3, [r7, #28]
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	fa02 f303 	lsl.w	r3, r2, r3
 8001406:	69ba      	ldr	r2, [r7, #24]
 8001408:	4313      	orrs	r3, r2
 800140a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	69ba      	ldr	r2, [r7, #24]
 8001410:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001418:	2201      	movs	r2, #1
 800141a:	69fb      	ldr	r3, [r7, #28]
 800141c:	fa02 f303 	lsl.w	r3, r2, r3
 8001420:	43db      	mvns	r3, r3
 8001422:	69ba      	ldr	r2, [r7, #24]
 8001424:	4013      	ands	r3, r2
 8001426:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	091b      	lsrs	r3, r3, #4
 800142e:	f003 0201 	and.w	r2, r3, #1
 8001432:	69fb      	ldr	r3, [r7, #28]
 8001434:	fa02 f303 	lsl.w	r3, r2, r3
 8001438:	69ba      	ldr	r2, [r7, #24]
 800143a:	4313      	orrs	r3, r2
 800143c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	69ba      	ldr	r2, [r7, #24]
 8001442:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	f003 0303 	and.w	r3, r3, #3
 800144c:	2b03      	cmp	r3, #3
 800144e:	d017      	beq.n	8001480 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	68db      	ldr	r3, [r3, #12]
 8001454:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001456:	69fb      	ldr	r3, [r7, #28]
 8001458:	005b      	lsls	r3, r3, #1
 800145a:	2203      	movs	r2, #3
 800145c:	fa02 f303 	lsl.w	r3, r2, r3
 8001460:	43db      	mvns	r3, r3
 8001462:	69ba      	ldr	r2, [r7, #24]
 8001464:	4013      	ands	r3, r2
 8001466:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	689a      	ldr	r2, [r3, #8]
 800146c:	69fb      	ldr	r3, [r7, #28]
 800146e:	005b      	lsls	r3, r3, #1
 8001470:	fa02 f303 	lsl.w	r3, r2, r3
 8001474:	69ba      	ldr	r2, [r7, #24]
 8001476:	4313      	orrs	r3, r2
 8001478:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	69ba      	ldr	r2, [r7, #24]
 800147e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	f003 0303 	and.w	r3, r3, #3
 8001488:	2b02      	cmp	r3, #2
 800148a:	d123      	bne.n	80014d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800148c:	69fb      	ldr	r3, [r7, #28]
 800148e:	08da      	lsrs	r2, r3, #3
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	3208      	adds	r2, #8
 8001494:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001498:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800149a:	69fb      	ldr	r3, [r7, #28]
 800149c:	f003 0307 	and.w	r3, r3, #7
 80014a0:	009b      	lsls	r3, r3, #2
 80014a2:	220f      	movs	r2, #15
 80014a4:	fa02 f303 	lsl.w	r3, r2, r3
 80014a8:	43db      	mvns	r3, r3
 80014aa:	69ba      	ldr	r2, [r7, #24]
 80014ac:	4013      	ands	r3, r2
 80014ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	691a      	ldr	r2, [r3, #16]
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	f003 0307 	and.w	r3, r3, #7
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	fa02 f303 	lsl.w	r3, r2, r3
 80014c0:	69ba      	ldr	r2, [r7, #24]
 80014c2:	4313      	orrs	r3, r2
 80014c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80014c6:	69fb      	ldr	r3, [r7, #28]
 80014c8:	08da      	lsrs	r2, r3, #3
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	3208      	adds	r2, #8
 80014ce:	69b9      	ldr	r1, [r7, #24]
 80014d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80014da:	69fb      	ldr	r3, [r7, #28]
 80014dc:	005b      	lsls	r3, r3, #1
 80014de:	2203      	movs	r2, #3
 80014e0:	fa02 f303 	lsl.w	r3, r2, r3
 80014e4:	43db      	mvns	r3, r3
 80014e6:	69ba      	ldr	r2, [r7, #24]
 80014e8:	4013      	ands	r3, r2
 80014ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f003 0203 	and.w	r2, r3, #3
 80014f4:	69fb      	ldr	r3, [r7, #28]
 80014f6:	005b      	lsls	r3, r3, #1
 80014f8:	fa02 f303 	lsl.w	r3, r2, r3
 80014fc:	69ba      	ldr	r2, [r7, #24]
 80014fe:	4313      	orrs	r3, r2
 8001500:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	69ba      	ldr	r2, [r7, #24]
 8001506:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001510:	2b00      	cmp	r3, #0
 8001512:	f000 80ae 	beq.w	8001672 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001516:	2300      	movs	r3, #0
 8001518:	60fb      	str	r3, [r7, #12]
 800151a:	4b5d      	ldr	r3, [pc, #372]	; (8001690 <HAL_GPIO_Init+0x300>)
 800151c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800151e:	4a5c      	ldr	r2, [pc, #368]	; (8001690 <HAL_GPIO_Init+0x300>)
 8001520:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001524:	6453      	str	r3, [r2, #68]	; 0x44
 8001526:	4b5a      	ldr	r3, [pc, #360]	; (8001690 <HAL_GPIO_Init+0x300>)
 8001528:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800152a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800152e:	60fb      	str	r3, [r7, #12]
 8001530:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001532:	4a58      	ldr	r2, [pc, #352]	; (8001694 <HAL_GPIO_Init+0x304>)
 8001534:	69fb      	ldr	r3, [r7, #28]
 8001536:	089b      	lsrs	r3, r3, #2
 8001538:	3302      	adds	r3, #2
 800153a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800153e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001540:	69fb      	ldr	r3, [r7, #28]
 8001542:	f003 0303 	and.w	r3, r3, #3
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	220f      	movs	r2, #15
 800154a:	fa02 f303 	lsl.w	r3, r2, r3
 800154e:	43db      	mvns	r3, r3
 8001550:	69ba      	ldr	r2, [r7, #24]
 8001552:	4013      	ands	r3, r2
 8001554:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4a4f      	ldr	r2, [pc, #316]	; (8001698 <HAL_GPIO_Init+0x308>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d025      	beq.n	80015aa <HAL_GPIO_Init+0x21a>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	4a4e      	ldr	r2, [pc, #312]	; (800169c <HAL_GPIO_Init+0x30c>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d01f      	beq.n	80015a6 <HAL_GPIO_Init+0x216>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4a4d      	ldr	r2, [pc, #308]	; (80016a0 <HAL_GPIO_Init+0x310>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d019      	beq.n	80015a2 <HAL_GPIO_Init+0x212>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4a4c      	ldr	r2, [pc, #304]	; (80016a4 <HAL_GPIO_Init+0x314>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d013      	beq.n	800159e <HAL_GPIO_Init+0x20e>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	4a4b      	ldr	r2, [pc, #300]	; (80016a8 <HAL_GPIO_Init+0x318>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d00d      	beq.n	800159a <HAL_GPIO_Init+0x20a>
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4a4a      	ldr	r2, [pc, #296]	; (80016ac <HAL_GPIO_Init+0x31c>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d007      	beq.n	8001596 <HAL_GPIO_Init+0x206>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	4a49      	ldr	r2, [pc, #292]	; (80016b0 <HAL_GPIO_Init+0x320>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d101      	bne.n	8001592 <HAL_GPIO_Init+0x202>
 800158e:	2306      	movs	r3, #6
 8001590:	e00c      	b.n	80015ac <HAL_GPIO_Init+0x21c>
 8001592:	2307      	movs	r3, #7
 8001594:	e00a      	b.n	80015ac <HAL_GPIO_Init+0x21c>
 8001596:	2305      	movs	r3, #5
 8001598:	e008      	b.n	80015ac <HAL_GPIO_Init+0x21c>
 800159a:	2304      	movs	r3, #4
 800159c:	e006      	b.n	80015ac <HAL_GPIO_Init+0x21c>
 800159e:	2303      	movs	r3, #3
 80015a0:	e004      	b.n	80015ac <HAL_GPIO_Init+0x21c>
 80015a2:	2302      	movs	r3, #2
 80015a4:	e002      	b.n	80015ac <HAL_GPIO_Init+0x21c>
 80015a6:	2301      	movs	r3, #1
 80015a8:	e000      	b.n	80015ac <HAL_GPIO_Init+0x21c>
 80015aa:	2300      	movs	r3, #0
 80015ac:	69fa      	ldr	r2, [r7, #28]
 80015ae:	f002 0203 	and.w	r2, r2, #3
 80015b2:	0092      	lsls	r2, r2, #2
 80015b4:	4093      	lsls	r3, r2
 80015b6:	69ba      	ldr	r2, [r7, #24]
 80015b8:	4313      	orrs	r3, r2
 80015ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80015bc:	4935      	ldr	r1, [pc, #212]	; (8001694 <HAL_GPIO_Init+0x304>)
 80015be:	69fb      	ldr	r3, [r7, #28]
 80015c0:	089b      	lsrs	r3, r3, #2
 80015c2:	3302      	adds	r3, #2
 80015c4:	69ba      	ldr	r2, [r7, #24]
 80015c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80015ca:	4b3a      	ldr	r3, [pc, #232]	; (80016b4 <HAL_GPIO_Init+0x324>)
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015d0:	693b      	ldr	r3, [r7, #16]
 80015d2:	43db      	mvns	r3, r3
 80015d4:	69ba      	ldr	r2, [r7, #24]
 80015d6:	4013      	ands	r3, r2
 80015d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d003      	beq.n	80015ee <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80015e6:	69ba      	ldr	r2, [r7, #24]
 80015e8:	693b      	ldr	r3, [r7, #16]
 80015ea:	4313      	orrs	r3, r2
 80015ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80015ee:	4a31      	ldr	r2, [pc, #196]	; (80016b4 <HAL_GPIO_Init+0x324>)
 80015f0:	69bb      	ldr	r3, [r7, #24]
 80015f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80015f4:	4b2f      	ldr	r3, [pc, #188]	; (80016b4 <HAL_GPIO_Init+0x324>)
 80015f6:	68db      	ldr	r3, [r3, #12]
 80015f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015fa:	693b      	ldr	r3, [r7, #16]
 80015fc:	43db      	mvns	r3, r3
 80015fe:	69ba      	ldr	r2, [r7, #24]
 8001600:	4013      	ands	r3, r2
 8001602:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800160c:	2b00      	cmp	r3, #0
 800160e:	d003      	beq.n	8001618 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001610:	69ba      	ldr	r2, [r7, #24]
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	4313      	orrs	r3, r2
 8001616:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001618:	4a26      	ldr	r2, [pc, #152]	; (80016b4 <HAL_GPIO_Init+0x324>)
 800161a:	69bb      	ldr	r3, [r7, #24]
 800161c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800161e:	4b25      	ldr	r3, [pc, #148]	; (80016b4 <HAL_GPIO_Init+0x324>)
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	43db      	mvns	r3, r3
 8001628:	69ba      	ldr	r2, [r7, #24]
 800162a:	4013      	ands	r3, r2
 800162c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001636:	2b00      	cmp	r3, #0
 8001638:	d003      	beq.n	8001642 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800163a:	69ba      	ldr	r2, [r7, #24]
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	4313      	orrs	r3, r2
 8001640:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001642:	4a1c      	ldr	r2, [pc, #112]	; (80016b4 <HAL_GPIO_Init+0x324>)
 8001644:	69bb      	ldr	r3, [r7, #24]
 8001646:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001648:	4b1a      	ldr	r3, [pc, #104]	; (80016b4 <HAL_GPIO_Init+0x324>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	43db      	mvns	r3, r3
 8001652:	69ba      	ldr	r2, [r7, #24]
 8001654:	4013      	ands	r3, r2
 8001656:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001660:	2b00      	cmp	r3, #0
 8001662:	d003      	beq.n	800166c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001664:	69ba      	ldr	r2, [r7, #24]
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	4313      	orrs	r3, r2
 800166a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800166c:	4a11      	ldr	r2, [pc, #68]	; (80016b4 <HAL_GPIO_Init+0x324>)
 800166e:	69bb      	ldr	r3, [r7, #24]
 8001670:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001672:	69fb      	ldr	r3, [r7, #28]
 8001674:	3301      	adds	r3, #1
 8001676:	61fb      	str	r3, [r7, #28]
 8001678:	69fb      	ldr	r3, [r7, #28]
 800167a:	2b0f      	cmp	r3, #15
 800167c:	f67f ae96 	bls.w	80013ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001680:	bf00      	nop
 8001682:	bf00      	nop
 8001684:	3724      	adds	r7, #36	; 0x24
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	40023800 	.word	0x40023800
 8001694:	40013800 	.word	0x40013800
 8001698:	40020000 	.word	0x40020000
 800169c:	40020400 	.word	0x40020400
 80016a0:	40020800 	.word	0x40020800
 80016a4:	40020c00 	.word	0x40020c00
 80016a8:	40021000 	.word	0x40021000
 80016ac:	40021400 	.word	0x40021400
 80016b0:	40021800 	.word	0x40021800
 80016b4:	40013c00 	.word	0x40013c00

080016b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b085      	sub	sp, #20
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	460b      	mov	r3, r1
 80016c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	691a      	ldr	r2, [r3, #16]
 80016c8:	887b      	ldrh	r3, [r7, #2]
 80016ca:	4013      	ands	r3, r2
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d002      	beq.n	80016d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80016d0:	2301      	movs	r3, #1
 80016d2:	73fb      	strb	r3, [r7, #15]
 80016d4:	e001      	b.n	80016da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80016d6:	2300      	movs	r3, #0
 80016d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80016da:	7bfb      	ldrb	r3, [r7, #15]
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3714      	adds	r7, #20
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr

080016e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
 80016f0:	460b      	mov	r3, r1
 80016f2:	807b      	strh	r3, [r7, #2]
 80016f4:	4613      	mov	r3, r2
 80016f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80016f8:	787b      	ldrb	r3, [r7, #1]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d003      	beq.n	8001706 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016fe:	887a      	ldrh	r2, [r7, #2]
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001704:	e003      	b.n	800170e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001706:	887b      	ldrh	r3, [r7, #2]
 8001708:	041a      	lsls	r2, r3, #16
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	619a      	str	r2, [r3, #24]
}
 800170e:	bf00      	nop
 8001710:	370c      	adds	r7, #12
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr
	...

0800171c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	4603      	mov	r3, r0
 8001724:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001726:	4b08      	ldr	r3, [pc, #32]	; (8001748 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001728:	695a      	ldr	r2, [r3, #20]
 800172a:	88fb      	ldrh	r3, [r7, #6]
 800172c:	4013      	ands	r3, r2
 800172e:	2b00      	cmp	r3, #0
 8001730:	d006      	beq.n	8001740 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001732:	4a05      	ldr	r2, [pc, #20]	; (8001748 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001734:	88fb      	ldrh	r3, [r7, #6]
 8001736:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001738:	88fb      	ldrh	r3, [r7, #6]
 800173a:	4618      	mov	r0, r3
 800173c:	f005 fbf6 	bl	8006f2c <HAL_GPIO_EXTI_Callback>
  }
}
 8001740:	bf00      	nop
 8001742:	3708      	adds	r7, #8
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	40013c00 	.word	0x40013c00

0800174c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800174c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800174e:	b08f      	sub	sp, #60	; 0x3c
 8001750:	af0a      	add	r7, sp, #40	; 0x28
 8001752:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d101      	bne.n	800175e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
 800175c:	e116      	b.n	800198c <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800176a:	b2db      	uxtb	r3, r3
 800176c:	2b00      	cmp	r3, #0
 800176e:	d106      	bne.n	800177e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2200      	movs	r2, #0
 8001774:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	f7ff fa0d 	bl	8000b98 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2203      	movs	r2, #3
 8001782:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001786:	68bb      	ldr	r3, [r7, #8]
 8001788:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800178a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800178e:	2b00      	cmp	r3, #0
 8001790:	d102      	bne.n	8001798 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2200      	movs	r2, #0
 8001796:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4618      	mov	r0, r3
 800179e:	f003 f820 	bl	80047e2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	603b      	str	r3, [r7, #0]
 80017a8:	687e      	ldr	r6, [r7, #4]
 80017aa:	466d      	mov	r5, sp
 80017ac:	f106 0410 	add.w	r4, r6, #16
 80017b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017b8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80017bc:	e885 0003 	stmia.w	r5, {r0, r1}
 80017c0:	1d33      	adds	r3, r6, #4
 80017c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017c4:	6838      	ldr	r0, [r7, #0]
 80017c6:	f002 ffab 	bl	8004720 <USB_CoreInit>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d005      	beq.n	80017dc <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2202      	movs	r2, #2
 80017d4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80017d8:	2301      	movs	r3, #1
 80017da:	e0d7      	b.n	800198c <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	2100      	movs	r1, #0
 80017e2:	4618      	mov	r0, r3
 80017e4:	f003 f80e 	bl	8004804 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80017e8:	2300      	movs	r3, #0
 80017ea:	73fb      	strb	r3, [r7, #15]
 80017ec:	e04a      	b.n	8001884 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80017ee:	7bfa      	ldrb	r2, [r7, #15]
 80017f0:	6879      	ldr	r1, [r7, #4]
 80017f2:	4613      	mov	r3, r2
 80017f4:	00db      	lsls	r3, r3, #3
 80017f6:	4413      	add	r3, r2
 80017f8:	009b      	lsls	r3, r3, #2
 80017fa:	440b      	add	r3, r1
 80017fc:	333d      	adds	r3, #61	; 0x3d
 80017fe:	2201      	movs	r2, #1
 8001800:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001802:	7bfa      	ldrb	r2, [r7, #15]
 8001804:	6879      	ldr	r1, [r7, #4]
 8001806:	4613      	mov	r3, r2
 8001808:	00db      	lsls	r3, r3, #3
 800180a:	4413      	add	r3, r2
 800180c:	009b      	lsls	r3, r3, #2
 800180e:	440b      	add	r3, r1
 8001810:	333c      	adds	r3, #60	; 0x3c
 8001812:	7bfa      	ldrb	r2, [r7, #15]
 8001814:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001816:	7bfa      	ldrb	r2, [r7, #15]
 8001818:	7bfb      	ldrb	r3, [r7, #15]
 800181a:	b298      	uxth	r0, r3
 800181c:	6879      	ldr	r1, [r7, #4]
 800181e:	4613      	mov	r3, r2
 8001820:	00db      	lsls	r3, r3, #3
 8001822:	4413      	add	r3, r2
 8001824:	009b      	lsls	r3, r3, #2
 8001826:	440b      	add	r3, r1
 8001828:	3344      	adds	r3, #68	; 0x44
 800182a:	4602      	mov	r2, r0
 800182c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800182e:	7bfa      	ldrb	r2, [r7, #15]
 8001830:	6879      	ldr	r1, [r7, #4]
 8001832:	4613      	mov	r3, r2
 8001834:	00db      	lsls	r3, r3, #3
 8001836:	4413      	add	r3, r2
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	440b      	add	r3, r1
 800183c:	3340      	adds	r3, #64	; 0x40
 800183e:	2200      	movs	r2, #0
 8001840:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001842:	7bfa      	ldrb	r2, [r7, #15]
 8001844:	6879      	ldr	r1, [r7, #4]
 8001846:	4613      	mov	r3, r2
 8001848:	00db      	lsls	r3, r3, #3
 800184a:	4413      	add	r3, r2
 800184c:	009b      	lsls	r3, r3, #2
 800184e:	440b      	add	r3, r1
 8001850:	3348      	adds	r3, #72	; 0x48
 8001852:	2200      	movs	r2, #0
 8001854:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001856:	7bfa      	ldrb	r2, [r7, #15]
 8001858:	6879      	ldr	r1, [r7, #4]
 800185a:	4613      	mov	r3, r2
 800185c:	00db      	lsls	r3, r3, #3
 800185e:	4413      	add	r3, r2
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	440b      	add	r3, r1
 8001864:	334c      	adds	r3, #76	; 0x4c
 8001866:	2200      	movs	r2, #0
 8001868:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800186a:	7bfa      	ldrb	r2, [r7, #15]
 800186c:	6879      	ldr	r1, [r7, #4]
 800186e:	4613      	mov	r3, r2
 8001870:	00db      	lsls	r3, r3, #3
 8001872:	4413      	add	r3, r2
 8001874:	009b      	lsls	r3, r3, #2
 8001876:	440b      	add	r3, r1
 8001878:	3354      	adds	r3, #84	; 0x54
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800187e:	7bfb      	ldrb	r3, [r7, #15]
 8001880:	3301      	adds	r3, #1
 8001882:	73fb      	strb	r3, [r7, #15]
 8001884:	7bfa      	ldrb	r2, [r7, #15]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	429a      	cmp	r2, r3
 800188c:	d3af      	bcc.n	80017ee <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800188e:	2300      	movs	r3, #0
 8001890:	73fb      	strb	r3, [r7, #15]
 8001892:	e044      	b.n	800191e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001894:	7bfa      	ldrb	r2, [r7, #15]
 8001896:	6879      	ldr	r1, [r7, #4]
 8001898:	4613      	mov	r3, r2
 800189a:	00db      	lsls	r3, r3, #3
 800189c:	4413      	add	r3, r2
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	440b      	add	r3, r1
 80018a2:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80018a6:	2200      	movs	r2, #0
 80018a8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80018aa:	7bfa      	ldrb	r2, [r7, #15]
 80018ac:	6879      	ldr	r1, [r7, #4]
 80018ae:	4613      	mov	r3, r2
 80018b0:	00db      	lsls	r3, r3, #3
 80018b2:	4413      	add	r3, r2
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	440b      	add	r3, r1
 80018b8:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80018bc:	7bfa      	ldrb	r2, [r7, #15]
 80018be:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80018c0:	7bfa      	ldrb	r2, [r7, #15]
 80018c2:	6879      	ldr	r1, [r7, #4]
 80018c4:	4613      	mov	r3, r2
 80018c6:	00db      	lsls	r3, r3, #3
 80018c8:	4413      	add	r3, r2
 80018ca:	009b      	lsls	r3, r3, #2
 80018cc:	440b      	add	r3, r1
 80018ce:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80018d2:	2200      	movs	r2, #0
 80018d4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80018d6:	7bfa      	ldrb	r2, [r7, #15]
 80018d8:	6879      	ldr	r1, [r7, #4]
 80018da:	4613      	mov	r3, r2
 80018dc:	00db      	lsls	r3, r3, #3
 80018de:	4413      	add	r3, r2
 80018e0:	009b      	lsls	r3, r3, #2
 80018e2:	440b      	add	r3, r1
 80018e4:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80018ec:	7bfa      	ldrb	r2, [r7, #15]
 80018ee:	6879      	ldr	r1, [r7, #4]
 80018f0:	4613      	mov	r3, r2
 80018f2:	00db      	lsls	r3, r3, #3
 80018f4:	4413      	add	r3, r2
 80018f6:	009b      	lsls	r3, r3, #2
 80018f8:	440b      	add	r3, r1
 80018fa:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80018fe:	2200      	movs	r2, #0
 8001900:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001902:	7bfa      	ldrb	r2, [r7, #15]
 8001904:	6879      	ldr	r1, [r7, #4]
 8001906:	4613      	mov	r3, r2
 8001908:	00db      	lsls	r3, r3, #3
 800190a:	4413      	add	r3, r2
 800190c:	009b      	lsls	r3, r3, #2
 800190e:	440b      	add	r3, r1
 8001910:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001918:	7bfb      	ldrb	r3, [r7, #15]
 800191a:	3301      	adds	r3, #1
 800191c:	73fb      	strb	r3, [r7, #15]
 800191e:	7bfa      	ldrb	r2, [r7, #15]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	429a      	cmp	r2, r3
 8001926:	d3b5      	bcc.n	8001894 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	603b      	str	r3, [r7, #0]
 800192e:	687e      	ldr	r6, [r7, #4]
 8001930:	466d      	mov	r5, sp
 8001932:	f106 0410 	add.w	r4, r6, #16
 8001936:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001938:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800193a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800193c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800193e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001942:	e885 0003 	stmia.w	r5, {r0, r1}
 8001946:	1d33      	adds	r3, r6, #4
 8001948:	cb0e      	ldmia	r3, {r1, r2, r3}
 800194a:	6838      	ldr	r0, [r7, #0]
 800194c:	f002 ffa6 	bl	800489c <USB_DevInit>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d005      	beq.n	8001962 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2202      	movs	r2, #2
 800195a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e014      	b.n	800198c <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2200      	movs	r2, #0
 8001966:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2201      	movs	r2, #1
 800196e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001976:	2b01      	cmp	r3, #1
 8001978:	d102      	bne.n	8001980 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800197a:	6878      	ldr	r0, [r7, #4]
 800197c:	f000 f80a 	bl	8001994 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4618      	mov	r0, r3
 8001986:	f003 f964 	bl	8004c52 <USB_DevDisconnect>

  return HAL_OK;
 800198a:	2300      	movs	r3, #0
}
 800198c:	4618      	mov	r0, r3
 800198e:	3714      	adds	r7, #20
 8001990:	46bd      	mov	sp, r7
 8001992:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001994 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001994:	b480      	push	{r7}
 8001996:	b085      	sub	sp, #20
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2201      	movs	r2, #1
 80019a6:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2200      	movs	r2, #0
 80019ae:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	699b      	ldr	r3, [r3, #24]
 80019b6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019c6:	f043 0303 	orr.w	r3, r3, #3
 80019ca:	68fa      	ldr	r2, [r7, #12]
 80019cc:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80019ce:	2300      	movs	r3, #0
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	3714      	adds	r7, #20
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr

080019dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d101      	bne.n	80019f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019ec:	2301      	movs	r3, #1
 80019ee:	e0cc      	b.n	8001b8a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019f0:	4b68      	ldr	r3, [pc, #416]	; (8001b94 <HAL_RCC_ClockConfig+0x1b8>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f003 030f 	and.w	r3, r3, #15
 80019f8:	683a      	ldr	r2, [r7, #0]
 80019fa:	429a      	cmp	r2, r3
 80019fc:	d90c      	bls.n	8001a18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019fe:	4b65      	ldr	r3, [pc, #404]	; (8001b94 <HAL_RCC_ClockConfig+0x1b8>)
 8001a00:	683a      	ldr	r2, [r7, #0]
 8001a02:	b2d2      	uxtb	r2, r2
 8001a04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a06:	4b63      	ldr	r3, [pc, #396]	; (8001b94 <HAL_RCC_ClockConfig+0x1b8>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f003 030f 	and.w	r3, r3, #15
 8001a0e:	683a      	ldr	r2, [r7, #0]
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d001      	beq.n	8001a18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
 8001a16:	e0b8      	b.n	8001b8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 0302 	and.w	r3, r3, #2
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d020      	beq.n	8001a66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f003 0304 	and.w	r3, r3, #4
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d005      	beq.n	8001a3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a30:	4b59      	ldr	r3, [pc, #356]	; (8001b98 <HAL_RCC_ClockConfig+0x1bc>)
 8001a32:	689b      	ldr	r3, [r3, #8]
 8001a34:	4a58      	ldr	r2, [pc, #352]	; (8001b98 <HAL_RCC_ClockConfig+0x1bc>)
 8001a36:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001a3a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 0308 	and.w	r3, r3, #8
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d005      	beq.n	8001a54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a48:	4b53      	ldr	r3, [pc, #332]	; (8001b98 <HAL_RCC_ClockConfig+0x1bc>)
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	4a52      	ldr	r2, [pc, #328]	; (8001b98 <HAL_RCC_ClockConfig+0x1bc>)
 8001a4e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001a52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a54:	4b50      	ldr	r3, [pc, #320]	; (8001b98 <HAL_RCC_ClockConfig+0x1bc>)
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	494d      	ldr	r1, [pc, #308]	; (8001b98 <HAL_RCC_ClockConfig+0x1bc>)
 8001a62:	4313      	orrs	r3, r2
 8001a64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 0301 	and.w	r3, r3, #1
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d044      	beq.n	8001afc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d107      	bne.n	8001a8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a7a:	4b47      	ldr	r3, [pc, #284]	; (8001b98 <HAL_RCC_ClockConfig+0x1bc>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d119      	bne.n	8001aba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a86:	2301      	movs	r3, #1
 8001a88:	e07f      	b.n	8001b8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	2b02      	cmp	r3, #2
 8001a90:	d003      	beq.n	8001a9a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a96:	2b03      	cmp	r3, #3
 8001a98:	d107      	bne.n	8001aaa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a9a:	4b3f      	ldr	r3, [pc, #252]	; (8001b98 <HAL_RCC_ClockConfig+0x1bc>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d109      	bne.n	8001aba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e06f      	b.n	8001b8a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aaa:	4b3b      	ldr	r3, [pc, #236]	; (8001b98 <HAL_RCC_ClockConfig+0x1bc>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 0302 	and.w	r3, r3, #2
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d101      	bne.n	8001aba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e067      	b.n	8001b8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001aba:	4b37      	ldr	r3, [pc, #220]	; (8001b98 <HAL_RCC_ClockConfig+0x1bc>)
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	f023 0203 	bic.w	r2, r3, #3
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	4934      	ldr	r1, [pc, #208]	; (8001b98 <HAL_RCC_ClockConfig+0x1bc>)
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001acc:	f7ff fabc 	bl	8001048 <HAL_GetTick>
 8001ad0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ad2:	e00a      	b.n	8001aea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ad4:	f7ff fab8 	bl	8001048 <HAL_GetTick>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d901      	bls.n	8001aea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e04f      	b.n	8001b8a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001aea:	4b2b      	ldr	r3, [pc, #172]	; (8001b98 <HAL_RCC_ClockConfig+0x1bc>)
 8001aec:	689b      	ldr	r3, [r3, #8]
 8001aee:	f003 020c 	and.w	r2, r3, #12
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	009b      	lsls	r3, r3, #2
 8001af8:	429a      	cmp	r2, r3
 8001afa:	d1eb      	bne.n	8001ad4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001afc:	4b25      	ldr	r3, [pc, #148]	; (8001b94 <HAL_RCC_ClockConfig+0x1b8>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f003 030f 	and.w	r3, r3, #15
 8001b04:	683a      	ldr	r2, [r7, #0]
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d20c      	bcs.n	8001b24 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b0a:	4b22      	ldr	r3, [pc, #136]	; (8001b94 <HAL_RCC_ClockConfig+0x1b8>)
 8001b0c:	683a      	ldr	r2, [r7, #0]
 8001b0e:	b2d2      	uxtb	r2, r2
 8001b10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b12:	4b20      	ldr	r3, [pc, #128]	; (8001b94 <HAL_RCC_ClockConfig+0x1b8>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f003 030f 	and.w	r3, r3, #15
 8001b1a:	683a      	ldr	r2, [r7, #0]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d001      	beq.n	8001b24 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b20:	2301      	movs	r3, #1
 8001b22:	e032      	b.n	8001b8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f003 0304 	and.w	r3, r3, #4
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d008      	beq.n	8001b42 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b30:	4b19      	ldr	r3, [pc, #100]	; (8001b98 <HAL_RCC_ClockConfig+0x1bc>)
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	4916      	ldr	r1, [pc, #88]	; (8001b98 <HAL_RCC_ClockConfig+0x1bc>)
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f003 0308 	and.w	r3, r3, #8
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d009      	beq.n	8001b62 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b4e:	4b12      	ldr	r3, [pc, #72]	; (8001b98 <HAL_RCC_ClockConfig+0x1bc>)
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	691b      	ldr	r3, [r3, #16]
 8001b5a:	00db      	lsls	r3, r3, #3
 8001b5c:	490e      	ldr	r1, [pc, #56]	; (8001b98 <HAL_RCC_ClockConfig+0x1bc>)
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b62:	f000 fbb1 	bl	80022c8 <HAL_RCC_GetSysClockFreq>
 8001b66:	4602      	mov	r2, r0
 8001b68:	4b0b      	ldr	r3, [pc, #44]	; (8001b98 <HAL_RCC_ClockConfig+0x1bc>)
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	091b      	lsrs	r3, r3, #4
 8001b6e:	f003 030f 	and.w	r3, r3, #15
 8001b72:	490a      	ldr	r1, [pc, #40]	; (8001b9c <HAL_RCC_ClockConfig+0x1c0>)
 8001b74:	5ccb      	ldrb	r3, [r1, r3]
 8001b76:	fa22 f303 	lsr.w	r3, r2, r3
 8001b7a:	4a09      	ldr	r2, [pc, #36]	; (8001ba0 <HAL_RCC_ClockConfig+0x1c4>)
 8001b7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001b7e:	4b09      	ldr	r3, [pc, #36]	; (8001ba4 <HAL_RCC_ClockConfig+0x1c8>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4618      	mov	r0, r3
 8001b84:	f7ff f878 	bl	8000c78 <HAL_InitTick>

  return HAL_OK;
 8001b88:	2300      	movs	r3, #0
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3710      	adds	r7, #16
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	40023c00 	.word	0x40023c00
 8001b98:	40023800 	.word	0x40023800
 8001b9c:	0800907c 	.word	0x0800907c
 8001ba0:	20000000 	.word	0x20000000
 8001ba4:	20000004 	.word	0x20000004

08001ba8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001bac:	4b03      	ldr	r3, [pc, #12]	; (8001bbc <HAL_RCC_GetHCLKFreq+0x14>)
 8001bae:	681b      	ldr	r3, [r3, #0]
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	20000000 	.word	0x20000000

08001bc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001bc4:	f7ff fff0 	bl	8001ba8 <HAL_RCC_GetHCLKFreq>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	4b05      	ldr	r3, [pc, #20]	; (8001be0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	0a9b      	lsrs	r3, r3, #10
 8001bd0:	f003 0307 	and.w	r3, r3, #7
 8001bd4:	4903      	ldr	r1, [pc, #12]	; (8001be4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bd6:	5ccb      	ldrb	r3, [r1, r3]
 8001bd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	40023800 	.word	0x40023800
 8001be4:	0800908c 	.word	0x0800908c

08001be8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001bec:	f7ff ffdc 	bl	8001ba8 <HAL_RCC_GetHCLKFreq>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	4b05      	ldr	r3, [pc, #20]	; (8001c08 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	0b5b      	lsrs	r3, r3, #13
 8001bf8:	f003 0307 	and.w	r3, r3, #7
 8001bfc:	4903      	ldr	r1, [pc, #12]	; (8001c0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001bfe:	5ccb      	ldrb	r3, [r1, r3]
 8001c00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	40023800 	.word	0x40023800
 8001c0c:	0800908c 	.word	0x0800908c

08001c10 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	220f      	movs	r2, #15
 8001c1e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001c20:	4b12      	ldr	r3, [pc, #72]	; (8001c6c <HAL_RCC_GetClockConfig+0x5c>)
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	f003 0203 	and.w	r2, r3, #3
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001c2c:	4b0f      	ldr	r3, [pc, #60]	; (8001c6c <HAL_RCC_GetClockConfig+0x5c>)
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001c38:	4b0c      	ldr	r3, [pc, #48]	; (8001c6c <HAL_RCC_GetClockConfig+0x5c>)
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001c44:	4b09      	ldr	r3, [pc, #36]	; (8001c6c <HAL_RCC_GetClockConfig+0x5c>)
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	08db      	lsrs	r3, r3, #3
 8001c4a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001c52:	4b07      	ldr	r3, [pc, #28]	; (8001c70 <HAL_RCC_GetClockConfig+0x60>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f003 020f 	and.w	r2, r3, #15
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	601a      	str	r2, [r3, #0]
}
 8001c5e:	bf00      	nop
 8001c60:	370c      	adds	r7, #12
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop
 8001c6c:	40023800 	.word	0x40023800
 8001c70:	40023c00 	.word	0x40023c00

08001c74 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b08c      	sub	sp, #48	; 0x30
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8001c80:	2300      	movs	r3, #0
 8001c82:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8001c84:	2300      	movs	r3, #0
 8001c86:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8001c90:	2300      	movs	r3, #0
 8001c92:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8001c94:	2300      	movs	r3, #0
 8001c96:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f003 0301 	and.w	r3, r3, #1
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d010      	beq.n	8001cce <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8001cac:	4b6f      	ldr	r3, [pc, #444]	; (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001cae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001cb2:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cba:	496c      	ldr	r1, [pc, #432]	; (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d101      	bne.n	8001cce <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 0302 	and.w	r3, r3, #2
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d010      	beq.n	8001cfc <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8001cda:	4b64      	ldr	r3, [pc, #400]	; (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001cdc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001ce0:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ce8:	4960      	ldr	r1, [pc, #384]	; (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001cea:	4313      	orrs	r3, r2
 8001cec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d101      	bne.n	8001cfc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f003 0304 	and.w	r3, r3, #4
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d017      	beq.n	8001d38 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001d08:	4b58      	ldr	r3, [pc, #352]	; (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001d0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001d0e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d16:	4955      	ldr	r1, [pc, #340]	; (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d22:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001d26:	d101      	bne.n	8001d2c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d101      	bne.n	8001d38 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8001d34:	2301      	movs	r3, #1
 8001d36:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 0308 	and.w	r3, r3, #8
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d017      	beq.n	8001d74 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001d44:	4b49      	ldr	r3, [pc, #292]	; (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001d46:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001d4a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d52:	4946      	ldr	r1, [pc, #280]	; (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001d54:	4313      	orrs	r3, r2
 8001d56:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d5e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001d62:	d101      	bne.n	8001d68 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8001d64:	2301      	movs	r3, #1
 8001d66:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d101      	bne.n	8001d74 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8001d70:	2301      	movs	r3, #1
 8001d72:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f003 0320 	and.w	r3, r3, #32
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	f000 808a 	beq.w	8001e96 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	60bb      	str	r3, [r7, #8]
 8001d86:	4b39      	ldr	r3, [pc, #228]	; (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8a:	4a38      	ldr	r2, [pc, #224]	; (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001d8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d90:	6413      	str	r3, [r2, #64]	; 0x40
 8001d92:	4b36      	ldr	r3, [pc, #216]	; (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d9a:	60bb      	str	r3, [r7, #8]
 8001d9c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001d9e:	4b34      	ldr	r3, [pc, #208]	; (8001e70 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a33      	ldr	r2, [pc, #204]	; (8001e70 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001da4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001da8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001daa:	f7ff f94d 	bl	8001048 <HAL_GetTick>
 8001dae:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001db0:	e008      	b.n	8001dc4 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001db2:	f7ff f949 	bl	8001048 <HAL_GetTick>
 8001db6:	4602      	mov	r2, r0
 8001db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dba:	1ad3      	subs	r3, r2, r3
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	d901      	bls.n	8001dc4 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	e278      	b.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001dc4:	4b2a      	ldr	r3, [pc, #168]	; (8001e70 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d0f0      	beq.n	8001db2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001dd0:	4b26      	ldr	r3, [pc, #152]	; (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001dd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dd4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001dd8:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001dda:	6a3b      	ldr	r3, [r7, #32]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d02f      	beq.n	8001e40 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001de8:	6a3a      	ldr	r2, [r7, #32]
 8001dea:	429a      	cmp	r2, r3
 8001dec:	d028      	beq.n	8001e40 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001dee:	4b1f      	ldr	r3, [pc, #124]	; (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001df0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001df2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001df6:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001df8:	4b1e      	ldr	r3, [pc, #120]	; (8001e74 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001dfe:	4b1d      	ldr	r3, [pc, #116]	; (8001e74 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001e04:	4a19      	ldr	r2, [pc, #100]	; (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001e06:	6a3b      	ldr	r3, [r7, #32]
 8001e08:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001e0a:	4b18      	ldr	r3, [pc, #96]	; (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001e0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e0e:	f003 0301 	and.w	r3, r3, #1
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d114      	bne.n	8001e40 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001e16:	f7ff f917 	bl	8001048 <HAL_GetTick>
 8001e1a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e1c:	e00a      	b.n	8001e34 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e1e:	f7ff f913 	bl	8001048 <HAL_GetTick>
 8001e22:	4602      	mov	r2, r0
 8001e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e26:	1ad3      	subs	r3, r2, r3
 8001e28:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d901      	bls.n	8001e34 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8001e30:	2303      	movs	r3, #3
 8001e32:	e240      	b.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e34:	4b0d      	ldr	r3, [pc, #52]	; (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001e36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e38:	f003 0302 	and.w	r3, r3, #2
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d0ee      	beq.n	8001e1e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e48:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001e4c:	d114      	bne.n	8001e78 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8001e4e:	4b07      	ldr	r3, [pc, #28]	; (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001e5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e62:	4902      	ldr	r1, [pc, #8]	; (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001e64:	4313      	orrs	r3, r2
 8001e66:	608b      	str	r3, [r1, #8]
 8001e68:	e00c      	b.n	8001e84 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8001e6a:	bf00      	nop
 8001e6c:	40023800 	.word	0x40023800
 8001e70:	40007000 	.word	0x40007000
 8001e74:	42470e40 	.word	0x42470e40
 8001e78:	4b4a      	ldr	r3, [pc, #296]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	4a49      	ldr	r2, [pc, #292]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001e7e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001e82:	6093      	str	r3, [r2, #8]
 8001e84:	4b47      	ldr	r3, [pc, #284]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001e86:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e90:	4944      	ldr	r1, [pc, #272]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001e92:	4313      	orrs	r3, r2
 8001e94:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 0310 	and.w	r3, r3, #16
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d004      	beq.n	8001eac <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8001ea8:	4b3f      	ldr	r3, [pc, #252]	; (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8001eaa:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d00a      	beq.n	8001ece <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8001eb8:	4b3a      	ldr	r3, [pc, #232]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001eba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ebe:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ec6:	4937      	ldr	r1, [pc, #220]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d00a      	beq.n	8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001eda:	4b32      	ldr	r3, [pc, #200]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001edc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ee0:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ee8:	492e      	ldr	r1, [pc, #184]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001eea:	4313      	orrs	r3, r2
 8001eec:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d011      	beq.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001efc:	4b29      	ldr	r3, [pc, #164]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001efe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f02:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f0a:	4926      	ldr	r1, [pc, #152]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f16:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001f1a:	d101      	bne.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d00a      	beq.n	8001f42 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8001f2c:	4b1d      	ldr	r3, [pc, #116]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001f2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f32:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f3a:	491a      	ldr	r1, [pc, #104]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d011      	beq.n	8001f72 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8001f4e:	4b15      	ldr	r3, [pc, #84]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001f50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f54:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f5c:	4911      	ldr	r1, [pc, #68]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f68:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001f6c:	d101      	bne.n	8001f72 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001f72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d005      	beq.n	8001f84 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001f80:	f040 80ff 	bne.w	8002182 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001f84:	4b09      	ldr	r3, [pc, #36]	; (8001fac <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001f8a:	f7ff f85d 	bl	8001048 <HAL_GetTick>
 8001f8e:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001f90:	e00e      	b.n	8001fb0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001f92:	f7ff f859 	bl	8001048 <HAL_GetTick>
 8001f96:	4602      	mov	r2, r0
 8001f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f9a:	1ad3      	subs	r3, r2, r3
 8001f9c:	2b02      	cmp	r3, #2
 8001f9e:	d907      	bls.n	8001fb0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	e188      	b.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8001fa4:	40023800 	.word	0x40023800
 8001fa8:	424711e0 	.word	0x424711e0
 8001fac:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001fb0:	4b7e      	ldr	r3, [pc, #504]	; (80021ac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d1ea      	bne.n	8001f92 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f003 0301 	and.w	r3, r3, #1
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d003      	beq.n	8001fd0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d009      	beq.n	8001fe4 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d028      	beq.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d124      	bne.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001fe4:	4b71      	ldr	r3, [pc, #452]	; (80021ac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001fe6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001fea:	0c1b      	lsrs	r3, r3, #16
 8001fec:	f003 0303 	and.w	r3, r3, #3
 8001ff0:	3301      	adds	r3, #1
 8001ff2:	005b      	lsls	r3, r3, #1
 8001ff4:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001ff6:	4b6d      	ldr	r3, [pc, #436]	; (80021ac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001ff8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001ffc:	0e1b      	lsrs	r3, r3, #24
 8001ffe:	f003 030f 	and.w	r3, r3, #15
 8002002:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	685a      	ldr	r2, [r3, #4]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	689b      	ldr	r3, [r3, #8]
 800200c:	019b      	lsls	r3, r3, #6
 800200e:	431a      	orrs	r2, r3
 8002010:	69fb      	ldr	r3, [r7, #28]
 8002012:	085b      	lsrs	r3, r3, #1
 8002014:	3b01      	subs	r3, #1
 8002016:	041b      	lsls	r3, r3, #16
 8002018:	431a      	orrs	r2, r3
 800201a:	69bb      	ldr	r3, [r7, #24]
 800201c:	061b      	lsls	r3, r3, #24
 800201e:	431a      	orrs	r2, r3
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	695b      	ldr	r3, [r3, #20]
 8002024:	071b      	lsls	r3, r3, #28
 8002026:	4961      	ldr	r1, [pc, #388]	; (80021ac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002028:	4313      	orrs	r3, r2
 800202a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 0304 	and.w	r3, r3, #4
 8002036:	2b00      	cmp	r3, #0
 8002038:	d004      	beq.n	8002044 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002042:	d00a      	beq.n	800205a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800204c:	2b00      	cmp	r3, #0
 800204e:	d035      	beq.n	80020bc <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002054:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002058:	d130      	bne.n	80020bc <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800205a:	4b54      	ldr	r3, [pc, #336]	; (80021ac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800205c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002060:	0c1b      	lsrs	r3, r3, #16
 8002062:	f003 0303 	and.w	r3, r3, #3
 8002066:	3301      	adds	r3, #1
 8002068:	005b      	lsls	r3, r3, #1
 800206a:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800206c:	4b4f      	ldr	r3, [pc, #316]	; (80021ac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800206e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002072:	0f1b      	lsrs	r3, r3, #28
 8002074:	f003 0307 	and.w	r3, r3, #7
 8002078:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	685a      	ldr	r2, [r3, #4]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	019b      	lsls	r3, r3, #6
 8002084:	431a      	orrs	r2, r3
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	085b      	lsrs	r3, r3, #1
 800208a:	3b01      	subs	r3, #1
 800208c:	041b      	lsls	r3, r3, #16
 800208e:	431a      	orrs	r2, r3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	691b      	ldr	r3, [r3, #16]
 8002094:	061b      	lsls	r3, r3, #24
 8002096:	431a      	orrs	r2, r3
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	071b      	lsls	r3, r3, #28
 800209c:	4943      	ldr	r1, [pc, #268]	; (80021ac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800209e:	4313      	orrs	r3, r2
 80020a0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80020a4:	4b41      	ldr	r3, [pc, #260]	; (80021ac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80020a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80020aa:	f023 021f 	bic.w	r2, r3, #31
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020b2:	3b01      	subs	r3, #1
 80020b4:	493d      	ldr	r1, [pc, #244]	; (80021ac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80020b6:	4313      	orrs	r3, r2
 80020b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d029      	beq.n	800211c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80020cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80020d0:	d124      	bne.n	800211c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80020d2:	4b36      	ldr	r3, [pc, #216]	; (80021ac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80020d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80020d8:	0c1b      	lsrs	r3, r3, #16
 80020da:	f003 0303 	and.w	r3, r3, #3
 80020de:	3301      	adds	r3, #1
 80020e0:	005b      	lsls	r3, r3, #1
 80020e2:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80020e4:	4b31      	ldr	r3, [pc, #196]	; (80021ac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80020e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80020ea:	0f1b      	lsrs	r3, r3, #28
 80020ec:	f003 0307 	and.w	r3, r3, #7
 80020f0:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685a      	ldr	r2, [r3, #4]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	019b      	lsls	r3, r3, #6
 80020fc:	431a      	orrs	r2, r3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	68db      	ldr	r3, [r3, #12]
 8002102:	085b      	lsrs	r3, r3, #1
 8002104:	3b01      	subs	r3, #1
 8002106:	041b      	lsls	r3, r3, #16
 8002108:	431a      	orrs	r2, r3
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	061b      	lsls	r3, r3, #24
 800210e:	431a      	orrs	r2, r3
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	071b      	lsls	r3, r3, #28
 8002114:	4925      	ldr	r1, [pc, #148]	; (80021ac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002116:	4313      	orrs	r3, r2
 8002118:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002124:	2b00      	cmp	r3, #0
 8002126:	d016      	beq.n	8002156 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	685a      	ldr	r2, [r3, #4]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	019b      	lsls	r3, r3, #6
 8002132:	431a      	orrs	r2, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	085b      	lsrs	r3, r3, #1
 800213a:	3b01      	subs	r3, #1
 800213c:	041b      	lsls	r3, r3, #16
 800213e:	431a      	orrs	r2, r3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	691b      	ldr	r3, [r3, #16]
 8002144:	061b      	lsls	r3, r3, #24
 8002146:	431a      	orrs	r2, r3
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	695b      	ldr	r3, [r3, #20]
 800214c:	071b      	lsls	r3, r3, #28
 800214e:	4917      	ldr	r1, [pc, #92]	; (80021ac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002150:	4313      	orrs	r3, r2
 8002152:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002156:	4b16      	ldr	r3, [pc, #88]	; (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8002158:	2201      	movs	r2, #1
 800215a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800215c:	f7fe ff74 	bl	8001048 <HAL_GetTick>
 8002160:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002162:	e008      	b.n	8002176 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002164:	f7fe ff70 	bl	8001048 <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	2b02      	cmp	r3, #2
 8002170:	d901      	bls.n	8002176 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	e09f      	b.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002176:	4b0d      	ldr	r3, [pc, #52]	; (80021ac <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800217e:	2b00      	cmp	r3, #0
 8002180:	d0f0      	beq.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8002182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002184:	2b01      	cmp	r3, #1
 8002186:	f040 8095 	bne.w	80022b4 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800218a:	4b0a      	ldr	r3, [pc, #40]	; (80021b4 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800218c:	2200      	movs	r2, #0
 800218e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002190:	f7fe ff5a 	bl	8001048 <HAL_GetTick>
 8002194:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002196:	e00f      	b.n	80021b8 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002198:	f7fe ff56 	bl	8001048 <HAL_GetTick>
 800219c:	4602      	mov	r2, r0
 800219e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a0:	1ad3      	subs	r3, r2, r3
 80021a2:	2b02      	cmp	r3, #2
 80021a4:	d908      	bls.n	80021b8 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80021a6:	2303      	movs	r3, #3
 80021a8:	e085      	b.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x642>
 80021aa:	bf00      	nop
 80021ac:	40023800 	.word	0x40023800
 80021b0:	42470068 	.word	0x42470068
 80021b4:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80021b8:	4b41      	ldr	r3, [pc, #260]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80021c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80021c4:	d0e8      	beq.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 0304 	and.w	r3, r3, #4
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d003      	beq.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x566>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d009      	beq.n	80021ee <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d02b      	beq.n	800223e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d127      	bne.n	800223e <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80021ee:	4b34      	ldr	r3, [pc, #208]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80021f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021f4:	0c1b      	lsrs	r3, r3, #16
 80021f6:	f003 0303 	and.w	r3, r3, #3
 80021fa:	3301      	adds	r3, #1
 80021fc:	005b      	lsls	r3, r3, #1
 80021fe:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	699a      	ldr	r2, [r3, #24]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	69db      	ldr	r3, [r3, #28]
 8002208:	019b      	lsls	r3, r3, #6
 800220a:	431a      	orrs	r2, r3
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	085b      	lsrs	r3, r3, #1
 8002210:	3b01      	subs	r3, #1
 8002212:	041b      	lsls	r3, r3, #16
 8002214:	431a      	orrs	r2, r3
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800221a:	061b      	lsls	r3, r3, #24
 800221c:	4928      	ldr	r1, [pc, #160]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800221e:	4313      	orrs	r3, r2
 8002220:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002224:	4b26      	ldr	r3, [pc, #152]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002226:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800222a:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002232:	3b01      	subs	r3, #1
 8002234:	021b      	lsls	r3, r3, #8
 8002236:	4922      	ldr	r1, [pc, #136]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002238:	4313      	orrs	r3, r2
 800223a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002246:	2b00      	cmp	r3, #0
 8002248:	d01d      	beq.n	8002286 <HAL_RCCEx_PeriphCLKConfig+0x612>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800224e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002252:	d118      	bne.n	8002286 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002254:	4b1a      	ldr	r3, [pc, #104]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002256:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800225a:	0e1b      	lsrs	r3, r3, #24
 800225c:	f003 030f 	and.w	r3, r3, #15
 8002260:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	699a      	ldr	r2, [r3, #24]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	69db      	ldr	r3, [r3, #28]
 800226a:	019b      	lsls	r3, r3, #6
 800226c:	431a      	orrs	r2, r3
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6a1b      	ldr	r3, [r3, #32]
 8002272:	085b      	lsrs	r3, r3, #1
 8002274:	3b01      	subs	r3, #1
 8002276:	041b      	lsls	r3, r3, #16
 8002278:	431a      	orrs	r2, r3
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	061b      	lsls	r3, r3, #24
 800227e:	4910      	ldr	r1, [pc, #64]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002280:	4313      	orrs	r3, r2
 8002282:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002286:	4b0f      	ldr	r3, [pc, #60]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8002288:	2201      	movs	r2, #1
 800228a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800228c:	f7fe fedc 	bl	8001048 <HAL_GetTick>
 8002290:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002292:	e008      	b.n	80022a6 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002294:	f7fe fed8 	bl	8001048 <HAL_GetTick>
 8002298:	4602      	mov	r2, r0
 800229a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	2b02      	cmp	r3, #2
 80022a0:	d901      	bls.n	80022a6 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80022a2:	2303      	movs	r3, #3
 80022a4:	e007      	b.n	80022b6 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80022a6:	4b06      	ldr	r3, [pc, #24]	; (80022c0 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80022ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80022b2:	d1ef      	bne.n	8002294 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 80022b4:	2300      	movs	r3, #0
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3730      	adds	r7, #48	; 0x30
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	40023800 	.word	0x40023800
 80022c4:	42470070 	.word	0x42470070

080022c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80022cc:	b0ae      	sub	sp, #184	; 0xb8
 80022ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80022d0:	2300      	movs	r3, #0
 80022d2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80022d6:	2300      	movs	r3, #0
 80022d8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80022dc:	2300      	movs	r3, #0
 80022de:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80022e2:	2300      	movs	r3, #0
 80022e4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80022e8:	2300      	movs	r3, #0
 80022ea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80022ee:	4bcb      	ldr	r3, [pc, #812]	; (800261c <HAL_RCC_GetSysClockFreq+0x354>)
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	f003 030c 	and.w	r3, r3, #12
 80022f6:	2b0c      	cmp	r3, #12
 80022f8:	f200 8206 	bhi.w	8002708 <HAL_RCC_GetSysClockFreq+0x440>
 80022fc:	a201      	add	r2, pc, #4	; (adr r2, 8002304 <HAL_RCC_GetSysClockFreq+0x3c>)
 80022fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002302:	bf00      	nop
 8002304:	08002339 	.word	0x08002339
 8002308:	08002709 	.word	0x08002709
 800230c:	08002709 	.word	0x08002709
 8002310:	08002709 	.word	0x08002709
 8002314:	08002341 	.word	0x08002341
 8002318:	08002709 	.word	0x08002709
 800231c:	08002709 	.word	0x08002709
 8002320:	08002709 	.word	0x08002709
 8002324:	08002349 	.word	0x08002349
 8002328:	08002709 	.word	0x08002709
 800232c:	08002709 	.word	0x08002709
 8002330:	08002709 	.word	0x08002709
 8002334:	08002539 	.word	0x08002539
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002338:	4bb9      	ldr	r3, [pc, #740]	; (8002620 <HAL_RCC_GetSysClockFreq+0x358>)
 800233a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 800233e:	e1e7      	b.n	8002710 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002340:	4bb8      	ldr	r3, [pc, #736]	; (8002624 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002342:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002346:	e1e3      	b.n	8002710 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002348:	4bb4      	ldr	r3, [pc, #720]	; (800261c <HAL_RCC_GetSysClockFreq+0x354>)
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002350:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002354:	4bb1      	ldr	r3, [pc, #708]	; (800261c <HAL_RCC_GetSysClockFreq+0x354>)
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800235c:	2b00      	cmp	r3, #0
 800235e:	d071      	beq.n	8002444 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002360:	4bae      	ldr	r3, [pc, #696]	; (800261c <HAL_RCC_GetSysClockFreq+0x354>)
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	099b      	lsrs	r3, r3, #6
 8002366:	2200      	movs	r2, #0
 8002368:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800236c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002370:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002374:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002378:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800237c:	2300      	movs	r3, #0
 800237e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002382:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002386:	4622      	mov	r2, r4
 8002388:	462b      	mov	r3, r5
 800238a:	f04f 0000 	mov.w	r0, #0
 800238e:	f04f 0100 	mov.w	r1, #0
 8002392:	0159      	lsls	r1, r3, #5
 8002394:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002398:	0150      	lsls	r0, r2, #5
 800239a:	4602      	mov	r2, r0
 800239c:	460b      	mov	r3, r1
 800239e:	4621      	mov	r1, r4
 80023a0:	1a51      	subs	r1, r2, r1
 80023a2:	6439      	str	r1, [r7, #64]	; 0x40
 80023a4:	4629      	mov	r1, r5
 80023a6:	eb63 0301 	sbc.w	r3, r3, r1
 80023aa:	647b      	str	r3, [r7, #68]	; 0x44
 80023ac:	f04f 0200 	mov.w	r2, #0
 80023b0:	f04f 0300 	mov.w	r3, #0
 80023b4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80023b8:	4649      	mov	r1, r9
 80023ba:	018b      	lsls	r3, r1, #6
 80023bc:	4641      	mov	r1, r8
 80023be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80023c2:	4641      	mov	r1, r8
 80023c4:	018a      	lsls	r2, r1, #6
 80023c6:	4641      	mov	r1, r8
 80023c8:	1a51      	subs	r1, r2, r1
 80023ca:	63b9      	str	r1, [r7, #56]	; 0x38
 80023cc:	4649      	mov	r1, r9
 80023ce:	eb63 0301 	sbc.w	r3, r3, r1
 80023d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80023d4:	f04f 0200 	mov.w	r2, #0
 80023d8:	f04f 0300 	mov.w	r3, #0
 80023dc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80023e0:	4649      	mov	r1, r9
 80023e2:	00cb      	lsls	r3, r1, #3
 80023e4:	4641      	mov	r1, r8
 80023e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80023ea:	4641      	mov	r1, r8
 80023ec:	00ca      	lsls	r2, r1, #3
 80023ee:	4610      	mov	r0, r2
 80023f0:	4619      	mov	r1, r3
 80023f2:	4603      	mov	r3, r0
 80023f4:	4622      	mov	r2, r4
 80023f6:	189b      	adds	r3, r3, r2
 80023f8:	633b      	str	r3, [r7, #48]	; 0x30
 80023fa:	462b      	mov	r3, r5
 80023fc:	460a      	mov	r2, r1
 80023fe:	eb42 0303 	adc.w	r3, r2, r3
 8002402:	637b      	str	r3, [r7, #52]	; 0x34
 8002404:	f04f 0200 	mov.w	r2, #0
 8002408:	f04f 0300 	mov.w	r3, #0
 800240c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002410:	4629      	mov	r1, r5
 8002412:	024b      	lsls	r3, r1, #9
 8002414:	4621      	mov	r1, r4
 8002416:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800241a:	4621      	mov	r1, r4
 800241c:	024a      	lsls	r2, r1, #9
 800241e:	4610      	mov	r0, r2
 8002420:	4619      	mov	r1, r3
 8002422:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002426:	2200      	movs	r2, #0
 8002428:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800242c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002430:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002434:	f7fd ff3c 	bl	80002b0 <__aeabi_uldivmod>
 8002438:	4602      	mov	r2, r0
 800243a:	460b      	mov	r3, r1
 800243c:	4613      	mov	r3, r2
 800243e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002442:	e067      	b.n	8002514 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002444:	4b75      	ldr	r3, [pc, #468]	; (800261c <HAL_RCC_GetSysClockFreq+0x354>)
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	099b      	lsrs	r3, r3, #6
 800244a:	2200      	movs	r2, #0
 800244c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002450:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8002454:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002458:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800245c:	67bb      	str	r3, [r7, #120]	; 0x78
 800245e:	2300      	movs	r3, #0
 8002460:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002462:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8002466:	4622      	mov	r2, r4
 8002468:	462b      	mov	r3, r5
 800246a:	f04f 0000 	mov.w	r0, #0
 800246e:	f04f 0100 	mov.w	r1, #0
 8002472:	0159      	lsls	r1, r3, #5
 8002474:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002478:	0150      	lsls	r0, r2, #5
 800247a:	4602      	mov	r2, r0
 800247c:	460b      	mov	r3, r1
 800247e:	4621      	mov	r1, r4
 8002480:	1a51      	subs	r1, r2, r1
 8002482:	62b9      	str	r1, [r7, #40]	; 0x28
 8002484:	4629      	mov	r1, r5
 8002486:	eb63 0301 	sbc.w	r3, r3, r1
 800248a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800248c:	f04f 0200 	mov.w	r2, #0
 8002490:	f04f 0300 	mov.w	r3, #0
 8002494:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8002498:	4649      	mov	r1, r9
 800249a:	018b      	lsls	r3, r1, #6
 800249c:	4641      	mov	r1, r8
 800249e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80024a2:	4641      	mov	r1, r8
 80024a4:	018a      	lsls	r2, r1, #6
 80024a6:	4641      	mov	r1, r8
 80024a8:	ebb2 0a01 	subs.w	sl, r2, r1
 80024ac:	4649      	mov	r1, r9
 80024ae:	eb63 0b01 	sbc.w	fp, r3, r1
 80024b2:	f04f 0200 	mov.w	r2, #0
 80024b6:	f04f 0300 	mov.w	r3, #0
 80024ba:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80024be:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80024c2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80024c6:	4692      	mov	sl, r2
 80024c8:	469b      	mov	fp, r3
 80024ca:	4623      	mov	r3, r4
 80024cc:	eb1a 0303 	adds.w	r3, sl, r3
 80024d0:	623b      	str	r3, [r7, #32]
 80024d2:	462b      	mov	r3, r5
 80024d4:	eb4b 0303 	adc.w	r3, fp, r3
 80024d8:	627b      	str	r3, [r7, #36]	; 0x24
 80024da:	f04f 0200 	mov.w	r2, #0
 80024de:	f04f 0300 	mov.w	r3, #0
 80024e2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80024e6:	4629      	mov	r1, r5
 80024e8:	028b      	lsls	r3, r1, #10
 80024ea:	4621      	mov	r1, r4
 80024ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80024f0:	4621      	mov	r1, r4
 80024f2:	028a      	lsls	r2, r1, #10
 80024f4:	4610      	mov	r0, r2
 80024f6:	4619      	mov	r1, r3
 80024f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80024fc:	2200      	movs	r2, #0
 80024fe:	673b      	str	r3, [r7, #112]	; 0x70
 8002500:	677a      	str	r2, [r7, #116]	; 0x74
 8002502:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8002506:	f7fd fed3 	bl	80002b0 <__aeabi_uldivmod>
 800250a:	4602      	mov	r2, r0
 800250c:	460b      	mov	r3, r1
 800250e:	4613      	mov	r3, r2
 8002510:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002514:	4b41      	ldr	r3, [pc, #260]	; (800261c <HAL_RCC_GetSysClockFreq+0x354>)
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	0c1b      	lsrs	r3, r3, #16
 800251a:	f003 0303 	and.w	r3, r3, #3
 800251e:	3301      	adds	r3, #1
 8002520:	005b      	lsls	r3, r3, #1
 8002522:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8002526:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800252a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800252e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002532:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002536:	e0eb      	b.n	8002710 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002538:	4b38      	ldr	r3, [pc, #224]	; (800261c <HAL_RCC_GetSysClockFreq+0x354>)
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002540:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002544:	4b35      	ldr	r3, [pc, #212]	; (800261c <HAL_RCC_GetSysClockFreq+0x354>)
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800254c:	2b00      	cmp	r3, #0
 800254e:	d06b      	beq.n	8002628 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002550:	4b32      	ldr	r3, [pc, #200]	; (800261c <HAL_RCC_GetSysClockFreq+0x354>)
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	099b      	lsrs	r3, r3, #6
 8002556:	2200      	movs	r2, #0
 8002558:	66bb      	str	r3, [r7, #104]	; 0x68
 800255a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800255c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800255e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002562:	663b      	str	r3, [r7, #96]	; 0x60
 8002564:	2300      	movs	r3, #0
 8002566:	667b      	str	r3, [r7, #100]	; 0x64
 8002568:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800256c:	4622      	mov	r2, r4
 800256e:	462b      	mov	r3, r5
 8002570:	f04f 0000 	mov.w	r0, #0
 8002574:	f04f 0100 	mov.w	r1, #0
 8002578:	0159      	lsls	r1, r3, #5
 800257a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800257e:	0150      	lsls	r0, r2, #5
 8002580:	4602      	mov	r2, r0
 8002582:	460b      	mov	r3, r1
 8002584:	4621      	mov	r1, r4
 8002586:	1a51      	subs	r1, r2, r1
 8002588:	61b9      	str	r1, [r7, #24]
 800258a:	4629      	mov	r1, r5
 800258c:	eb63 0301 	sbc.w	r3, r3, r1
 8002590:	61fb      	str	r3, [r7, #28]
 8002592:	f04f 0200 	mov.w	r2, #0
 8002596:	f04f 0300 	mov.w	r3, #0
 800259a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800259e:	4659      	mov	r1, fp
 80025a0:	018b      	lsls	r3, r1, #6
 80025a2:	4651      	mov	r1, sl
 80025a4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80025a8:	4651      	mov	r1, sl
 80025aa:	018a      	lsls	r2, r1, #6
 80025ac:	4651      	mov	r1, sl
 80025ae:	ebb2 0801 	subs.w	r8, r2, r1
 80025b2:	4659      	mov	r1, fp
 80025b4:	eb63 0901 	sbc.w	r9, r3, r1
 80025b8:	f04f 0200 	mov.w	r2, #0
 80025bc:	f04f 0300 	mov.w	r3, #0
 80025c0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80025c4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80025c8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80025cc:	4690      	mov	r8, r2
 80025ce:	4699      	mov	r9, r3
 80025d0:	4623      	mov	r3, r4
 80025d2:	eb18 0303 	adds.w	r3, r8, r3
 80025d6:	613b      	str	r3, [r7, #16]
 80025d8:	462b      	mov	r3, r5
 80025da:	eb49 0303 	adc.w	r3, r9, r3
 80025de:	617b      	str	r3, [r7, #20]
 80025e0:	f04f 0200 	mov.w	r2, #0
 80025e4:	f04f 0300 	mov.w	r3, #0
 80025e8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80025ec:	4629      	mov	r1, r5
 80025ee:	024b      	lsls	r3, r1, #9
 80025f0:	4621      	mov	r1, r4
 80025f2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80025f6:	4621      	mov	r1, r4
 80025f8:	024a      	lsls	r2, r1, #9
 80025fa:	4610      	mov	r0, r2
 80025fc:	4619      	mov	r1, r3
 80025fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002602:	2200      	movs	r2, #0
 8002604:	65bb      	str	r3, [r7, #88]	; 0x58
 8002606:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002608:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800260c:	f7fd fe50 	bl	80002b0 <__aeabi_uldivmod>
 8002610:	4602      	mov	r2, r0
 8002612:	460b      	mov	r3, r1
 8002614:	4613      	mov	r3, r2
 8002616:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800261a:	e065      	b.n	80026e8 <HAL_RCC_GetSysClockFreq+0x420>
 800261c:	40023800 	.word	0x40023800
 8002620:	00f42400 	.word	0x00f42400
 8002624:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002628:	4b3d      	ldr	r3, [pc, #244]	; (8002720 <HAL_RCC_GetSysClockFreq+0x458>)
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	099b      	lsrs	r3, r3, #6
 800262e:	2200      	movs	r2, #0
 8002630:	4618      	mov	r0, r3
 8002632:	4611      	mov	r1, r2
 8002634:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002638:	653b      	str	r3, [r7, #80]	; 0x50
 800263a:	2300      	movs	r3, #0
 800263c:	657b      	str	r3, [r7, #84]	; 0x54
 800263e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8002642:	4642      	mov	r2, r8
 8002644:	464b      	mov	r3, r9
 8002646:	f04f 0000 	mov.w	r0, #0
 800264a:	f04f 0100 	mov.w	r1, #0
 800264e:	0159      	lsls	r1, r3, #5
 8002650:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002654:	0150      	lsls	r0, r2, #5
 8002656:	4602      	mov	r2, r0
 8002658:	460b      	mov	r3, r1
 800265a:	4641      	mov	r1, r8
 800265c:	1a51      	subs	r1, r2, r1
 800265e:	60b9      	str	r1, [r7, #8]
 8002660:	4649      	mov	r1, r9
 8002662:	eb63 0301 	sbc.w	r3, r3, r1
 8002666:	60fb      	str	r3, [r7, #12]
 8002668:	f04f 0200 	mov.w	r2, #0
 800266c:	f04f 0300 	mov.w	r3, #0
 8002670:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002674:	4659      	mov	r1, fp
 8002676:	018b      	lsls	r3, r1, #6
 8002678:	4651      	mov	r1, sl
 800267a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800267e:	4651      	mov	r1, sl
 8002680:	018a      	lsls	r2, r1, #6
 8002682:	4651      	mov	r1, sl
 8002684:	1a54      	subs	r4, r2, r1
 8002686:	4659      	mov	r1, fp
 8002688:	eb63 0501 	sbc.w	r5, r3, r1
 800268c:	f04f 0200 	mov.w	r2, #0
 8002690:	f04f 0300 	mov.w	r3, #0
 8002694:	00eb      	lsls	r3, r5, #3
 8002696:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800269a:	00e2      	lsls	r2, r4, #3
 800269c:	4614      	mov	r4, r2
 800269e:	461d      	mov	r5, r3
 80026a0:	4643      	mov	r3, r8
 80026a2:	18e3      	adds	r3, r4, r3
 80026a4:	603b      	str	r3, [r7, #0]
 80026a6:	464b      	mov	r3, r9
 80026a8:	eb45 0303 	adc.w	r3, r5, r3
 80026ac:	607b      	str	r3, [r7, #4]
 80026ae:	f04f 0200 	mov.w	r2, #0
 80026b2:	f04f 0300 	mov.w	r3, #0
 80026b6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80026ba:	4629      	mov	r1, r5
 80026bc:	028b      	lsls	r3, r1, #10
 80026be:	4621      	mov	r1, r4
 80026c0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80026c4:	4621      	mov	r1, r4
 80026c6:	028a      	lsls	r2, r1, #10
 80026c8:	4610      	mov	r0, r2
 80026ca:	4619      	mov	r1, r3
 80026cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80026d0:	2200      	movs	r2, #0
 80026d2:	64bb      	str	r3, [r7, #72]	; 0x48
 80026d4:	64fa      	str	r2, [r7, #76]	; 0x4c
 80026d6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80026da:	f7fd fde9 	bl	80002b0 <__aeabi_uldivmod>
 80026de:	4602      	mov	r2, r0
 80026e0:	460b      	mov	r3, r1
 80026e2:	4613      	mov	r3, r2
 80026e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80026e8:	4b0d      	ldr	r3, [pc, #52]	; (8002720 <HAL_RCC_GetSysClockFreq+0x458>)
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	0f1b      	lsrs	r3, r3, #28
 80026ee:	f003 0307 	and.w	r3, r3, #7
 80026f2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80026f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80026fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80026fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002702:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002706:	e003      	b.n	8002710 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002708:	4b06      	ldr	r3, [pc, #24]	; (8002724 <HAL_RCC_GetSysClockFreq+0x45c>)
 800270a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800270e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002710:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8002714:	4618      	mov	r0, r3
 8002716:	37b8      	adds	r7, #184	; 0xb8
 8002718:	46bd      	mov	sp, r7
 800271a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800271e:	bf00      	nop
 8002720:	40023800 	.word	0x40023800
 8002724:	00f42400 	.word	0x00f42400

08002728 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b086      	sub	sp, #24
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d101      	bne.n	800273a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e28d      	b.n	8002c56 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 0301 	and.w	r3, r3, #1
 8002742:	2b00      	cmp	r3, #0
 8002744:	f000 8083 	beq.w	800284e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002748:	4b94      	ldr	r3, [pc, #592]	; (800299c <HAL_RCC_OscConfig+0x274>)
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	f003 030c 	and.w	r3, r3, #12
 8002750:	2b04      	cmp	r3, #4
 8002752:	d019      	beq.n	8002788 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002754:	4b91      	ldr	r3, [pc, #580]	; (800299c <HAL_RCC_OscConfig+0x274>)
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800275c:	2b08      	cmp	r3, #8
 800275e:	d106      	bne.n	800276e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002760:	4b8e      	ldr	r3, [pc, #568]	; (800299c <HAL_RCC_OscConfig+0x274>)
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002768:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800276c:	d00c      	beq.n	8002788 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800276e:	4b8b      	ldr	r3, [pc, #556]	; (800299c <HAL_RCC_OscConfig+0x274>)
 8002770:	689b      	ldr	r3, [r3, #8]
 8002772:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002776:	2b0c      	cmp	r3, #12
 8002778:	d112      	bne.n	80027a0 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800277a:	4b88      	ldr	r3, [pc, #544]	; (800299c <HAL_RCC_OscConfig+0x274>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002782:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002786:	d10b      	bne.n	80027a0 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002788:	4b84      	ldr	r3, [pc, #528]	; (800299c <HAL_RCC_OscConfig+0x274>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002790:	2b00      	cmp	r3, #0
 8002792:	d05b      	beq.n	800284c <HAL_RCC_OscConfig+0x124>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d157      	bne.n	800284c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	e25a      	b.n	8002c56 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027a8:	d106      	bne.n	80027b8 <HAL_RCC_OscConfig+0x90>
 80027aa:	4b7c      	ldr	r3, [pc, #496]	; (800299c <HAL_RCC_OscConfig+0x274>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a7b      	ldr	r2, [pc, #492]	; (800299c <HAL_RCC_OscConfig+0x274>)
 80027b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027b4:	6013      	str	r3, [r2, #0]
 80027b6:	e01d      	b.n	80027f4 <HAL_RCC_OscConfig+0xcc>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80027c0:	d10c      	bne.n	80027dc <HAL_RCC_OscConfig+0xb4>
 80027c2:	4b76      	ldr	r3, [pc, #472]	; (800299c <HAL_RCC_OscConfig+0x274>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a75      	ldr	r2, [pc, #468]	; (800299c <HAL_RCC_OscConfig+0x274>)
 80027c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80027cc:	6013      	str	r3, [r2, #0]
 80027ce:	4b73      	ldr	r3, [pc, #460]	; (800299c <HAL_RCC_OscConfig+0x274>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a72      	ldr	r2, [pc, #456]	; (800299c <HAL_RCC_OscConfig+0x274>)
 80027d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027d8:	6013      	str	r3, [r2, #0]
 80027da:	e00b      	b.n	80027f4 <HAL_RCC_OscConfig+0xcc>
 80027dc:	4b6f      	ldr	r3, [pc, #444]	; (800299c <HAL_RCC_OscConfig+0x274>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a6e      	ldr	r2, [pc, #440]	; (800299c <HAL_RCC_OscConfig+0x274>)
 80027e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027e6:	6013      	str	r3, [r2, #0]
 80027e8:	4b6c      	ldr	r3, [pc, #432]	; (800299c <HAL_RCC_OscConfig+0x274>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a6b      	ldr	r2, [pc, #428]	; (800299c <HAL_RCC_OscConfig+0x274>)
 80027ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d013      	beq.n	8002824 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027fc:	f7fe fc24 	bl	8001048 <HAL_GetTick>
 8002800:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002802:	e008      	b.n	8002816 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002804:	f7fe fc20 	bl	8001048 <HAL_GetTick>
 8002808:	4602      	mov	r2, r0
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	2b64      	cmp	r3, #100	; 0x64
 8002810:	d901      	bls.n	8002816 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002812:	2303      	movs	r3, #3
 8002814:	e21f      	b.n	8002c56 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002816:	4b61      	ldr	r3, [pc, #388]	; (800299c <HAL_RCC_OscConfig+0x274>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800281e:	2b00      	cmp	r3, #0
 8002820:	d0f0      	beq.n	8002804 <HAL_RCC_OscConfig+0xdc>
 8002822:	e014      	b.n	800284e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002824:	f7fe fc10 	bl	8001048 <HAL_GetTick>
 8002828:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800282a:	e008      	b.n	800283e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800282c:	f7fe fc0c 	bl	8001048 <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	2b64      	cmp	r3, #100	; 0x64
 8002838:	d901      	bls.n	800283e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800283a:	2303      	movs	r3, #3
 800283c:	e20b      	b.n	8002c56 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800283e:	4b57      	ldr	r3, [pc, #348]	; (800299c <HAL_RCC_OscConfig+0x274>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d1f0      	bne.n	800282c <HAL_RCC_OscConfig+0x104>
 800284a:	e000      	b.n	800284e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800284c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 0302 	and.w	r3, r3, #2
 8002856:	2b00      	cmp	r3, #0
 8002858:	d06f      	beq.n	800293a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800285a:	4b50      	ldr	r3, [pc, #320]	; (800299c <HAL_RCC_OscConfig+0x274>)
 800285c:	689b      	ldr	r3, [r3, #8]
 800285e:	f003 030c 	and.w	r3, r3, #12
 8002862:	2b00      	cmp	r3, #0
 8002864:	d017      	beq.n	8002896 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002866:	4b4d      	ldr	r3, [pc, #308]	; (800299c <HAL_RCC_OscConfig+0x274>)
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800286e:	2b08      	cmp	r3, #8
 8002870:	d105      	bne.n	800287e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002872:	4b4a      	ldr	r3, [pc, #296]	; (800299c <HAL_RCC_OscConfig+0x274>)
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800287a:	2b00      	cmp	r3, #0
 800287c:	d00b      	beq.n	8002896 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800287e:	4b47      	ldr	r3, [pc, #284]	; (800299c <HAL_RCC_OscConfig+0x274>)
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002886:	2b0c      	cmp	r3, #12
 8002888:	d11c      	bne.n	80028c4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800288a:	4b44      	ldr	r3, [pc, #272]	; (800299c <HAL_RCC_OscConfig+0x274>)
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002892:	2b00      	cmp	r3, #0
 8002894:	d116      	bne.n	80028c4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002896:	4b41      	ldr	r3, [pc, #260]	; (800299c <HAL_RCC_OscConfig+0x274>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f003 0302 	and.w	r3, r3, #2
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d005      	beq.n	80028ae <HAL_RCC_OscConfig+0x186>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	68db      	ldr	r3, [r3, #12]
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d001      	beq.n	80028ae <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e1d3      	b.n	8002c56 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028ae:	4b3b      	ldr	r3, [pc, #236]	; (800299c <HAL_RCC_OscConfig+0x274>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	691b      	ldr	r3, [r3, #16]
 80028ba:	00db      	lsls	r3, r3, #3
 80028bc:	4937      	ldr	r1, [pc, #220]	; (800299c <HAL_RCC_OscConfig+0x274>)
 80028be:	4313      	orrs	r3, r2
 80028c0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028c2:	e03a      	b.n	800293a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	68db      	ldr	r3, [r3, #12]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d020      	beq.n	800290e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028cc:	4b34      	ldr	r3, [pc, #208]	; (80029a0 <HAL_RCC_OscConfig+0x278>)
 80028ce:	2201      	movs	r2, #1
 80028d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028d2:	f7fe fbb9 	bl	8001048 <HAL_GetTick>
 80028d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028d8:	e008      	b.n	80028ec <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028da:	f7fe fbb5 	bl	8001048 <HAL_GetTick>
 80028de:	4602      	mov	r2, r0
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	1ad3      	subs	r3, r2, r3
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	d901      	bls.n	80028ec <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80028e8:	2303      	movs	r3, #3
 80028ea:	e1b4      	b.n	8002c56 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028ec:	4b2b      	ldr	r3, [pc, #172]	; (800299c <HAL_RCC_OscConfig+0x274>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 0302 	and.w	r3, r3, #2
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d0f0      	beq.n	80028da <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028f8:	4b28      	ldr	r3, [pc, #160]	; (800299c <HAL_RCC_OscConfig+0x274>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	691b      	ldr	r3, [r3, #16]
 8002904:	00db      	lsls	r3, r3, #3
 8002906:	4925      	ldr	r1, [pc, #148]	; (800299c <HAL_RCC_OscConfig+0x274>)
 8002908:	4313      	orrs	r3, r2
 800290a:	600b      	str	r3, [r1, #0]
 800290c:	e015      	b.n	800293a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800290e:	4b24      	ldr	r3, [pc, #144]	; (80029a0 <HAL_RCC_OscConfig+0x278>)
 8002910:	2200      	movs	r2, #0
 8002912:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002914:	f7fe fb98 	bl	8001048 <HAL_GetTick>
 8002918:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800291a:	e008      	b.n	800292e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800291c:	f7fe fb94 	bl	8001048 <HAL_GetTick>
 8002920:	4602      	mov	r2, r0
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	2b02      	cmp	r3, #2
 8002928:	d901      	bls.n	800292e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800292a:	2303      	movs	r3, #3
 800292c:	e193      	b.n	8002c56 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800292e:	4b1b      	ldr	r3, [pc, #108]	; (800299c <HAL_RCC_OscConfig+0x274>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 0302 	and.w	r3, r3, #2
 8002936:	2b00      	cmp	r3, #0
 8002938:	d1f0      	bne.n	800291c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f003 0308 	and.w	r3, r3, #8
 8002942:	2b00      	cmp	r3, #0
 8002944:	d036      	beq.n	80029b4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	695b      	ldr	r3, [r3, #20]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d016      	beq.n	800297c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800294e:	4b15      	ldr	r3, [pc, #84]	; (80029a4 <HAL_RCC_OscConfig+0x27c>)
 8002950:	2201      	movs	r2, #1
 8002952:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002954:	f7fe fb78 	bl	8001048 <HAL_GetTick>
 8002958:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800295a:	e008      	b.n	800296e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800295c:	f7fe fb74 	bl	8001048 <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	2b02      	cmp	r3, #2
 8002968:	d901      	bls.n	800296e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800296a:	2303      	movs	r3, #3
 800296c:	e173      	b.n	8002c56 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800296e:	4b0b      	ldr	r3, [pc, #44]	; (800299c <HAL_RCC_OscConfig+0x274>)
 8002970:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002972:	f003 0302 	and.w	r3, r3, #2
 8002976:	2b00      	cmp	r3, #0
 8002978:	d0f0      	beq.n	800295c <HAL_RCC_OscConfig+0x234>
 800297a:	e01b      	b.n	80029b4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800297c:	4b09      	ldr	r3, [pc, #36]	; (80029a4 <HAL_RCC_OscConfig+0x27c>)
 800297e:	2200      	movs	r2, #0
 8002980:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002982:	f7fe fb61 	bl	8001048 <HAL_GetTick>
 8002986:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002988:	e00e      	b.n	80029a8 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800298a:	f7fe fb5d 	bl	8001048 <HAL_GetTick>
 800298e:	4602      	mov	r2, r0
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	1ad3      	subs	r3, r2, r3
 8002994:	2b02      	cmp	r3, #2
 8002996:	d907      	bls.n	80029a8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002998:	2303      	movs	r3, #3
 800299a:	e15c      	b.n	8002c56 <HAL_RCC_OscConfig+0x52e>
 800299c:	40023800 	.word	0x40023800
 80029a0:	42470000 	.word	0x42470000
 80029a4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029a8:	4b8a      	ldr	r3, [pc, #552]	; (8002bd4 <HAL_RCC_OscConfig+0x4ac>)
 80029aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80029ac:	f003 0302 	and.w	r3, r3, #2
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d1ea      	bne.n	800298a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f003 0304 	and.w	r3, r3, #4
 80029bc:	2b00      	cmp	r3, #0
 80029be:	f000 8097 	beq.w	8002af0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029c2:	2300      	movs	r3, #0
 80029c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029c6:	4b83      	ldr	r3, [pc, #524]	; (8002bd4 <HAL_RCC_OscConfig+0x4ac>)
 80029c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d10f      	bne.n	80029f2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029d2:	2300      	movs	r3, #0
 80029d4:	60bb      	str	r3, [r7, #8]
 80029d6:	4b7f      	ldr	r3, [pc, #508]	; (8002bd4 <HAL_RCC_OscConfig+0x4ac>)
 80029d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029da:	4a7e      	ldr	r2, [pc, #504]	; (8002bd4 <HAL_RCC_OscConfig+0x4ac>)
 80029dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029e0:	6413      	str	r3, [r2, #64]	; 0x40
 80029e2:	4b7c      	ldr	r3, [pc, #496]	; (8002bd4 <HAL_RCC_OscConfig+0x4ac>)
 80029e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029ea:	60bb      	str	r3, [r7, #8]
 80029ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029ee:	2301      	movs	r3, #1
 80029f0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029f2:	4b79      	ldr	r3, [pc, #484]	; (8002bd8 <HAL_RCC_OscConfig+0x4b0>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d118      	bne.n	8002a30 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80029fe:	4b76      	ldr	r3, [pc, #472]	; (8002bd8 <HAL_RCC_OscConfig+0x4b0>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a75      	ldr	r2, [pc, #468]	; (8002bd8 <HAL_RCC_OscConfig+0x4b0>)
 8002a04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a0a:	f7fe fb1d 	bl	8001048 <HAL_GetTick>
 8002a0e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a10:	e008      	b.n	8002a24 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a12:	f7fe fb19 	bl	8001048 <HAL_GetTick>
 8002a16:	4602      	mov	r2, r0
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	2b02      	cmp	r3, #2
 8002a1e:	d901      	bls.n	8002a24 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002a20:	2303      	movs	r3, #3
 8002a22:	e118      	b.n	8002c56 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a24:	4b6c      	ldr	r3, [pc, #432]	; (8002bd8 <HAL_RCC_OscConfig+0x4b0>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d0f0      	beq.n	8002a12 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	2b01      	cmp	r3, #1
 8002a36:	d106      	bne.n	8002a46 <HAL_RCC_OscConfig+0x31e>
 8002a38:	4b66      	ldr	r3, [pc, #408]	; (8002bd4 <HAL_RCC_OscConfig+0x4ac>)
 8002a3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a3c:	4a65      	ldr	r2, [pc, #404]	; (8002bd4 <HAL_RCC_OscConfig+0x4ac>)
 8002a3e:	f043 0301 	orr.w	r3, r3, #1
 8002a42:	6713      	str	r3, [r2, #112]	; 0x70
 8002a44:	e01c      	b.n	8002a80 <HAL_RCC_OscConfig+0x358>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	2b05      	cmp	r3, #5
 8002a4c:	d10c      	bne.n	8002a68 <HAL_RCC_OscConfig+0x340>
 8002a4e:	4b61      	ldr	r3, [pc, #388]	; (8002bd4 <HAL_RCC_OscConfig+0x4ac>)
 8002a50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a52:	4a60      	ldr	r2, [pc, #384]	; (8002bd4 <HAL_RCC_OscConfig+0x4ac>)
 8002a54:	f043 0304 	orr.w	r3, r3, #4
 8002a58:	6713      	str	r3, [r2, #112]	; 0x70
 8002a5a:	4b5e      	ldr	r3, [pc, #376]	; (8002bd4 <HAL_RCC_OscConfig+0x4ac>)
 8002a5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a5e:	4a5d      	ldr	r2, [pc, #372]	; (8002bd4 <HAL_RCC_OscConfig+0x4ac>)
 8002a60:	f043 0301 	orr.w	r3, r3, #1
 8002a64:	6713      	str	r3, [r2, #112]	; 0x70
 8002a66:	e00b      	b.n	8002a80 <HAL_RCC_OscConfig+0x358>
 8002a68:	4b5a      	ldr	r3, [pc, #360]	; (8002bd4 <HAL_RCC_OscConfig+0x4ac>)
 8002a6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a6c:	4a59      	ldr	r2, [pc, #356]	; (8002bd4 <HAL_RCC_OscConfig+0x4ac>)
 8002a6e:	f023 0301 	bic.w	r3, r3, #1
 8002a72:	6713      	str	r3, [r2, #112]	; 0x70
 8002a74:	4b57      	ldr	r3, [pc, #348]	; (8002bd4 <HAL_RCC_OscConfig+0x4ac>)
 8002a76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a78:	4a56      	ldr	r2, [pc, #344]	; (8002bd4 <HAL_RCC_OscConfig+0x4ac>)
 8002a7a:	f023 0304 	bic.w	r3, r3, #4
 8002a7e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d015      	beq.n	8002ab4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a88:	f7fe fade 	bl	8001048 <HAL_GetTick>
 8002a8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a8e:	e00a      	b.n	8002aa6 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a90:	f7fe fada 	bl	8001048 <HAL_GetTick>
 8002a94:	4602      	mov	r2, r0
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	1ad3      	subs	r3, r2, r3
 8002a9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d901      	bls.n	8002aa6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	e0d7      	b.n	8002c56 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002aa6:	4b4b      	ldr	r3, [pc, #300]	; (8002bd4 <HAL_RCC_OscConfig+0x4ac>)
 8002aa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002aaa:	f003 0302 	and.w	r3, r3, #2
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d0ee      	beq.n	8002a90 <HAL_RCC_OscConfig+0x368>
 8002ab2:	e014      	b.n	8002ade <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ab4:	f7fe fac8 	bl	8001048 <HAL_GetTick>
 8002ab8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002aba:	e00a      	b.n	8002ad2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002abc:	f7fe fac4 	bl	8001048 <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d901      	bls.n	8002ad2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e0c1      	b.n	8002c56 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ad2:	4b40      	ldr	r3, [pc, #256]	; (8002bd4 <HAL_RCC_OscConfig+0x4ac>)
 8002ad4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ad6:	f003 0302 	and.w	r3, r3, #2
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d1ee      	bne.n	8002abc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ade:	7dfb      	ldrb	r3, [r7, #23]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d105      	bne.n	8002af0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ae4:	4b3b      	ldr	r3, [pc, #236]	; (8002bd4 <HAL_RCC_OscConfig+0x4ac>)
 8002ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae8:	4a3a      	ldr	r2, [pc, #232]	; (8002bd4 <HAL_RCC_OscConfig+0x4ac>)
 8002aea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002aee:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	699b      	ldr	r3, [r3, #24]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	f000 80ad 	beq.w	8002c54 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002afa:	4b36      	ldr	r3, [pc, #216]	; (8002bd4 <HAL_RCC_OscConfig+0x4ac>)
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	f003 030c 	and.w	r3, r3, #12
 8002b02:	2b08      	cmp	r3, #8
 8002b04:	d060      	beq.n	8002bc8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	699b      	ldr	r3, [r3, #24]
 8002b0a:	2b02      	cmp	r3, #2
 8002b0c:	d145      	bne.n	8002b9a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b0e:	4b33      	ldr	r3, [pc, #204]	; (8002bdc <HAL_RCC_OscConfig+0x4b4>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b14:	f7fe fa98 	bl	8001048 <HAL_GetTick>
 8002b18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b1a:	e008      	b.n	8002b2e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b1c:	f7fe fa94 	bl	8001048 <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	2b02      	cmp	r3, #2
 8002b28:	d901      	bls.n	8002b2e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e093      	b.n	8002c56 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b2e:	4b29      	ldr	r3, [pc, #164]	; (8002bd4 <HAL_RCC_OscConfig+0x4ac>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d1f0      	bne.n	8002b1c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	69da      	ldr	r2, [r3, #28]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6a1b      	ldr	r3, [r3, #32]
 8002b42:	431a      	orrs	r2, r3
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b48:	019b      	lsls	r3, r3, #6
 8002b4a:	431a      	orrs	r2, r3
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b50:	085b      	lsrs	r3, r3, #1
 8002b52:	3b01      	subs	r3, #1
 8002b54:	041b      	lsls	r3, r3, #16
 8002b56:	431a      	orrs	r2, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b5c:	061b      	lsls	r3, r3, #24
 8002b5e:	431a      	orrs	r2, r3
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b64:	071b      	lsls	r3, r3, #28
 8002b66:	491b      	ldr	r1, [pc, #108]	; (8002bd4 <HAL_RCC_OscConfig+0x4ac>)
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b6c:	4b1b      	ldr	r3, [pc, #108]	; (8002bdc <HAL_RCC_OscConfig+0x4b4>)
 8002b6e:	2201      	movs	r2, #1
 8002b70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b72:	f7fe fa69 	bl	8001048 <HAL_GetTick>
 8002b76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b78:	e008      	b.n	8002b8c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b7a:	f7fe fa65 	bl	8001048 <HAL_GetTick>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	2b02      	cmp	r3, #2
 8002b86:	d901      	bls.n	8002b8c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002b88:	2303      	movs	r3, #3
 8002b8a:	e064      	b.n	8002c56 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b8c:	4b11      	ldr	r3, [pc, #68]	; (8002bd4 <HAL_RCC_OscConfig+0x4ac>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d0f0      	beq.n	8002b7a <HAL_RCC_OscConfig+0x452>
 8002b98:	e05c      	b.n	8002c54 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b9a:	4b10      	ldr	r3, [pc, #64]	; (8002bdc <HAL_RCC_OscConfig+0x4b4>)
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ba0:	f7fe fa52 	bl	8001048 <HAL_GetTick>
 8002ba4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ba6:	e008      	b.n	8002bba <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ba8:	f7fe fa4e 	bl	8001048 <HAL_GetTick>
 8002bac:	4602      	mov	r2, r0
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	2b02      	cmp	r3, #2
 8002bb4:	d901      	bls.n	8002bba <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	e04d      	b.n	8002c56 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bba:	4b06      	ldr	r3, [pc, #24]	; (8002bd4 <HAL_RCC_OscConfig+0x4ac>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d1f0      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x480>
 8002bc6:	e045      	b.n	8002c54 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	699b      	ldr	r3, [r3, #24]
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d107      	bne.n	8002be0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e040      	b.n	8002c56 <HAL_RCC_OscConfig+0x52e>
 8002bd4:	40023800 	.word	0x40023800
 8002bd8:	40007000 	.word	0x40007000
 8002bdc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002be0:	4b1f      	ldr	r3, [pc, #124]	; (8002c60 <HAL_RCC_OscConfig+0x538>)
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	699b      	ldr	r3, [r3, #24]
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d030      	beq.n	8002c50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d129      	bne.n	8002c50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d122      	bne.n	8002c50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c0a:	68fa      	ldr	r2, [r7, #12]
 8002c0c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002c10:	4013      	ands	r3, r2
 8002c12:	687a      	ldr	r2, [r7, #4]
 8002c14:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002c16:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d119      	bne.n	8002c50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c26:	085b      	lsrs	r3, r3, #1
 8002c28:	3b01      	subs	r3, #1
 8002c2a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d10f      	bne.n	8002c50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c3a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d107      	bne.n	8002c50 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c4a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d001      	beq.n	8002c54 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e000      	b.n	8002c56 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002c54:	2300      	movs	r3, #0
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3718      	adds	r7, #24
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	40023800 	.word	0x40023800

08002c64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b082      	sub	sp, #8
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d101      	bne.n	8002c76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e041      	b.n	8002cfa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d106      	bne.n	8002c90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f7fd ff0e 	bl	8000aac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2202      	movs	r2, #2
 8002c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	3304      	adds	r3, #4
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	4610      	mov	r0, r2
 8002ca4:	f000 fa96 	bl	80031d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2201      	movs	r2, #1
 8002cac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2201      	movs	r2, #1
 8002cb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2201      	movs	r2, #1
 8002cbc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2201      	movs	r2, #1
 8002ccc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2201      	movs	r2, #1
 8002cdc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2201      	movs	r2, #1
 8002cec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002cf8:	2300      	movs	r3, #0
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3708      	adds	r7, #8
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
	...

08002d04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b085      	sub	sp, #20
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d001      	beq.n	8002d1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e04e      	b.n	8002dba <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2202      	movs	r2, #2
 8002d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	68da      	ldr	r2, [r3, #12]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f042 0201 	orr.w	r2, r2, #1
 8002d32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a23      	ldr	r2, [pc, #140]	; (8002dc8 <HAL_TIM_Base_Start_IT+0xc4>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d022      	beq.n	8002d84 <HAL_TIM_Base_Start_IT+0x80>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d46:	d01d      	beq.n	8002d84 <HAL_TIM_Base_Start_IT+0x80>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a1f      	ldr	r2, [pc, #124]	; (8002dcc <HAL_TIM_Base_Start_IT+0xc8>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d018      	beq.n	8002d84 <HAL_TIM_Base_Start_IT+0x80>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a1e      	ldr	r2, [pc, #120]	; (8002dd0 <HAL_TIM_Base_Start_IT+0xcc>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d013      	beq.n	8002d84 <HAL_TIM_Base_Start_IT+0x80>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a1c      	ldr	r2, [pc, #112]	; (8002dd4 <HAL_TIM_Base_Start_IT+0xd0>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d00e      	beq.n	8002d84 <HAL_TIM_Base_Start_IT+0x80>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a1b      	ldr	r2, [pc, #108]	; (8002dd8 <HAL_TIM_Base_Start_IT+0xd4>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d009      	beq.n	8002d84 <HAL_TIM_Base_Start_IT+0x80>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a19      	ldr	r2, [pc, #100]	; (8002ddc <HAL_TIM_Base_Start_IT+0xd8>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d004      	beq.n	8002d84 <HAL_TIM_Base_Start_IT+0x80>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a18      	ldr	r2, [pc, #96]	; (8002de0 <HAL_TIM_Base_Start_IT+0xdc>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d111      	bne.n	8002da8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	f003 0307 	and.w	r3, r3, #7
 8002d8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2b06      	cmp	r3, #6
 8002d94:	d010      	beq.n	8002db8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f042 0201 	orr.w	r2, r2, #1
 8002da4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002da6:	e007      	b.n	8002db8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f042 0201 	orr.w	r2, r2, #1
 8002db6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002db8:	2300      	movs	r3, #0
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3714      	adds	r7, #20
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr
 8002dc6:	bf00      	nop
 8002dc8:	40010000 	.word	0x40010000
 8002dcc:	40000400 	.word	0x40000400
 8002dd0:	40000800 	.word	0x40000800
 8002dd4:	40000c00 	.word	0x40000c00
 8002dd8:	40010400 	.word	0x40010400
 8002ddc:	40014000 	.word	0x40014000
 8002de0:	40001800 	.word	0x40001800

08002de4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b082      	sub	sp, #8
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	691b      	ldr	r3, [r3, #16]
 8002df2:	f003 0302 	and.w	r3, r3, #2
 8002df6:	2b02      	cmp	r3, #2
 8002df8:	d122      	bne.n	8002e40 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	68db      	ldr	r3, [r3, #12]
 8002e00:	f003 0302 	and.w	r3, r3, #2
 8002e04:	2b02      	cmp	r3, #2
 8002e06:	d11b      	bne.n	8002e40 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f06f 0202 	mvn.w	r2, #2
 8002e10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2201      	movs	r2, #1
 8002e16:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	699b      	ldr	r3, [r3, #24]
 8002e1e:	f003 0303 	and.w	r3, r3, #3
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d003      	beq.n	8002e2e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f000 f9b5 	bl	8003196 <HAL_TIM_IC_CaptureCallback>
 8002e2c:	e005      	b.n	8002e3a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f000 f9a7 	bl	8003182 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e34:	6878      	ldr	r0, [r7, #4]
 8002e36:	f000 f9b8 	bl	80031aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	691b      	ldr	r3, [r3, #16]
 8002e46:	f003 0304 	and.w	r3, r3, #4
 8002e4a:	2b04      	cmp	r3, #4
 8002e4c:	d122      	bne.n	8002e94 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	68db      	ldr	r3, [r3, #12]
 8002e54:	f003 0304 	and.w	r3, r3, #4
 8002e58:	2b04      	cmp	r3, #4
 8002e5a:	d11b      	bne.n	8002e94 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f06f 0204 	mvn.w	r2, #4
 8002e64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2202      	movs	r2, #2
 8002e6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	699b      	ldr	r3, [r3, #24]
 8002e72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d003      	beq.n	8002e82 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f000 f98b 	bl	8003196 <HAL_TIM_IC_CaptureCallback>
 8002e80:	e005      	b.n	8002e8e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e82:	6878      	ldr	r0, [r7, #4]
 8002e84:	f000 f97d 	bl	8003182 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	f000 f98e 	bl	80031aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2200      	movs	r2, #0
 8002e92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	691b      	ldr	r3, [r3, #16]
 8002e9a:	f003 0308 	and.w	r3, r3, #8
 8002e9e:	2b08      	cmp	r3, #8
 8002ea0:	d122      	bne.n	8002ee8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	68db      	ldr	r3, [r3, #12]
 8002ea8:	f003 0308 	and.w	r3, r3, #8
 8002eac:	2b08      	cmp	r3, #8
 8002eae:	d11b      	bne.n	8002ee8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f06f 0208 	mvn.w	r2, #8
 8002eb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2204      	movs	r2, #4
 8002ebe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	69db      	ldr	r3, [r3, #28]
 8002ec6:	f003 0303 	and.w	r3, r3, #3
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d003      	beq.n	8002ed6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	f000 f961 	bl	8003196 <HAL_TIM_IC_CaptureCallback>
 8002ed4:	e005      	b.n	8002ee2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f000 f953 	bl	8003182 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f000 f964 	bl	80031aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	691b      	ldr	r3, [r3, #16]
 8002eee:	f003 0310 	and.w	r3, r3, #16
 8002ef2:	2b10      	cmp	r3, #16
 8002ef4:	d122      	bne.n	8002f3c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	68db      	ldr	r3, [r3, #12]
 8002efc:	f003 0310 	and.w	r3, r3, #16
 8002f00:	2b10      	cmp	r3, #16
 8002f02:	d11b      	bne.n	8002f3c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f06f 0210 	mvn.w	r2, #16
 8002f0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2208      	movs	r2, #8
 8002f12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	69db      	ldr	r3, [r3, #28]
 8002f1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d003      	beq.n	8002f2a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f000 f937 	bl	8003196 <HAL_TIM_IC_CaptureCallback>
 8002f28:	e005      	b.n	8002f36 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	f000 f929 	bl	8003182 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f30:	6878      	ldr	r0, [r7, #4]
 8002f32:	f000 f93a 	bl	80031aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	691b      	ldr	r3, [r3, #16]
 8002f42:	f003 0301 	and.w	r3, r3, #1
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d10e      	bne.n	8002f68 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	68db      	ldr	r3, [r3, #12]
 8002f50:	f003 0301 	and.w	r3, r3, #1
 8002f54:	2b01      	cmp	r3, #1
 8002f56:	d107      	bne.n	8002f68 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f06f 0201 	mvn.w	r2, #1
 8002f60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f7fd fd52 	bl	8000a0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	691b      	ldr	r3, [r3, #16]
 8002f6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f72:	2b80      	cmp	r3, #128	; 0x80
 8002f74:	d10e      	bne.n	8002f94 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	68db      	ldr	r3, [r3, #12]
 8002f7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f80:	2b80      	cmp	r3, #128	; 0x80
 8002f82:	d107      	bne.n	8002f94 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002f8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f000 fae0 	bl	8003554 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	691b      	ldr	r3, [r3, #16]
 8002f9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f9e:	2b40      	cmp	r3, #64	; 0x40
 8002fa0:	d10e      	bne.n	8002fc0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	68db      	ldr	r3, [r3, #12]
 8002fa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fac:	2b40      	cmp	r3, #64	; 0x40
 8002fae:	d107      	bne.n	8002fc0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002fb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f000 f8ff 	bl	80031be <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	691b      	ldr	r3, [r3, #16]
 8002fc6:	f003 0320 	and.w	r3, r3, #32
 8002fca:	2b20      	cmp	r3, #32
 8002fcc:	d10e      	bne.n	8002fec <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	f003 0320 	and.w	r3, r3, #32
 8002fd8:	2b20      	cmp	r3, #32
 8002fda:	d107      	bne.n	8002fec <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f06f 0220 	mvn.w	r2, #32
 8002fe4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f000 faaa 	bl	8003540 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002fec:	bf00      	nop
 8002fee:	3708      	adds	r7, #8
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
 8002ffc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ffe:	2300      	movs	r3, #0
 8003000:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003008:	2b01      	cmp	r3, #1
 800300a:	d101      	bne.n	8003010 <HAL_TIM_ConfigClockSource+0x1c>
 800300c:	2302      	movs	r3, #2
 800300e:	e0b4      	b.n	800317a <HAL_TIM_ConfigClockSource+0x186>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2201      	movs	r2, #1
 8003014:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2202      	movs	r2, #2
 800301c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800302e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003036:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	68ba      	ldr	r2, [r7, #8]
 800303e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003048:	d03e      	beq.n	80030c8 <HAL_TIM_ConfigClockSource+0xd4>
 800304a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800304e:	f200 8087 	bhi.w	8003160 <HAL_TIM_ConfigClockSource+0x16c>
 8003052:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003056:	f000 8086 	beq.w	8003166 <HAL_TIM_ConfigClockSource+0x172>
 800305a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800305e:	d87f      	bhi.n	8003160 <HAL_TIM_ConfigClockSource+0x16c>
 8003060:	2b70      	cmp	r3, #112	; 0x70
 8003062:	d01a      	beq.n	800309a <HAL_TIM_ConfigClockSource+0xa6>
 8003064:	2b70      	cmp	r3, #112	; 0x70
 8003066:	d87b      	bhi.n	8003160 <HAL_TIM_ConfigClockSource+0x16c>
 8003068:	2b60      	cmp	r3, #96	; 0x60
 800306a:	d050      	beq.n	800310e <HAL_TIM_ConfigClockSource+0x11a>
 800306c:	2b60      	cmp	r3, #96	; 0x60
 800306e:	d877      	bhi.n	8003160 <HAL_TIM_ConfigClockSource+0x16c>
 8003070:	2b50      	cmp	r3, #80	; 0x50
 8003072:	d03c      	beq.n	80030ee <HAL_TIM_ConfigClockSource+0xfa>
 8003074:	2b50      	cmp	r3, #80	; 0x50
 8003076:	d873      	bhi.n	8003160 <HAL_TIM_ConfigClockSource+0x16c>
 8003078:	2b40      	cmp	r3, #64	; 0x40
 800307a:	d058      	beq.n	800312e <HAL_TIM_ConfigClockSource+0x13a>
 800307c:	2b40      	cmp	r3, #64	; 0x40
 800307e:	d86f      	bhi.n	8003160 <HAL_TIM_ConfigClockSource+0x16c>
 8003080:	2b30      	cmp	r3, #48	; 0x30
 8003082:	d064      	beq.n	800314e <HAL_TIM_ConfigClockSource+0x15a>
 8003084:	2b30      	cmp	r3, #48	; 0x30
 8003086:	d86b      	bhi.n	8003160 <HAL_TIM_ConfigClockSource+0x16c>
 8003088:	2b20      	cmp	r3, #32
 800308a:	d060      	beq.n	800314e <HAL_TIM_ConfigClockSource+0x15a>
 800308c:	2b20      	cmp	r3, #32
 800308e:	d867      	bhi.n	8003160 <HAL_TIM_ConfigClockSource+0x16c>
 8003090:	2b00      	cmp	r3, #0
 8003092:	d05c      	beq.n	800314e <HAL_TIM_ConfigClockSource+0x15a>
 8003094:	2b10      	cmp	r3, #16
 8003096:	d05a      	beq.n	800314e <HAL_TIM_ConfigClockSource+0x15a>
 8003098:	e062      	b.n	8003160 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6818      	ldr	r0, [r3, #0]
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	6899      	ldr	r1, [r3, #8]
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	685a      	ldr	r2, [r3, #4]
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	68db      	ldr	r3, [r3, #12]
 80030aa:	f000 f9ad 	bl	8003408 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80030bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	68ba      	ldr	r2, [r7, #8]
 80030c4:	609a      	str	r2, [r3, #8]
      break;
 80030c6:	e04f      	b.n	8003168 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6818      	ldr	r0, [r3, #0]
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	6899      	ldr	r1, [r3, #8]
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	685a      	ldr	r2, [r3, #4]
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	f000 f996 	bl	8003408 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	689a      	ldr	r2, [r3, #8]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80030ea:	609a      	str	r2, [r3, #8]
      break;
 80030ec:	e03c      	b.n	8003168 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6818      	ldr	r0, [r3, #0]
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	6859      	ldr	r1, [r3, #4]
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	68db      	ldr	r3, [r3, #12]
 80030fa:	461a      	mov	r2, r3
 80030fc:	f000 f90a 	bl	8003314 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2150      	movs	r1, #80	; 0x50
 8003106:	4618      	mov	r0, r3
 8003108:	f000 f963 	bl	80033d2 <TIM_ITRx_SetConfig>
      break;
 800310c:	e02c      	b.n	8003168 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6818      	ldr	r0, [r3, #0]
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	6859      	ldr	r1, [r3, #4]
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	68db      	ldr	r3, [r3, #12]
 800311a:	461a      	mov	r2, r3
 800311c:	f000 f929 	bl	8003372 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	2160      	movs	r1, #96	; 0x60
 8003126:	4618      	mov	r0, r3
 8003128:	f000 f953 	bl	80033d2 <TIM_ITRx_SetConfig>
      break;
 800312c:	e01c      	b.n	8003168 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6818      	ldr	r0, [r3, #0]
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	6859      	ldr	r1, [r3, #4]
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	68db      	ldr	r3, [r3, #12]
 800313a:	461a      	mov	r2, r3
 800313c:	f000 f8ea 	bl	8003314 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	2140      	movs	r1, #64	; 0x40
 8003146:	4618      	mov	r0, r3
 8003148:	f000 f943 	bl	80033d2 <TIM_ITRx_SetConfig>
      break;
 800314c:	e00c      	b.n	8003168 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	4619      	mov	r1, r3
 8003158:	4610      	mov	r0, r2
 800315a:	f000 f93a 	bl	80033d2 <TIM_ITRx_SetConfig>
      break;
 800315e:	e003      	b.n	8003168 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	73fb      	strb	r3, [r7, #15]
      break;
 8003164:	e000      	b.n	8003168 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003166:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2201      	movs	r2, #1
 800316c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2200      	movs	r2, #0
 8003174:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003178:	7bfb      	ldrb	r3, [r7, #15]
}
 800317a:	4618      	mov	r0, r3
 800317c:	3710      	adds	r7, #16
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}

08003182 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003182:	b480      	push	{r7}
 8003184:	b083      	sub	sp, #12
 8003186:	af00      	add	r7, sp, #0
 8003188:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800318a:	bf00      	nop
 800318c:	370c      	adds	r7, #12
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr

08003196 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003196:	b480      	push	{r7}
 8003198:	b083      	sub	sp, #12
 800319a:	af00      	add	r7, sp, #0
 800319c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800319e:	bf00      	nop
 80031a0:	370c      	adds	r7, #12
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr

080031aa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80031aa:	b480      	push	{r7}
 80031ac:	b083      	sub	sp, #12
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80031b2:	bf00      	nop
 80031b4:	370c      	adds	r7, #12
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr

080031be <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80031be:	b480      	push	{r7}
 80031c0:	b083      	sub	sp, #12
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80031c6:	bf00      	nop
 80031c8:	370c      	adds	r7, #12
 80031ca:	46bd      	mov	sp, r7
 80031cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d0:	4770      	bx	lr
	...

080031d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b085      	sub	sp, #20
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
 80031dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	4a40      	ldr	r2, [pc, #256]	; (80032e8 <TIM_Base_SetConfig+0x114>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d013      	beq.n	8003214 <TIM_Base_SetConfig+0x40>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031f2:	d00f      	beq.n	8003214 <TIM_Base_SetConfig+0x40>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	4a3d      	ldr	r2, [pc, #244]	; (80032ec <TIM_Base_SetConfig+0x118>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d00b      	beq.n	8003214 <TIM_Base_SetConfig+0x40>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	4a3c      	ldr	r2, [pc, #240]	; (80032f0 <TIM_Base_SetConfig+0x11c>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d007      	beq.n	8003214 <TIM_Base_SetConfig+0x40>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	4a3b      	ldr	r2, [pc, #236]	; (80032f4 <TIM_Base_SetConfig+0x120>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d003      	beq.n	8003214 <TIM_Base_SetConfig+0x40>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	4a3a      	ldr	r2, [pc, #232]	; (80032f8 <TIM_Base_SetConfig+0x124>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d108      	bne.n	8003226 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800321a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	68fa      	ldr	r2, [r7, #12]
 8003222:	4313      	orrs	r3, r2
 8003224:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	4a2f      	ldr	r2, [pc, #188]	; (80032e8 <TIM_Base_SetConfig+0x114>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d02b      	beq.n	8003286 <TIM_Base_SetConfig+0xb2>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003234:	d027      	beq.n	8003286 <TIM_Base_SetConfig+0xb2>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	4a2c      	ldr	r2, [pc, #176]	; (80032ec <TIM_Base_SetConfig+0x118>)
 800323a:	4293      	cmp	r3, r2
 800323c:	d023      	beq.n	8003286 <TIM_Base_SetConfig+0xb2>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4a2b      	ldr	r2, [pc, #172]	; (80032f0 <TIM_Base_SetConfig+0x11c>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d01f      	beq.n	8003286 <TIM_Base_SetConfig+0xb2>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4a2a      	ldr	r2, [pc, #168]	; (80032f4 <TIM_Base_SetConfig+0x120>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d01b      	beq.n	8003286 <TIM_Base_SetConfig+0xb2>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a29      	ldr	r2, [pc, #164]	; (80032f8 <TIM_Base_SetConfig+0x124>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d017      	beq.n	8003286 <TIM_Base_SetConfig+0xb2>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4a28      	ldr	r2, [pc, #160]	; (80032fc <TIM_Base_SetConfig+0x128>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d013      	beq.n	8003286 <TIM_Base_SetConfig+0xb2>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4a27      	ldr	r2, [pc, #156]	; (8003300 <TIM_Base_SetConfig+0x12c>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d00f      	beq.n	8003286 <TIM_Base_SetConfig+0xb2>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	4a26      	ldr	r2, [pc, #152]	; (8003304 <TIM_Base_SetConfig+0x130>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d00b      	beq.n	8003286 <TIM_Base_SetConfig+0xb2>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	4a25      	ldr	r2, [pc, #148]	; (8003308 <TIM_Base_SetConfig+0x134>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d007      	beq.n	8003286 <TIM_Base_SetConfig+0xb2>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	4a24      	ldr	r2, [pc, #144]	; (800330c <TIM_Base_SetConfig+0x138>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d003      	beq.n	8003286 <TIM_Base_SetConfig+0xb2>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	4a23      	ldr	r2, [pc, #140]	; (8003310 <TIM_Base_SetConfig+0x13c>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d108      	bne.n	8003298 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800328c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	68db      	ldr	r3, [r3, #12]
 8003292:	68fa      	ldr	r2, [r7, #12]
 8003294:	4313      	orrs	r3, r2
 8003296:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	695b      	ldr	r3, [r3, #20]
 80032a2:	4313      	orrs	r3, r2
 80032a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	68fa      	ldr	r2, [r7, #12]
 80032aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	689a      	ldr	r2, [r3, #8]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	4a0a      	ldr	r2, [pc, #40]	; (80032e8 <TIM_Base_SetConfig+0x114>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d003      	beq.n	80032cc <TIM_Base_SetConfig+0xf8>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	4a0c      	ldr	r2, [pc, #48]	; (80032f8 <TIM_Base_SetConfig+0x124>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d103      	bne.n	80032d4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	691a      	ldr	r2, [r3, #16]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2201      	movs	r2, #1
 80032d8:	615a      	str	r2, [r3, #20]
}
 80032da:	bf00      	nop
 80032dc:	3714      	adds	r7, #20
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop
 80032e8:	40010000 	.word	0x40010000
 80032ec:	40000400 	.word	0x40000400
 80032f0:	40000800 	.word	0x40000800
 80032f4:	40000c00 	.word	0x40000c00
 80032f8:	40010400 	.word	0x40010400
 80032fc:	40014000 	.word	0x40014000
 8003300:	40014400 	.word	0x40014400
 8003304:	40014800 	.word	0x40014800
 8003308:	40001800 	.word	0x40001800
 800330c:	40001c00 	.word	0x40001c00
 8003310:	40002000 	.word	0x40002000

08003314 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003314:	b480      	push	{r7}
 8003316:	b087      	sub	sp, #28
 8003318:	af00      	add	r7, sp, #0
 800331a:	60f8      	str	r0, [r7, #12]
 800331c:	60b9      	str	r1, [r7, #8]
 800331e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6a1b      	ldr	r3, [r3, #32]
 8003324:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	6a1b      	ldr	r3, [r3, #32]
 800332a:	f023 0201 	bic.w	r2, r3, #1
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	699b      	ldr	r3, [r3, #24]
 8003336:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800333e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	011b      	lsls	r3, r3, #4
 8003344:	693a      	ldr	r2, [r7, #16]
 8003346:	4313      	orrs	r3, r2
 8003348:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	f023 030a 	bic.w	r3, r3, #10
 8003350:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003352:	697a      	ldr	r2, [r7, #20]
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	4313      	orrs	r3, r2
 8003358:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	693a      	ldr	r2, [r7, #16]
 800335e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	697a      	ldr	r2, [r7, #20]
 8003364:	621a      	str	r2, [r3, #32]
}
 8003366:	bf00      	nop
 8003368:	371c      	adds	r7, #28
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr

08003372 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003372:	b480      	push	{r7}
 8003374:	b087      	sub	sp, #28
 8003376:	af00      	add	r7, sp, #0
 8003378:	60f8      	str	r0, [r7, #12]
 800337a:	60b9      	str	r1, [r7, #8]
 800337c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	6a1b      	ldr	r3, [r3, #32]
 8003382:	f023 0210 	bic.w	r2, r3, #16
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	699b      	ldr	r3, [r3, #24]
 800338e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6a1b      	ldr	r3, [r3, #32]
 8003394:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800339c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	031b      	lsls	r3, r3, #12
 80033a2:	697a      	ldr	r2, [r7, #20]
 80033a4:	4313      	orrs	r3, r2
 80033a6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80033ae:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	011b      	lsls	r3, r3, #4
 80033b4:	693a      	ldr	r2, [r7, #16]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	697a      	ldr	r2, [r7, #20]
 80033be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	693a      	ldr	r2, [r7, #16]
 80033c4:	621a      	str	r2, [r3, #32]
}
 80033c6:	bf00      	nop
 80033c8:	371c      	adds	r7, #28
 80033ca:	46bd      	mov	sp, r7
 80033cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d0:	4770      	bx	lr

080033d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80033d2:	b480      	push	{r7}
 80033d4:	b085      	sub	sp, #20
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	6078      	str	r0, [r7, #4]
 80033da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033ea:	683a      	ldr	r2, [r7, #0]
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	f043 0307 	orr.w	r3, r3, #7
 80033f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	68fa      	ldr	r2, [r7, #12]
 80033fa:	609a      	str	r2, [r3, #8]
}
 80033fc:	bf00      	nop
 80033fe:	3714      	adds	r7, #20
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr

08003408 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003408:	b480      	push	{r7}
 800340a:	b087      	sub	sp, #28
 800340c:	af00      	add	r7, sp, #0
 800340e:	60f8      	str	r0, [r7, #12]
 8003410:	60b9      	str	r1, [r7, #8]
 8003412:	607a      	str	r2, [r7, #4]
 8003414:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003422:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	021a      	lsls	r2, r3, #8
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	431a      	orrs	r2, r3
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	4313      	orrs	r3, r2
 8003430:	697a      	ldr	r2, [r7, #20]
 8003432:	4313      	orrs	r3, r2
 8003434:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	697a      	ldr	r2, [r7, #20]
 800343a:	609a      	str	r2, [r3, #8]
}
 800343c:	bf00      	nop
 800343e:	371c      	adds	r7, #28
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr

08003448 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003448:	b480      	push	{r7}
 800344a:	b085      	sub	sp, #20
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
 8003450:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003458:	2b01      	cmp	r3, #1
 800345a:	d101      	bne.n	8003460 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800345c:	2302      	movs	r3, #2
 800345e:	e05a      	b.n	8003516 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2201      	movs	r2, #1
 8003464:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2202      	movs	r2, #2
 800346c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003486:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	68fa      	ldr	r2, [r7, #12]
 800348e:	4313      	orrs	r3, r2
 8003490:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	68fa      	ldr	r2, [r7, #12]
 8003498:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a21      	ldr	r2, [pc, #132]	; (8003524 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d022      	beq.n	80034ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034ac:	d01d      	beq.n	80034ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a1d      	ldr	r2, [pc, #116]	; (8003528 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d018      	beq.n	80034ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a1b      	ldr	r2, [pc, #108]	; (800352c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d013      	beq.n	80034ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a1a      	ldr	r2, [pc, #104]	; (8003530 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d00e      	beq.n	80034ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a18      	ldr	r2, [pc, #96]	; (8003534 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d009      	beq.n	80034ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a17      	ldr	r2, [pc, #92]	; (8003538 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d004      	beq.n	80034ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a15      	ldr	r2, [pc, #84]	; (800353c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d10c      	bne.n	8003504 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80034f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	68ba      	ldr	r2, [r7, #8]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	68ba      	ldr	r2, [r7, #8]
 8003502:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2201      	movs	r2, #1
 8003508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2200      	movs	r2, #0
 8003510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003514:	2300      	movs	r3, #0
}
 8003516:	4618      	mov	r0, r3
 8003518:	3714      	adds	r7, #20
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop
 8003524:	40010000 	.word	0x40010000
 8003528:	40000400 	.word	0x40000400
 800352c:	40000800 	.word	0x40000800
 8003530:	40000c00 	.word	0x40000c00
 8003534:	40010400 	.word	0x40010400
 8003538:	40014000 	.word	0x40014000
 800353c:	40001800 	.word	0x40001800

08003540 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003540:	b480      	push	{r7}
 8003542:	b083      	sub	sp, #12
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003548:	bf00      	nop
 800354a:	370c      	adds	r7, #12
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr

08003554 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003554:	b480      	push	{r7}
 8003556:	b083      	sub	sp, #12
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800355c:	bf00      	nop
 800355e:	370c      	adds	r7, #12
 8003560:	46bd      	mov	sp, r7
 8003562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003566:	4770      	bx	lr

08003568 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b082      	sub	sp, #8
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d101      	bne.n	800357a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e03f      	b.n	80035fa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003580:	b2db      	uxtb	r3, r3
 8003582:	2b00      	cmp	r3, #0
 8003584:	d106      	bne.n	8003594 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2200      	movs	r2, #0
 800358a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f7fd fab2 	bl	8000af8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2224      	movs	r2, #36	; 0x24
 8003598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	68da      	ldr	r2, [r3, #12]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80035aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f000 fe43 	bl	8004238 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	691a      	ldr	r2, [r3, #16]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80035c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	695a      	ldr	r2, [r3, #20]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80035d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	68da      	ldr	r2, [r3, #12]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80035e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2220      	movs	r2, #32
 80035ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2220      	movs	r2, #32
 80035f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80035f8:	2300      	movs	r3, #0
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3708      	adds	r7, #8
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}

08003602 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003602:	b580      	push	{r7, lr}
 8003604:	b08a      	sub	sp, #40	; 0x28
 8003606:	af02      	add	r7, sp, #8
 8003608:	60f8      	str	r0, [r7, #12]
 800360a:	60b9      	str	r1, [r7, #8]
 800360c:	603b      	str	r3, [r7, #0]
 800360e:	4613      	mov	r3, r2
 8003610:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003612:	2300      	movs	r3, #0
 8003614:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800361c:	b2db      	uxtb	r3, r3
 800361e:	2b20      	cmp	r3, #32
 8003620:	d17c      	bne.n	800371c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d002      	beq.n	800362e <HAL_UART_Transmit+0x2c>
 8003628:	88fb      	ldrh	r3, [r7, #6]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d101      	bne.n	8003632 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e075      	b.n	800371e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003638:	2b01      	cmp	r3, #1
 800363a:	d101      	bne.n	8003640 <HAL_UART_Transmit+0x3e>
 800363c:	2302      	movs	r3, #2
 800363e:	e06e      	b.n	800371e <HAL_UART_Transmit+0x11c>
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2201      	movs	r2, #1
 8003644:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	2200      	movs	r2, #0
 800364c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2221      	movs	r2, #33	; 0x21
 8003652:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003656:	f7fd fcf7 	bl	8001048 <HAL_GetTick>
 800365a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	88fa      	ldrh	r2, [r7, #6]
 8003660:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	88fa      	ldrh	r2, [r7, #6]
 8003666:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003670:	d108      	bne.n	8003684 <HAL_UART_Transmit+0x82>
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	691b      	ldr	r3, [r3, #16]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d104      	bne.n	8003684 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800367a:	2300      	movs	r3, #0
 800367c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	61bb      	str	r3, [r7, #24]
 8003682:	e003      	b.n	800368c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003688:	2300      	movs	r3, #0
 800368a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2200      	movs	r2, #0
 8003690:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003694:	e02a      	b.n	80036ec <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	9300      	str	r3, [sp, #0]
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	2200      	movs	r2, #0
 800369e:	2180      	movs	r1, #128	; 0x80
 80036a0:	68f8      	ldr	r0, [r7, #12]
 80036a2:	f000 fb83 	bl	8003dac <UART_WaitOnFlagUntilTimeout>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d001      	beq.n	80036b0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80036ac:	2303      	movs	r3, #3
 80036ae:	e036      	b.n	800371e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80036b0:	69fb      	ldr	r3, [r7, #28]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d10b      	bne.n	80036ce <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80036b6:	69bb      	ldr	r3, [r7, #24]
 80036b8:	881b      	ldrh	r3, [r3, #0]
 80036ba:	461a      	mov	r2, r3
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80036c4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80036c6:	69bb      	ldr	r3, [r7, #24]
 80036c8:	3302      	adds	r3, #2
 80036ca:	61bb      	str	r3, [r7, #24]
 80036cc:	e007      	b.n	80036de <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80036ce:	69fb      	ldr	r3, [r7, #28]
 80036d0:	781a      	ldrb	r2, [r3, #0]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80036d8:	69fb      	ldr	r3, [r7, #28]
 80036da:	3301      	adds	r3, #1
 80036dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80036e2:	b29b      	uxth	r3, r3
 80036e4:	3b01      	subs	r3, #1
 80036e6:	b29a      	uxth	r2, r3
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80036f0:	b29b      	uxth	r3, r3
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d1cf      	bne.n	8003696 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	9300      	str	r3, [sp, #0]
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	2200      	movs	r2, #0
 80036fe:	2140      	movs	r1, #64	; 0x40
 8003700:	68f8      	ldr	r0, [r7, #12]
 8003702:	f000 fb53 	bl	8003dac <UART_WaitOnFlagUntilTimeout>
 8003706:	4603      	mov	r3, r0
 8003708:	2b00      	cmp	r3, #0
 800370a:	d001      	beq.n	8003710 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800370c:	2303      	movs	r3, #3
 800370e:	e006      	b.n	800371e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2220      	movs	r2, #32
 8003714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003718:	2300      	movs	r3, #0
 800371a:	e000      	b.n	800371e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800371c:	2302      	movs	r3, #2
  }
}
 800371e:	4618      	mov	r0, r3
 8003720:	3720      	adds	r7, #32
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}

08003726 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003726:	b480      	push	{r7}
 8003728:	b085      	sub	sp, #20
 800372a:	af00      	add	r7, sp, #0
 800372c:	60f8      	str	r0, [r7, #12]
 800372e:	60b9      	str	r1, [r7, #8]
 8003730:	4613      	mov	r3, r2
 8003732:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800373a:	b2db      	uxtb	r3, r3
 800373c:	2b20      	cmp	r3, #32
 800373e:	d130      	bne.n	80037a2 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d002      	beq.n	800374c <HAL_UART_Transmit_IT+0x26>
 8003746:	88fb      	ldrh	r3, [r7, #6]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d101      	bne.n	8003750 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	e029      	b.n	80037a4 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003756:	2b01      	cmp	r3, #1
 8003758:	d101      	bne.n	800375e <HAL_UART_Transmit_IT+0x38>
 800375a:	2302      	movs	r3, #2
 800375c:	e022      	b.n	80037a4 <HAL_UART_Transmit_IT+0x7e>
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2201      	movs	r2, #1
 8003762:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	68ba      	ldr	r2, [r7, #8]
 800376a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	88fa      	ldrh	r2, [r7, #6]
 8003770:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	88fa      	ldrh	r2, [r7, #6]
 8003776:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2200      	movs	r2, #0
 800377c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2221      	movs	r2, #33	; 0x21
 8003782:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2200      	movs	r2, #0
 800378a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	68da      	ldr	r2, [r3, #12]
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800379c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800379e:	2300      	movs	r3, #0
 80037a0:	e000      	b.n	80037a4 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80037a2:	2302      	movs	r3, #2
  }
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3714      	adds	r7, #20
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr

080037b0 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b08c      	sub	sp, #48	; 0x30
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	60f8      	str	r0, [r7, #12]
 80037b8:	60b9      	str	r1, [r7, #8]
 80037ba:	4613      	mov	r3, r2
 80037bc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	2b20      	cmp	r3, #32
 80037c8:	d152      	bne.n	8003870 <HAL_UARTEx_ReceiveToIdle_IT+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d002      	beq.n	80037d6 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 80037d0:	88fb      	ldrh	r3, [r7, #6]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d101      	bne.n	80037da <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e04b      	b.n	8003872 <HAL_UARTEx_ReceiveToIdle_IT+0xc2>
    }

    __HAL_LOCK(huart);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d101      	bne.n	80037e8 <HAL_UARTEx_ReceiveToIdle_IT+0x38>
 80037e4:	2302      	movs	r3, #2
 80037e6:	e044      	b.n	8003872 <HAL_UARTEx_ReceiveToIdle_IT+0xc2>
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2201      	movs	r2, #1
 80037f4:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_IT(huart, pData, Size);
 80037f6:	88fb      	ldrh	r3, [r7, #6]
 80037f8:	461a      	mov	r2, r3
 80037fa:	68b9      	ldr	r1, [r7, #8]
 80037fc:	68f8      	ldr	r0, [r7, #12]
 80037fe:	f000 fb43 	bl	8003e88 <UART_Start_Receive_IT>
 8003802:	4603      	mov	r3, r0
 8003804:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8003808:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800380c:	2b00      	cmp	r3, #0
 800380e:	d12c      	bne.n	800386a <HAL_UARTEx_ReceiveToIdle_IT+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003814:	2b01      	cmp	r3, #1
 8003816:	d125      	bne.n	8003864 <HAL_UARTEx_ReceiveToIdle_IT+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003818:	2300      	movs	r3, #0
 800381a:	613b      	str	r3, [r7, #16]
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	613b      	str	r3, [r7, #16]
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	613b      	str	r3, [r7, #16]
 800382c:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	330c      	adds	r3, #12
 8003834:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003836:	69bb      	ldr	r3, [r7, #24]
 8003838:	e853 3f00 	ldrex	r3, [r3]
 800383c:	617b      	str	r3, [r7, #20]
   return(result);
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	f043 0310 	orr.w	r3, r3, #16
 8003844:	62bb      	str	r3, [r7, #40]	; 0x28
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	330c      	adds	r3, #12
 800384c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800384e:	627a      	str	r2, [r7, #36]	; 0x24
 8003850:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003852:	6a39      	ldr	r1, [r7, #32]
 8003854:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003856:	e841 2300 	strex	r3, r2, [r1]
 800385a:	61fb      	str	r3, [r7, #28]
   return(result);
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d1e5      	bne.n	800382e <HAL_UARTEx_ReceiveToIdle_IT+0x7e>
 8003862:	e002      	b.n	800386a <HAL_UARTEx_ReceiveToIdle_IT+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 800386a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800386e:	e000      	b.n	8003872 <HAL_UARTEx_ReceiveToIdle_IT+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8003870:	2302      	movs	r3, #2
  }
}
 8003872:	4618      	mov	r0, r3
 8003874:	3730      	adds	r7, #48	; 0x30
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
	...

0800387c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b0ba      	sub	sp, #232	; 0xe8
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	695b      	ldr	r3, [r3, #20]
 800389e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80038a2:	2300      	movs	r3, #0
 80038a4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80038a8:	2300      	movs	r3, #0
 80038aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80038ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80038b2:	f003 030f 	and.w	r3, r3, #15
 80038b6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80038ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d10f      	bne.n	80038e2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80038c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80038c6:	f003 0320 	and.w	r3, r3, #32
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d009      	beq.n	80038e2 <HAL_UART_IRQHandler+0x66>
 80038ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80038d2:	f003 0320 	and.w	r3, r3, #32
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d003      	beq.n	80038e2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f000 fbf1 	bl	80040c2 <UART_Receive_IT>
      return;
 80038e0:	e256      	b.n	8003d90 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80038e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	f000 80de 	beq.w	8003aa8 <HAL_UART_IRQHandler+0x22c>
 80038ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80038f0:	f003 0301 	and.w	r3, r3, #1
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d106      	bne.n	8003906 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80038f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80038fc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003900:	2b00      	cmp	r3, #0
 8003902:	f000 80d1 	beq.w	8003aa8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003906:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800390a:	f003 0301 	and.w	r3, r3, #1
 800390e:	2b00      	cmp	r3, #0
 8003910:	d00b      	beq.n	800392a <HAL_UART_IRQHandler+0xae>
 8003912:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003916:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800391a:	2b00      	cmp	r3, #0
 800391c:	d005      	beq.n	800392a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003922:	f043 0201 	orr.w	r2, r3, #1
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800392a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800392e:	f003 0304 	and.w	r3, r3, #4
 8003932:	2b00      	cmp	r3, #0
 8003934:	d00b      	beq.n	800394e <HAL_UART_IRQHandler+0xd2>
 8003936:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800393a:	f003 0301 	and.w	r3, r3, #1
 800393e:	2b00      	cmp	r3, #0
 8003940:	d005      	beq.n	800394e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003946:	f043 0202 	orr.w	r2, r3, #2
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800394e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003952:	f003 0302 	and.w	r3, r3, #2
 8003956:	2b00      	cmp	r3, #0
 8003958:	d00b      	beq.n	8003972 <HAL_UART_IRQHandler+0xf6>
 800395a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800395e:	f003 0301 	and.w	r3, r3, #1
 8003962:	2b00      	cmp	r3, #0
 8003964:	d005      	beq.n	8003972 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800396a:	f043 0204 	orr.w	r2, r3, #4
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003972:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003976:	f003 0308 	and.w	r3, r3, #8
 800397a:	2b00      	cmp	r3, #0
 800397c:	d011      	beq.n	80039a2 <HAL_UART_IRQHandler+0x126>
 800397e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003982:	f003 0320 	and.w	r3, r3, #32
 8003986:	2b00      	cmp	r3, #0
 8003988:	d105      	bne.n	8003996 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800398a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800398e:	f003 0301 	and.w	r3, r3, #1
 8003992:	2b00      	cmp	r3, #0
 8003994:	d005      	beq.n	80039a2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800399a:	f043 0208 	orr.w	r2, r3, #8
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	f000 81ed 	beq.w	8003d86 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80039ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039b0:	f003 0320 	and.w	r3, r3, #32
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d008      	beq.n	80039ca <HAL_UART_IRQHandler+0x14e>
 80039b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80039bc:	f003 0320 	and.w	r3, r3, #32
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d002      	beq.n	80039ca <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80039c4:	6878      	ldr	r0, [r7, #4]
 80039c6:	f000 fb7c 	bl	80040c2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	695b      	ldr	r3, [r3, #20]
 80039d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039d4:	2b40      	cmp	r3, #64	; 0x40
 80039d6:	bf0c      	ite	eq
 80039d8:	2301      	moveq	r3, #1
 80039da:	2300      	movne	r3, #0
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039e6:	f003 0308 	and.w	r3, r3, #8
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d103      	bne.n	80039f6 <HAL_UART_IRQHandler+0x17a>
 80039ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d04f      	beq.n	8003a96 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	f000 fa84 	bl	8003f04 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	695b      	ldr	r3, [r3, #20]
 8003a02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a06:	2b40      	cmp	r3, #64	; 0x40
 8003a08:	d141      	bne.n	8003a8e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	3314      	adds	r3, #20
 8003a10:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a14:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003a18:	e853 3f00 	ldrex	r3, [r3]
 8003a1c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003a20:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003a24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a28:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	3314      	adds	r3, #20
 8003a32:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003a36:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003a3a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a3e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003a42:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003a46:	e841 2300 	strex	r3, r2, [r1]
 8003a4a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003a4e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d1d9      	bne.n	8003a0a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d013      	beq.n	8003a86 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a62:	4a7d      	ldr	r2, [pc, #500]	; (8003c58 <HAL_UART_IRQHandler+0x3dc>)
 8003a64:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f7fd fc6e 	bl	800134c <HAL_DMA_Abort_IT>
 8003a70:	4603      	mov	r3, r0
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d016      	beq.n	8003aa4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a7c:	687a      	ldr	r2, [r7, #4]
 8003a7e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003a80:	4610      	mov	r0, r2
 8003a82:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a84:	e00e      	b.n	8003aa4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f003 fe9c 	bl	80077c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a8c:	e00a      	b.n	8003aa4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	f003 fe98 	bl	80077c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a94:	e006      	b.n	8003aa4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f003 fe94 	bl	80077c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003aa2:	e170      	b.n	8003d86 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003aa4:	bf00      	nop
    return;
 8003aa6:	e16e      	b.n	8003d86 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	f040 814a 	bne.w	8003d46 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003ab2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ab6:	f003 0310 	and.w	r3, r3, #16
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	f000 8143 	beq.w	8003d46 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003ac0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ac4:	f003 0310 	and.w	r3, r3, #16
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	f000 813c 	beq.w	8003d46 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003ace:	2300      	movs	r3, #0
 8003ad0:	60bb      	str	r3, [r7, #8]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	60bb      	str	r3, [r7, #8]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	60bb      	str	r3, [r7, #8]
 8003ae2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	695b      	ldr	r3, [r3, #20]
 8003aea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003aee:	2b40      	cmp	r3, #64	; 0x40
 8003af0:	f040 80b4 	bne.w	8003c5c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003b00:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	f000 8140 	beq.w	8003d8a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003b0e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003b12:	429a      	cmp	r2, r3
 8003b14:	f080 8139 	bcs.w	8003d8a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003b1e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b24:	69db      	ldr	r3, [r3, #28]
 8003b26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b2a:	f000 8088 	beq.w	8003c3e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	330c      	adds	r3, #12
 8003b34:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b38:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003b3c:	e853 3f00 	ldrex	r3, [r3]
 8003b40:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003b44:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003b48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b4c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	330c      	adds	r3, #12
 8003b56:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003b5a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003b5e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b62:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003b66:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003b6a:	e841 2300 	strex	r3, r2, [r1]
 8003b6e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003b72:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d1d9      	bne.n	8003b2e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	3314      	adds	r3, #20
 8003b80:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b84:	e853 3f00 	ldrex	r3, [r3]
 8003b88:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003b8a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003b8c:	f023 0301 	bic.w	r3, r3, #1
 8003b90:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	3314      	adds	r3, #20
 8003b9a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003b9e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003ba2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ba4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003ba6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003baa:	e841 2300 	strex	r3, r2, [r1]
 8003bae:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003bb0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d1e1      	bne.n	8003b7a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	3314      	adds	r3, #20
 8003bbc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bbe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003bc0:	e853 3f00 	ldrex	r3, [r3]
 8003bc4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003bc6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003bc8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003bcc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	3314      	adds	r3, #20
 8003bd6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003bda:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003bdc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bde:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003be0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003be2:	e841 2300 	strex	r3, r2, [r1]
 8003be6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003be8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d1e3      	bne.n	8003bb6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2220      	movs	r2, #32
 8003bf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	330c      	adds	r3, #12
 8003c02:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c06:	e853 3f00 	ldrex	r3, [r3]
 8003c0a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003c0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c0e:	f023 0310 	bic.w	r3, r3, #16
 8003c12:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	330c      	adds	r3, #12
 8003c1c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003c20:	65ba      	str	r2, [r7, #88]	; 0x58
 8003c22:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c24:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003c26:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003c28:	e841 2300 	strex	r3, r2, [r1]
 8003c2c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003c2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d1e3      	bne.n	8003bfc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f7fd fb17 	bl	800126c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	b29b      	uxth	r3, r3
 8003c4c:	4619      	mov	r1, r3
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f003 fdc3 	bl	80077da <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003c54:	e099      	b.n	8003d8a <HAL_UART_IRQHandler+0x50e>
 8003c56:	bf00      	nop
 8003c58:	08003fcb 	.word	0x08003fcb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003c64:	b29b      	uxth	r3, r3
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003c70:	b29b      	uxth	r3, r3
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	f000 808b 	beq.w	8003d8e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003c78:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	f000 8086 	beq.w	8003d8e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	330c      	adds	r3, #12
 8003c88:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c8c:	e853 3f00 	ldrex	r3, [r3]
 8003c90:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003c92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c94:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003c98:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	330c      	adds	r3, #12
 8003ca2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003ca6:	647a      	str	r2, [r7, #68]	; 0x44
 8003ca8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003caa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003cac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003cae:	e841 2300 	strex	r3, r2, [r1]
 8003cb2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003cb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d1e3      	bne.n	8003c82 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	3314      	adds	r3, #20
 8003cc0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc4:	e853 3f00 	ldrex	r3, [r3]
 8003cc8:	623b      	str	r3, [r7, #32]
   return(result);
 8003cca:	6a3b      	ldr	r3, [r7, #32]
 8003ccc:	f023 0301 	bic.w	r3, r3, #1
 8003cd0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	3314      	adds	r3, #20
 8003cda:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003cde:	633a      	str	r2, [r7, #48]	; 0x30
 8003ce0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ce2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003ce4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ce6:	e841 2300 	strex	r3, r2, [r1]
 8003cea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d1e3      	bne.n	8003cba <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2220      	movs	r2, #32
 8003cf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	330c      	adds	r3, #12
 8003d06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	e853 3f00 	ldrex	r3, [r3]
 8003d0e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f023 0310 	bic.w	r3, r3, #16
 8003d16:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	330c      	adds	r3, #12
 8003d20:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003d24:	61fa      	str	r2, [r7, #28]
 8003d26:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d28:	69b9      	ldr	r1, [r7, #24]
 8003d2a:	69fa      	ldr	r2, [r7, #28]
 8003d2c:	e841 2300 	strex	r3, r2, [r1]
 8003d30:	617b      	str	r3, [r7, #20]
   return(result);
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d1e3      	bne.n	8003d00 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003d38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003d3c:	4619      	mov	r1, r3
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f003 fd4b 	bl	80077da <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003d44:	e023      	b.n	8003d8e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003d46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d009      	beq.n	8003d66 <HAL_UART_IRQHandler+0x4ea>
 8003d52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d003      	beq.n	8003d66 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	f000 f947 	bl	8003ff2 <UART_Transmit_IT>
    return;
 8003d64:	e014      	b.n	8003d90 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003d66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d00e      	beq.n	8003d90 <HAL_UART_IRQHandler+0x514>
 8003d72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d008      	beq.n	8003d90 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	f000 f987 	bl	8004092 <UART_EndTransmit_IT>
    return;
 8003d84:	e004      	b.n	8003d90 <HAL_UART_IRQHandler+0x514>
    return;
 8003d86:	bf00      	nop
 8003d88:	e002      	b.n	8003d90 <HAL_UART_IRQHandler+0x514>
      return;
 8003d8a:	bf00      	nop
 8003d8c:	e000      	b.n	8003d90 <HAL_UART_IRQHandler+0x514>
      return;
 8003d8e:	bf00      	nop
  }
}
 8003d90:	37e8      	adds	r7, #232	; 0xe8
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
 8003d96:	bf00      	nop

08003d98 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b083      	sub	sp, #12
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003da0:	bf00      	nop
 8003da2:	370c      	adds	r7, #12
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr

08003dac <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b090      	sub	sp, #64	; 0x40
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	60f8      	str	r0, [r7, #12]
 8003db4:	60b9      	str	r1, [r7, #8]
 8003db6:	603b      	str	r3, [r7, #0]
 8003db8:	4613      	mov	r3, r2
 8003dba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003dbc:	e050      	b.n	8003e60 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dc4:	d04c      	beq.n	8003e60 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003dc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d007      	beq.n	8003ddc <UART_WaitOnFlagUntilTimeout+0x30>
 8003dcc:	f7fd f93c 	bl	8001048 <HAL_GetTick>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	1ad3      	subs	r3, r2, r3
 8003dd6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d241      	bcs.n	8003e60 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	330c      	adds	r3, #12
 8003de2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003de6:	e853 3f00 	ldrex	r3, [r3]
 8003dea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dee:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003df2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	330c      	adds	r3, #12
 8003dfa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003dfc:	637a      	str	r2, [r7, #52]	; 0x34
 8003dfe:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e00:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003e02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003e04:	e841 2300 	strex	r3, r2, [r1]
 8003e08:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003e0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d1e5      	bne.n	8003ddc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	3314      	adds	r3, #20
 8003e16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	e853 3f00 	ldrex	r3, [r3]
 8003e1e:	613b      	str	r3, [r7, #16]
   return(result);
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	f023 0301 	bic.w	r3, r3, #1
 8003e26:	63bb      	str	r3, [r7, #56]	; 0x38
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	3314      	adds	r3, #20
 8003e2e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003e30:	623a      	str	r2, [r7, #32]
 8003e32:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e34:	69f9      	ldr	r1, [r7, #28]
 8003e36:	6a3a      	ldr	r2, [r7, #32]
 8003e38:	e841 2300 	strex	r3, r2, [r1]
 8003e3c:	61bb      	str	r3, [r7, #24]
   return(result);
 8003e3e:	69bb      	ldr	r3, [r7, #24]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d1e5      	bne.n	8003e10 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2220      	movs	r2, #32
 8003e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2220      	movs	r2, #32
 8003e50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2200      	movs	r2, #0
 8003e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003e5c:	2303      	movs	r3, #3
 8003e5e:	e00f      	b.n	8003e80 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	4013      	ands	r3, r2
 8003e6a:	68ba      	ldr	r2, [r7, #8]
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	bf0c      	ite	eq
 8003e70:	2301      	moveq	r3, #1
 8003e72:	2300      	movne	r3, #0
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	461a      	mov	r2, r3
 8003e78:	79fb      	ldrb	r3, [r7, #7]
 8003e7a:	429a      	cmp	r2, r3
 8003e7c:	d09f      	beq.n	8003dbe <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003e7e:	2300      	movs	r3, #0
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	3740      	adds	r7, #64	; 0x40
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}

08003e88 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b085      	sub	sp, #20
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	60f8      	str	r0, [r7, #12]
 8003e90:	60b9      	str	r1, [r7, #8]
 8003e92:	4613      	mov	r3, r2
 8003e94:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	68ba      	ldr	r2, [r7, #8]
 8003e9a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	88fa      	ldrh	r2, [r7, #6]
 8003ea0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	88fa      	ldrh	r2, [r7, #6]
 8003ea6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2222      	movs	r2, #34	; 0x22
 8003eb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	691b      	ldr	r3, [r3, #16]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d007      	beq.n	8003ed6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	68da      	ldr	r2, [r3, #12]
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ed4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	695a      	ldr	r2, [r3, #20]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f042 0201 	orr.w	r2, r2, #1
 8003ee4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	68da      	ldr	r2, [r3, #12]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f042 0220 	orr.w	r2, r2, #32
 8003ef4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003ef6:	2300      	movs	r3, #0
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3714      	adds	r7, #20
 8003efc:	46bd      	mov	sp, r7
 8003efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f02:	4770      	bx	lr

08003f04 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b095      	sub	sp, #84	; 0x54
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	330c      	adds	r3, #12
 8003f12:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f16:	e853 3f00 	ldrex	r3, [r3]
 8003f1a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f1e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003f22:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	330c      	adds	r3, #12
 8003f2a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003f2c:	643a      	str	r2, [r7, #64]	; 0x40
 8003f2e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f30:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003f32:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003f34:	e841 2300 	strex	r3, r2, [r1]
 8003f38:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003f3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d1e5      	bne.n	8003f0c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	3314      	adds	r3, #20
 8003f46:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f48:	6a3b      	ldr	r3, [r7, #32]
 8003f4a:	e853 3f00 	ldrex	r3, [r3]
 8003f4e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f50:	69fb      	ldr	r3, [r7, #28]
 8003f52:	f023 0301 	bic.w	r3, r3, #1
 8003f56:	64bb      	str	r3, [r7, #72]	; 0x48
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	3314      	adds	r3, #20
 8003f5e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f60:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003f62:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f64:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003f66:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f68:	e841 2300 	strex	r3, r2, [r1]
 8003f6c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d1e5      	bne.n	8003f40 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d119      	bne.n	8003fb0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	330c      	adds	r3, #12
 8003f82:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	e853 3f00 	ldrex	r3, [r3]
 8003f8a:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	f023 0310 	bic.w	r3, r3, #16
 8003f92:	647b      	str	r3, [r7, #68]	; 0x44
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	330c      	adds	r3, #12
 8003f9a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003f9c:	61ba      	str	r2, [r7, #24]
 8003f9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fa0:	6979      	ldr	r1, [r7, #20]
 8003fa2:	69ba      	ldr	r2, [r7, #24]
 8003fa4:	e841 2300 	strex	r3, r2, [r1]
 8003fa8:	613b      	str	r3, [r7, #16]
   return(result);
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d1e5      	bne.n	8003f7c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2220      	movs	r2, #32
 8003fb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003fbe:	bf00      	nop
 8003fc0:	3754      	adds	r7, #84	; 0x54
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc8:	4770      	bx	lr

08003fca <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003fca:	b580      	push	{r7, lr}
 8003fcc:	b084      	sub	sp, #16
 8003fce:	af00      	add	r7, sp, #0
 8003fd0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fd6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003fe4:	68f8      	ldr	r0, [r7, #12]
 8003fe6:	f003 fbed 	bl	80077c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003fea:	bf00      	nop
 8003fec:	3710      	adds	r7, #16
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}

08003ff2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003ff2:	b480      	push	{r7}
 8003ff4:	b085      	sub	sp, #20
 8003ff6:	af00      	add	r7, sp, #0
 8003ff8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004000:	b2db      	uxtb	r3, r3
 8004002:	2b21      	cmp	r3, #33	; 0x21
 8004004:	d13e      	bne.n	8004084 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800400e:	d114      	bne.n	800403a <UART_Transmit_IT+0x48>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	691b      	ldr	r3, [r3, #16]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d110      	bne.n	800403a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6a1b      	ldr	r3, [r3, #32]
 800401c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	881b      	ldrh	r3, [r3, #0]
 8004022:	461a      	mov	r2, r3
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800402c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a1b      	ldr	r3, [r3, #32]
 8004032:	1c9a      	adds	r2, r3, #2
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	621a      	str	r2, [r3, #32]
 8004038:	e008      	b.n	800404c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6a1b      	ldr	r3, [r3, #32]
 800403e:	1c59      	adds	r1, r3, #1
 8004040:	687a      	ldr	r2, [r7, #4]
 8004042:	6211      	str	r1, [r2, #32]
 8004044:	781a      	ldrb	r2, [r3, #0]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004050:	b29b      	uxth	r3, r3
 8004052:	3b01      	subs	r3, #1
 8004054:	b29b      	uxth	r3, r3
 8004056:	687a      	ldr	r2, [r7, #4]
 8004058:	4619      	mov	r1, r3
 800405a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800405c:	2b00      	cmp	r3, #0
 800405e:	d10f      	bne.n	8004080 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	68da      	ldr	r2, [r3, #12]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800406e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	68da      	ldr	r2, [r3, #12]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800407e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004080:	2300      	movs	r3, #0
 8004082:	e000      	b.n	8004086 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004084:	2302      	movs	r3, #2
  }
}
 8004086:	4618      	mov	r0, r3
 8004088:	3714      	adds	r7, #20
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr

08004092 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004092:	b580      	push	{r7, lr}
 8004094:	b082      	sub	sp, #8
 8004096:	af00      	add	r7, sp, #0
 8004098:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	68da      	ldr	r2, [r3, #12]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80040a8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2220      	movs	r2, #32
 80040ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f003 fba0 	bl	80077f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80040b8:	2300      	movs	r3, #0
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	3708      	adds	r7, #8
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}

080040c2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80040c2:	b580      	push	{r7, lr}
 80040c4:	b08c      	sub	sp, #48	; 0x30
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	2b22      	cmp	r3, #34	; 0x22
 80040d4:	f040 80ab 	bne.w	800422e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040e0:	d117      	bne.n	8004112 <UART_Receive_IT+0x50>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	691b      	ldr	r3, [r3, #16]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d113      	bne.n	8004112 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80040ea:	2300      	movs	r3, #0
 80040ec:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040f2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	b29b      	uxth	r3, r3
 80040fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004100:	b29a      	uxth	r2, r3
 8004102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004104:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800410a:	1c9a      	adds	r2, r3, #2
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	629a      	str	r2, [r3, #40]	; 0x28
 8004110:	e026      	b.n	8004160 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004116:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004118:	2300      	movs	r3, #0
 800411a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004124:	d007      	beq.n	8004136 <UART_Receive_IT+0x74>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d10a      	bne.n	8004144 <UART_Receive_IT+0x82>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	691b      	ldr	r3, [r3, #16]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d106      	bne.n	8004144 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	b2da      	uxtb	r2, r3
 800413e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004140:	701a      	strb	r2, [r3, #0]
 8004142:	e008      	b.n	8004156 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	b2db      	uxtb	r3, r3
 800414c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004150:	b2da      	uxtb	r2, r3
 8004152:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004154:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800415a:	1c5a      	adds	r2, r3, #1
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004164:	b29b      	uxth	r3, r3
 8004166:	3b01      	subs	r3, #1
 8004168:	b29b      	uxth	r3, r3
 800416a:	687a      	ldr	r2, [r7, #4]
 800416c:	4619      	mov	r1, r3
 800416e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004170:	2b00      	cmp	r3, #0
 8004172:	d15a      	bne.n	800422a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	68da      	ldr	r2, [r3, #12]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f022 0220 	bic.w	r2, r2, #32
 8004182:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	68da      	ldr	r2, [r3, #12]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004192:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	695a      	ldr	r2, [r3, #20]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f022 0201 	bic.w	r2, r2, #1
 80041a2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2220      	movs	r2, #32
 80041a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041b0:	2b01      	cmp	r3, #1
 80041b2:	d135      	bne.n	8004220 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	330c      	adds	r3, #12
 80041c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	e853 3f00 	ldrex	r3, [r3]
 80041c8:	613b      	str	r3, [r7, #16]
   return(result);
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	f023 0310 	bic.w	r3, r3, #16
 80041d0:	627b      	str	r3, [r7, #36]	; 0x24
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	330c      	adds	r3, #12
 80041d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041da:	623a      	str	r2, [r7, #32]
 80041dc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041de:	69f9      	ldr	r1, [r7, #28]
 80041e0:	6a3a      	ldr	r2, [r7, #32]
 80041e2:	e841 2300 	strex	r3, r2, [r1]
 80041e6:	61bb      	str	r3, [r7, #24]
   return(result);
 80041e8:	69bb      	ldr	r3, [r7, #24]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d1e5      	bne.n	80041ba <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0310 	and.w	r3, r3, #16
 80041f8:	2b10      	cmp	r3, #16
 80041fa:	d10a      	bne.n	8004212 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80041fc:	2300      	movs	r3, #0
 80041fe:	60fb      	str	r3, [r7, #12]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	60fb      	str	r3, [r7, #12]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	60fb      	str	r3, [r7, #12]
 8004210:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004216:	4619      	mov	r1, r3
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	f003 fade 	bl	80077da <HAL_UARTEx_RxEventCallback>
 800421e:	e002      	b.n	8004226 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004220:	6878      	ldr	r0, [r7, #4]
 8004222:	f7ff fdb9 	bl	8003d98 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004226:	2300      	movs	r3, #0
 8004228:	e002      	b.n	8004230 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800422a:	2300      	movs	r3, #0
 800422c:	e000      	b.n	8004230 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800422e:	2302      	movs	r3, #2
  }
}
 8004230:	4618      	mov	r0, r3
 8004232:	3730      	adds	r7, #48	; 0x30
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}

08004238 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004238:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800423c:	b0c0      	sub	sp, #256	; 0x100
 800423e:	af00      	add	r7, sp, #0
 8004240:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004244:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	691b      	ldr	r3, [r3, #16]
 800424c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004250:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004254:	68d9      	ldr	r1, [r3, #12]
 8004256:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800425a:	681a      	ldr	r2, [r3, #0]
 800425c:	ea40 0301 	orr.w	r3, r0, r1
 8004260:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004262:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004266:	689a      	ldr	r2, [r3, #8]
 8004268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800426c:	691b      	ldr	r3, [r3, #16]
 800426e:	431a      	orrs	r2, r3
 8004270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004274:	695b      	ldr	r3, [r3, #20]
 8004276:	431a      	orrs	r2, r3
 8004278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800427c:	69db      	ldr	r3, [r3, #28]
 800427e:	4313      	orrs	r3, r2
 8004280:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004290:	f021 010c 	bic.w	r1, r1, #12
 8004294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800429e:	430b      	orrs	r3, r1
 80042a0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80042a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	695b      	ldr	r3, [r3, #20]
 80042aa:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80042ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042b2:	6999      	ldr	r1, [r3, #24]
 80042b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042b8:	681a      	ldr	r2, [r3, #0]
 80042ba:	ea40 0301 	orr.w	r3, r0, r1
 80042be:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80042c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	4b8f      	ldr	r3, [pc, #572]	; (8004504 <UART_SetConfig+0x2cc>)
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d005      	beq.n	80042d8 <UART_SetConfig+0xa0>
 80042cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	4b8d      	ldr	r3, [pc, #564]	; (8004508 <UART_SetConfig+0x2d0>)
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d104      	bne.n	80042e2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80042d8:	f7fd fc86 	bl	8001be8 <HAL_RCC_GetPCLK2Freq>
 80042dc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80042e0:	e003      	b.n	80042ea <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80042e2:	f7fd fc6d 	bl	8001bc0 <HAL_RCC_GetPCLK1Freq>
 80042e6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042ee:	69db      	ldr	r3, [r3, #28]
 80042f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042f4:	f040 810c 	bne.w	8004510 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80042f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80042fc:	2200      	movs	r2, #0
 80042fe:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004302:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004306:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800430a:	4622      	mov	r2, r4
 800430c:	462b      	mov	r3, r5
 800430e:	1891      	adds	r1, r2, r2
 8004310:	65b9      	str	r1, [r7, #88]	; 0x58
 8004312:	415b      	adcs	r3, r3
 8004314:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004316:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800431a:	4621      	mov	r1, r4
 800431c:	eb12 0801 	adds.w	r8, r2, r1
 8004320:	4629      	mov	r1, r5
 8004322:	eb43 0901 	adc.w	r9, r3, r1
 8004326:	f04f 0200 	mov.w	r2, #0
 800432a:	f04f 0300 	mov.w	r3, #0
 800432e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004332:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004336:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800433a:	4690      	mov	r8, r2
 800433c:	4699      	mov	r9, r3
 800433e:	4623      	mov	r3, r4
 8004340:	eb18 0303 	adds.w	r3, r8, r3
 8004344:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004348:	462b      	mov	r3, r5
 800434a:	eb49 0303 	adc.w	r3, r9, r3
 800434e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004352:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800435e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004362:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004366:	460b      	mov	r3, r1
 8004368:	18db      	adds	r3, r3, r3
 800436a:	653b      	str	r3, [r7, #80]	; 0x50
 800436c:	4613      	mov	r3, r2
 800436e:	eb42 0303 	adc.w	r3, r2, r3
 8004372:	657b      	str	r3, [r7, #84]	; 0x54
 8004374:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004378:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800437c:	f7fb ff98 	bl	80002b0 <__aeabi_uldivmod>
 8004380:	4602      	mov	r2, r0
 8004382:	460b      	mov	r3, r1
 8004384:	4b61      	ldr	r3, [pc, #388]	; (800450c <UART_SetConfig+0x2d4>)
 8004386:	fba3 2302 	umull	r2, r3, r3, r2
 800438a:	095b      	lsrs	r3, r3, #5
 800438c:	011c      	lsls	r4, r3, #4
 800438e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004392:	2200      	movs	r2, #0
 8004394:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004398:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800439c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80043a0:	4642      	mov	r2, r8
 80043a2:	464b      	mov	r3, r9
 80043a4:	1891      	adds	r1, r2, r2
 80043a6:	64b9      	str	r1, [r7, #72]	; 0x48
 80043a8:	415b      	adcs	r3, r3
 80043aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80043ac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80043b0:	4641      	mov	r1, r8
 80043b2:	eb12 0a01 	adds.w	sl, r2, r1
 80043b6:	4649      	mov	r1, r9
 80043b8:	eb43 0b01 	adc.w	fp, r3, r1
 80043bc:	f04f 0200 	mov.w	r2, #0
 80043c0:	f04f 0300 	mov.w	r3, #0
 80043c4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80043c8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80043cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80043d0:	4692      	mov	sl, r2
 80043d2:	469b      	mov	fp, r3
 80043d4:	4643      	mov	r3, r8
 80043d6:	eb1a 0303 	adds.w	r3, sl, r3
 80043da:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80043de:	464b      	mov	r3, r9
 80043e0:	eb4b 0303 	adc.w	r3, fp, r3
 80043e4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80043e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	2200      	movs	r2, #0
 80043f0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80043f4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80043f8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80043fc:	460b      	mov	r3, r1
 80043fe:	18db      	adds	r3, r3, r3
 8004400:	643b      	str	r3, [r7, #64]	; 0x40
 8004402:	4613      	mov	r3, r2
 8004404:	eb42 0303 	adc.w	r3, r2, r3
 8004408:	647b      	str	r3, [r7, #68]	; 0x44
 800440a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800440e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004412:	f7fb ff4d 	bl	80002b0 <__aeabi_uldivmod>
 8004416:	4602      	mov	r2, r0
 8004418:	460b      	mov	r3, r1
 800441a:	4611      	mov	r1, r2
 800441c:	4b3b      	ldr	r3, [pc, #236]	; (800450c <UART_SetConfig+0x2d4>)
 800441e:	fba3 2301 	umull	r2, r3, r3, r1
 8004422:	095b      	lsrs	r3, r3, #5
 8004424:	2264      	movs	r2, #100	; 0x64
 8004426:	fb02 f303 	mul.w	r3, r2, r3
 800442a:	1acb      	subs	r3, r1, r3
 800442c:	00db      	lsls	r3, r3, #3
 800442e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004432:	4b36      	ldr	r3, [pc, #216]	; (800450c <UART_SetConfig+0x2d4>)
 8004434:	fba3 2302 	umull	r2, r3, r3, r2
 8004438:	095b      	lsrs	r3, r3, #5
 800443a:	005b      	lsls	r3, r3, #1
 800443c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004440:	441c      	add	r4, r3
 8004442:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004446:	2200      	movs	r2, #0
 8004448:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800444c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004450:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004454:	4642      	mov	r2, r8
 8004456:	464b      	mov	r3, r9
 8004458:	1891      	adds	r1, r2, r2
 800445a:	63b9      	str	r1, [r7, #56]	; 0x38
 800445c:	415b      	adcs	r3, r3
 800445e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004460:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004464:	4641      	mov	r1, r8
 8004466:	1851      	adds	r1, r2, r1
 8004468:	6339      	str	r1, [r7, #48]	; 0x30
 800446a:	4649      	mov	r1, r9
 800446c:	414b      	adcs	r3, r1
 800446e:	637b      	str	r3, [r7, #52]	; 0x34
 8004470:	f04f 0200 	mov.w	r2, #0
 8004474:	f04f 0300 	mov.w	r3, #0
 8004478:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800447c:	4659      	mov	r1, fp
 800447e:	00cb      	lsls	r3, r1, #3
 8004480:	4651      	mov	r1, sl
 8004482:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004486:	4651      	mov	r1, sl
 8004488:	00ca      	lsls	r2, r1, #3
 800448a:	4610      	mov	r0, r2
 800448c:	4619      	mov	r1, r3
 800448e:	4603      	mov	r3, r0
 8004490:	4642      	mov	r2, r8
 8004492:	189b      	adds	r3, r3, r2
 8004494:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004498:	464b      	mov	r3, r9
 800449a:	460a      	mov	r2, r1
 800449c:	eb42 0303 	adc.w	r3, r2, r3
 80044a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80044a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	2200      	movs	r2, #0
 80044ac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80044b0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80044b4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80044b8:	460b      	mov	r3, r1
 80044ba:	18db      	adds	r3, r3, r3
 80044bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80044be:	4613      	mov	r3, r2
 80044c0:	eb42 0303 	adc.w	r3, r2, r3
 80044c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80044c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80044ca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80044ce:	f7fb feef 	bl	80002b0 <__aeabi_uldivmod>
 80044d2:	4602      	mov	r2, r0
 80044d4:	460b      	mov	r3, r1
 80044d6:	4b0d      	ldr	r3, [pc, #52]	; (800450c <UART_SetConfig+0x2d4>)
 80044d8:	fba3 1302 	umull	r1, r3, r3, r2
 80044dc:	095b      	lsrs	r3, r3, #5
 80044de:	2164      	movs	r1, #100	; 0x64
 80044e0:	fb01 f303 	mul.w	r3, r1, r3
 80044e4:	1ad3      	subs	r3, r2, r3
 80044e6:	00db      	lsls	r3, r3, #3
 80044e8:	3332      	adds	r3, #50	; 0x32
 80044ea:	4a08      	ldr	r2, [pc, #32]	; (800450c <UART_SetConfig+0x2d4>)
 80044ec:	fba2 2303 	umull	r2, r3, r2, r3
 80044f0:	095b      	lsrs	r3, r3, #5
 80044f2:	f003 0207 	and.w	r2, r3, #7
 80044f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4422      	add	r2, r4
 80044fe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004500:	e106      	b.n	8004710 <UART_SetConfig+0x4d8>
 8004502:	bf00      	nop
 8004504:	40011000 	.word	0x40011000
 8004508:	40011400 	.word	0x40011400
 800450c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004510:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004514:	2200      	movs	r2, #0
 8004516:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800451a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800451e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004522:	4642      	mov	r2, r8
 8004524:	464b      	mov	r3, r9
 8004526:	1891      	adds	r1, r2, r2
 8004528:	6239      	str	r1, [r7, #32]
 800452a:	415b      	adcs	r3, r3
 800452c:	627b      	str	r3, [r7, #36]	; 0x24
 800452e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004532:	4641      	mov	r1, r8
 8004534:	1854      	adds	r4, r2, r1
 8004536:	4649      	mov	r1, r9
 8004538:	eb43 0501 	adc.w	r5, r3, r1
 800453c:	f04f 0200 	mov.w	r2, #0
 8004540:	f04f 0300 	mov.w	r3, #0
 8004544:	00eb      	lsls	r3, r5, #3
 8004546:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800454a:	00e2      	lsls	r2, r4, #3
 800454c:	4614      	mov	r4, r2
 800454e:	461d      	mov	r5, r3
 8004550:	4643      	mov	r3, r8
 8004552:	18e3      	adds	r3, r4, r3
 8004554:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004558:	464b      	mov	r3, r9
 800455a:	eb45 0303 	adc.w	r3, r5, r3
 800455e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004562:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800456e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004572:	f04f 0200 	mov.w	r2, #0
 8004576:	f04f 0300 	mov.w	r3, #0
 800457a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800457e:	4629      	mov	r1, r5
 8004580:	008b      	lsls	r3, r1, #2
 8004582:	4621      	mov	r1, r4
 8004584:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004588:	4621      	mov	r1, r4
 800458a:	008a      	lsls	r2, r1, #2
 800458c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004590:	f7fb fe8e 	bl	80002b0 <__aeabi_uldivmod>
 8004594:	4602      	mov	r2, r0
 8004596:	460b      	mov	r3, r1
 8004598:	4b60      	ldr	r3, [pc, #384]	; (800471c <UART_SetConfig+0x4e4>)
 800459a:	fba3 2302 	umull	r2, r3, r3, r2
 800459e:	095b      	lsrs	r3, r3, #5
 80045a0:	011c      	lsls	r4, r3, #4
 80045a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80045a6:	2200      	movs	r2, #0
 80045a8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80045ac:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80045b0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80045b4:	4642      	mov	r2, r8
 80045b6:	464b      	mov	r3, r9
 80045b8:	1891      	adds	r1, r2, r2
 80045ba:	61b9      	str	r1, [r7, #24]
 80045bc:	415b      	adcs	r3, r3
 80045be:	61fb      	str	r3, [r7, #28]
 80045c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80045c4:	4641      	mov	r1, r8
 80045c6:	1851      	adds	r1, r2, r1
 80045c8:	6139      	str	r1, [r7, #16]
 80045ca:	4649      	mov	r1, r9
 80045cc:	414b      	adcs	r3, r1
 80045ce:	617b      	str	r3, [r7, #20]
 80045d0:	f04f 0200 	mov.w	r2, #0
 80045d4:	f04f 0300 	mov.w	r3, #0
 80045d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80045dc:	4659      	mov	r1, fp
 80045de:	00cb      	lsls	r3, r1, #3
 80045e0:	4651      	mov	r1, sl
 80045e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80045e6:	4651      	mov	r1, sl
 80045e8:	00ca      	lsls	r2, r1, #3
 80045ea:	4610      	mov	r0, r2
 80045ec:	4619      	mov	r1, r3
 80045ee:	4603      	mov	r3, r0
 80045f0:	4642      	mov	r2, r8
 80045f2:	189b      	adds	r3, r3, r2
 80045f4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80045f8:	464b      	mov	r3, r9
 80045fa:	460a      	mov	r2, r1
 80045fc:	eb42 0303 	adc.w	r3, r2, r3
 8004600:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	2200      	movs	r2, #0
 800460c:	67bb      	str	r3, [r7, #120]	; 0x78
 800460e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004610:	f04f 0200 	mov.w	r2, #0
 8004614:	f04f 0300 	mov.w	r3, #0
 8004618:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800461c:	4649      	mov	r1, r9
 800461e:	008b      	lsls	r3, r1, #2
 8004620:	4641      	mov	r1, r8
 8004622:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004626:	4641      	mov	r1, r8
 8004628:	008a      	lsls	r2, r1, #2
 800462a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800462e:	f7fb fe3f 	bl	80002b0 <__aeabi_uldivmod>
 8004632:	4602      	mov	r2, r0
 8004634:	460b      	mov	r3, r1
 8004636:	4611      	mov	r1, r2
 8004638:	4b38      	ldr	r3, [pc, #224]	; (800471c <UART_SetConfig+0x4e4>)
 800463a:	fba3 2301 	umull	r2, r3, r3, r1
 800463e:	095b      	lsrs	r3, r3, #5
 8004640:	2264      	movs	r2, #100	; 0x64
 8004642:	fb02 f303 	mul.w	r3, r2, r3
 8004646:	1acb      	subs	r3, r1, r3
 8004648:	011b      	lsls	r3, r3, #4
 800464a:	3332      	adds	r3, #50	; 0x32
 800464c:	4a33      	ldr	r2, [pc, #204]	; (800471c <UART_SetConfig+0x4e4>)
 800464e:	fba2 2303 	umull	r2, r3, r2, r3
 8004652:	095b      	lsrs	r3, r3, #5
 8004654:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004658:	441c      	add	r4, r3
 800465a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800465e:	2200      	movs	r2, #0
 8004660:	673b      	str	r3, [r7, #112]	; 0x70
 8004662:	677a      	str	r2, [r7, #116]	; 0x74
 8004664:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004668:	4642      	mov	r2, r8
 800466a:	464b      	mov	r3, r9
 800466c:	1891      	adds	r1, r2, r2
 800466e:	60b9      	str	r1, [r7, #8]
 8004670:	415b      	adcs	r3, r3
 8004672:	60fb      	str	r3, [r7, #12]
 8004674:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004678:	4641      	mov	r1, r8
 800467a:	1851      	adds	r1, r2, r1
 800467c:	6039      	str	r1, [r7, #0]
 800467e:	4649      	mov	r1, r9
 8004680:	414b      	adcs	r3, r1
 8004682:	607b      	str	r3, [r7, #4]
 8004684:	f04f 0200 	mov.w	r2, #0
 8004688:	f04f 0300 	mov.w	r3, #0
 800468c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004690:	4659      	mov	r1, fp
 8004692:	00cb      	lsls	r3, r1, #3
 8004694:	4651      	mov	r1, sl
 8004696:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800469a:	4651      	mov	r1, sl
 800469c:	00ca      	lsls	r2, r1, #3
 800469e:	4610      	mov	r0, r2
 80046a0:	4619      	mov	r1, r3
 80046a2:	4603      	mov	r3, r0
 80046a4:	4642      	mov	r2, r8
 80046a6:	189b      	adds	r3, r3, r2
 80046a8:	66bb      	str	r3, [r7, #104]	; 0x68
 80046aa:	464b      	mov	r3, r9
 80046ac:	460a      	mov	r2, r1
 80046ae:	eb42 0303 	adc.w	r3, r2, r3
 80046b2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80046b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	2200      	movs	r2, #0
 80046bc:	663b      	str	r3, [r7, #96]	; 0x60
 80046be:	667a      	str	r2, [r7, #100]	; 0x64
 80046c0:	f04f 0200 	mov.w	r2, #0
 80046c4:	f04f 0300 	mov.w	r3, #0
 80046c8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80046cc:	4649      	mov	r1, r9
 80046ce:	008b      	lsls	r3, r1, #2
 80046d0:	4641      	mov	r1, r8
 80046d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80046d6:	4641      	mov	r1, r8
 80046d8:	008a      	lsls	r2, r1, #2
 80046da:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80046de:	f7fb fde7 	bl	80002b0 <__aeabi_uldivmod>
 80046e2:	4602      	mov	r2, r0
 80046e4:	460b      	mov	r3, r1
 80046e6:	4b0d      	ldr	r3, [pc, #52]	; (800471c <UART_SetConfig+0x4e4>)
 80046e8:	fba3 1302 	umull	r1, r3, r3, r2
 80046ec:	095b      	lsrs	r3, r3, #5
 80046ee:	2164      	movs	r1, #100	; 0x64
 80046f0:	fb01 f303 	mul.w	r3, r1, r3
 80046f4:	1ad3      	subs	r3, r2, r3
 80046f6:	011b      	lsls	r3, r3, #4
 80046f8:	3332      	adds	r3, #50	; 0x32
 80046fa:	4a08      	ldr	r2, [pc, #32]	; (800471c <UART_SetConfig+0x4e4>)
 80046fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004700:	095b      	lsrs	r3, r3, #5
 8004702:	f003 020f 	and.w	r2, r3, #15
 8004706:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4422      	add	r2, r4
 800470e:	609a      	str	r2, [r3, #8]
}
 8004710:	bf00      	nop
 8004712:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004716:	46bd      	mov	sp, r7
 8004718:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800471c:	51eb851f 	.word	0x51eb851f

08004720 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004720:	b084      	sub	sp, #16
 8004722:	b580      	push	{r7, lr}
 8004724:	b084      	sub	sp, #16
 8004726:	af00      	add	r7, sp, #0
 8004728:	6078      	str	r0, [r7, #4]
 800472a:	f107 001c 	add.w	r0, r7, #28
 800472e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004734:	2b01      	cmp	r3, #1
 8004736:	d122      	bne.n	800477e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800473c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	68db      	ldr	r3, [r3, #12]
 8004748:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800474c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004750:	687a      	ldr	r2, [r7, #4]
 8004752:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	68db      	ldr	r3, [r3, #12]
 8004758:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004760:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004762:	2b01      	cmp	r3, #1
 8004764:	d105      	bne.n	8004772 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	68db      	ldr	r3, [r3, #12]
 800476a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f000 fa9c 	bl	8004cb0 <USB_CoreReset>
 8004778:	4603      	mov	r3, r0
 800477a:	73fb      	strb	r3, [r7, #15]
 800477c:	e01a      	b.n	80047b4 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	68db      	ldr	r3, [r3, #12]
 8004782:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	f000 fa90 	bl	8004cb0 <USB_CoreReset>
 8004790:	4603      	mov	r3, r0
 8004792:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004794:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004796:	2b00      	cmp	r3, #0
 8004798:	d106      	bne.n	80047a8 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800479e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	639a      	str	r2, [r3, #56]	; 0x38
 80047a6:	e005      	b.n	80047b4 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047ac:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80047b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d10b      	bne.n	80047d2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	f043 0206 	orr.w	r2, r3, #6
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	f043 0220 	orr.w	r2, r3, #32
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80047d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	3710      	adds	r7, #16
 80047d8:	46bd      	mov	sp, r7
 80047da:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80047de:	b004      	add	sp, #16
 80047e0:	4770      	bx	lr

080047e2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80047e2:	b480      	push	{r7}
 80047e4:	b083      	sub	sp, #12
 80047e6:	af00      	add	r7, sp, #0
 80047e8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	f023 0201 	bic.w	r2, r3, #1
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80047f6:	2300      	movs	r3, #0
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	370c      	adds	r7, #12
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr

08004804 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b084      	sub	sp, #16
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
 800480c:	460b      	mov	r3, r1
 800480e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004810:	2300      	movs	r3, #0
 8004812:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	68db      	ldr	r3, [r3, #12]
 8004818:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004820:	78fb      	ldrb	r3, [r7, #3]
 8004822:	2b01      	cmp	r3, #1
 8004824:	d115      	bne.n	8004852 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	68db      	ldr	r3, [r3, #12]
 800482a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004832:	2001      	movs	r0, #1
 8004834:	f7fc fc14 	bl	8001060 <HAL_Delay>
      ms++;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	3301      	adds	r3, #1
 800483c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800483e:	6878      	ldr	r0, [r7, #4]
 8004840:	f000 fa28 	bl	8004c94 <USB_GetMode>
 8004844:	4603      	mov	r3, r0
 8004846:	2b01      	cmp	r3, #1
 8004848:	d01e      	beq.n	8004888 <USB_SetCurrentMode+0x84>
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2b31      	cmp	r3, #49	; 0x31
 800484e:	d9f0      	bls.n	8004832 <USB_SetCurrentMode+0x2e>
 8004850:	e01a      	b.n	8004888 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004852:	78fb      	ldrb	r3, [r7, #3]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d115      	bne.n	8004884 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	68db      	ldr	r3, [r3, #12]
 800485c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004864:	2001      	movs	r0, #1
 8004866:	f7fc fbfb 	bl	8001060 <HAL_Delay>
      ms++;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	3301      	adds	r3, #1
 800486e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004870:	6878      	ldr	r0, [r7, #4]
 8004872:	f000 fa0f 	bl	8004c94 <USB_GetMode>
 8004876:	4603      	mov	r3, r0
 8004878:	2b00      	cmp	r3, #0
 800487a:	d005      	beq.n	8004888 <USB_SetCurrentMode+0x84>
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2b31      	cmp	r3, #49	; 0x31
 8004880:	d9f0      	bls.n	8004864 <USB_SetCurrentMode+0x60>
 8004882:	e001      	b.n	8004888 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	e005      	b.n	8004894 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	2b32      	cmp	r3, #50	; 0x32
 800488c:	d101      	bne.n	8004892 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e000      	b.n	8004894 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004892:	2300      	movs	r3, #0
}
 8004894:	4618      	mov	r0, r3
 8004896:	3710      	adds	r7, #16
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}

0800489c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800489c:	b084      	sub	sp, #16
 800489e:	b580      	push	{r7, lr}
 80048a0:	b086      	sub	sp, #24
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	6078      	str	r0, [r7, #4]
 80048a6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80048aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80048ae:	2300      	movs	r3, #0
 80048b0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80048b6:	2300      	movs	r3, #0
 80048b8:	613b      	str	r3, [r7, #16]
 80048ba:	e009      	b.n	80048d0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80048bc:	687a      	ldr	r2, [r7, #4]
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	3340      	adds	r3, #64	; 0x40
 80048c2:	009b      	lsls	r3, r3, #2
 80048c4:	4413      	add	r3, r2
 80048c6:	2200      	movs	r2, #0
 80048c8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	3301      	adds	r3, #1
 80048ce:	613b      	str	r3, [r7, #16]
 80048d0:	693b      	ldr	r3, [r7, #16]
 80048d2:	2b0e      	cmp	r3, #14
 80048d4:	d9f2      	bls.n	80048bc <USB_DevInit+0x20>
  }

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80048d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d11c      	bne.n	8004916 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	68fa      	ldr	r2, [r7, #12]
 80048e6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80048ea:	f043 0302 	orr.w	r3, r3, #2
 80048ee:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048f4:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	601a      	str	r2, [r3, #0]
 8004914:	e005      	b.n	8004922 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800491a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004928:	461a      	mov	r2, r3
 800492a:	2300      	movs	r3, #0
 800492c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004934:	4619      	mov	r1, r3
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800493c:	461a      	mov	r2, r3
 800493e:	680b      	ldr	r3, [r1, #0]
 8004940:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004942:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004944:	2b01      	cmp	r3, #1
 8004946:	d10c      	bne.n	8004962 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004948:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800494a:	2b00      	cmp	r3, #0
 800494c:	d104      	bne.n	8004958 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800494e:	2100      	movs	r1, #0
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	f000 f965 	bl	8004c20 <USB_SetDevSpeed>
 8004956:	e008      	b.n	800496a <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004958:	2101      	movs	r1, #1
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f000 f960 	bl	8004c20 <USB_SetDevSpeed>
 8004960:	e003      	b.n	800496a <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004962:	2103      	movs	r1, #3
 8004964:	6878      	ldr	r0, [r7, #4]
 8004966:	f000 f95b 	bl	8004c20 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800496a:	2110      	movs	r1, #16
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f000 f8f3 	bl	8004b58 <USB_FlushTxFifo>
 8004972:	4603      	mov	r3, r0
 8004974:	2b00      	cmp	r3, #0
 8004976:	d001      	beq.n	800497c <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800497c:	6878      	ldr	r0, [r7, #4]
 800497e:	f000 f91f 	bl	8004bc0 <USB_FlushRxFifo>
 8004982:	4603      	mov	r3, r0
 8004984:	2b00      	cmp	r3, #0
 8004986:	d001      	beq.n	800498c <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8004988:	2301      	movs	r3, #1
 800498a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004992:	461a      	mov	r2, r3
 8004994:	2300      	movs	r3, #0
 8004996:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800499e:	461a      	mov	r2, r3
 80049a0:	2300      	movs	r3, #0
 80049a2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049aa:	461a      	mov	r2, r3
 80049ac:	2300      	movs	r3, #0
 80049ae:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80049b0:	2300      	movs	r3, #0
 80049b2:	613b      	str	r3, [r7, #16]
 80049b4:	e043      	b.n	8004a3e <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	015a      	lsls	r2, r3, #5
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	4413      	add	r3, r2
 80049be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80049c8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80049cc:	d118      	bne.n	8004a00 <USB_DevInit+0x164>
    {
      if (i == 0U)
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d10a      	bne.n	80049ea <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	015a      	lsls	r2, r3, #5
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	4413      	add	r3, r2
 80049dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049e0:	461a      	mov	r2, r3
 80049e2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80049e6:	6013      	str	r3, [r2, #0]
 80049e8:	e013      	b.n	8004a12 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	015a      	lsls	r2, r3, #5
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	4413      	add	r3, r2
 80049f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049f6:	461a      	mov	r2, r3
 80049f8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80049fc:	6013      	str	r3, [r2, #0]
 80049fe:	e008      	b.n	8004a12 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	015a      	lsls	r2, r3, #5
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	4413      	add	r3, r2
 8004a08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a0c:	461a      	mov	r2, r3
 8004a0e:	2300      	movs	r3, #0
 8004a10:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	015a      	lsls	r2, r3, #5
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	4413      	add	r3, r2
 8004a1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a1e:	461a      	mov	r2, r3
 8004a20:	2300      	movs	r3, #0
 8004a22:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004a24:	693b      	ldr	r3, [r7, #16]
 8004a26:	015a      	lsls	r2, r3, #5
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	4413      	add	r3, r2
 8004a2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a30:	461a      	mov	r2, r3
 8004a32:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004a36:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004a38:	693b      	ldr	r3, [r7, #16]
 8004a3a:	3301      	adds	r3, #1
 8004a3c:	613b      	str	r3, [r7, #16]
 8004a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a40:	693a      	ldr	r2, [r7, #16]
 8004a42:	429a      	cmp	r2, r3
 8004a44:	d3b7      	bcc.n	80049b6 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004a46:	2300      	movs	r3, #0
 8004a48:	613b      	str	r3, [r7, #16]
 8004a4a:	e043      	b.n	8004ad4 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	015a      	lsls	r2, r3, #5
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	4413      	add	r3, r2
 8004a54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004a5e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004a62:	d118      	bne.n	8004a96 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d10a      	bne.n	8004a80 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	015a      	lsls	r2, r3, #5
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	4413      	add	r3, r2
 8004a72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a76:	461a      	mov	r2, r3
 8004a78:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004a7c:	6013      	str	r3, [r2, #0]
 8004a7e:	e013      	b.n	8004aa8 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	015a      	lsls	r2, r3, #5
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	4413      	add	r3, r2
 8004a88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a8c:	461a      	mov	r2, r3
 8004a8e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004a92:	6013      	str	r3, [r2, #0]
 8004a94:	e008      	b.n	8004aa8 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	015a      	lsls	r2, r3, #5
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	4413      	add	r3, r2
 8004a9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004aa2:	461a      	mov	r2, r3
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	015a      	lsls	r2, r3, #5
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	4413      	add	r3, r2
 8004ab0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ab4:	461a      	mov	r2, r3
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	015a      	lsls	r2, r3, #5
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	4413      	add	r3, r2
 8004ac2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004acc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	3301      	adds	r3, #1
 8004ad2:	613b      	str	r3, [r7, #16]
 8004ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad6:	693a      	ldr	r2, [r7, #16]
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d3b7      	bcc.n	8004a4c <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ae2:	691b      	ldr	r3, [r3, #16]
 8004ae4:	68fa      	ldr	r2, [r7, #12]
 8004ae6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004aea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004aee:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2200      	movs	r2, #0
 8004af4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8004afc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d105      	bne.n	8004b10 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	699b      	ldr	r3, [r3, #24]
 8004b08:	f043 0210 	orr.w	r2, r3, #16
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	699a      	ldr	r2, [r3, #24]
 8004b14:	4b0f      	ldr	r3, [pc, #60]	; (8004b54 <USB_DevInit+0x2b8>)
 8004b16:	4313      	orrs	r3, r2
 8004b18:	687a      	ldr	r2, [r7, #4]
 8004b1a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004b1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d005      	beq.n	8004b2e <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	699b      	ldr	r3, [r3, #24]
 8004b26:	f043 0208 	orr.w	r2, r3, #8
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004b2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d107      	bne.n	8004b44 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	699b      	ldr	r3, [r3, #24]
 8004b38:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004b3c:	f043 0304 	orr.w	r3, r3, #4
 8004b40:	687a      	ldr	r2, [r7, #4]
 8004b42:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004b44:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3718      	adds	r7, #24
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004b50:	b004      	add	sp, #16
 8004b52:	4770      	bx	lr
 8004b54:	803c3800 	.word	0x803c3800

08004b58 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b085      	sub	sp, #20
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004b62:	2300      	movs	r3, #0
 8004b64:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	3301      	adds	r3, #1
 8004b6a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	4a13      	ldr	r2, [pc, #76]	; (8004bbc <USB_FlushTxFifo+0x64>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d901      	bls.n	8004b78 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004b74:	2303      	movs	r3, #3
 8004b76:	e01b      	b.n	8004bb0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	691b      	ldr	r3, [r3, #16]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	daf2      	bge.n	8004b66 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004b80:	2300      	movs	r3, #0
 8004b82:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	019b      	lsls	r3, r3, #6
 8004b88:	f043 0220 	orr.w	r2, r3, #32
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	3301      	adds	r3, #1
 8004b94:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	4a08      	ldr	r2, [pc, #32]	; (8004bbc <USB_FlushTxFifo+0x64>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d901      	bls.n	8004ba2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004b9e:	2303      	movs	r3, #3
 8004ba0:	e006      	b.n	8004bb0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	691b      	ldr	r3, [r3, #16]
 8004ba6:	f003 0320 	and.w	r3, r3, #32
 8004baa:	2b20      	cmp	r3, #32
 8004bac:	d0f0      	beq.n	8004b90 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004bae:	2300      	movs	r3, #0
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3714      	adds	r7, #20
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr
 8004bbc:	00030d40 	.word	0x00030d40

08004bc0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b085      	sub	sp, #20
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	3301      	adds	r3, #1
 8004bd0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	4a11      	ldr	r2, [pc, #68]	; (8004c1c <USB_FlushRxFifo+0x5c>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d901      	bls.n	8004bde <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004bda:	2303      	movs	r3, #3
 8004bdc:	e018      	b.n	8004c10 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	691b      	ldr	r3, [r3, #16]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	daf2      	bge.n	8004bcc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004be6:	2300      	movs	r3, #0
 8004be8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2210      	movs	r2, #16
 8004bee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	3301      	adds	r3, #1
 8004bf4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	4a08      	ldr	r2, [pc, #32]	; (8004c1c <USB_FlushRxFifo+0x5c>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d901      	bls.n	8004c02 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004bfe:	2303      	movs	r3, #3
 8004c00:	e006      	b.n	8004c10 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	691b      	ldr	r3, [r3, #16]
 8004c06:	f003 0310 	and.w	r3, r3, #16
 8004c0a:	2b10      	cmp	r3, #16
 8004c0c:	d0f0      	beq.n	8004bf0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004c0e:	2300      	movs	r3, #0
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3714      	adds	r7, #20
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr
 8004c1c:	00030d40 	.word	0x00030d40

08004c20 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b085      	sub	sp, #20
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
 8004c28:	460b      	mov	r3, r1
 8004c2a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	78fb      	ldrb	r3, [r7, #3]
 8004c3a:	68f9      	ldr	r1, [r7, #12]
 8004c3c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004c40:	4313      	orrs	r3, r2
 8004c42:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004c44:	2300      	movs	r3, #0
}
 8004c46:	4618      	mov	r0, r3
 8004c48:	3714      	adds	r7, #20
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c50:	4770      	bx	lr

08004c52 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8004c52:	b480      	push	{r7}
 8004c54:	b085      	sub	sp, #20
 8004c56:	af00      	add	r7, sp, #0
 8004c58:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	68fa      	ldr	r2, [r7, #12]
 8004c68:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8004c6c:	f023 0303 	bic.w	r3, r3, #3
 8004c70:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	68fa      	ldr	r2, [r7, #12]
 8004c7c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004c80:	f043 0302 	orr.w	r3, r3, #2
 8004c84:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004c86:	2300      	movs	r3, #0
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	3714      	adds	r7, #20
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr

08004c94 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	695b      	ldr	r3, [r3, #20]
 8004ca0:	f003 0301 	and.w	r3, r3, #1
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	370c      	adds	r7, #12
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cae:	4770      	bx	lr

08004cb0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	b085      	sub	sp, #20
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	4a13      	ldr	r2, [pc, #76]	; (8004d14 <USB_CoreReset+0x64>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d901      	bls.n	8004cce <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004cca:	2303      	movs	r3, #3
 8004ccc:	e01b      	b.n	8004d06 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	691b      	ldr	r3, [r3, #16]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	daf2      	bge.n	8004cbc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	691b      	ldr	r3, [r3, #16]
 8004cde:	f043 0201 	orr.w	r2, r3, #1
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	3301      	adds	r3, #1
 8004cea:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	4a09      	ldr	r2, [pc, #36]	; (8004d14 <USB_CoreReset+0x64>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d901      	bls.n	8004cf8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004cf4:	2303      	movs	r3, #3
 8004cf6:	e006      	b.n	8004d06 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	691b      	ldr	r3, [r3, #16]
 8004cfc:	f003 0301 	and.w	r3, r3, #1
 8004d00:	2b01      	cmp	r3, #1
 8004d02:	d0f0      	beq.n	8004ce6 <USB_CoreReset+0x36>

  return HAL_OK;
 8004d04:	2300      	movs	r3, #0
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3714      	adds	r7, #20
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d10:	4770      	bx	lr
 8004d12:	bf00      	nop
 8004d14:	00030d40 	.word	0x00030d40

08004d18 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b085      	sub	sp, #20
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	4603      	mov	r3, r0
 8004d20:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004d22:	2300      	movs	r3, #0
 8004d24:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004d26:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d2a:	2b84      	cmp	r3, #132	; 0x84
 8004d2c:	d005      	beq.n	8004d3a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004d2e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	4413      	add	r3, r2
 8004d36:	3303      	adds	r3, #3
 8004d38:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3714      	adds	r7, #20
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr

08004d48 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004d4c:	f000 ff76 	bl	8005c3c <vTaskStartScheduler>
  
  return osOK;
 8004d50:	2300      	movs	r3, #0
}
 8004d52:	4618      	mov	r0, r3
 8004d54:	bd80      	pop	{r7, pc}

08004d56 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004d56:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d58:	b089      	sub	sp, #36	; 0x24
 8004d5a:	af04      	add	r7, sp, #16
 8004d5c:	6078      	str	r0, [r7, #4]
 8004d5e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	695b      	ldr	r3, [r3, #20]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d020      	beq.n	8004daa <osThreadCreate+0x54>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	699b      	ldr	r3, [r3, #24]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d01c      	beq.n	8004daa <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	685c      	ldr	r4, [r3, #4]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	691e      	ldr	r6, [r3, #16]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d82:	4618      	mov	r0, r3
 8004d84:	f7ff ffc8 	bl	8004d18 <makeFreeRtosPriority>
 8004d88:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	695b      	ldr	r3, [r3, #20]
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d92:	9202      	str	r2, [sp, #8]
 8004d94:	9301      	str	r3, [sp, #4]
 8004d96:	9100      	str	r1, [sp, #0]
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	4632      	mov	r2, r6
 8004d9c:	4629      	mov	r1, r5
 8004d9e:	4620      	mov	r0, r4
 8004da0:	f000 fccc 	bl	800573c <xTaskCreateStatic>
 8004da4:	4603      	mov	r3, r0
 8004da6:	60fb      	str	r3, [r7, #12]
 8004da8:	e01c      	b.n	8004de4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	685c      	ldr	r4, [r3, #4]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004db6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f7ff ffaa 	bl	8004d18 <makeFreeRtosPriority>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	f107 030c 	add.w	r3, r7, #12
 8004dca:	9301      	str	r3, [sp, #4]
 8004dcc:	9200      	str	r2, [sp, #0]
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	4632      	mov	r2, r6
 8004dd2:	4629      	mov	r1, r5
 8004dd4:	4620      	mov	r0, r4
 8004dd6:	f000 fd0e 	bl	80057f6 <xTaskCreate>
 8004dda:	4603      	mov	r3, r0
 8004ddc:	2b01      	cmp	r3, #1
 8004dde:	d001      	beq.n	8004de4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004de0:	2300      	movs	r3, #0
 8004de2:	e000      	b.n	8004de6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004de4:	68fb      	ldr	r3, [r7, #12]
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3714      	adds	r7, #20
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004dee <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004dee:	b580      	push	{r7, lr}
 8004df0:	b084      	sub	sp, #16
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d001      	beq.n	8004e04 <osDelay+0x16>
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	e000      	b.n	8004e06 <osDelay+0x18>
 8004e04:	2301      	movs	r3, #1
 8004e06:	4618      	mov	r0, r3
 8004e08:	f000 fee4 	bl	8005bd4 <vTaskDelay>
  
  return osOK;
 8004e0c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004e0e:	4618      	mov	r0, r3
 8004e10:	3710      	adds	r7, #16
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bd80      	pop	{r7, pc}

08004e16 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004e16:	b480      	push	{r7}
 8004e18:	b083      	sub	sp, #12
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	f103 0208 	add.w	r2, r3, #8
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	f04f 32ff 	mov.w	r2, #4294967295
 8004e2e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	f103 0208 	add.w	r2, r3, #8
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	f103 0208 	add.w	r2, r3, #8
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2200      	movs	r2, #0
 8004e48:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004e4a:	bf00      	nop
 8004e4c:	370c      	adds	r7, #12
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr

08004e56 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004e56:	b480      	push	{r7}
 8004e58:	b083      	sub	sp, #12
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2200      	movs	r2, #0
 8004e62:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004e64:	bf00      	nop
 8004e66:	370c      	adds	r7, #12
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6e:	4770      	bx	lr

08004e70 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e70:	b480      	push	{r7}
 8004e72:	b085      	sub	sp, #20
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
 8004e78:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	68fa      	ldr	r2, [r7, #12]
 8004e84:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	689a      	ldr	r2, [r3, #8]
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	683a      	ldr	r2, [r7, #0]
 8004e94:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	683a      	ldr	r2, [r7, #0]
 8004e9a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	687a      	ldr	r2, [r7, #4]
 8004ea0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	1c5a      	adds	r2, r3, #1
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	601a      	str	r2, [r3, #0]
}
 8004eac:	bf00      	nop
 8004eae:	3714      	adds	r7, #20
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb6:	4770      	bx	lr

08004eb8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b085      	sub	sp, #20
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
 8004ec0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ece:	d103      	bne.n	8004ed8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	691b      	ldr	r3, [r3, #16]
 8004ed4:	60fb      	str	r3, [r7, #12]
 8004ed6:	e00c      	b.n	8004ef2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	3308      	adds	r3, #8
 8004edc:	60fb      	str	r3, [r7, #12]
 8004ede:	e002      	b.n	8004ee6 <vListInsert+0x2e>
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	60fb      	str	r3, [r7, #12]
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	68ba      	ldr	r2, [r7, #8]
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d2f6      	bcs.n	8004ee0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	685a      	ldr	r2, [r3, #4]
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	683a      	ldr	r2, [r7, #0]
 8004f00:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	68fa      	ldr	r2, [r7, #12]
 8004f06:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	683a      	ldr	r2, [r7, #0]
 8004f0c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	687a      	ldr	r2, [r7, #4]
 8004f12:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	1c5a      	adds	r2, r3, #1
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	601a      	str	r2, [r3, #0]
}
 8004f1e:	bf00      	nop
 8004f20:	3714      	adds	r7, #20
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr

08004f2a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004f2a:	b480      	push	{r7}
 8004f2c:	b085      	sub	sp, #20
 8004f2e:	af00      	add	r7, sp, #0
 8004f30:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	691b      	ldr	r3, [r3, #16]
 8004f36:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	687a      	ldr	r2, [r7, #4]
 8004f3e:	6892      	ldr	r2, [r2, #8]
 8004f40:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	689b      	ldr	r3, [r3, #8]
 8004f46:	687a      	ldr	r2, [r7, #4]
 8004f48:	6852      	ldr	r2, [r2, #4]
 8004f4a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	429a      	cmp	r2, r3
 8004f54:	d103      	bne.n	8004f5e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	689a      	ldr	r2, [r3, #8]
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2200      	movs	r2, #0
 8004f62:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	1e5a      	subs	r2, r3, #1
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3714      	adds	r7, #20
 8004f76:	46bd      	mov	sp, r7
 8004f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7c:	4770      	bx	lr
	...

08004f80 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b084      	sub	sp, #16
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
 8004f88:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d10a      	bne.n	8004faa <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004f94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f98:	f383 8811 	msr	BASEPRI, r3
 8004f9c:	f3bf 8f6f 	isb	sy
 8004fa0:	f3bf 8f4f 	dsb	sy
 8004fa4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004fa6:	bf00      	nop
 8004fa8:	e7fe      	b.n	8004fa8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004faa:	f001 fcab 	bl	8006904 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681a      	ldr	r2, [r3, #0]
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fb6:	68f9      	ldr	r1, [r7, #12]
 8004fb8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004fba:	fb01 f303 	mul.w	r3, r1, r3
 8004fbe:	441a      	add	r2, r3
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681a      	ldr	r2, [r3, #0]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fda:	3b01      	subs	r3, #1
 8004fdc:	68f9      	ldr	r1, [r7, #12]
 8004fde:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004fe0:	fb01 f303 	mul.w	r3, r1, r3
 8004fe4:	441a      	add	r2, r3
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	22ff      	movs	r2, #255	; 0xff
 8004fee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	22ff      	movs	r2, #255	; 0xff
 8004ff6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d114      	bne.n	800502a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	691b      	ldr	r3, [r3, #16]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d01a      	beq.n	800503e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	3310      	adds	r3, #16
 800500c:	4618      	mov	r0, r3
 800500e:	f001 f885 	bl	800611c <xTaskRemoveFromEventList>
 8005012:	4603      	mov	r3, r0
 8005014:	2b00      	cmp	r3, #0
 8005016:	d012      	beq.n	800503e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005018:	4b0c      	ldr	r3, [pc, #48]	; (800504c <xQueueGenericReset+0xcc>)
 800501a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800501e:	601a      	str	r2, [r3, #0]
 8005020:	f3bf 8f4f 	dsb	sy
 8005024:	f3bf 8f6f 	isb	sy
 8005028:	e009      	b.n	800503e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	3310      	adds	r3, #16
 800502e:	4618      	mov	r0, r3
 8005030:	f7ff fef1 	bl	8004e16 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	3324      	adds	r3, #36	; 0x24
 8005038:	4618      	mov	r0, r3
 800503a:	f7ff feec 	bl	8004e16 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800503e:	f001 fc91 	bl	8006964 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005042:	2301      	movs	r3, #1
}
 8005044:	4618      	mov	r0, r3
 8005046:	3710      	adds	r7, #16
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}
 800504c:	e000ed04 	.word	0xe000ed04

08005050 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005050:	b580      	push	{r7, lr}
 8005052:	b08a      	sub	sp, #40	; 0x28
 8005054:	af02      	add	r7, sp, #8
 8005056:	60f8      	str	r0, [r7, #12]
 8005058:	60b9      	str	r1, [r7, #8]
 800505a:	4613      	mov	r3, r2
 800505c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d10a      	bne.n	800507a <xQueueGenericCreate+0x2a>
	__asm volatile
 8005064:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005068:	f383 8811 	msr	BASEPRI, r3
 800506c:	f3bf 8f6f 	isb	sy
 8005070:	f3bf 8f4f 	dsb	sy
 8005074:	613b      	str	r3, [r7, #16]
}
 8005076:	bf00      	nop
 8005078:	e7fe      	b.n	8005078 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	68ba      	ldr	r2, [r7, #8]
 800507e:	fb02 f303 	mul.w	r3, r2, r3
 8005082:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005084:	69fb      	ldr	r3, [r7, #28]
 8005086:	3350      	adds	r3, #80	; 0x50
 8005088:	4618      	mov	r0, r3
 800508a:	f001 fd1d 	bl	8006ac8 <pvPortMalloc>
 800508e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005090:	69bb      	ldr	r3, [r7, #24]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d011      	beq.n	80050ba <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005096:	69bb      	ldr	r3, [r7, #24]
 8005098:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	3350      	adds	r3, #80	; 0x50
 800509e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80050a0:	69bb      	ldr	r3, [r7, #24]
 80050a2:	2200      	movs	r2, #0
 80050a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80050a8:	79fa      	ldrb	r2, [r7, #7]
 80050aa:	69bb      	ldr	r3, [r7, #24]
 80050ac:	9300      	str	r3, [sp, #0]
 80050ae:	4613      	mov	r3, r2
 80050b0:	697a      	ldr	r2, [r7, #20]
 80050b2:	68b9      	ldr	r1, [r7, #8]
 80050b4:	68f8      	ldr	r0, [r7, #12]
 80050b6:	f000 f805 	bl	80050c4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80050ba:	69bb      	ldr	r3, [r7, #24]
	}
 80050bc:	4618      	mov	r0, r3
 80050be:	3720      	adds	r7, #32
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}

080050c4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b084      	sub	sp, #16
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	60f8      	str	r0, [r7, #12]
 80050cc:	60b9      	str	r1, [r7, #8]
 80050ce:	607a      	str	r2, [r7, #4]
 80050d0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80050d2:	68bb      	ldr	r3, [r7, #8]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d103      	bne.n	80050e0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80050d8:	69bb      	ldr	r3, [r7, #24]
 80050da:	69ba      	ldr	r2, [r7, #24]
 80050dc:	601a      	str	r2, [r3, #0]
 80050de:	e002      	b.n	80050e6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80050e0:	69bb      	ldr	r3, [r7, #24]
 80050e2:	687a      	ldr	r2, [r7, #4]
 80050e4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80050e6:	69bb      	ldr	r3, [r7, #24]
 80050e8:	68fa      	ldr	r2, [r7, #12]
 80050ea:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80050ec:	69bb      	ldr	r3, [r7, #24]
 80050ee:	68ba      	ldr	r2, [r7, #8]
 80050f0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80050f2:	2101      	movs	r1, #1
 80050f4:	69b8      	ldr	r0, [r7, #24]
 80050f6:	f7ff ff43 	bl	8004f80 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80050fa:	69bb      	ldr	r3, [r7, #24]
 80050fc:	78fa      	ldrb	r2, [r7, #3]
 80050fe:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005102:	bf00      	nop
 8005104:	3710      	adds	r7, #16
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}
	...

0800510c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b08e      	sub	sp, #56	; 0x38
 8005110:	af00      	add	r7, sp, #0
 8005112:	60f8      	str	r0, [r7, #12]
 8005114:	60b9      	str	r1, [r7, #8]
 8005116:	607a      	str	r2, [r7, #4]
 8005118:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800511a:	2300      	movs	r3, #0
 800511c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005124:	2b00      	cmp	r3, #0
 8005126:	d10a      	bne.n	800513e <xQueueGenericSend+0x32>
	__asm volatile
 8005128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800512c:	f383 8811 	msr	BASEPRI, r3
 8005130:	f3bf 8f6f 	isb	sy
 8005134:	f3bf 8f4f 	dsb	sy
 8005138:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800513a:	bf00      	nop
 800513c:	e7fe      	b.n	800513c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d103      	bne.n	800514c <xQueueGenericSend+0x40>
 8005144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005148:	2b00      	cmp	r3, #0
 800514a:	d101      	bne.n	8005150 <xQueueGenericSend+0x44>
 800514c:	2301      	movs	r3, #1
 800514e:	e000      	b.n	8005152 <xQueueGenericSend+0x46>
 8005150:	2300      	movs	r3, #0
 8005152:	2b00      	cmp	r3, #0
 8005154:	d10a      	bne.n	800516c <xQueueGenericSend+0x60>
	__asm volatile
 8005156:	f04f 0350 	mov.w	r3, #80	; 0x50
 800515a:	f383 8811 	msr	BASEPRI, r3
 800515e:	f3bf 8f6f 	isb	sy
 8005162:	f3bf 8f4f 	dsb	sy
 8005166:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005168:	bf00      	nop
 800516a:	e7fe      	b.n	800516a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	2b02      	cmp	r3, #2
 8005170:	d103      	bne.n	800517a <xQueueGenericSend+0x6e>
 8005172:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005174:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005176:	2b01      	cmp	r3, #1
 8005178:	d101      	bne.n	800517e <xQueueGenericSend+0x72>
 800517a:	2301      	movs	r3, #1
 800517c:	e000      	b.n	8005180 <xQueueGenericSend+0x74>
 800517e:	2300      	movs	r3, #0
 8005180:	2b00      	cmp	r3, #0
 8005182:	d10a      	bne.n	800519a <xQueueGenericSend+0x8e>
	__asm volatile
 8005184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005188:	f383 8811 	msr	BASEPRI, r3
 800518c:	f3bf 8f6f 	isb	sy
 8005190:	f3bf 8f4f 	dsb	sy
 8005194:	623b      	str	r3, [r7, #32]
}
 8005196:	bf00      	nop
 8005198:	e7fe      	b.n	8005198 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800519a:	f001 f97f 	bl	800649c <xTaskGetSchedulerState>
 800519e:	4603      	mov	r3, r0
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d102      	bne.n	80051aa <xQueueGenericSend+0x9e>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d101      	bne.n	80051ae <xQueueGenericSend+0xa2>
 80051aa:	2301      	movs	r3, #1
 80051ac:	e000      	b.n	80051b0 <xQueueGenericSend+0xa4>
 80051ae:	2300      	movs	r3, #0
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d10a      	bne.n	80051ca <xQueueGenericSend+0xbe>
	__asm volatile
 80051b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051b8:	f383 8811 	msr	BASEPRI, r3
 80051bc:	f3bf 8f6f 	isb	sy
 80051c0:	f3bf 8f4f 	dsb	sy
 80051c4:	61fb      	str	r3, [r7, #28]
}
 80051c6:	bf00      	nop
 80051c8:	e7fe      	b.n	80051c8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80051ca:	f001 fb9b 	bl	8006904 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80051ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80051d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d302      	bcc.n	80051e0 <xQueueGenericSend+0xd4>
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	2b02      	cmp	r3, #2
 80051de:	d129      	bne.n	8005234 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80051e0:	683a      	ldr	r2, [r7, #0]
 80051e2:	68b9      	ldr	r1, [r7, #8]
 80051e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80051e6:	f000 f96f 	bl	80054c8 <prvCopyDataToQueue>
 80051ea:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80051ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d010      	beq.n	8005216 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80051f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051f6:	3324      	adds	r3, #36	; 0x24
 80051f8:	4618      	mov	r0, r3
 80051fa:	f000 ff8f 	bl	800611c <xTaskRemoveFromEventList>
 80051fe:	4603      	mov	r3, r0
 8005200:	2b00      	cmp	r3, #0
 8005202:	d013      	beq.n	800522c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005204:	4b3f      	ldr	r3, [pc, #252]	; (8005304 <xQueueGenericSend+0x1f8>)
 8005206:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800520a:	601a      	str	r2, [r3, #0]
 800520c:	f3bf 8f4f 	dsb	sy
 8005210:	f3bf 8f6f 	isb	sy
 8005214:	e00a      	b.n	800522c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005218:	2b00      	cmp	r3, #0
 800521a:	d007      	beq.n	800522c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800521c:	4b39      	ldr	r3, [pc, #228]	; (8005304 <xQueueGenericSend+0x1f8>)
 800521e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005222:	601a      	str	r2, [r3, #0]
 8005224:	f3bf 8f4f 	dsb	sy
 8005228:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800522c:	f001 fb9a 	bl	8006964 <vPortExitCritical>
				return pdPASS;
 8005230:	2301      	movs	r3, #1
 8005232:	e063      	b.n	80052fc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d103      	bne.n	8005242 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800523a:	f001 fb93 	bl	8006964 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800523e:	2300      	movs	r3, #0
 8005240:	e05c      	b.n	80052fc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005242:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005244:	2b00      	cmp	r3, #0
 8005246:	d106      	bne.n	8005256 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005248:	f107 0314 	add.w	r3, r7, #20
 800524c:	4618      	mov	r0, r3
 800524e:	f000 ffc7 	bl	80061e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005252:	2301      	movs	r3, #1
 8005254:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005256:	f001 fb85 	bl	8006964 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800525a:	f000 fd5b 	bl	8005d14 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800525e:	f001 fb51 	bl	8006904 <vPortEnterCritical>
 8005262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005264:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005268:	b25b      	sxtb	r3, r3
 800526a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800526e:	d103      	bne.n	8005278 <xQueueGenericSend+0x16c>
 8005270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005272:	2200      	movs	r2, #0
 8005274:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800527a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800527e:	b25b      	sxtb	r3, r3
 8005280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005284:	d103      	bne.n	800528e <xQueueGenericSend+0x182>
 8005286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005288:	2200      	movs	r2, #0
 800528a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800528e:	f001 fb69 	bl	8006964 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005292:	1d3a      	adds	r2, r7, #4
 8005294:	f107 0314 	add.w	r3, r7, #20
 8005298:	4611      	mov	r1, r2
 800529a:	4618      	mov	r0, r3
 800529c:	f000 ffb6 	bl	800620c <xTaskCheckForTimeOut>
 80052a0:	4603      	mov	r3, r0
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d124      	bne.n	80052f0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80052a6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80052a8:	f000 fa06 	bl	80056b8 <prvIsQueueFull>
 80052ac:	4603      	mov	r3, r0
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d018      	beq.n	80052e4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80052b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052b4:	3310      	adds	r3, #16
 80052b6:	687a      	ldr	r2, [r7, #4]
 80052b8:	4611      	mov	r1, r2
 80052ba:	4618      	mov	r0, r3
 80052bc:	f000 ff0a 	bl	80060d4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80052c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80052c2:	f000 f991 	bl	80055e8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80052c6:	f000 fd33 	bl	8005d30 <xTaskResumeAll>
 80052ca:	4603      	mov	r3, r0
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	f47f af7c 	bne.w	80051ca <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80052d2:	4b0c      	ldr	r3, [pc, #48]	; (8005304 <xQueueGenericSend+0x1f8>)
 80052d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80052d8:	601a      	str	r2, [r3, #0]
 80052da:	f3bf 8f4f 	dsb	sy
 80052de:	f3bf 8f6f 	isb	sy
 80052e2:	e772      	b.n	80051ca <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80052e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80052e6:	f000 f97f 	bl	80055e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80052ea:	f000 fd21 	bl	8005d30 <xTaskResumeAll>
 80052ee:	e76c      	b.n	80051ca <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80052f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80052f2:	f000 f979 	bl	80055e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80052f6:	f000 fd1b 	bl	8005d30 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80052fa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	3738      	adds	r7, #56	; 0x38
 8005300:	46bd      	mov	sp, r7
 8005302:	bd80      	pop	{r7, pc}
 8005304:	e000ed04 	.word	0xe000ed04

08005308 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b08c      	sub	sp, #48	; 0x30
 800530c:	af00      	add	r7, sp, #0
 800530e:	60f8      	str	r0, [r7, #12]
 8005310:	60b9      	str	r1, [r7, #8]
 8005312:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005314:	2300      	movs	r3, #0
 8005316:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800531c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800531e:	2b00      	cmp	r3, #0
 8005320:	d10a      	bne.n	8005338 <xQueueReceive+0x30>
	__asm volatile
 8005322:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005326:	f383 8811 	msr	BASEPRI, r3
 800532a:	f3bf 8f6f 	isb	sy
 800532e:	f3bf 8f4f 	dsb	sy
 8005332:	623b      	str	r3, [r7, #32]
}
 8005334:	bf00      	nop
 8005336:	e7fe      	b.n	8005336 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d103      	bne.n	8005346 <xQueueReceive+0x3e>
 800533e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005342:	2b00      	cmp	r3, #0
 8005344:	d101      	bne.n	800534a <xQueueReceive+0x42>
 8005346:	2301      	movs	r3, #1
 8005348:	e000      	b.n	800534c <xQueueReceive+0x44>
 800534a:	2300      	movs	r3, #0
 800534c:	2b00      	cmp	r3, #0
 800534e:	d10a      	bne.n	8005366 <xQueueReceive+0x5e>
	__asm volatile
 8005350:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005354:	f383 8811 	msr	BASEPRI, r3
 8005358:	f3bf 8f6f 	isb	sy
 800535c:	f3bf 8f4f 	dsb	sy
 8005360:	61fb      	str	r3, [r7, #28]
}
 8005362:	bf00      	nop
 8005364:	e7fe      	b.n	8005364 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005366:	f001 f899 	bl	800649c <xTaskGetSchedulerState>
 800536a:	4603      	mov	r3, r0
 800536c:	2b00      	cmp	r3, #0
 800536e:	d102      	bne.n	8005376 <xQueueReceive+0x6e>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d101      	bne.n	800537a <xQueueReceive+0x72>
 8005376:	2301      	movs	r3, #1
 8005378:	e000      	b.n	800537c <xQueueReceive+0x74>
 800537a:	2300      	movs	r3, #0
 800537c:	2b00      	cmp	r3, #0
 800537e:	d10a      	bne.n	8005396 <xQueueReceive+0x8e>
	__asm volatile
 8005380:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005384:	f383 8811 	msr	BASEPRI, r3
 8005388:	f3bf 8f6f 	isb	sy
 800538c:	f3bf 8f4f 	dsb	sy
 8005390:	61bb      	str	r3, [r7, #24]
}
 8005392:	bf00      	nop
 8005394:	e7fe      	b.n	8005394 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005396:	f001 fab5 	bl	8006904 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800539a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800539c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800539e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80053a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d01f      	beq.n	80053e6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80053a6:	68b9      	ldr	r1, [r7, #8]
 80053a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80053aa:	f000 f8f7 	bl	800559c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80053ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b0:	1e5a      	subs	r2, r3, #1
 80053b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053b4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80053b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053b8:	691b      	ldr	r3, [r3, #16]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d00f      	beq.n	80053de <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80053be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053c0:	3310      	adds	r3, #16
 80053c2:	4618      	mov	r0, r3
 80053c4:	f000 feaa 	bl	800611c <xTaskRemoveFromEventList>
 80053c8:	4603      	mov	r3, r0
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d007      	beq.n	80053de <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80053ce:	4b3d      	ldr	r3, [pc, #244]	; (80054c4 <xQueueReceive+0x1bc>)
 80053d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053d4:	601a      	str	r2, [r3, #0]
 80053d6:	f3bf 8f4f 	dsb	sy
 80053da:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80053de:	f001 fac1 	bl	8006964 <vPortExitCritical>
				return pdPASS;
 80053e2:	2301      	movs	r3, #1
 80053e4:	e069      	b.n	80054ba <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d103      	bne.n	80053f4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80053ec:	f001 faba 	bl	8006964 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80053f0:	2300      	movs	r3, #0
 80053f2:	e062      	b.n	80054ba <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80053f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d106      	bne.n	8005408 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80053fa:	f107 0310 	add.w	r3, r7, #16
 80053fe:	4618      	mov	r0, r3
 8005400:	f000 feee 	bl	80061e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005404:	2301      	movs	r3, #1
 8005406:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005408:	f001 faac 	bl	8006964 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800540c:	f000 fc82 	bl	8005d14 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005410:	f001 fa78 	bl	8006904 <vPortEnterCritical>
 8005414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005416:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800541a:	b25b      	sxtb	r3, r3
 800541c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005420:	d103      	bne.n	800542a <xQueueReceive+0x122>
 8005422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005424:	2200      	movs	r2, #0
 8005426:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800542a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800542c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005430:	b25b      	sxtb	r3, r3
 8005432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005436:	d103      	bne.n	8005440 <xQueueReceive+0x138>
 8005438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800543a:	2200      	movs	r2, #0
 800543c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005440:	f001 fa90 	bl	8006964 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005444:	1d3a      	adds	r2, r7, #4
 8005446:	f107 0310 	add.w	r3, r7, #16
 800544a:	4611      	mov	r1, r2
 800544c:	4618      	mov	r0, r3
 800544e:	f000 fedd 	bl	800620c <xTaskCheckForTimeOut>
 8005452:	4603      	mov	r3, r0
 8005454:	2b00      	cmp	r3, #0
 8005456:	d123      	bne.n	80054a0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005458:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800545a:	f000 f917 	bl	800568c <prvIsQueueEmpty>
 800545e:	4603      	mov	r3, r0
 8005460:	2b00      	cmp	r3, #0
 8005462:	d017      	beq.n	8005494 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005466:	3324      	adds	r3, #36	; 0x24
 8005468:	687a      	ldr	r2, [r7, #4]
 800546a:	4611      	mov	r1, r2
 800546c:	4618      	mov	r0, r3
 800546e:	f000 fe31 	bl	80060d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005472:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005474:	f000 f8b8 	bl	80055e8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005478:	f000 fc5a 	bl	8005d30 <xTaskResumeAll>
 800547c:	4603      	mov	r3, r0
 800547e:	2b00      	cmp	r3, #0
 8005480:	d189      	bne.n	8005396 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8005482:	4b10      	ldr	r3, [pc, #64]	; (80054c4 <xQueueReceive+0x1bc>)
 8005484:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005488:	601a      	str	r2, [r3, #0]
 800548a:	f3bf 8f4f 	dsb	sy
 800548e:	f3bf 8f6f 	isb	sy
 8005492:	e780      	b.n	8005396 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005494:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005496:	f000 f8a7 	bl	80055e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800549a:	f000 fc49 	bl	8005d30 <xTaskResumeAll>
 800549e:	e77a      	b.n	8005396 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80054a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80054a2:	f000 f8a1 	bl	80055e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80054a6:	f000 fc43 	bl	8005d30 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80054aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80054ac:	f000 f8ee 	bl	800568c <prvIsQueueEmpty>
 80054b0:	4603      	mov	r3, r0
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	f43f af6f 	beq.w	8005396 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80054b8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3730      	adds	r7, #48	; 0x30
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}
 80054c2:	bf00      	nop
 80054c4:	e000ed04 	.word	0xe000ed04

080054c8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b086      	sub	sp, #24
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	60f8      	str	r0, [r7, #12]
 80054d0:	60b9      	str	r1, [r7, #8]
 80054d2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80054d4:	2300      	movs	r3, #0
 80054d6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054dc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d10d      	bne.n	8005502 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d14d      	bne.n	800558a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	689b      	ldr	r3, [r3, #8]
 80054f2:	4618      	mov	r0, r3
 80054f4:	f000 fff0 	bl	80064d8 <xTaskPriorityDisinherit>
 80054f8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2200      	movs	r2, #0
 80054fe:	609a      	str	r2, [r3, #8]
 8005500:	e043      	b.n	800558a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d119      	bne.n	800553c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	6858      	ldr	r0, [r3, #4]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005510:	461a      	mov	r2, r3
 8005512:	68b9      	ldr	r1, [r7, #8]
 8005514:	f002 ff19 	bl	800834a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	685a      	ldr	r2, [r3, #4]
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005520:	441a      	add	r2, r3
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	685a      	ldr	r2, [r3, #4]
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	689b      	ldr	r3, [r3, #8]
 800552e:	429a      	cmp	r2, r3
 8005530:	d32b      	bcc.n	800558a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	605a      	str	r2, [r3, #4]
 800553a:	e026      	b.n	800558a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	68d8      	ldr	r0, [r3, #12]
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005544:	461a      	mov	r2, r3
 8005546:	68b9      	ldr	r1, [r7, #8]
 8005548:	f002 feff 	bl	800834a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	68da      	ldr	r2, [r3, #12]
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005554:	425b      	negs	r3, r3
 8005556:	441a      	add	r2, r3
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	68da      	ldr	r2, [r3, #12]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	429a      	cmp	r2, r3
 8005566:	d207      	bcs.n	8005578 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	689a      	ldr	r2, [r3, #8]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005570:	425b      	negs	r3, r3
 8005572:	441a      	add	r2, r3
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2b02      	cmp	r3, #2
 800557c:	d105      	bne.n	800558a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800557e:	693b      	ldr	r3, [r7, #16]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d002      	beq.n	800558a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005584:	693b      	ldr	r3, [r7, #16]
 8005586:	3b01      	subs	r3, #1
 8005588:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	1c5a      	adds	r2, r3, #1
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005592:	697b      	ldr	r3, [r7, #20]
}
 8005594:	4618      	mov	r0, r3
 8005596:	3718      	adds	r7, #24
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}

0800559c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b082      	sub	sp, #8
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
 80055a4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d018      	beq.n	80055e0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	68da      	ldr	r2, [r3, #12]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b6:	441a      	add	r2, r3
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	68da      	ldr	r2, [r3, #12]
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	429a      	cmp	r2, r3
 80055c6:	d303      	bcc.n	80055d0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681a      	ldr	r2, [r3, #0]
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	68d9      	ldr	r1, [r3, #12]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055d8:	461a      	mov	r2, r3
 80055da:	6838      	ldr	r0, [r7, #0]
 80055dc:	f002 feb5 	bl	800834a <memcpy>
	}
}
 80055e0:	bf00      	nop
 80055e2:	3708      	adds	r7, #8
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd80      	pop	{r7, pc}

080055e8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b084      	sub	sp, #16
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80055f0:	f001 f988 	bl	8006904 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80055fa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80055fc:	e011      	b.n	8005622 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005602:	2b00      	cmp	r3, #0
 8005604:	d012      	beq.n	800562c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	3324      	adds	r3, #36	; 0x24
 800560a:	4618      	mov	r0, r3
 800560c:	f000 fd86 	bl	800611c <xTaskRemoveFromEventList>
 8005610:	4603      	mov	r3, r0
 8005612:	2b00      	cmp	r3, #0
 8005614:	d001      	beq.n	800561a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005616:	f000 fe5b 	bl	80062d0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800561a:	7bfb      	ldrb	r3, [r7, #15]
 800561c:	3b01      	subs	r3, #1
 800561e:	b2db      	uxtb	r3, r3
 8005620:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005622:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005626:	2b00      	cmp	r3, #0
 8005628:	dce9      	bgt.n	80055fe <prvUnlockQueue+0x16>
 800562a:	e000      	b.n	800562e <prvUnlockQueue+0x46>
					break;
 800562c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	22ff      	movs	r2, #255	; 0xff
 8005632:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005636:	f001 f995 	bl	8006964 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800563a:	f001 f963 	bl	8006904 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005644:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005646:	e011      	b.n	800566c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	691b      	ldr	r3, [r3, #16]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d012      	beq.n	8005676 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	3310      	adds	r3, #16
 8005654:	4618      	mov	r0, r3
 8005656:	f000 fd61 	bl	800611c <xTaskRemoveFromEventList>
 800565a:	4603      	mov	r3, r0
 800565c:	2b00      	cmp	r3, #0
 800565e:	d001      	beq.n	8005664 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005660:	f000 fe36 	bl	80062d0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005664:	7bbb      	ldrb	r3, [r7, #14]
 8005666:	3b01      	subs	r3, #1
 8005668:	b2db      	uxtb	r3, r3
 800566a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800566c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005670:	2b00      	cmp	r3, #0
 8005672:	dce9      	bgt.n	8005648 <prvUnlockQueue+0x60>
 8005674:	e000      	b.n	8005678 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005676:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	22ff      	movs	r2, #255	; 0xff
 800567c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005680:	f001 f970 	bl	8006964 <vPortExitCritical>
}
 8005684:	bf00      	nop
 8005686:	3710      	adds	r7, #16
 8005688:	46bd      	mov	sp, r7
 800568a:	bd80      	pop	{r7, pc}

0800568c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b084      	sub	sp, #16
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005694:	f001 f936 	bl	8006904 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800569c:	2b00      	cmp	r3, #0
 800569e:	d102      	bne.n	80056a6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80056a0:	2301      	movs	r3, #1
 80056a2:	60fb      	str	r3, [r7, #12]
 80056a4:	e001      	b.n	80056aa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80056a6:	2300      	movs	r3, #0
 80056a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80056aa:	f001 f95b 	bl	8006964 <vPortExitCritical>

	return xReturn;
 80056ae:	68fb      	ldr	r3, [r7, #12]
}
 80056b0:	4618      	mov	r0, r3
 80056b2:	3710      	adds	r7, #16
 80056b4:	46bd      	mov	sp, r7
 80056b6:	bd80      	pop	{r7, pc}

080056b8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b084      	sub	sp, #16
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80056c0:	f001 f920 	bl	8006904 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056cc:	429a      	cmp	r2, r3
 80056ce:	d102      	bne.n	80056d6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80056d0:	2301      	movs	r3, #1
 80056d2:	60fb      	str	r3, [r7, #12]
 80056d4:	e001      	b.n	80056da <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80056d6:	2300      	movs	r3, #0
 80056d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80056da:	f001 f943 	bl	8006964 <vPortExitCritical>

	return xReturn;
 80056de:	68fb      	ldr	r3, [r7, #12]
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3710      	adds	r7, #16
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}

080056e8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80056e8:	b480      	push	{r7}
 80056ea:	b085      	sub	sp, #20
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
 80056f0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80056f2:	2300      	movs	r3, #0
 80056f4:	60fb      	str	r3, [r7, #12]
 80056f6:	e014      	b.n	8005722 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80056f8:	4a0f      	ldr	r2, [pc, #60]	; (8005738 <vQueueAddToRegistry+0x50>)
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d10b      	bne.n	800571c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005704:	490c      	ldr	r1, [pc, #48]	; (8005738 <vQueueAddToRegistry+0x50>)
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	683a      	ldr	r2, [r7, #0]
 800570a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800570e:	4a0a      	ldr	r2, [pc, #40]	; (8005738 <vQueueAddToRegistry+0x50>)
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	00db      	lsls	r3, r3, #3
 8005714:	4413      	add	r3, r2
 8005716:	687a      	ldr	r2, [r7, #4]
 8005718:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800571a:	e006      	b.n	800572a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	3301      	adds	r3, #1
 8005720:	60fb      	str	r3, [r7, #12]
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	2b07      	cmp	r3, #7
 8005726:	d9e7      	bls.n	80056f8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005728:	bf00      	nop
 800572a:	bf00      	nop
 800572c:	3714      	adds	r7, #20
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr
 8005736:	bf00      	nop
 8005738:	2000098c 	.word	0x2000098c

0800573c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800573c:	b580      	push	{r7, lr}
 800573e:	b08e      	sub	sp, #56	; 0x38
 8005740:	af04      	add	r7, sp, #16
 8005742:	60f8      	str	r0, [r7, #12]
 8005744:	60b9      	str	r1, [r7, #8]
 8005746:	607a      	str	r2, [r7, #4]
 8005748:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800574a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800574c:	2b00      	cmp	r3, #0
 800574e:	d10a      	bne.n	8005766 <xTaskCreateStatic+0x2a>
	__asm volatile
 8005750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005754:	f383 8811 	msr	BASEPRI, r3
 8005758:	f3bf 8f6f 	isb	sy
 800575c:	f3bf 8f4f 	dsb	sy
 8005760:	623b      	str	r3, [r7, #32]
}
 8005762:	bf00      	nop
 8005764:	e7fe      	b.n	8005764 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005768:	2b00      	cmp	r3, #0
 800576a:	d10a      	bne.n	8005782 <xTaskCreateStatic+0x46>
	__asm volatile
 800576c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005770:	f383 8811 	msr	BASEPRI, r3
 8005774:	f3bf 8f6f 	isb	sy
 8005778:	f3bf 8f4f 	dsb	sy
 800577c:	61fb      	str	r3, [r7, #28]
}
 800577e:	bf00      	nop
 8005780:	e7fe      	b.n	8005780 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005782:	23b0      	movs	r3, #176	; 0xb0
 8005784:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005786:	693b      	ldr	r3, [r7, #16]
 8005788:	2bb0      	cmp	r3, #176	; 0xb0
 800578a:	d00a      	beq.n	80057a2 <xTaskCreateStatic+0x66>
	__asm volatile
 800578c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005790:	f383 8811 	msr	BASEPRI, r3
 8005794:	f3bf 8f6f 	isb	sy
 8005798:	f3bf 8f4f 	dsb	sy
 800579c:	61bb      	str	r3, [r7, #24]
}
 800579e:	bf00      	nop
 80057a0:	e7fe      	b.n	80057a0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80057a2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80057a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d01e      	beq.n	80057e8 <xTaskCreateStatic+0xac>
 80057aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d01b      	beq.n	80057e8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80057b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057b2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80057b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80057b8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80057ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057bc:	2202      	movs	r2, #2
 80057be:	f883 20ad 	strb.w	r2, [r3, #173]	; 0xad
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80057c2:	2300      	movs	r3, #0
 80057c4:	9303      	str	r3, [sp, #12]
 80057c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c8:	9302      	str	r3, [sp, #8]
 80057ca:	f107 0314 	add.w	r3, r7, #20
 80057ce:	9301      	str	r3, [sp, #4]
 80057d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057d2:	9300      	str	r3, [sp, #0]
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	687a      	ldr	r2, [r7, #4]
 80057d8:	68b9      	ldr	r1, [r7, #8]
 80057da:	68f8      	ldr	r0, [r7, #12]
 80057dc:	f000 f850 	bl	8005880 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80057e0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80057e2:	f000 f8f9 	bl	80059d8 <prvAddNewTaskToReadyList>
 80057e6:	e001      	b.n	80057ec <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80057e8:	2300      	movs	r3, #0
 80057ea:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80057ec:	697b      	ldr	r3, [r7, #20]
	}
 80057ee:	4618      	mov	r0, r3
 80057f0:	3728      	adds	r7, #40	; 0x28
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}

080057f6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80057f6:	b580      	push	{r7, lr}
 80057f8:	b08c      	sub	sp, #48	; 0x30
 80057fa:	af04      	add	r7, sp, #16
 80057fc:	60f8      	str	r0, [r7, #12]
 80057fe:	60b9      	str	r1, [r7, #8]
 8005800:	603b      	str	r3, [r7, #0]
 8005802:	4613      	mov	r3, r2
 8005804:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005806:	88fb      	ldrh	r3, [r7, #6]
 8005808:	009b      	lsls	r3, r3, #2
 800580a:	4618      	mov	r0, r3
 800580c:	f001 f95c 	bl	8006ac8 <pvPortMalloc>
 8005810:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d00e      	beq.n	8005836 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005818:	20b0      	movs	r0, #176	; 0xb0
 800581a:	f001 f955 	bl	8006ac8 <pvPortMalloc>
 800581e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005820:	69fb      	ldr	r3, [r7, #28]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d003      	beq.n	800582e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005826:	69fb      	ldr	r3, [r7, #28]
 8005828:	697a      	ldr	r2, [r7, #20]
 800582a:	631a      	str	r2, [r3, #48]	; 0x30
 800582c:	e005      	b.n	800583a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800582e:	6978      	ldr	r0, [r7, #20]
 8005830:	f001 fa16 	bl	8006c60 <vPortFree>
 8005834:	e001      	b.n	800583a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005836:	2300      	movs	r3, #0
 8005838:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800583a:	69fb      	ldr	r3, [r7, #28]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d017      	beq.n	8005870 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005840:	69fb      	ldr	r3, [r7, #28]
 8005842:	2200      	movs	r2, #0
 8005844:	f883 20ad 	strb.w	r2, [r3, #173]	; 0xad
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005848:	88fa      	ldrh	r2, [r7, #6]
 800584a:	2300      	movs	r3, #0
 800584c:	9303      	str	r3, [sp, #12]
 800584e:	69fb      	ldr	r3, [r7, #28]
 8005850:	9302      	str	r3, [sp, #8]
 8005852:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005854:	9301      	str	r3, [sp, #4]
 8005856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005858:	9300      	str	r3, [sp, #0]
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	68b9      	ldr	r1, [r7, #8]
 800585e:	68f8      	ldr	r0, [r7, #12]
 8005860:	f000 f80e 	bl	8005880 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005864:	69f8      	ldr	r0, [r7, #28]
 8005866:	f000 f8b7 	bl	80059d8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800586a:	2301      	movs	r3, #1
 800586c:	61bb      	str	r3, [r7, #24]
 800586e:	e002      	b.n	8005876 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005870:	f04f 33ff 	mov.w	r3, #4294967295
 8005874:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005876:	69bb      	ldr	r3, [r7, #24]
	}
 8005878:	4618      	mov	r0, r3
 800587a:	3720      	adds	r7, #32
 800587c:	46bd      	mov	sp, r7
 800587e:	bd80      	pop	{r7, pc}

08005880 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b088      	sub	sp, #32
 8005884:	af00      	add	r7, sp, #0
 8005886:	60f8      	str	r0, [r7, #12]
 8005888:	60b9      	str	r1, [r7, #8]
 800588a:	607a      	str	r2, [r7, #4]
 800588c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800588e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005890:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	009b      	lsls	r3, r3, #2
 8005896:	461a      	mov	r2, r3
 8005898:	21a5      	movs	r1, #165	; 0xa5
 800589a:	f002 fc84 	bl	80081a6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800589e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80058a8:	3b01      	subs	r3, #1
 80058aa:	009b      	lsls	r3, r3, #2
 80058ac:	4413      	add	r3, r2
 80058ae:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80058b0:	69bb      	ldr	r3, [r7, #24]
 80058b2:	f023 0307 	bic.w	r3, r3, #7
 80058b6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80058b8:	69bb      	ldr	r3, [r7, #24]
 80058ba:	f003 0307 	and.w	r3, r3, #7
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d00a      	beq.n	80058d8 <prvInitialiseNewTask+0x58>
	__asm volatile
 80058c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058c6:	f383 8811 	msr	BASEPRI, r3
 80058ca:	f3bf 8f6f 	isb	sy
 80058ce:	f3bf 8f4f 	dsb	sy
 80058d2:	617b      	str	r3, [r7, #20]
}
 80058d4:	bf00      	nop
 80058d6:	e7fe      	b.n	80058d6 <prvInitialiseNewTask+0x56>

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 80058d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058da:	69ba      	ldr	r2, [r7, #24]
 80058dc:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d01f      	beq.n	8005924 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80058e4:	2300      	movs	r3, #0
 80058e6:	61fb      	str	r3, [r7, #28]
 80058e8:	e012      	b.n	8005910 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80058ea:	68ba      	ldr	r2, [r7, #8]
 80058ec:	69fb      	ldr	r3, [r7, #28]
 80058ee:	4413      	add	r3, r2
 80058f0:	7819      	ldrb	r1, [r3, #0]
 80058f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80058f4:	69fb      	ldr	r3, [r7, #28]
 80058f6:	4413      	add	r3, r2
 80058f8:	3334      	adds	r3, #52	; 0x34
 80058fa:	460a      	mov	r2, r1
 80058fc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80058fe:	68ba      	ldr	r2, [r7, #8]
 8005900:	69fb      	ldr	r3, [r7, #28]
 8005902:	4413      	add	r3, r2
 8005904:	781b      	ldrb	r3, [r3, #0]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d006      	beq.n	8005918 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800590a:	69fb      	ldr	r3, [r7, #28]
 800590c:	3301      	adds	r3, #1
 800590e:	61fb      	str	r3, [r7, #28]
 8005910:	69fb      	ldr	r3, [r7, #28]
 8005912:	2b0f      	cmp	r3, #15
 8005914:	d9e9      	bls.n	80058ea <prvInitialiseNewTask+0x6a>
 8005916:	e000      	b.n	800591a <prvInitialiseNewTask+0x9a>
			{
				break;
 8005918:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800591a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800591c:	2200      	movs	r2, #0
 800591e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005922:	e003      	b.n	800592c <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005926:	2200      	movs	r2, #0
 8005928:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800592c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800592e:	2b06      	cmp	r3, #6
 8005930:	d901      	bls.n	8005936 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005932:	2306      	movs	r3, #6
 8005934:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005938:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800593a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800593c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800593e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005940:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
 8005942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005944:	2200      	movs	r2, #0
 8005946:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005948:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800594a:	3304      	adds	r3, #4
 800594c:	4618      	mov	r0, r3
 800594e:	f7ff fa82 	bl	8004e56 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005954:	3318      	adds	r3, #24
 8005956:	4618      	mov	r0, r3
 8005958:	f7ff fa7d 	bl	8004e56 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800595c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800595e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005960:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005964:	f1c3 0207 	rsb	r2, r3, #7
 8005968:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800596a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800596c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800596e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005970:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8005972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005974:	2200      	movs	r2, #0
 8005976:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800597a:	2200      	movs	r2, #0
 800597c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005982:	2200      	movs	r2, #0
 8005984:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800598a:	335c      	adds	r3, #92	; 0x5c
 800598c:	224c      	movs	r2, #76	; 0x4c
 800598e:	2100      	movs	r1, #0
 8005990:	4618      	mov	r0, r3
 8005992:	f002 fc08 	bl	80081a6 <memset>
 8005996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005998:	4a0c      	ldr	r2, [pc, #48]	; (80059cc <prvInitialiseNewTask+0x14c>)
 800599a:	661a      	str	r2, [r3, #96]	; 0x60
 800599c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800599e:	4a0c      	ldr	r2, [pc, #48]	; (80059d0 <prvInitialiseNewTask+0x150>)
 80059a0:	665a      	str	r2, [r3, #100]	; 0x64
 80059a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059a4:	4a0b      	ldr	r2, [pc, #44]	; (80059d4 <prvInitialiseNewTask+0x154>)
 80059a6:	669a      	str	r2, [r3, #104]	; 0x68
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80059a8:	683a      	ldr	r2, [r7, #0]
 80059aa:	68f9      	ldr	r1, [r7, #12]
 80059ac:	69b8      	ldr	r0, [r7, #24]
 80059ae:	f000 fe7f 	bl	80066b0 <pxPortInitialiseStack>
 80059b2:	4602      	mov	r2, r0
 80059b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059b6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80059b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d002      	beq.n	80059c4 <prvInitialiseNewTask+0x144>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80059be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059c2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80059c4:	bf00      	nop
 80059c6:	3720      	adds	r7, #32
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd80      	pop	{r7, pc}
 80059cc:	20004cc8 	.word	0x20004cc8
 80059d0:	20004d30 	.word	0x20004d30
 80059d4:	20004d98 	.word	0x20004d98

080059d8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b082      	sub	sp, #8
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80059e0:	f000 ff90 	bl	8006904 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80059e4:	4b2c      	ldr	r3, [pc, #176]	; (8005a98 <prvAddNewTaskToReadyList+0xc0>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	3301      	adds	r3, #1
 80059ea:	4a2b      	ldr	r2, [pc, #172]	; (8005a98 <prvAddNewTaskToReadyList+0xc0>)
 80059ec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80059ee:	4b2b      	ldr	r3, [pc, #172]	; (8005a9c <prvAddNewTaskToReadyList+0xc4>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d109      	bne.n	8005a0a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80059f6:	4a29      	ldr	r2, [pc, #164]	; (8005a9c <prvAddNewTaskToReadyList+0xc4>)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80059fc:	4b26      	ldr	r3, [pc, #152]	; (8005a98 <prvAddNewTaskToReadyList+0xc0>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	d110      	bne.n	8005a26 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005a04:	f000 fc88 	bl	8006318 <prvInitialiseTaskLists>
 8005a08:	e00d      	b.n	8005a26 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005a0a:	4b25      	ldr	r3, [pc, #148]	; (8005aa0 <prvAddNewTaskToReadyList+0xc8>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d109      	bne.n	8005a26 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005a12:	4b22      	ldr	r3, [pc, #136]	; (8005a9c <prvAddNewTaskToReadyList+0xc4>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a1c:	429a      	cmp	r2, r3
 8005a1e:	d802      	bhi.n	8005a26 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005a20:	4a1e      	ldr	r2, [pc, #120]	; (8005a9c <prvAddNewTaskToReadyList+0xc4>)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005a26:	4b1f      	ldr	r3, [pc, #124]	; (8005aa4 <prvAddNewTaskToReadyList+0xcc>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	3301      	adds	r3, #1
 8005a2c:	4a1d      	ldr	r2, [pc, #116]	; (8005aa4 <prvAddNewTaskToReadyList+0xcc>)
 8005a2e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005a30:	4b1c      	ldr	r3, [pc, #112]	; (8005aa4 <prvAddNewTaskToReadyList+0xcc>)
 8005a32:	681a      	ldr	r2, [r3, #0]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	649a      	str	r2, [r3, #72]	; 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a3c:	2201      	movs	r2, #1
 8005a3e:	409a      	lsls	r2, r3
 8005a40:	4b19      	ldr	r3, [pc, #100]	; (8005aa8 <prvAddNewTaskToReadyList+0xd0>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4313      	orrs	r3, r2
 8005a46:	4a18      	ldr	r2, [pc, #96]	; (8005aa8 <prvAddNewTaskToReadyList+0xd0>)
 8005a48:	6013      	str	r3, [r2, #0]
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a4e:	4613      	mov	r3, r2
 8005a50:	009b      	lsls	r3, r3, #2
 8005a52:	4413      	add	r3, r2
 8005a54:	009b      	lsls	r3, r3, #2
 8005a56:	4a15      	ldr	r2, [pc, #84]	; (8005aac <prvAddNewTaskToReadyList+0xd4>)
 8005a58:	441a      	add	r2, r3
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	3304      	adds	r3, #4
 8005a5e:	4619      	mov	r1, r3
 8005a60:	4610      	mov	r0, r2
 8005a62:	f7ff fa05 	bl	8004e70 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005a66:	f000 ff7d 	bl	8006964 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005a6a:	4b0d      	ldr	r3, [pc, #52]	; (8005aa0 <prvAddNewTaskToReadyList+0xc8>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d00e      	beq.n	8005a90 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005a72:	4b0a      	ldr	r3, [pc, #40]	; (8005a9c <prvAddNewTaskToReadyList+0xc4>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a7c:	429a      	cmp	r2, r3
 8005a7e:	d207      	bcs.n	8005a90 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005a80:	4b0b      	ldr	r3, [pc, #44]	; (8005ab0 <prvAddNewTaskToReadyList+0xd8>)
 8005a82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a86:	601a      	str	r2, [r3, #0]
 8005a88:	f3bf 8f4f 	dsb	sy
 8005a8c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005a90:	bf00      	nop
 8005a92:	3708      	adds	r7, #8
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bd80      	pop	{r7, pc}
 8005a98:	20000acc 	.word	0x20000acc
 8005a9c:	200009cc 	.word	0x200009cc
 8005aa0:	20000ad8 	.word	0x20000ad8
 8005aa4:	20000ae8 	.word	0x20000ae8
 8005aa8:	20000ad4 	.word	0x20000ad4
 8005aac:	200009d0 	.word	0x200009d0
 8005ab0:	e000ed04 	.word	0xe000ed04

08005ab4 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b084      	sub	sp, #16
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8005abc:	f000 ff22 	bl	8006904 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d102      	bne.n	8005acc <vTaskDelete+0x18>
 8005ac6:	4b39      	ldr	r3, [pc, #228]	; (8005bac <vTaskDelete+0xf8>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	e000      	b.n	8005ace <vTaskDelete+0x1a>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	3304      	adds	r3, #4
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	f7ff fa28 	bl	8004f2a <uxListRemove>
 8005ada:	4603      	mov	r3, r0
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d115      	bne.n	8005b0c <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ae4:	4932      	ldr	r1, [pc, #200]	; (8005bb0 <vTaskDelete+0xfc>)
 8005ae6:	4613      	mov	r3, r2
 8005ae8:	009b      	lsls	r3, r3, #2
 8005aea:	4413      	add	r3, r2
 8005aec:	009b      	lsls	r3, r3, #2
 8005aee:	440b      	add	r3, r1
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d10a      	bne.n	8005b0c <vTaskDelete+0x58>
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005afa:	2201      	movs	r2, #1
 8005afc:	fa02 f303 	lsl.w	r3, r2, r3
 8005b00:	43da      	mvns	r2, r3
 8005b02:	4b2c      	ldr	r3, [pc, #176]	; (8005bb4 <vTaskDelete+0x100>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4013      	ands	r3, r2
 8005b08:	4a2a      	ldr	r2, [pc, #168]	; (8005bb4 <vTaskDelete+0x100>)
 8005b0a:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d004      	beq.n	8005b1e <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	3318      	adds	r3, #24
 8005b18:	4618      	mov	r0, r3
 8005b1a:	f7ff fa06 	bl	8004f2a <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8005b1e:	4b26      	ldr	r3, [pc, #152]	; (8005bb8 <vTaskDelete+0x104>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	3301      	adds	r3, #1
 8005b24:	4a24      	ldr	r2, [pc, #144]	; (8005bb8 <vTaskDelete+0x104>)
 8005b26:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8005b28:	4b20      	ldr	r3, [pc, #128]	; (8005bac <vTaskDelete+0xf8>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	68fa      	ldr	r2, [r7, #12]
 8005b2e:	429a      	cmp	r2, r3
 8005b30:	d10b      	bne.n	8005b4a <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	3304      	adds	r3, #4
 8005b36:	4619      	mov	r1, r3
 8005b38:	4820      	ldr	r0, [pc, #128]	; (8005bbc <vTaskDelete+0x108>)
 8005b3a:	f7ff f999 	bl	8004e70 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8005b3e:	4b20      	ldr	r3, [pc, #128]	; (8005bc0 <vTaskDelete+0x10c>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	3301      	adds	r3, #1
 8005b44:	4a1e      	ldr	r2, [pc, #120]	; (8005bc0 <vTaskDelete+0x10c>)
 8005b46:	6013      	str	r3, [r2, #0]
 8005b48:	e009      	b.n	8005b5e <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8005b4a:	4b1e      	ldr	r3, [pc, #120]	; (8005bc4 <vTaskDelete+0x110>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	3b01      	subs	r3, #1
 8005b50:	4a1c      	ldr	r2, [pc, #112]	; (8005bc4 <vTaskDelete+0x110>)
 8005b52:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8005b54:	68f8      	ldr	r0, [r7, #12]
 8005b56:	f000 fc4d 	bl	80063f4 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8005b5a:	f000 fc7f 	bl	800645c <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8005b5e:	f000 ff01 	bl	8006964 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8005b62:	4b19      	ldr	r3, [pc, #100]	; (8005bc8 <vTaskDelete+0x114>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d01b      	beq.n	8005ba2 <vTaskDelete+0xee>
		{
			if( pxTCB == pxCurrentTCB )
 8005b6a:	4b10      	ldr	r3, [pc, #64]	; (8005bac <vTaskDelete+0xf8>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	68fa      	ldr	r2, [r7, #12]
 8005b70:	429a      	cmp	r2, r3
 8005b72:	d116      	bne.n	8005ba2 <vTaskDelete+0xee>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8005b74:	4b15      	ldr	r3, [pc, #84]	; (8005bcc <vTaskDelete+0x118>)
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d00a      	beq.n	8005b92 <vTaskDelete+0xde>
	__asm volatile
 8005b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b80:	f383 8811 	msr	BASEPRI, r3
 8005b84:	f3bf 8f6f 	isb	sy
 8005b88:	f3bf 8f4f 	dsb	sy
 8005b8c:	60bb      	str	r3, [r7, #8]
}
 8005b8e:	bf00      	nop
 8005b90:	e7fe      	b.n	8005b90 <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 8005b92:	4b0f      	ldr	r3, [pc, #60]	; (8005bd0 <vTaskDelete+0x11c>)
 8005b94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b98:	601a      	str	r2, [r3, #0]
 8005b9a:	f3bf 8f4f 	dsb	sy
 8005b9e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005ba2:	bf00      	nop
 8005ba4:	3710      	adds	r7, #16
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd80      	pop	{r7, pc}
 8005baa:	bf00      	nop
 8005bac:	200009cc 	.word	0x200009cc
 8005bb0:	200009d0 	.word	0x200009d0
 8005bb4:	20000ad4 	.word	0x20000ad4
 8005bb8:	20000ae8 	.word	0x20000ae8
 8005bbc:	20000aa0 	.word	0x20000aa0
 8005bc0:	20000ab4 	.word	0x20000ab4
 8005bc4:	20000acc 	.word	0x20000acc
 8005bc8:	20000ad8 	.word	0x20000ad8
 8005bcc:	20000af4 	.word	0x20000af4
 8005bd0:	e000ed04 	.word	0xe000ed04

08005bd4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b084      	sub	sp, #16
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005bdc:	2300      	movs	r3, #0
 8005bde:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d017      	beq.n	8005c16 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005be6:	4b13      	ldr	r3, [pc, #76]	; (8005c34 <vTaskDelay+0x60>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d00a      	beq.n	8005c04 <vTaskDelay+0x30>
	__asm volatile
 8005bee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bf2:	f383 8811 	msr	BASEPRI, r3
 8005bf6:	f3bf 8f6f 	isb	sy
 8005bfa:	f3bf 8f4f 	dsb	sy
 8005bfe:	60bb      	str	r3, [r7, #8]
}
 8005c00:	bf00      	nop
 8005c02:	e7fe      	b.n	8005c02 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005c04:	f000 f886 	bl	8005d14 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005c08:	2100      	movs	r1, #0
 8005c0a:	6878      	ldr	r0, [r7, #4]
 8005c0c:	f000 fcea 	bl	80065e4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005c10:	f000 f88e 	bl	8005d30 <xTaskResumeAll>
 8005c14:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d107      	bne.n	8005c2c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005c1c:	4b06      	ldr	r3, [pc, #24]	; (8005c38 <vTaskDelay+0x64>)
 8005c1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c22:	601a      	str	r2, [r3, #0]
 8005c24:	f3bf 8f4f 	dsb	sy
 8005c28:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005c2c:	bf00      	nop
 8005c2e:	3710      	adds	r7, #16
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bd80      	pop	{r7, pc}
 8005c34:	20000af4 	.word	0x20000af4
 8005c38:	e000ed04 	.word	0xe000ed04

08005c3c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b08a      	sub	sp, #40	; 0x28
 8005c40:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005c42:	2300      	movs	r3, #0
 8005c44:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005c46:	2300      	movs	r3, #0
 8005c48:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005c4a:	463a      	mov	r2, r7
 8005c4c:	1d39      	adds	r1, r7, #4
 8005c4e:	f107 0308 	add.w	r3, r7, #8
 8005c52:	4618      	mov	r0, r3
 8005c54:	f7fa fcaa 	bl	80005ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005c58:	6839      	ldr	r1, [r7, #0]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	68ba      	ldr	r2, [r7, #8]
 8005c5e:	9202      	str	r2, [sp, #8]
 8005c60:	9301      	str	r3, [sp, #4]
 8005c62:	2300      	movs	r3, #0
 8005c64:	9300      	str	r3, [sp, #0]
 8005c66:	2300      	movs	r3, #0
 8005c68:	460a      	mov	r2, r1
 8005c6a:	4922      	ldr	r1, [pc, #136]	; (8005cf4 <vTaskStartScheduler+0xb8>)
 8005c6c:	4822      	ldr	r0, [pc, #136]	; (8005cf8 <vTaskStartScheduler+0xbc>)
 8005c6e:	f7ff fd65 	bl	800573c <xTaskCreateStatic>
 8005c72:	4603      	mov	r3, r0
 8005c74:	4a21      	ldr	r2, [pc, #132]	; (8005cfc <vTaskStartScheduler+0xc0>)
 8005c76:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005c78:	4b20      	ldr	r3, [pc, #128]	; (8005cfc <vTaskStartScheduler+0xc0>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d002      	beq.n	8005c86 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005c80:	2301      	movs	r3, #1
 8005c82:	617b      	str	r3, [r7, #20]
 8005c84:	e001      	b.n	8005c8a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005c86:	2300      	movs	r3, #0
 8005c88:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005c8a:	697b      	ldr	r3, [r7, #20]
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d11d      	bne.n	8005ccc <vTaskStartScheduler+0x90>
	__asm volatile
 8005c90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c94:	f383 8811 	msr	BASEPRI, r3
 8005c98:	f3bf 8f6f 	isb	sy
 8005c9c:	f3bf 8f4f 	dsb	sy
 8005ca0:	613b      	str	r3, [r7, #16]
}
 8005ca2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005ca4:	4b16      	ldr	r3, [pc, #88]	; (8005d00 <vTaskStartScheduler+0xc4>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	335c      	adds	r3, #92	; 0x5c
 8005caa:	4a16      	ldr	r2, [pc, #88]	; (8005d04 <vTaskStartScheduler+0xc8>)
 8005cac:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005cae:	4b16      	ldr	r3, [pc, #88]	; (8005d08 <vTaskStartScheduler+0xcc>)
 8005cb0:	f04f 32ff 	mov.w	r2, #4294967295
 8005cb4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005cb6:	4b15      	ldr	r3, [pc, #84]	; (8005d0c <vTaskStartScheduler+0xd0>)
 8005cb8:	2201      	movs	r2, #1
 8005cba:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005cbc:	4b14      	ldr	r3, [pc, #80]	; (8005d10 <vTaskStartScheduler+0xd4>)
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8005cc2:	f7fa fe81 	bl	80009c8 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005cc6:	f000 fd7b 	bl	80067c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005cca:	e00e      	b.n	8005cea <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cd2:	d10a      	bne.n	8005cea <vTaskStartScheduler+0xae>
	__asm volatile
 8005cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cd8:	f383 8811 	msr	BASEPRI, r3
 8005cdc:	f3bf 8f6f 	isb	sy
 8005ce0:	f3bf 8f4f 	dsb	sy
 8005ce4:	60fb      	str	r3, [r7, #12]
}
 8005ce6:	bf00      	nop
 8005ce8:	e7fe      	b.n	8005ce8 <vTaskStartScheduler+0xac>
}
 8005cea:	bf00      	nop
 8005cec:	3718      	adds	r7, #24
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bd80      	pop	{r7, pc}
 8005cf2:	bf00      	nop
 8005cf4:	08008e58 	.word	0x08008e58
 8005cf8:	080062e9 	.word	0x080062e9
 8005cfc:	20000af0 	.word	0x20000af0
 8005d00:	200009cc 	.word	0x200009cc
 8005d04:	200000cc 	.word	0x200000cc
 8005d08:	20000aec 	.word	0x20000aec
 8005d0c:	20000ad8 	.word	0x20000ad8
 8005d10:	20000ad0 	.word	0x20000ad0

08005d14 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005d14:	b480      	push	{r7}
 8005d16:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005d18:	4b04      	ldr	r3, [pc, #16]	; (8005d2c <vTaskSuspendAll+0x18>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	3301      	adds	r3, #1
 8005d1e:	4a03      	ldr	r2, [pc, #12]	; (8005d2c <vTaskSuspendAll+0x18>)
 8005d20:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005d22:	bf00      	nop
 8005d24:	46bd      	mov	sp, r7
 8005d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2a:	4770      	bx	lr
 8005d2c:	20000af4 	.word	0x20000af4

08005d30 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b084      	sub	sp, #16
 8005d34:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005d36:	2300      	movs	r3, #0
 8005d38:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005d3e:	4b41      	ldr	r3, [pc, #260]	; (8005e44 <xTaskResumeAll+0x114>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d10a      	bne.n	8005d5c <xTaskResumeAll+0x2c>
	__asm volatile
 8005d46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d4a:	f383 8811 	msr	BASEPRI, r3
 8005d4e:	f3bf 8f6f 	isb	sy
 8005d52:	f3bf 8f4f 	dsb	sy
 8005d56:	603b      	str	r3, [r7, #0]
}
 8005d58:	bf00      	nop
 8005d5a:	e7fe      	b.n	8005d5a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005d5c:	f000 fdd2 	bl	8006904 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005d60:	4b38      	ldr	r3, [pc, #224]	; (8005e44 <xTaskResumeAll+0x114>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	3b01      	subs	r3, #1
 8005d66:	4a37      	ldr	r2, [pc, #220]	; (8005e44 <xTaskResumeAll+0x114>)
 8005d68:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d6a:	4b36      	ldr	r3, [pc, #216]	; (8005e44 <xTaskResumeAll+0x114>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d161      	bne.n	8005e36 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005d72:	4b35      	ldr	r3, [pc, #212]	; (8005e48 <xTaskResumeAll+0x118>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d05d      	beq.n	8005e36 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005d7a:	e02e      	b.n	8005dda <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d7c:	4b33      	ldr	r3, [pc, #204]	; (8005e4c <xTaskResumeAll+0x11c>)
 8005d7e:	68db      	ldr	r3, [r3, #12]
 8005d80:	68db      	ldr	r3, [r3, #12]
 8005d82:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	3318      	adds	r3, #24
 8005d88:	4618      	mov	r0, r3
 8005d8a:	f7ff f8ce 	bl	8004f2a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	3304      	adds	r3, #4
 8005d92:	4618      	mov	r0, r3
 8005d94:	f7ff f8c9 	bl	8004f2a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d9c:	2201      	movs	r2, #1
 8005d9e:	409a      	lsls	r2, r3
 8005da0:	4b2b      	ldr	r3, [pc, #172]	; (8005e50 <xTaskResumeAll+0x120>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4313      	orrs	r3, r2
 8005da6:	4a2a      	ldr	r2, [pc, #168]	; (8005e50 <xTaskResumeAll+0x120>)
 8005da8:	6013      	str	r3, [r2, #0]
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dae:	4613      	mov	r3, r2
 8005db0:	009b      	lsls	r3, r3, #2
 8005db2:	4413      	add	r3, r2
 8005db4:	009b      	lsls	r3, r3, #2
 8005db6:	4a27      	ldr	r2, [pc, #156]	; (8005e54 <xTaskResumeAll+0x124>)
 8005db8:	441a      	add	r2, r3
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	3304      	adds	r3, #4
 8005dbe:	4619      	mov	r1, r3
 8005dc0:	4610      	mov	r0, r2
 8005dc2:	f7ff f855 	bl	8004e70 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dca:	4b23      	ldr	r3, [pc, #140]	; (8005e58 <xTaskResumeAll+0x128>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dd0:	429a      	cmp	r2, r3
 8005dd2:	d302      	bcc.n	8005dda <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005dd4:	4b21      	ldr	r3, [pc, #132]	; (8005e5c <xTaskResumeAll+0x12c>)
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005dda:	4b1c      	ldr	r3, [pc, #112]	; (8005e4c <xTaskResumeAll+0x11c>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d1cc      	bne.n	8005d7c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d001      	beq.n	8005dec <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005de8:	f000 fb38 	bl	800645c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005dec:	4b1c      	ldr	r3, [pc, #112]	; (8005e60 <xTaskResumeAll+0x130>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d010      	beq.n	8005e1a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005df8:	f000 f836 	bl	8005e68 <xTaskIncrementTick>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d002      	beq.n	8005e08 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8005e02:	4b16      	ldr	r3, [pc, #88]	; (8005e5c <xTaskResumeAll+0x12c>)
 8005e04:	2201      	movs	r2, #1
 8005e06:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	3b01      	subs	r3, #1
 8005e0c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d1f1      	bne.n	8005df8 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8005e14:	4b12      	ldr	r3, [pc, #72]	; (8005e60 <xTaskResumeAll+0x130>)
 8005e16:	2200      	movs	r2, #0
 8005e18:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005e1a:	4b10      	ldr	r3, [pc, #64]	; (8005e5c <xTaskResumeAll+0x12c>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d009      	beq.n	8005e36 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005e22:	2301      	movs	r3, #1
 8005e24:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005e26:	4b0f      	ldr	r3, [pc, #60]	; (8005e64 <xTaskResumeAll+0x134>)
 8005e28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e2c:	601a      	str	r2, [r3, #0]
 8005e2e:	f3bf 8f4f 	dsb	sy
 8005e32:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005e36:	f000 fd95 	bl	8006964 <vPortExitCritical>

	return xAlreadyYielded;
 8005e3a:	68bb      	ldr	r3, [r7, #8]
}
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	3710      	adds	r7, #16
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bd80      	pop	{r7, pc}
 8005e44:	20000af4 	.word	0x20000af4
 8005e48:	20000acc 	.word	0x20000acc
 8005e4c:	20000a8c 	.word	0x20000a8c
 8005e50:	20000ad4 	.word	0x20000ad4
 8005e54:	200009d0 	.word	0x200009d0
 8005e58:	200009cc 	.word	0x200009cc
 8005e5c:	20000ae0 	.word	0x20000ae0
 8005e60:	20000adc 	.word	0x20000adc
 8005e64:	e000ed04 	.word	0xe000ed04

08005e68 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b086      	sub	sp, #24
 8005e6c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005e6e:	2300      	movs	r3, #0
 8005e70:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e72:	4b4e      	ldr	r3, [pc, #312]	; (8005fac <xTaskIncrementTick+0x144>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	f040 808e 	bne.w	8005f98 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005e7c:	4b4c      	ldr	r3, [pc, #304]	; (8005fb0 <xTaskIncrementTick+0x148>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	3301      	adds	r3, #1
 8005e82:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005e84:	4a4a      	ldr	r2, [pc, #296]	; (8005fb0 <xTaskIncrementTick+0x148>)
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005e8a:	693b      	ldr	r3, [r7, #16]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d120      	bne.n	8005ed2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005e90:	4b48      	ldr	r3, [pc, #288]	; (8005fb4 <xTaskIncrementTick+0x14c>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d00a      	beq.n	8005eb0 <xTaskIncrementTick+0x48>
	__asm volatile
 8005e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e9e:	f383 8811 	msr	BASEPRI, r3
 8005ea2:	f3bf 8f6f 	isb	sy
 8005ea6:	f3bf 8f4f 	dsb	sy
 8005eaa:	603b      	str	r3, [r7, #0]
}
 8005eac:	bf00      	nop
 8005eae:	e7fe      	b.n	8005eae <xTaskIncrementTick+0x46>
 8005eb0:	4b40      	ldr	r3, [pc, #256]	; (8005fb4 <xTaskIncrementTick+0x14c>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	60fb      	str	r3, [r7, #12]
 8005eb6:	4b40      	ldr	r3, [pc, #256]	; (8005fb8 <xTaskIncrementTick+0x150>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a3e      	ldr	r2, [pc, #248]	; (8005fb4 <xTaskIncrementTick+0x14c>)
 8005ebc:	6013      	str	r3, [r2, #0]
 8005ebe:	4a3e      	ldr	r2, [pc, #248]	; (8005fb8 <xTaskIncrementTick+0x150>)
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	6013      	str	r3, [r2, #0]
 8005ec4:	4b3d      	ldr	r3, [pc, #244]	; (8005fbc <xTaskIncrementTick+0x154>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	3301      	adds	r3, #1
 8005eca:	4a3c      	ldr	r2, [pc, #240]	; (8005fbc <xTaskIncrementTick+0x154>)
 8005ecc:	6013      	str	r3, [r2, #0]
 8005ece:	f000 fac5 	bl	800645c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005ed2:	4b3b      	ldr	r3, [pc, #236]	; (8005fc0 <xTaskIncrementTick+0x158>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	693a      	ldr	r2, [r7, #16]
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	d348      	bcc.n	8005f6e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005edc:	4b35      	ldr	r3, [pc, #212]	; (8005fb4 <xTaskIncrementTick+0x14c>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d104      	bne.n	8005ef0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ee6:	4b36      	ldr	r3, [pc, #216]	; (8005fc0 <xTaskIncrementTick+0x158>)
 8005ee8:	f04f 32ff 	mov.w	r2, #4294967295
 8005eec:	601a      	str	r2, [r3, #0]
					break;
 8005eee:	e03e      	b.n	8005f6e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ef0:	4b30      	ldr	r3, [pc, #192]	; (8005fb4 <xTaskIncrementTick+0x14c>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	68db      	ldr	r3, [r3, #12]
 8005ef6:	68db      	ldr	r3, [r3, #12]
 8005ef8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005f00:	693a      	ldr	r2, [r7, #16]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d203      	bcs.n	8005f10 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005f08:	4a2d      	ldr	r2, [pc, #180]	; (8005fc0 <xTaskIncrementTick+0x158>)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005f0e:	e02e      	b.n	8005f6e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	3304      	adds	r3, #4
 8005f14:	4618      	mov	r0, r3
 8005f16:	f7ff f808 	bl	8004f2a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d004      	beq.n	8005f2c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	3318      	adds	r3, #24
 8005f26:	4618      	mov	r0, r3
 8005f28:	f7fe ffff 	bl	8004f2a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f30:	2201      	movs	r2, #1
 8005f32:	409a      	lsls	r2, r3
 8005f34:	4b23      	ldr	r3, [pc, #140]	; (8005fc4 <xTaskIncrementTick+0x15c>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	4313      	orrs	r3, r2
 8005f3a:	4a22      	ldr	r2, [pc, #136]	; (8005fc4 <xTaskIncrementTick+0x15c>)
 8005f3c:	6013      	str	r3, [r2, #0]
 8005f3e:	68bb      	ldr	r3, [r7, #8]
 8005f40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f42:	4613      	mov	r3, r2
 8005f44:	009b      	lsls	r3, r3, #2
 8005f46:	4413      	add	r3, r2
 8005f48:	009b      	lsls	r3, r3, #2
 8005f4a:	4a1f      	ldr	r2, [pc, #124]	; (8005fc8 <xTaskIncrementTick+0x160>)
 8005f4c:	441a      	add	r2, r3
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	3304      	adds	r3, #4
 8005f52:	4619      	mov	r1, r3
 8005f54:	4610      	mov	r0, r2
 8005f56:	f7fe ff8b 	bl	8004e70 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f5e:	4b1b      	ldr	r3, [pc, #108]	; (8005fcc <xTaskIncrementTick+0x164>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f64:	429a      	cmp	r2, r3
 8005f66:	d3b9      	bcc.n	8005edc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f6c:	e7b6      	b.n	8005edc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005f6e:	4b17      	ldr	r3, [pc, #92]	; (8005fcc <xTaskIncrementTick+0x164>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f74:	4914      	ldr	r1, [pc, #80]	; (8005fc8 <xTaskIncrementTick+0x160>)
 8005f76:	4613      	mov	r3, r2
 8005f78:	009b      	lsls	r3, r3, #2
 8005f7a:	4413      	add	r3, r2
 8005f7c:	009b      	lsls	r3, r3, #2
 8005f7e:	440b      	add	r3, r1
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	2b01      	cmp	r3, #1
 8005f84:	d901      	bls.n	8005f8a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8005f86:	2301      	movs	r3, #1
 8005f88:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005f8a:	4b11      	ldr	r3, [pc, #68]	; (8005fd0 <xTaskIncrementTick+0x168>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d007      	beq.n	8005fa2 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8005f92:	2301      	movs	r3, #1
 8005f94:	617b      	str	r3, [r7, #20]
 8005f96:	e004      	b.n	8005fa2 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005f98:	4b0e      	ldr	r3, [pc, #56]	; (8005fd4 <xTaskIncrementTick+0x16c>)
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	3301      	adds	r3, #1
 8005f9e:	4a0d      	ldr	r2, [pc, #52]	; (8005fd4 <xTaskIncrementTick+0x16c>)
 8005fa0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005fa2:	697b      	ldr	r3, [r7, #20]
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3718      	adds	r7, #24
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bd80      	pop	{r7, pc}
 8005fac:	20000af4 	.word	0x20000af4
 8005fb0:	20000ad0 	.word	0x20000ad0
 8005fb4:	20000a84 	.word	0x20000a84
 8005fb8:	20000a88 	.word	0x20000a88
 8005fbc:	20000ae4 	.word	0x20000ae4
 8005fc0:	20000aec 	.word	0x20000aec
 8005fc4:	20000ad4 	.word	0x20000ad4
 8005fc8:	200009d0 	.word	0x200009d0
 8005fcc:	200009cc 	.word	0x200009cc
 8005fd0:	20000ae0 	.word	0x20000ae0
 8005fd4:	20000adc 	.word	0x20000adc

08005fd8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b086      	sub	sp, #24
 8005fdc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005fde:	4b35      	ldr	r3, [pc, #212]	; (80060b4 <vTaskSwitchContext+0xdc>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d003      	beq.n	8005fee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005fe6:	4b34      	ldr	r3, [pc, #208]	; (80060b8 <vTaskSwitchContext+0xe0>)
 8005fe8:	2201      	movs	r2, #1
 8005fea:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005fec:	e05d      	b.n	80060aa <vTaskSwitchContext+0xd2>
		xYieldPending = pdFALSE;
 8005fee:	4b32      	ldr	r3, [pc, #200]	; (80060b8 <vTaskSwitchContext+0xe0>)
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8005ff4:	f7fa fcf4 	bl	80009e0 <getRunTimeCounterValue>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	4a30      	ldr	r2, [pc, #192]	; (80060bc <vTaskSwitchContext+0xe4>)
 8005ffc:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8005ffe:	4b2f      	ldr	r3, [pc, #188]	; (80060bc <vTaskSwitchContext+0xe4>)
 8006000:	681a      	ldr	r2, [r3, #0]
 8006002:	4b2f      	ldr	r3, [pc, #188]	; (80060c0 <vTaskSwitchContext+0xe8>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	429a      	cmp	r2, r3
 8006008:	d909      	bls.n	800601e <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800600a:	4b2e      	ldr	r3, [pc, #184]	; (80060c4 <vTaskSwitchContext+0xec>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8006010:	4a2a      	ldr	r2, [pc, #168]	; (80060bc <vTaskSwitchContext+0xe4>)
 8006012:	6810      	ldr	r0, [r2, #0]
 8006014:	4a2a      	ldr	r2, [pc, #168]	; (80060c0 <vTaskSwitchContext+0xe8>)
 8006016:	6812      	ldr	r2, [r2, #0]
 8006018:	1a82      	subs	r2, r0, r2
 800601a:	440a      	add	r2, r1
 800601c:	659a      	str	r2, [r3, #88]	; 0x58
			ulTaskSwitchedInTime = ulTotalRunTime;
 800601e:	4b27      	ldr	r3, [pc, #156]	; (80060bc <vTaskSwitchContext+0xe4>)
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4a27      	ldr	r2, [pc, #156]	; (80060c0 <vTaskSwitchContext+0xe8>)
 8006024:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006026:	4b28      	ldr	r3, [pc, #160]	; (80060c8 <vTaskSwitchContext+0xf0>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	fab3 f383 	clz	r3, r3
 8006032:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006034:	7afb      	ldrb	r3, [r7, #11]
 8006036:	f1c3 031f 	rsb	r3, r3, #31
 800603a:	617b      	str	r3, [r7, #20]
 800603c:	4923      	ldr	r1, [pc, #140]	; (80060cc <vTaskSwitchContext+0xf4>)
 800603e:	697a      	ldr	r2, [r7, #20]
 8006040:	4613      	mov	r3, r2
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	4413      	add	r3, r2
 8006046:	009b      	lsls	r3, r3, #2
 8006048:	440b      	add	r3, r1
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d10a      	bne.n	8006066 <vTaskSwitchContext+0x8e>
	__asm volatile
 8006050:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006054:	f383 8811 	msr	BASEPRI, r3
 8006058:	f3bf 8f6f 	isb	sy
 800605c:	f3bf 8f4f 	dsb	sy
 8006060:	607b      	str	r3, [r7, #4]
}
 8006062:	bf00      	nop
 8006064:	e7fe      	b.n	8006064 <vTaskSwitchContext+0x8c>
 8006066:	697a      	ldr	r2, [r7, #20]
 8006068:	4613      	mov	r3, r2
 800606a:	009b      	lsls	r3, r3, #2
 800606c:	4413      	add	r3, r2
 800606e:	009b      	lsls	r3, r3, #2
 8006070:	4a16      	ldr	r2, [pc, #88]	; (80060cc <vTaskSwitchContext+0xf4>)
 8006072:	4413      	add	r3, r2
 8006074:	613b      	str	r3, [r7, #16]
 8006076:	693b      	ldr	r3, [r7, #16]
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	685a      	ldr	r2, [r3, #4]
 800607c:	693b      	ldr	r3, [r7, #16]
 800607e:	605a      	str	r2, [r3, #4]
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	685a      	ldr	r2, [r3, #4]
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	3308      	adds	r3, #8
 8006088:	429a      	cmp	r2, r3
 800608a:	d104      	bne.n	8006096 <vTaskSwitchContext+0xbe>
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	685a      	ldr	r2, [r3, #4]
 8006092:	693b      	ldr	r3, [r7, #16]
 8006094:	605a      	str	r2, [r3, #4]
 8006096:	693b      	ldr	r3, [r7, #16]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	68db      	ldr	r3, [r3, #12]
 800609c:	4a09      	ldr	r2, [pc, #36]	; (80060c4 <vTaskSwitchContext+0xec>)
 800609e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80060a0:	4b08      	ldr	r3, [pc, #32]	; (80060c4 <vTaskSwitchContext+0xec>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	335c      	adds	r3, #92	; 0x5c
 80060a6:	4a0a      	ldr	r2, [pc, #40]	; (80060d0 <vTaskSwitchContext+0xf8>)
 80060a8:	6013      	str	r3, [r2, #0]
}
 80060aa:	bf00      	nop
 80060ac:	3718      	adds	r7, #24
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}
 80060b2:	bf00      	nop
 80060b4:	20000af4 	.word	0x20000af4
 80060b8:	20000ae0 	.word	0x20000ae0
 80060bc:	20000afc 	.word	0x20000afc
 80060c0:	20000af8 	.word	0x20000af8
 80060c4:	200009cc 	.word	0x200009cc
 80060c8:	20000ad4 	.word	0x20000ad4
 80060cc:	200009d0 	.word	0x200009d0
 80060d0:	200000cc 	.word	0x200000cc

080060d4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b084      	sub	sp, #16
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
 80060dc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d10a      	bne.n	80060fa <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80060e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060e8:	f383 8811 	msr	BASEPRI, r3
 80060ec:	f3bf 8f6f 	isb	sy
 80060f0:	f3bf 8f4f 	dsb	sy
 80060f4:	60fb      	str	r3, [r7, #12]
}
 80060f6:	bf00      	nop
 80060f8:	e7fe      	b.n	80060f8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80060fa:	4b07      	ldr	r3, [pc, #28]	; (8006118 <vTaskPlaceOnEventList+0x44>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	3318      	adds	r3, #24
 8006100:	4619      	mov	r1, r3
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f7fe fed8 	bl	8004eb8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006108:	2101      	movs	r1, #1
 800610a:	6838      	ldr	r0, [r7, #0]
 800610c:	f000 fa6a 	bl	80065e4 <prvAddCurrentTaskToDelayedList>
}
 8006110:	bf00      	nop
 8006112:	3710      	adds	r7, #16
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}
 8006118:	200009cc 	.word	0x200009cc

0800611c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b086      	sub	sp, #24
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	68db      	ldr	r3, [r3, #12]
 8006128:	68db      	ldr	r3, [r3, #12]
 800612a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d10a      	bne.n	8006148 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8006132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006136:	f383 8811 	msr	BASEPRI, r3
 800613a:	f3bf 8f6f 	isb	sy
 800613e:	f3bf 8f4f 	dsb	sy
 8006142:	60fb      	str	r3, [r7, #12]
}
 8006144:	bf00      	nop
 8006146:	e7fe      	b.n	8006146 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	3318      	adds	r3, #24
 800614c:	4618      	mov	r0, r3
 800614e:	f7fe feec 	bl	8004f2a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006152:	4b1d      	ldr	r3, [pc, #116]	; (80061c8 <xTaskRemoveFromEventList+0xac>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d11c      	bne.n	8006194 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	3304      	adds	r3, #4
 800615e:	4618      	mov	r0, r3
 8006160:	f7fe fee3 	bl	8004f2a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006168:	2201      	movs	r2, #1
 800616a:	409a      	lsls	r2, r3
 800616c:	4b17      	ldr	r3, [pc, #92]	; (80061cc <xTaskRemoveFromEventList+0xb0>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4313      	orrs	r3, r2
 8006172:	4a16      	ldr	r2, [pc, #88]	; (80061cc <xTaskRemoveFromEventList+0xb0>)
 8006174:	6013      	str	r3, [r2, #0]
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800617a:	4613      	mov	r3, r2
 800617c:	009b      	lsls	r3, r3, #2
 800617e:	4413      	add	r3, r2
 8006180:	009b      	lsls	r3, r3, #2
 8006182:	4a13      	ldr	r2, [pc, #76]	; (80061d0 <xTaskRemoveFromEventList+0xb4>)
 8006184:	441a      	add	r2, r3
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	3304      	adds	r3, #4
 800618a:	4619      	mov	r1, r3
 800618c:	4610      	mov	r0, r2
 800618e:	f7fe fe6f 	bl	8004e70 <vListInsertEnd>
 8006192:	e005      	b.n	80061a0 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006194:	693b      	ldr	r3, [r7, #16]
 8006196:	3318      	adds	r3, #24
 8006198:	4619      	mov	r1, r3
 800619a:	480e      	ldr	r0, [pc, #56]	; (80061d4 <xTaskRemoveFromEventList+0xb8>)
 800619c:	f7fe fe68 	bl	8004e70 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061a4:	4b0c      	ldr	r3, [pc, #48]	; (80061d8 <xTaskRemoveFromEventList+0xbc>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061aa:	429a      	cmp	r2, r3
 80061ac:	d905      	bls.n	80061ba <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80061ae:	2301      	movs	r3, #1
 80061b0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80061b2:	4b0a      	ldr	r3, [pc, #40]	; (80061dc <xTaskRemoveFromEventList+0xc0>)
 80061b4:	2201      	movs	r2, #1
 80061b6:	601a      	str	r2, [r3, #0]
 80061b8:	e001      	b.n	80061be <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80061ba:	2300      	movs	r3, #0
 80061bc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80061be:	697b      	ldr	r3, [r7, #20]
}
 80061c0:	4618      	mov	r0, r3
 80061c2:	3718      	adds	r7, #24
 80061c4:	46bd      	mov	sp, r7
 80061c6:	bd80      	pop	{r7, pc}
 80061c8:	20000af4 	.word	0x20000af4
 80061cc:	20000ad4 	.word	0x20000ad4
 80061d0:	200009d0 	.word	0x200009d0
 80061d4:	20000a8c 	.word	0x20000a8c
 80061d8:	200009cc 	.word	0x200009cc
 80061dc:	20000ae0 	.word	0x20000ae0

080061e0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80061e0:	b480      	push	{r7}
 80061e2:	b083      	sub	sp, #12
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80061e8:	4b06      	ldr	r3, [pc, #24]	; (8006204 <vTaskInternalSetTimeOutState+0x24>)
 80061ea:	681a      	ldr	r2, [r3, #0]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80061f0:	4b05      	ldr	r3, [pc, #20]	; (8006208 <vTaskInternalSetTimeOutState+0x28>)
 80061f2:	681a      	ldr	r2, [r3, #0]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	605a      	str	r2, [r3, #4]
}
 80061f8:	bf00      	nop
 80061fa:	370c      	adds	r7, #12
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr
 8006204:	20000ae4 	.word	0x20000ae4
 8006208:	20000ad0 	.word	0x20000ad0

0800620c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b088      	sub	sp, #32
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
 8006214:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d10a      	bne.n	8006232 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800621c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006220:	f383 8811 	msr	BASEPRI, r3
 8006224:	f3bf 8f6f 	isb	sy
 8006228:	f3bf 8f4f 	dsb	sy
 800622c:	613b      	str	r3, [r7, #16]
}
 800622e:	bf00      	nop
 8006230:	e7fe      	b.n	8006230 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d10a      	bne.n	800624e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800623c:	f383 8811 	msr	BASEPRI, r3
 8006240:	f3bf 8f6f 	isb	sy
 8006244:	f3bf 8f4f 	dsb	sy
 8006248:	60fb      	str	r3, [r7, #12]
}
 800624a:	bf00      	nop
 800624c:	e7fe      	b.n	800624c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800624e:	f000 fb59 	bl	8006904 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006252:	4b1d      	ldr	r3, [pc, #116]	; (80062c8 <xTaskCheckForTimeOut+0xbc>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	685b      	ldr	r3, [r3, #4]
 800625c:	69ba      	ldr	r2, [r7, #24]
 800625e:	1ad3      	subs	r3, r2, r3
 8006260:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f1b3 3fff 	cmp.w	r3, #4294967295
 800626a:	d102      	bne.n	8006272 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800626c:	2300      	movs	r3, #0
 800626e:	61fb      	str	r3, [r7, #28]
 8006270:	e023      	b.n	80062ba <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681a      	ldr	r2, [r3, #0]
 8006276:	4b15      	ldr	r3, [pc, #84]	; (80062cc <xTaskCheckForTimeOut+0xc0>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	429a      	cmp	r2, r3
 800627c:	d007      	beq.n	800628e <xTaskCheckForTimeOut+0x82>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	69ba      	ldr	r2, [r7, #24]
 8006284:	429a      	cmp	r2, r3
 8006286:	d302      	bcc.n	800628e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006288:	2301      	movs	r3, #1
 800628a:	61fb      	str	r3, [r7, #28]
 800628c:	e015      	b.n	80062ba <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	697a      	ldr	r2, [r7, #20]
 8006294:	429a      	cmp	r2, r3
 8006296:	d20b      	bcs.n	80062b0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	681a      	ldr	r2, [r3, #0]
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	1ad2      	subs	r2, r2, r3
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80062a4:	6878      	ldr	r0, [r7, #4]
 80062a6:	f7ff ff9b 	bl	80061e0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80062aa:	2300      	movs	r3, #0
 80062ac:	61fb      	str	r3, [r7, #28]
 80062ae:	e004      	b.n	80062ba <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	2200      	movs	r2, #0
 80062b4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80062b6:	2301      	movs	r3, #1
 80062b8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80062ba:	f000 fb53 	bl	8006964 <vPortExitCritical>

	return xReturn;
 80062be:	69fb      	ldr	r3, [r7, #28]
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	3720      	adds	r7, #32
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}
 80062c8:	20000ad0 	.word	0x20000ad0
 80062cc:	20000ae4 	.word	0x20000ae4

080062d0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80062d0:	b480      	push	{r7}
 80062d2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80062d4:	4b03      	ldr	r3, [pc, #12]	; (80062e4 <vTaskMissedYield+0x14>)
 80062d6:	2201      	movs	r2, #1
 80062d8:	601a      	str	r2, [r3, #0]
}
 80062da:	bf00      	nop
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr
 80062e4:	20000ae0 	.word	0x20000ae0

080062e8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b082      	sub	sp, #8
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80062f0:	f000 f852 	bl	8006398 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80062f4:	4b06      	ldr	r3, [pc, #24]	; (8006310 <prvIdleTask+0x28>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	d9f9      	bls.n	80062f0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80062fc:	4b05      	ldr	r3, [pc, #20]	; (8006314 <prvIdleTask+0x2c>)
 80062fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006302:	601a      	str	r2, [r3, #0]
 8006304:	f3bf 8f4f 	dsb	sy
 8006308:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800630c:	e7f0      	b.n	80062f0 <prvIdleTask+0x8>
 800630e:	bf00      	nop
 8006310:	200009d0 	.word	0x200009d0
 8006314:	e000ed04 	.word	0xe000ed04

08006318 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b082      	sub	sp, #8
 800631c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800631e:	2300      	movs	r3, #0
 8006320:	607b      	str	r3, [r7, #4]
 8006322:	e00c      	b.n	800633e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006324:	687a      	ldr	r2, [r7, #4]
 8006326:	4613      	mov	r3, r2
 8006328:	009b      	lsls	r3, r3, #2
 800632a:	4413      	add	r3, r2
 800632c:	009b      	lsls	r3, r3, #2
 800632e:	4a12      	ldr	r2, [pc, #72]	; (8006378 <prvInitialiseTaskLists+0x60>)
 8006330:	4413      	add	r3, r2
 8006332:	4618      	mov	r0, r3
 8006334:	f7fe fd6f 	bl	8004e16 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	3301      	adds	r3, #1
 800633c:	607b      	str	r3, [r7, #4]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2b06      	cmp	r3, #6
 8006342:	d9ef      	bls.n	8006324 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006344:	480d      	ldr	r0, [pc, #52]	; (800637c <prvInitialiseTaskLists+0x64>)
 8006346:	f7fe fd66 	bl	8004e16 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800634a:	480d      	ldr	r0, [pc, #52]	; (8006380 <prvInitialiseTaskLists+0x68>)
 800634c:	f7fe fd63 	bl	8004e16 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006350:	480c      	ldr	r0, [pc, #48]	; (8006384 <prvInitialiseTaskLists+0x6c>)
 8006352:	f7fe fd60 	bl	8004e16 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006356:	480c      	ldr	r0, [pc, #48]	; (8006388 <prvInitialiseTaskLists+0x70>)
 8006358:	f7fe fd5d 	bl	8004e16 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800635c:	480b      	ldr	r0, [pc, #44]	; (800638c <prvInitialiseTaskLists+0x74>)
 800635e:	f7fe fd5a 	bl	8004e16 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006362:	4b0b      	ldr	r3, [pc, #44]	; (8006390 <prvInitialiseTaskLists+0x78>)
 8006364:	4a05      	ldr	r2, [pc, #20]	; (800637c <prvInitialiseTaskLists+0x64>)
 8006366:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006368:	4b0a      	ldr	r3, [pc, #40]	; (8006394 <prvInitialiseTaskLists+0x7c>)
 800636a:	4a05      	ldr	r2, [pc, #20]	; (8006380 <prvInitialiseTaskLists+0x68>)
 800636c:	601a      	str	r2, [r3, #0]
}
 800636e:	bf00      	nop
 8006370:	3708      	adds	r7, #8
 8006372:	46bd      	mov	sp, r7
 8006374:	bd80      	pop	{r7, pc}
 8006376:	bf00      	nop
 8006378:	200009d0 	.word	0x200009d0
 800637c:	20000a5c 	.word	0x20000a5c
 8006380:	20000a70 	.word	0x20000a70
 8006384:	20000a8c 	.word	0x20000a8c
 8006388:	20000aa0 	.word	0x20000aa0
 800638c:	20000ab8 	.word	0x20000ab8
 8006390:	20000a84 	.word	0x20000a84
 8006394:	20000a88 	.word	0x20000a88

08006398 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b082      	sub	sp, #8
 800639c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800639e:	e019      	b.n	80063d4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80063a0:	f000 fab0 	bl	8006904 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063a4:	4b10      	ldr	r3, [pc, #64]	; (80063e8 <prvCheckTasksWaitingTermination+0x50>)
 80063a6:	68db      	ldr	r3, [r3, #12]
 80063a8:	68db      	ldr	r3, [r3, #12]
 80063aa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	3304      	adds	r3, #4
 80063b0:	4618      	mov	r0, r3
 80063b2:	f7fe fdba 	bl	8004f2a <uxListRemove>
				--uxCurrentNumberOfTasks;
 80063b6:	4b0d      	ldr	r3, [pc, #52]	; (80063ec <prvCheckTasksWaitingTermination+0x54>)
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	3b01      	subs	r3, #1
 80063bc:	4a0b      	ldr	r2, [pc, #44]	; (80063ec <prvCheckTasksWaitingTermination+0x54>)
 80063be:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80063c0:	4b0b      	ldr	r3, [pc, #44]	; (80063f0 <prvCheckTasksWaitingTermination+0x58>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	3b01      	subs	r3, #1
 80063c6:	4a0a      	ldr	r2, [pc, #40]	; (80063f0 <prvCheckTasksWaitingTermination+0x58>)
 80063c8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80063ca:	f000 facb 	bl	8006964 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	f000 f810 	bl	80063f4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80063d4:	4b06      	ldr	r3, [pc, #24]	; (80063f0 <prvCheckTasksWaitingTermination+0x58>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d1e1      	bne.n	80063a0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80063dc:	bf00      	nop
 80063de:	bf00      	nop
 80063e0:	3708      	adds	r7, #8
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}
 80063e6:	bf00      	nop
 80063e8:	20000aa0 	.word	0x20000aa0
 80063ec:	20000acc 	.word	0x20000acc
 80063f0:	20000ab4 	.word	0x20000ab4

080063f4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b084      	sub	sp, #16
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	335c      	adds	r3, #92	; 0x5c
 8006400:	4618      	mov	r0, r3
 8006402:	f001 fee9 	bl	80081d8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 800640c:	2b00      	cmp	r3, #0
 800640e:	d108      	bne.n	8006422 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006414:	4618      	mov	r0, r3
 8006416:	f000 fc23 	bl	8006c60 <vPortFree>
				vPortFree( pxTCB );
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f000 fc20 	bl	8006c60 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006420:	e018      	b.n	8006454 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 8006428:	2b01      	cmp	r3, #1
 800642a:	d103      	bne.n	8006434 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	f000 fc17 	bl	8006c60 <vPortFree>
	}
 8006432:	e00f      	b.n	8006454 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 800643a:	2b02      	cmp	r3, #2
 800643c:	d00a      	beq.n	8006454 <prvDeleteTCB+0x60>
	__asm volatile
 800643e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006442:	f383 8811 	msr	BASEPRI, r3
 8006446:	f3bf 8f6f 	isb	sy
 800644a:	f3bf 8f4f 	dsb	sy
 800644e:	60fb      	str	r3, [r7, #12]
}
 8006450:	bf00      	nop
 8006452:	e7fe      	b.n	8006452 <prvDeleteTCB+0x5e>
	}
 8006454:	bf00      	nop
 8006456:	3710      	adds	r7, #16
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}

0800645c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800645c:	b480      	push	{r7}
 800645e:	b083      	sub	sp, #12
 8006460:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006462:	4b0c      	ldr	r3, [pc, #48]	; (8006494 <prvResetNextTaskUnblockTime+0x38>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d104      	bne.n	8006476 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800646c:	4b0a      	ldr	r3, [pc, #40]	; (8006498 <prvResetNextTaskUnblockTime+0x3c>)
 800646e:	f04f 32ff 	mov.w	r2, #4294967295
 8006472:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006474:	e008      	b.n	8006488 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006476:	4b07      	ldr	r3, [pc, #28]	; (8006494 <prvResetNextTaskUnblockTime+0x38>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	68db      	ldr	r3, [r3, #12]
 800647c:	68db      	ldr	r3, [r3, #12]
 800647e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	4a04      	ldr	r2, [pc, #16]	; (8006498 <prvResetNextTaskUnblockTime+0x3c>)
 8006486:	6013      	str	r3, [r2, #0]
}
 8006488:	bf00      	nop
 800648a:	370c      	adds	r7, #12
 800648c:	46bd      	mov	sp, r7
 800648e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006492:	4770      	bx	lr
 8006494:	20000a84 	.word	0x20000a84
 8006498:	20000aec 	.word	0x20000aec

0800649c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800649c:	b480      	push	{r7}
 800649e:	b083      	sub	sp, #12
 80064a0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80064a2:	4b0b      	ldr	r3, [pc, #44]	; (80064d0 <xTaskGetSchedulerState+0x34>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d102      	bne.n	80064b0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80064aa:	2301      	movs	r3, #1
 80064ac:	607b      	str	r3, [r7, #4]
 80064ae:	e008      	b.n	80064c2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80064b0:	4b08      	ldr	r3, [pc, #32]	; (80064d4 <xTaskGetSchedulerState+0x38>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d102      	bne.n	80064be <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80064b8:	2302      	movs	r3, #2
 80064ba:	607b      	str	r3, [r7, #4]
 80064bc:	e001      	b.n	80064c2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80064be:	2300      	movs	r3, #0
 80064c0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80064c2:	687b      	ldr	r3, [r7, #4]
	}
 80064c4:	4618      	mov	r0, r3
 80064c6:	370c      	adds	r7, #12
 80064c8:	46bd      	mov	sp, r7
 80064ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ce:	4770      	bx	lr
 80064d0:	20000ad8 	.word	0x20000ad8
 80064d4:	20000af4 	.word	0x20000af4

080064d8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b086      	sub	sp, #24
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80064e4:	2300      	movs	r3, #0
 80064e6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d06e      	beq.n	80065cc <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80064ee:	4b3a      	ldr	r3, [pc, #232]	; (80065d8 <xTaskPriorityDisinherit+0x100>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	693a      	ldr	r2, [r7, #16]
 80064f4:	429a      	cmp	r2, r3
 80064f6:	d00a      	beq.n	800650e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80064f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064fc:	f383 8811 	msr	BASEPRI, r3
 8006500:	f3bf 8f6f 	isb	sy
 8006504:	f3bf 8f4f 	dsb	sy
 8006508:	60fb      	str	r3, [r7, #12]
}
 800650a:	bf00      	nop
 800650c:	e7fe      	b.n	800650c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006512:	2b00      	cmp	r3, #0
 8006514:	d10a      	bne.n	800652c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006516:	f04f 0350 	mov.w	r3, #80	; 0x50
 800651a:	f383 8811 	msr	BASEPRI, r3
 800651e:	f3bf 8f6f 	isb	sy
 8006522:	f3bf 8f4f 	dsb	sy
 8006526:	60bb      	str	r3, [r7, #8]
}
 8006528:	bf00      	nop
 800652a:	e7fe      	b.n	800652a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800652c:	693b      	ldr	r3, [r7, #16]
 800652e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006530:	1e5a      	subs	r2, r3, #1
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	655a      	str	r2, [r3, #84]	; 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006536:	693b      	ldr	r3, [r7, #16]
 8006538:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800653e:	429a      	cmp	r2, r3
 8006540:	d044      	beq.n	80065cc <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006542:	693b      	ldr	r3, [r7, #16]
 8006544:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006546:	2b00      	cmp	r3, #0
 8006548:	d140      	bne.n	80065cc <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800654a:	693b      	ldr	r3, [r7, #16]
 800654c:	3304      	adds	r3, #4
 800654e:	4618      	mov	r0, r3
 8006550:	f7fe fceb 	bl	8004f2a <uxListRemove>
 8006554:	4603      	mov	r3, r0
 8006556:	2b00      	cmp	r3, #0
 8006558:	d115      	bne.n	8006586 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800655e:	491f      	ldr	r1, [pc, #124]	; (80065dc <xTaskPriorityDisinherit+0x104>)
 8006560:	4613      	mov	r3, r2
 8006562:	009b      	lsls	r3, r3, #2
 8006564:	4413      	add	r3, r2
 8006566:	009b      	lsls	r3, r3, #2
 8006568:	440b      	add	r3, r1
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d10a      	bne.n	8006586 <xTaskPriorityDisinherit+0xae>
 8006570:	693b      	ldr	r3, [r7, #16]
 8006572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006574:	2201      	movs	r2, #1
 8006576:	fa02 f303 	lsl.w	r3, r2, r3
 800657a:	43da      	mvns	r2, r3
 800657c:	4b18      	ldr	r3, [pc, #96]	; (80065e0 <xTaskPriorityDisinherit+0x108>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4013      	ands	r3, r2
 8006582:	4a17      	ldr	r2, [pc, #92]	; (80065e0 <xTaskPriorityDisinherit+0x108>)
 8006584:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006586:	693b      	ldr	r3, [r7, #16]
 8006588:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006592:	f1c3 0207 	rsb	r2, r3, #7
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800659a:	693b      	ldr	r3, [r7, #16]
 800659c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800659e:	2201      	movs	r2, #1
 80065a0:	409a      	lsls	r2, r3
 80065a2:	4b0f      	ldr	r3, [pc, #60]	; (80065e0 <xTaskPriorityDisinherit+0x108>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4313      	orrs	r3, r2
 80065a8:	4a0d      	ldr	r2, [pc, #52]	; (80065e0 <xTaskPriorityDisinherit+0x108>)
 80065aa:	6013      	str	r3, [r2, #0]
 80065ac:	693b      	ldr	r3, [r7, #16]
 80065ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065b0:	4613      	mov	r3, r2
 80065b2:	009b      	lsls	r3, r3, #2
 80065b4:	4413      	add	r3, r2
 80065b6:	009b      	lsls	r3, r3, #2
 80065b8:	4a08      	ldr	r2, [pc, #32]	; (80065dc <xTaskPriorityDisinherit+0x104>)
 80065ba:	441a      	add	r2, r3
 80065bc:	693b      	ldr	r3, [r7, #16]
 80065be:	3304      	adds	r3, #4
 80065c0:	4619      	mov	r1, r3
 80065c2:	4610      	mov	r0, r2
 80065c4:	f7fe fc54 	bl	8004e70 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80065c8:	2301      	movs	r3, #1
 80065ca:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80065cc:	697b      	ldr	r3, [r7, #20]
	}
 80065ce:	4618      	mov	r0, r3
 80065d0:	3718      	adds	r7, #24
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bd80      	pop	{r7, pc}
 80065d6:	bf00      	nop
 80065d8:	200009cc 	.word	0x200009cc
 80065dc:	200009d0 	.word	0x200009d0
 80065e0:	20000ad4 	.word	0x20000ad4

080065e4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b084      	sub	sp, #16
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
 80065ec:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80065ee:	4b29      	ldr	r3, [pc, #164]	; (8006694 <prvAddCurrentTaskToDelayedList+0xb0>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80065f4:	4b28      	ldr	r3, [pc, #160]	; (8006698 <prvAddCurrentTaskToDelayedList+0xb4>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	3304      	adds	r3, #4
 80065fa:	4618      	mov	r0, r3
 80065fc:	f7fe fc95 	bl	8004f2a <uxListRemove>
 8006600:	4603      	mov	r3, r0
 8006602:	2b00      	cmp	r3, #0
 8006604:	d10b      	bne.n	800661e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006606:	4b24      	ldr	r3, [pc, #144]	; (8006698 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800660c:	2201      	movs	r2, #1
 800660e:	fa02 f303 	lsl.w	r3, r2, r3
 8006612:	43da      	mvns	r2, r3
 8006614:	4b21      	ldr	r3, [pc, #132]	; (800669c <prvAddCurrentTaskToDelayedList+0xb8>)
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4013      	ands	r3, r2
 800661a:	4a20      	ldr	r2, [pc, #128]	; (800669c <prvAddCurrentTaskToDelayedList+0xb8>)
 800661c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006624:	d10a      	bne.n	800663c <prvAddCurrentTaskToDelayedList+0x58>
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d007      	beq.n	800663c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800662c:	4b1a      	ldr	r3, [pc, #104]	; (8006698 <prvAddCurrentTaskToDelayedList+0xb4>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	3304      	adds	r3, #4
 8006632:	4619      	mov	r1, r3
 8006634:	481a      	ldr	r0, [pc, #104]	; (80066a0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8006636:	f7fe fc1b 	bl	8004e70 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800663a:	e026      	b.n	800668a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800663c:	68fa      	ldr	r2, [r7, #12]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	4413      	add	r3, r2
 8006642:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006644:	4b14      	ldr	r3, [pc, #80]	; (8006698 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	68ba      	ldr	r2, [r7, #8]
 800664a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800664c:	68ba      	ldr	r2, [r7, #8]
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	429a      	cmp	r2, r3
 8006652:	d209      	bcs.n	8006668 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006654:	4b13      	ldr	r3, [pc, #76]	; (80066a4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006656:	681a      	ldr	r2, [r3, #0]
 8006658:	4b0f      	ldr	r3, [pc, #60]	; (8006698 <prvAddCurrentTaskToDelayedList+0xb4>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	3304      	adds	r3, #4
 800665e:	4619      	mov	r1, r3
 8006660:	4610      	mov	r0, r2
 8006662:	f7fe fc29 	bl	8004eb8 <vListInsert>
}
 8006666:	e010      	b.n	800668a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006668:	4b0f      	ldr	r3, [pc, #60]	; (80066a8 <prvAddCurrentTaskToDelayedList+0xc4>)
 800666a:	681a      	ldr	r2, [r3, #0]
 800666c:	4b0a      	ldr	r3, [pc, #40]	; (8006698 <prvAddCurrentTaskToDelayedList+0xb4>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	3304      	adds	r3, #4
 8006672:	4619      	mov	r1, r3
 8006674:	4610      	mov	r0, r2
 8006676:	f7fe fc1f 	bl	8004eb8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800667a:	4b0c      	ldr	r3, [pc, #48]	; (80066ac <prvAddCurrentTaskToDelayedList+0xc8>)
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	68ba      	ldr	r2, [r7, #8]
 8006680:	429a      	cmp	r2, r3
 8006682:	d202      	bcs.n	800668a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006684:	4a09      	ldr	r2, [pc, #36]	; (80066ac <prvAddCurrentTaskToDelayedList+0xc8>)
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	6013      	str	r3, [r2, #0]
}
 800668a:	bf00      	nop
 800668c:	3710      	adds	r7, #16
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}
 8006692:	bf00      	nop
 8006694:	20000ad0 	.word	0x20000ad0
 8006698:	200009cc 	.word	0x200009cc
 800669c:	20000ad4 	.word	0x20000ad4
 80066a0:	20000ab8 	.word	0x20000ab8
 80066a4:	20000a88 	.word	0x20000a88
 80066a8:	20000a84 	.word	0x20000a84
 80066ac:	20000aec 	.word	0x20000aec

080066b0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80066b0:	b480      	push	{r7}
 80066b2:	b085      	sub	sp, #20
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	60f8      	str	r0, [r7, #12]
 80066b8:	60b9      	str	r1, [r7, #8]
 80066ba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	3b04      	subs	r3, #4
 80066c0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80066c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	3b04      	subs	r3, #4
 80066ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	f023 0201 	bic.w	r2, r3, #1
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	3b04      	subs	r3, #4
 80066de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80066e0:	4a0c      	ldr	r2, [pc, #48]	; (8006714 <pxPortInitialiseStack+0x64>)
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	3b14      	subs	r3, #20
 80066ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80066ec:	687a      	ldr	r2, [r7, #4]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	3b04      	subs	r3, #4
 80066f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	f06f 0202 	mvn.w	r2, #2
 80066fe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	3b20      	subs	r3, #32
 8006704:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006706:	68fb      	ldr	r3, [r7, #12]
}
 8006708:	4618      	mov	r0, r3
 800670a:	3714      	adds	r7, #20
 800670c:	46bd      	mov	sp, r7
 800670e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006712:	4770      	bx	lr
 8006714:	08006719 	.word	0x08006719

08006718 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006718:	b480      	push	{r7}
 800671a:	b085      	sub	sp, #20
 800671c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800671e:	2300      	movs	r3, #0
 8006720:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006722:	4b12      	ldr	r3, [pc, #72]	; (800676c <prvTaskExitError+0x54>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f1b3 3fff 	cmp.w	r3, #4294967295
 800672a:	d00a      	beq.n	8006742 <prvTaskExitError+0x2a>
	__asm volatile
 800672c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006730:	f383 8811 	msr	BASEPRI, r3
 8006734:	f3bf 8f6f 	isb	sy
 8006738:	f3bf 8f4f 	dsb	sy
 800673c:	60fb      	str	r3, [r7, #12]
}
 800673e:	bf00      	nop
 8006740:	e7fe      	b.n	8006740 <prvTaskExitError+0x28>
	__asm volatile
 8006742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006746:	f383 8811 	msr	BASEPRI, r3
 800674a:	f3bf 8f6f 	isb	sy
 800674e:	f3bf 8f4f 	dsb	sy
 8006752:	60bb      	str	r3, [r7, #8]
}
 8006754:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006756:	bf00      	nop
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d0fc      	beq.n	8006758 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800675e:	bf00      	nop
 8006760:	bf00      	nop
 8006762:	3714      	adds	r7, #20
 8006764:	46bd      	mov	sp, r7
 8006766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676a:	4770      	bx	lr
 800676c:	2000000c 	.word	0x2000000c

08006770 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006770:	4b07      	ldr	r3, [pc, #28]	; (8006790 <pxCurrentTCBConst2>)
 8006772:	6819      	ldr	r1, [r3, #0]
 8006774:	6808      	ldr	r0, [r1, #0]
 8006776:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800677a:	f380 8809 	msr	PSP, r0
 800677e:	f3bf 8f6f 	isb	sy
 8006782:	f04f 0000 	mov.w	r0, #0
 8006786:	f380 8811 	msr	BASEPRI, r0
 800678a:	4770      	bx	lr
 800678c:	f3af 8000 	nop.w

08006790 <pxCurrentTCBConst2>:
 8006790:	200009cc 	.word	0x200009cc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006794:	bf00      	nop
 8006796:	bf00      	nop

08006798 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006798:	4808      	ldr	r0, [pc, #32]	; (80067bc <prvPortStartFirstTask+0x24>)
 800679a:	6800      	ldr	r0, [r0, #0]
 800679c:	6800      	ldr	r0, [r0, #0]
 800679e:	f380 8808 	msr	MSP, r0
 80067a2:	f04f 0000 	mov.w	r0, #0
 80067a6:	f380 8814 	msr	CONTROL, r0
 80067aa:	b662      	cpsie	i
 80067ac:	b661      	cpsie	f
 80067ae:	f3bf 8f4f 	dsb	sy
 80067b2:	f3bf 8f6f 	isb	sy
 80067b6:	df00      	svc	0
 80067b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80067ba:	bf00      	nop
 80067bc:	e000ed08 	.word	0xe000ed08

080067c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b086      	sub	sp, #24
 80067c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80067c6:	4b46      	ldr	r3, [pc, #280]	; (80068e0 <xPortStartScheduler+0x120>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a46      	ldr	r2, [pc, #280]	; (80068e4 <xPortStartScheduler+0x124>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d10a      	bne.n	80067e6 <xPortStartScheduler+0x26>
	__asm volatile
 80067d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067d4:	f383 8811 	msr	BASEPRI, r3
 80067d8:	f3bf 8f6f 	isb	sy
 80067dc:	f3bf 8f4f 	dsb	sy
 80067e0:	613b      	str	r3, [r7, #16]
}
 80067e2:	bf00      	nop
 80067e4:	e7fe      	b.n	80067e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80067e6:	4b3e      	ldr	r3, [pc, #248]	; (80068e0 <xPortStartScheduler+0x120>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	4a3f      	ldr	r2, [pc, #252]	; (80068e8 <xPortStartScheduler+0x128>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d10a      	bne.n	8006806 <xPortStartScheduler+0x46>
	__asm volatile
 80067f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067f4:	f383 8811 	msr	BASEPRI, r3
 80067f8:	f3bf 8f6f 	isb	sy
 80067fc:	f3bf 8f4f 	dsb	sy
 8006800:	60fb      	str	r3, [r7, #12]
}
 8006802:	bf00      	nop
 8006804:	e7fe      	b.n	8006804 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006806:	4b39      	ldr	r3, [pc, #228]	; (80068ec <xPortStartScheduler+0x12c>)
 8006808:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	781b      	ldrb	r3, [r3, #0]
 800680e:	b2db      	uxtb	r3, r3
 8006810:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	22ff      	movs	r2, #255	; 0xff
 8006816:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006818:	697b      	ldr	r3, [r7, #20]
 800681a:	781b      	ldrb	r3, [r3, #0]
 800681c:	b2db      	uxtb	r3, r3
 800681e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006820:	78fb      	ldrb	r3, [r7, #3]
 8006822:	b2db      	uxtb	r3, r3
 8006824:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006828:	b2da      	uxtb	r2, r3
 800682a:	4b31      	ldr	r3, [pc, #196]	; (80068f0 <xPortStartScheduler+0x130>)
 800682c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800682e:	4b31      	ldr	r3, [pc, #196]	; (80068f4 <xPortStartScheduler+0x134>)
 8006830:	2207      	movs	r2, #7
 8006832:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006834:	e009      	b.n	800684a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006836:	4b2f      	ldr	r3, [pc, #188]	; (80068f4 <xPortStartScheduler+0x134>)
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	3b01      	subs	r3, #1
 800683c:	4a2d      	ldr	r2, [pc, #180]	; (80068f4 <xPortStartScheduler+0x134>)
 800683e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006840:	78fb      	ldrb	r3, [r7, #3]
 8006842:	b2db      	uxtb	r3, r3
 8006844:	005b      	lsls	r3, r3, #1
 8006846:	b2db      	uxtb	r3, r3
 8006848:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800684a:	78fb      	ldrb	r3, [r7, #3]
 800684c:	b2db      	uxtb	r3, r3
 800684e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006852:	2b80      	cmp	r3, #128	; 0x80
 8006854:	d0ef      	beq.n	8006836 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006856:	4b27      	ldr	r3, [pc, #156]	; (80068f4 <xPortStartScheduler+0x134>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f1c3 0307 	rsb	r3, r3, #7
 800685e:	2b04      	cmp	r3, #4
 8006860:	d00a      	beq.n	8006878 <xPortStartScheduler+0xb8>
	__asm volatile
 8006862:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006866:	f383 8811 	msr	BASEPRI, r3
 800686a:	f3bf 8f6f 	isb	sy
 800686e:	f3bf 8f4f 	dsb	sy
 8006872:	60bb      	str	r3, [r7, #8]
}
 8006874:	bf00      	nop
 8006876:	e7fe      	b.n	8006876 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006878:	4b1e      	ldr	r3, [pc, #120]	; (80068f4 <xPortStartScheduler+0x134>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	021b      	lsls	r3, r3, #8
 800687e:	4a1d      	ldr	r2, [pc, #116]	; (80068f4 <xPortStartScheduler+0x134>)
 8006880:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006882:	4b1c      	ldr	r3, [pc, #112]	; (80068f4 <xPortStartScheduler+0x134>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800688a:	4a1a      	ldr	r2, [pc, #104]	; (80068f4 <xPortStartScheduler+0x134>)
 800688c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	b2da      	uxtb	r2, r3
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006896:	4b18      	ldr	r3, [pc, #96]	; (80068f8 <xPortStartScheduler+0x138>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	4a17      	ldr	r2, [pc, #92]	; (80068f8 <xPortStartScheduler+0x138>)
 800689c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80068a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80068a2:	4b15      	ldr	r3, [pc, #84]	; (80068f8 <xPortStartScheduler+0x138>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	4a14      	ldr	r2, [pc, #80]	; (80068f8 <xPortStartScheduler+0x138>)
 80068a8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80068ac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80068ae:	f000 f8dd 	bl	8006a6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80068b2:	4b12      	ldr	r3, [pc, #72]	; (80068fc <xPortStartScheduler+0x13c>)
 80068b4:	2200      	movs	r2, #0
 80068b6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80068b8:	f000 f8fc 	bl	8006ab4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80068bc:	4b10      	ldr	r3, [pc, #64]	; (8006900 <xPortStartScheduler+0x140>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4a0f      	ldr	r2, [pc, #60]	; (8006900 <xPortStartScheduler+0x140>)
 80068c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80068c6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80068c8:	f7ff ff66 	bl	8006798 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80068cc:	f7ff fb84 	bl	8005fd8 <vTaskSwitchContext>
	prvTaskExitError();
 80068d0:	f7ff ff22 	bl	8006718 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80068d4:	2300      	movs	r3, #0
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	3718      	adds	r7, #24
 80068da:	46bd      	mov	sp, r7
 80068dc:	bd80      	pop	{r7, pc}
 80068de:	bf00      	nop
 80068e0:	e000ed00 	.word	0xe000ed00
 80068e4:	410fc271 	.word	0x410fc271
 80068e8:	410fc270 	.word	0x410fc270
 80068ec:	e000e400 	.word	0xe000e400
 80068f0:	20000b00 	.word	0x20000b00
 80068f4:	20000b04 	.word	0x20000b04
 80068f8:	e000ed20 	.word	0xe000ed20
 80068fc:	2000000c 	.word	0x2000000c
 8006900:	e000ef34 	.word	0xe000ef34

08006904 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006904:	b480      	push	{r7}
 8006906:	b083      	sub	sp, #12
 8006908:	af00      	add	r7, sp, #0
	__asm volatile
 800690a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800690e:	f383 8811 	msr	BASEPRI, r3
 8006912:	f3bf 8f6f 	isb	sy
 8006916:	f3bf 8f4f 	dsb	sy
 800691a:	607b      	str	r3, [r7, #4]
}
 800691c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800691e:	4b0f      	ldr	r3, [pc, #60]	; (800695c <vPortEnterCritical+0x58>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	3301      	adds	r3, #1
 8006924:	4a0d      	ldr	r2, [pc, #52]	; (800695c <vPortEnterCritical+0x58>)
 8006926:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006928:	4b0c      	ldr	r3, [pc, #48]	; (800695c <vPortEnterCritical+0x58>)
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	2b01      	cmp	r3, #1
 800692e:	d10f      	bne.n	8006950 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006930:	4b0b      	ldr	r3, [pc, #44]	; (8006960 <vPortEnterCritical+0x5c>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	b2db      	uxtb	r3, r3
 8006936:	2b00      	cmp	r3, #0
 8006938:	d00a      	beq.n	8006950 <vPortEnterCritical+0x4c>
	__asm volatile
 800693a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800693e:	f383 8811 	msr	BASEPRI, r3
 8006942:	f3bf 8f6f 	isb	sy
 8006946:	f3bf 8f4f 	dsb	sy
 800694a:	603b      	str	r3, [r7, #0]
}
 800694c:	bf00      	nop
 800694e:	e7fe      	b.n	800694e <vPortEnterCritical+0x4a>
	}
}
 8006950:	bf00      	nop
 8006952:	370c      	adds	r7, #12
 8006954:	46bd      	mov	sp, r7
 8006956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695a:	4770      	bx	lr
 800695c:	2000000c 	.word	0x2000000c
 8006960:	e000ed04 	.word	0xe000ed04

08006964 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006964:	b480      	push	{r7}
 8006966:	b083      	sub	sp, #12
 8006968:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800696a:	4b12      	ldr	r3, [pc, #72]	; (80069b4 <vPortExitCritical+0x50>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d10a      	bne.n	8006988 <vPortExitCritical+0x24>
	__asm volatile
 8006972:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006976:	f383 8811 	msr	BASEPRI, r3
 800697a:	f3bf 8f6f 	isb	sy
 800697e:	f3bf 8f4f 	dsb	sy
 8006982:	607b      	str	r3, [r7, #4]
}
 8006984:	bf00      	nop
 8006986:	e7fe      	b.n	8006986 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006988:	4b0a      	ldr	r3, [pc, #40]	; (80069b4 <vPortExitCritical+0x50>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	3b01      	subs	r3, #1
 800698e:	4a09      	ldr	r2, [pc, #36]	; (80069b4 <vPortExitCritical+0x50>)
 8006990:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006992:	4b08      	ldr	r3, [pc, #32]	; (80069b4 <vPortExitCritical+0x50>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d105      	bne.n	80069a6 <vPortExitCritical+0x42>
 800699a:	2300      	movs	r3, #0
 800699c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80069a4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80069a6:	bf00      	nop
 80069a8:	370c      	adds	r7, #12
 80069aa:	46bd      	mov	sp, r7
 80069ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b0:	4770      	bx	lr
 80069b2:	bf00      	nop
 80069b4:	2000000c 	.word	0x2000000c
	...

080069c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80069c0:	f3ef 8009 	mrs	r0, PSP
 80069c4:	f3bf 8f6f 	isb	sy
 80069c8:	4b15      	ldr	r3, [pc, #84]	; (8006a20 <pxCurrentTCBConst>)
 80069ca:	681a      	ldr	r2, [r3, #0]
 80069cc:	f01e 0f10 	tst.w	lr, #16
 80069d0:	bf08      	it	eq
 80069d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80069d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069da:	6010      	str	r0, [r2, #0]
 80069dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80069e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80069e4:	f380 8811 	msr	BASEPRI, r0
 80069e8:	f3bf 8f4f 	dsb	sy
 80069ec:	f3bf 8f6f 	isb	sy
 80069f0:	f7ff faf2 	bl	8005fd8 <vTaskSwitchContext>
 80069f4:	f04f 0000 	mov.w	r0, #0
 80069f8:	f380 8811 	msr	BASEPRI, r0
 80069fc:	bc09      	pop	{r0, r3}
 80069fe:	6819      	ldr	r1, [r3, #0]
 8006a00:	6808      	ldr	r0, [r1, #0]
 8006a02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a06:	f01e 0f10 	tst.w	lr, #16
 8006a0a:	bf08      	it	eq
 8006a0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006a10:	f380 8809 	msr	PSP, r0
 8006a14:	f3bf 8f6f 	isb	sy
 8006a18:	4770      	bx	lr
 8006a1a:	bf00      	nop
 8006a1c:	f3af 8000 	nop.w

08006a20 <pxCurrentTCBConst>:
 8006a20:	200009cc 	.word	0x200009cc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006a24:	bf00      	nop
 8006a26:	bf00      	nop

08006a28 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b082      	sub	sp, #8
 8006a2c:	af00      	add	r7, sp, #0
	__asm volatile
 8006a2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a32:	f383 8811 	msr	BASEPRI, r3
 8006a36:	f3bf 8f6f 	isb	sy
 8006a3a:	f3bf 8f4f 	dsb	sy
 8006a3e:	607b      	str	r3, [r7, #4]
}
 8006a40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006a42:	f7ff fa11 	bl	8005e68 <xTaskIncrementTick>
 8006a46:	4603      	mov	r3, r0
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d003      	beq.n	8006a54 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006a4c:	4b06      	ldr	r3, [pc, #24]	; (8006a68 <SysTick_Handler+0x40>)
 8006a4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a52:	601a      	str	r2, [r3, #0]
 8006a54:	2300      	movs	r3, #0
 8006a56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	f383 8811 	msr	BASEPRI, r3
}
 8006a5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006a60:	bf00      	nop
 8006a62:	3708      	adds	r7, #8
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}
 8006a68:	e000ed04 	.word	0xe000ed04

08006a6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006a70:	4b0b      	ldr	r3, [pc, #44]	; (8006aa0 <vPortSetupTimerInterrupt+0x34>)
 8006a72:	2200      	movs	r2, #0
 8006a74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006a76:	4b0b      	ldr	r3, [pc, #44]	; (8006aa4 <vPortSetupTimerInterrupt+0x38>)
 8006a78:	2200      	movs	r2, #0
 8006a7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006a7c:	4b0a      	ldr	r3, [pc, #40]	; (8006aa8 <vPortSetupTimerInterrupt+0x3c>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4a0a      	ldr	r2, [pc, #40]	; (8006aac <vPortSetupTimerInterrupt+0x40>)
 8006a82:	fba2 2303 	umull	r2, r3, r2, r3
 8006a86:	099b      	lsrs	r3, r3, #6
 8006a88:	4a09      	ldr	r2, [pc, #36]	; (8006ab0 <vPortSetupTimerInterrupt+0x44>)
 8006a8a:	3b01      	subs	r3, #1
 8006a8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006a8e:	4b04      	ldr	r3, [pc, #16]	; (8006aa0 <vPortSetupTimerInterrupt+0x34>)
 8006a90:	2207      	movs	r2, #7
 8006a92:	601a      	str	r2, [r3, #0]
}
 8006a94:	bf00      	nop
 8006a96:	46bd      	mov	sp, r7
 8006a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9c:	4770      	bx	lr
 8006a9e:	bf00      	nop
 8006aa0:	e000e010 	.word	0xe000e010
 8006aa4:	e000e018 	.word	0xe000e018
 8006aa8:	20000000 	.word	0x20000000
 8006aac:	10624dd3 	.word	0x10624dd3
 8006ab0:	e000e014 	.word	0xe000e014

08006ab4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006ab4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006ac4 <vPortEnableVFP+0x10>
 8006ab8:	6801      	ldr	r1, [r0, #0]
 8006aba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006abe:	6001      	str	r1, [r0, #0]
 8006ac0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006ac2:	bf00      	nop
 8006ac4:	e000ed88 	.word	0xe000ed88

08006ac8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b08a      	sub	sp, #40	; 0x28
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006ad4:	f7ff f91e 	bl	8005d14 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006ad8:	4b5b      	ldr	r3, [pc, #364]	; (8006c48 <pvPortMalloc+0x180>)
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d101      	bne.n	8006ae4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006ae0:	f000 f920 	bl	8006d24 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006ae4:	4b59      	ldr	r3, [pc, #356]	; (8006c4c <pvPortMalloc+0x184>)
 8006ae6:	681a      	ldr	r2, [r3, #0]
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	4013      	ands	r3, r2
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	f040 8093 	bne.w	8006c18 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d01d      	beq.n	8006b34 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006af8:	2208      	movs	r2, #8
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	4413      	add	r3, r2
 8006afe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	f003 0307 	and.w	r3, r3, #7
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d014      	beq.n	8006b34 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	f023 0307 	bic.w	r3, r3, #7
 8006b10:	3308      	adds	r3, #8
 8006b12:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	f003 0307 	and.w	r3, r3, #7
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d00a      	beq.n	8006b34 <pvPortMalloc+0x6c>
	__asm volatile
 8006b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b22:	f383 8811 	msr	BASEPRI, r3
 8006b26:	f3bf 8f6f 	isb	sy
 8006b2a:	f3bf 8f4f 	dsb	sy
 8006b2e:	617b      	str	r3, [r7, #20]
}
 8006b30:	bf00      	nop
 8006b32:	e7fe      	b.n	8006b32 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d06e      	beq.n	8006c18 <pvPortMalloc+0x150>
 8006b3a:	4b45      	ldr	r3, [pc, #276]	; (8006c50 <pvPortMalloc+0x188>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	687a      	ldr	r2, [r7, #4]
 8006b40:	429a      	cmp	r2, r3
 8006b42:	d869      	bhi.n	8006c18 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006b44:	4b43      	ldr	r3, [pc, #268]	; (8006c54 <pvPortMalloc+0x18c>)
 8006b46:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006b48:	4b42      	ldr	r3, [pc, #264]	; (8006c54 <pvPortMalloc+0x18c>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006b4e:	e004      	b.n	8006b5a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b52:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b5c:	685b      	ldr	r3, [r3, #4]
 8006b5e:	687a      	ldr	r2, [r7, #4]
 8006b60:	429a      	cmp	r2, r3
 8006b62:	d903      	bls.n	8006b6c <pvPortMalloc+0xa4>
 8006b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d1f1      	bne.n	8006b50 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006b6c:	4b36      	ldr	r3, [pc, #216]	; (8006c48 <pvPortMalloc+0x180>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b72:	429a      	cmp	r2, r3
 8006b74:	d050      	beq.n	8006c18 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006b76:	6a3b      	ldr	r3, [r7, #32]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	2208      	movs	r2, #8
 8006b7c:	4413      	add	r3, r2
 8006b7e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b82:	681a      	ldr	r2, [r3, #0]
 8006b84:	6a3b      	ldr	r3, [r7, #32]
 8006b86:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b8a:	685a      	ldr	r2, [r3, #4]
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	1ad2      	subs	r2, r2, r3
 8006b90:	2308      	movs	r3, #8
 8006b92:	005b      	lsls	r3, r3, #1
 8006b94:	429a      	cmp	r2, r3
 8006b96:	d91f      	bls.n	8006bd8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006b98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	4413      	add	r3, r2
 8006b9e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ba0:	69bb      	ldr	r3, [r7, #24]
 8006ba2:	f003 0307 	and.w	r3, r3, #7
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d00a      	beq.n	8006bc0 <pvPortMalloc+0xf8>
	__asm volatile
 8006baa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bae:	f383 8811 	msr	BASEPRI, r3
 8006bb2:	f3bf 8f6f 	isb	sy
 8006bb6:	f3bf 8f4f 	dsb	sy
 8006bba:	613b      	str	r3, [r7, #16]
}
 8006bbc:	bf00      	nop
 8006bbe:	e7fe      	b.n	8006bbe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc2:	685a      	ldr	r2, [r3, #4]
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	1ad2      	subs	r2, r2, r3
 8006bc8:	69bb      	ldr	r3, [r7, #24]
 8006bca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bce:	687a      	ldr	r2, [r7, #4]
 8006bd0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006bd2:	69b8      	ldr	r0, [r7, #24]
 8006bd4:	f000 f908 	bl	8006de8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006bd8:	4b1d      	ldr	r3, [pc, #116]	; (8006c50 <pvPortMalloc+0x188>)
 8006bda:	681a      	ldr	r2, [r3, #0]
 8006bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bde:	685b      	ldr	r3, [r3, #4]
 8006be0:	1ad3      	subs	r3, r2, r3
 8006be2:	4a1b      	ldr	r2, [pc, #108]	; (8006c50 <pvPortMalloc+0x188>)
 8006be4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006be6:	4b1a      	ldr	r3, [pc, #104]	; (8006c50 <pvPortMalloc+0x188>)
 8006be8:	681a      	ldr	r2, [r3, #0]
 8006bea:	4b1b      	ldr	r3, [pc, #108]	; (8006c58 <pvPortMalloc+0x190>)
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	429a      	cmp	r2, r3
 8006bf0:	d203      	bcs.n	8006bfa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006bf2:	4b17      	ldr	r3, [pc, #92]	; (8006c50 <pvPortMalloc+0x188>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4a18      	ldr	r2, [pc, #96]	; (8006c58 <pvPortMalloc+0x190>)
 8006bf8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bfc:	685a      	ldr	r2, [r3, #4]
 8006bfe:	4b13      	ldr	r3, [pc, #76]	; (8006c4c <pvPortMalloc+0x184>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	431a      	orrs	r2, r3
 8006c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c06:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006c0e:	4b13      	ldr	r3, [pc, #76]	; (8006c5c <pvPortMalloc+0x194>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	3301      	adds	r3, #1
 8006c14:	4a11      	ldr	r2, [pc, #68]	; (8006c5c <pvPortMalloc+0x194>)
 8006c16:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006c18:	f7ff f88a 	bl	8005d30 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c1c:	69fb      	ldr	r3, [r7, #28]
 8006c1e:	f003 0307 	and.w	r3, r3, #7
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d00a      	beq.n	8006c3c <pvPortMalloc+0x174>
	__asm volatile
 8006c26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c2a:	f383 8811 	msr	BASEPRI, r3
 8006c2e:	f3bf 8f6f 	isb	sy
 8006c32:	f3bf 8f4f 	dsb	sy
 8006c36:	60fb      	str	r3, [r7, #12]
}
 8006c38:	bf00      	nop
 8006c3a:	e7fe      	b.n	8006c3a <pvPortMalloc+0x172>
	return pvReturn;
 8006c3c:	69fb      	ldr	r3, [r7, #28]
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3728      	adds	r7, #40	; 0x28
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}
 8006c46:	bf00      	nop
 8006c48:	20004710 	.word	0x20004710
 8006c4c:	20004724 	.word	0x20004724
 8006c50:	20004714 	.word	0x20004714
 8006c54:	20004708 	.word	0x20004708
 8006c58:	20004718 	.word	0x20004718
 8006c5c:	2000471c 	.word	0x2000471c

08006c60 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b086      	sub	sp, #24
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d04d      	beq.n	8006d0e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006c72:	2308      	movs	r3, #8
 8006c74:	425b      	negs	r3, r3
 8006c76:	697a      	ldr	r2, [r7, #20]
 8006c78:	4413      	add	r3, r2
 8006c7a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006c7c:	697b      	ldr	r3, [r7, #20]
 8006c7e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006c80:	693b      	ldr	r3, [r7, #16]
 8006c82:	685a      	ldr	r2, [r3, #4]
 8006c84:	4b24      	ldr	r3, [pc, #144]	; (8006d18 <vPortFree+0xb8>)
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	4013      	ands	r3, r2
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d10a      	bne.n	8006ca4 <vPortFree+0x44>
	__asm volatile
 8006c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c92:	f383 8811 	msr	BASEPRI, r3
 8006c96:	f3bf 8f6f 	isb	sy
 8006c9a:	f3bf 8f4f 	dsb	sy
 8006c9e:	60fb      	str	r3, [r7, #12]
}
 8006ca0:	bf00      	nop
 8006ca2:	e7fe      	b.n	8006ca2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006ca4:	693b      	ldr	r3, [r7, #16]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d00a      	beq.n	8006cc2 <vPortFree+0x62>
	__asm volatile
 8006cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cb0:	f383 8811 	msr	BASEPRI, r3
 8006cb4:	f3bf 8f6f 	isb	sy
 8006cb8:	f3bf 8f4f 	dsb	sy
 8006cbc:	60bb      	str	r3, [r7, #8]
}
 8006cbe:	bf00      	nop
 8006cc0:	e7fe      	b.n	8006cc0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006cc2:	693b      	ldr	r3, [r7, #16]
 8006cc4:	685a      	ldr	r2, [r3, #4]
 8006cc6:	4b14      	ldr	r3, [pc, #80]	; (8006d18 <vPortFree+0xb8>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4013      	ands	r3, r2
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d01e      	beq.n	8006d0e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006cd0:	693b      	ldr	r3, [r7, #16]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d11a      	bne.n	8006d0e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006cd8:	693b      	ldr	r3, [r7, #16]
 8006cda:	685a      	ldr	r2, [r3, #4]
 8006cdc:	4b0e      	ldr	r3, [pc, #56]	; (8006d18 <vPortFree+0xb8>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	43db      	mvns	r3, r3
 8006ce2:	401a      	ands	r2, r3
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006ce8:	f7ff f814 	bl	8005d14 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006cec:	693b      	ldr	r3, [r7, #16]
 8006cee:	685a      	ldr	r2, [r3, #4]
 8006cf0:	4b0a      	ldr	r3, [pc, #40]	; (8006d1c <vPortFree+0xbc>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	4413      	add	r3, r2
 8006cf6:	4a09      	ldr	r2, [pc, #36]	; (8006d1c <vPortFree+0xbc>)
 8006cf8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006cfa:	6938      	ldr	r0, [r7, #16]
 8006cfc:	f000 f874 	bl	8006de8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006d00:	4b07      	ldr	r3, [pc, #28]	; (8006d20 <vPortFree+0xc0>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	3301      	adds	r3, #1
 8006d06:	4a06      	ldr	r2, [pc, #24]	; (8006d20 <vPortFree+0xc0>)
 8006d08:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006d0a:	f7ff f811 	bl	8005d30 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006d0e:	bf00      	nop
 8006d10:	3718      	adds	r7, #24
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd80      	pop	{r7, pc}
 8006d16:	bf00      	nop
 8006d18:	20004724 	.word	0x20004724
 8006d1c:	20004714 	.word	0x20004714
 8006d20:	20004720 	.word	0x20004720

08006d24 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006d24:	b480      	push	{r7}
 8006d26:	b085      	sub	sp, #20
 8006d28:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006d2a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8006d2e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006d30:	4b27      	ldr	r3, [pc, #156]	; (8006dd0 <prvHeapInit+0xac>)
 8006d32:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f003 0307 	and.w	r3, r3, #7
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d00c      	beq.n	8006d58 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	3307      	adds	r3, #7
 8006d42:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	f023 0307 	bic.w	r3, r3, #7
 8006d4a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006d4c:	68ba      	ldr	r2, [r7, #8]
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	1ad3      	subs	r3, r2, r3
 8006d52:	4a1f      	ldr	r2, [pc, #124]	; (8006dd0 <prvHeapInit+0xac>)
 8006d54:	4413      	add	r3, r2
 8006d56:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006d5c:	4a1d      	ldr	r2, [pc, #116]	; (8006dd4 <prvHeapInit+0xb0>)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006d62:	4b1c      	ldr	r3, [pc, #112]	; (8006dd4 <prvHeapInit+0xb0>)
 8006d64:	2200      	movs	r2, #0
 8006d66:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	68ba      	ldr	r2, [r7, #8]
 8006d6c:	4413      	add	r3, r2
 8006d6e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006d70:	2208      	movs	r2, #8
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	1a9b      	subs	r3, r3, r2
 8006d76:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	f023 0307 	bic.w	r3, r3, #7
 8006d7e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	4a15      	ldr	r2, [pc, #84]	; (8006dd8 <prvHeapInit+0xb4>)
 8006d84:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006d86:	4b14      	ldr	r3, [pc, #80]	; (8006dd8 <prvHeapInit+0xb4>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006d8e:	4b12      	ldr	r3, [pc, #72]	; (8006dd8 <prvHeapInit+0xb4>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	2200      	movs	r2, #0
 8006d94:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	68fa      	ldr	r2, [r7, #12]
 8006d9e:	1ad2      	subs	r2, r2, r3
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006da4:	4b0c      	ldr	r3, [pc, #48]	; (8006dd8 <prvHeapInit+0xb4>)
 8006da6:	681a      	ldr	r2, [r3, #0]
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	685b      	ldr	r3, [r3, #4]
 8006db0:	4a0a      	ldr	r2, [pc, #40]	; (8006ddc <prvHeapInit+0xb8>)
 8006db2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	4a09      	ldr	r2, [pc, #36]	; (8006de0 <prvHeapInit+0xbc>)
 8006dba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006dbc:	4b09      	ldr	r3, [pc, #36]	; (8006de4 <prvHeapInit+0xc0>)
 8006dbe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006dc2:	601a      	str	r2, [r3, #0]
}
 8006dc4:	bf00      	nop
 8006dc6:	3714      	adds	r7, #20
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dce:	4770      	bx	lr
 8006dd0:	20000b08 	.word	0x20000b08
 8006dd4:	20004708 	.word	0x20004708
 8006dd8:	20004710 	.word	0x20004710
 8006ddc:	20004718 	.word	0x20004718
 8006de0:	20004714 	.word	0x20004714
 8006de4:	20004724 	.word	0x20004724

08006de8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006de8:	b480      	push	{r7}
 8006dea:	b085      	sub	sp, #20
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006df0:	4b28      	ldr	r3, [pc, #160]	; (8006e94 <prvInsertBlockIntoFreeList+0xac>)
 8006df2:	60fb      	str	r3, [r7, #12]
 8006df4:	e002      	b.n	8006dfc <prvInsertBlockIntoFreeList+0x14>
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	60fb      	str	r3, [r7, #12]
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	687a      	ldr	r2, [r7, #4]
 8006e02:	429a      	cmp	r2, r3
 8006e04:	d8f7      	bhi.n	8006df6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	685b      	ldr	r3, [r3, #4]
 8006e0e:	68ba      	ldr	r2, [r7, #8]
 8006e10:	4413      	add	r3, r2
 8006e12:	687a      	ldr	r2, [r7, #4]
 8006e14:	429a      	cmp	r2, r3
 8006e16:	d108      	bne.n	8006e2a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	685a      	ldr	r2, [r3, #4]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	441a      	add	r2, r3
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	68ba      	ldr	r2, [r7, #8]
 8006e34:	441a      	add	r2, r3
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	429a      	cmp	r2, r3
 8006e3c:	d118      	bne.n	8006e70 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681a      	ldr	r2, [r3, #0]
 8006e42:	4b15      	ldr	r3, [pc, #84]	; (8006e98 <prvInsertBlockIntoFreeList+0xb0>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	429a      	cmp	r2, r3
 8006e48:	d00d      	beq.n	8006e66 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	685a      	ldr	r2, [r3, #4]
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	441a      	add	r2, r3
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	681a      	ldr	r2, [r3, #0]
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	601a      	str	r2, [r3, #0]
 8006e64:	e008      	b.n	8006e78 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006e66:	4b0c      	ldr	r3, [pc, #48]	; (8006e98 <prvInsertBlockIntoFreeList+0xb0>)
 8006e68:	681a      	ldr	r2, [r3, #0]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	601a      	str	r2, [r3, #0]
 8006e6e:	e003      	b.n	8006e78 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681a      	ldr	r2, [r3, #0]
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006e78:	68fa      	ldr	r2, [r7, #12]
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	429a      	cmp	r2, r3
 8006e7e:	d002      	beq.n	8006e86 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	687a      	ldr	r2, [r7, #4]
 8006e84:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006e86:	bf00      	nop
 8006e88:	3714      	adds	r7, #20
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e90:	4770      	bx	lr
 8006e92:	bf00      	nop
 8006e94:	20004708 	.word	0x20004708
 8006e98:	20004710 	.word	0x20004710

08006e9c <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b082      	sub	sp, #8
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
    /* e.g. write a character to the USART3 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8006ea4:	1d39      	adds	r1, r7, #4
 8006ea6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006eaa:	2201      	movs	r2, #1
 8006eac:	4803      	ldr	r0, [pc, #12]	; (8006ebc <__io_putchar+0x20>)
 8006eae:	f7fc fba8 	bl	8003602 <HAL_UART_Transmit>

	return ch;
 8006eb2:	687b      	ldr	r3, [r7, #4]
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	3708      	adds	r7, #8
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}
 8006ebc:	200003e4 	.word	0x200003e4

08006ec0 <vPrintString>:

/*-----------------------------------------------------------*/

void vPrintString( const char *pcString )
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b082      	sub	sp, #8
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
	/* Print the string, using a critical section as a crude method of mutual
	 * exclusion. */
	taskENTER_CRITICAL();
 8006ec8:	f7ff fd1c 	bl	8006904 <vPortEnterCritical>
	{
		printf( "%s", pcString );
 8006ecc:	6879      	ldr	r1, [r7, #4]
 8006ece:	4807      	ldr	r0, [pc, #28]	; (8006eec <vPrintString+0x2c>)
 8006ed0:	f001 f914 	bl	80080fc <iprintf>
		fflush( stdout );
 8006ed4:	4b06      	ldr	r3, [pc, #24]	; (8006ef0 <vPrintString+0x30>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	4618      	mov	r0, r3
 8006edc:	f001 f826 	bl	8007f2c <fflush>
	}
	taskEXIT_CRITICAL();
 8006ee0:	f7ff fd40 	bl	8006964 <vPortExitCritical>
}
 8006ee4:	bf00      	nop
 8006ee6:	3708      	adds	r7, #8
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bd80      	pop	{r7, pc}
 8006eec:	08008e88 	.word	0x08008e88
 8006ef0:	200000cc 	.word	0x200000cc

08006ef4 <vPrintStringAndNumber>:
/*-----------------------------------------------------------*/

void vPrintStringAndNumber( const char *pcString, uint32_t ulValue )
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b082      	sub	sp, #8
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
 8006efc:	6039      	str	r1, [r7, #0]
	/* Print the string, using a critical section as a crude method of mutual
	 * exclusion. */
	taskENTER_CRITICAL();
 8006efe:	f7ff fd01 	bl	8006904 <vPortEnterCritical>
	{
		printf( "%s %lu\r\n", pcString, ulValue );
 8006f02:	683a      	ldr	r2, [r7, #0]
 8006f04:	6879      	ldr	r1, [r7, #4]
 8006f06:	4807      	ldr	r0, [pc, #28]	; (8006f24 <vPrintStringAndNumber+0x30>)
 8006f08:	f001 f8f8 	bl	80080fc <iprintf>
		fflush( stdout );
 8006f0c:	4b06      	ldr	r3, [pc, #24]	; (8006f28 <vPrintStringAndNumber+0x34>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	689b      	ldr	r3, [r3, #8]
 8006f12:	4618      	mov	r0, r3
 8006f14:	f001 f80a 	bl	8007f2c <fflush>
	}
	taskEXIT_CRITICAL();
 8006f18:	f7ff fd24 	bl	8006964 <vPortExitCritical>
}
 8006f1c:	bf00      	nop
 8006f1e:	3708      	adds	r7, #8
 8006f20:	46bd      	mov	sp, r7
 8006f22:	bd80      	pop	{r7, pc}
 8006f24:	08008e8c 	.word	0x08008e8c
 8006f28:	200000cc 	.word	0x200000cc

08006f2c <HAL_GPIO_EXTI_Callback>:
 *
 * @param[uint16_t] GPIO_Pin  Número de pin del GPIO de interrupción .
 *
 * @return Función del tipo void.
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8006f2c:	b480      	push	{r7}
 8006f2e:	b083      	sub	sp, #12
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	4603      	mov	r3, r0
 8006f34:	80fb      	strh	r3, [r7, #6]
		FallingDown_Time = 0;
	} else if (!eboard_switch()) {
		FallingDown_Time = aux;
		rising_flag = 1;
	}*/
}
 8006f36:	bf00      	nop
 8006f38:	370c      	adds	r7, #12
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f40:	4770      	bx	lr
	...

08006f44 <resetear_parametros>:
 *
 * @param[void]
 *
 * @return Función del tipo void.
 */
static void resetear_parametros(void) {
 8006f44:	b480      	push	{r7}
 8006f46:	af00      	add	r7, sp, #0
	RisingUp_Time = 0;
 8006f48:	4b0d      	ldr	r3, [pc, #52]	; (8006f80 <resetear_parametros+0x3c>)
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	601a      	str	r2, [r3, #0]
	FallingDown_Time = 0;
 8006f4e:	4b0d      	ldr	r3, [pc, #52]	; (8006f84 <resetear_parametros+0x40>)
 8006f50:	2200      	movs	r2, #0
 8006f52:	601a      	str	r2, [r3, #0]
	BtnPressed_Time = 0;
 8006f54:	4b0c      	ldr	r3, [pc, #48]	; (8006f88 <resetear_parametros+0x44>)
 8006f56:	2200      	movs	r2, #0
 8006f58:	601a      	str	r2, [r3, #0]
	rising_flag = 0;
 8006f5a:	4b0c      	ldr	r3, [pc, #48]	; (8006f8c <resetear_parametros+0x48>)
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	701a      	strb	r2, [r3, #0]
	//vPrintString(messages[Btn_State]); //Envío de mensaje por UART del estado del botón
	if (Btn_State != BLOCKED)
 8006f60:	4b0b      	ldr	r3, [pc, #44]	; (8006f90 <resetear_parametros+0x4c>)
 8006f62:	781b      	ldrb	r3, [r3, #0]
 8006f64:	2b02      	cmp	r3, #2
 8006f66:	d003      	beq.n	8006f70 <resetear_parametros+0x2c>
		Btn_State = NONE;
 8006f68:	4b09      	ldr	r3, [pc, #36]	; (8006f90 <resetear_parametros+0x4c>)
 8006f6a:	2204      	movs	r2, #4
 8006f6c:	701a      	strb	r2, [r3, #0]
	else
		Btn_State = UNBLOCKED;
}
 8006f6e:	e002      	b.n	8006f76 <resetear_parametros+0x32>
		Btn_State = UNBLOCKED;
 8006f70:	4b07      	ldr	r3, [pc, #28]	; (8006f90 <resetear_parametros+0x4c>)
 8006f72:	2203      	movs	r2, #3
 8006f74:	701a      	strb	r2, [r3, #0]
}
 8006f76:	bf00      	nop
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7e:	4770      	bx	lr
 8006f80:	2000472c 	.word	0x2000472c
 8006f84:	20004730 	.word	0x20004730
 8006f88:	20004734 	.word	0x20004734
 8006f8c:	2000473c 	.word	0x2000473c
 8006f90:	20000014 	.word	0x20000014

08006f94 <process_button_state>:
 * @param[enum Btn_Status] Estado del botón
 *
 * @return Función del tipo void.
 */
void process_button_state(enum Btn_Status estadoButton)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b082      	sub	sp, #8
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	4603      	mov	r3, r0
 8006f9c:	71fb      	strb	r3, [r7, #7]
	switch (estadoButton) {
 8006f9e:	79fb      	ldrb	r3, [r7, #7]
 8006fa0:	2b04      	cmp	r3, #4
 8006fa2:	d84e      	bhi.n	8007042 <process_button_state+0xae>
 8006fa4:	a201      	add	r2, pc, #4	; (adr r2, 8006fac <process_button_state+0x18>)
 8006fa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006faa:	bf00      	nop
 8006fac:	08006fc1 	.word	0x08006fc1
 8006fb0:	08006fc7 	.word	0x08006fc7
 8006fb4:	08006fcd 	.word	0x08006fcd
 8006fb8:	08006fe1 	.word	0x08006fe1
 8006fbc:	08006fe9 	.word	0x08006fe9
			case SHORTPRESSED:
				resetear_parametros();
 8006fc0:	f7ff ffc0 	bl	8006f44 <resetear_parametros>
				break;
 8006fc4:	e044      	b.n	8007050 <process_button_state+0xbc>
			case LONGPRESSED:
				resetear_parametros();
 8006fc6:	f7ff ffbd 	bl	8006f44 <resetear_parametros>
				break;
 8006fca:	e041      	b.n	8007050 <process_button_state+0xbc>
			case BLOCKED:
				if (!rising_flag)
 8006fcc:	4b22      	ldr	r3, [pc, #136]	; (8007058 <process_button_state+0xc4>)
 8006fce:	781b      	ldrb	r3, [r3, #0]
 8006fd0:	f083 0301 	eor.w	r3, r3, #1
 8006fd4:	b2db      	uxtb	r3, r3
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d037      	beq.n	800704a <process_button_state+0xb6>
					resetear_parametros();
 8006fda:	f7ff ffb3 	bl	8006f44 <resetear_parametros>
				break;
 8006fde:	e034      	b.n	800704a <process_button_state+0xb6>
			case UNBLOCKED:
				//if (unaVezBlockeado)
					//	resetear_parametros();

				unaVezBlockeado=0;
 8006fe0:	4b1e      	ldr	r3, [pc, #120]	; (800705c <process_button_state+0xc8>)
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	701a      	strb	r2, [r3, #0]
				//resetear_parametros();
				break;
 8006fe6:	e033      	b.n	8007050 <process_button_state+0xbc>
			case NONE:
				if (100 < BtnPressed_Time && BtnPressed_Time < 2000)
 8006fe8:	4b1d      	ldr	r3, [pc, #116]	; (8007060 <process_button_state+0xcc>)
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	2b64      	cmp	r3, #100	; 0x64
 8006fee:	dd08      	ble.n	8007002 <process_button_state+0x6e>
 8006ff0:	4b1b      	ldr	r3, [pc, #108]	; (8007060 <process_button_state+0xcc>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8006ff8:	da03      	bge.n	8007002 <process_button_state+0x6e>
					Btn_State = SHORTPRESSED;
 8006ffa:	4b1a      	ldr	r3, [pc, #104]	; (8007064 <process_button_state+0xd0>)
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	701a      	strb	r2, [r3, #0]
 8007000:	e01e      	b.n	8007040 <process_button_state+0xac>

				else if (2000 < BtnPressed_Time && BtnPressed_Time < 8000)
 8007002:	4b17      	ldr	r3, [pc, #92]	; (8007060 <process_button_state+0xcc>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800700a:	dd08      	ble.n	800701e <process_button_state+0x8a>
 800700c:	4b14      	ldr	r3, [pc, #80]	; (8007060 <process_button_state+0xcc>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8007014:	da03      	bge.n	800701e <process_button_state+0x8a>
					Btn_State = LONGPRESSED;
 8007016:	4b13      	ldr	r3, [pc, #76]	; (8007064 <process_button_state+0xd0>)
 8007018:	2201      	movs	r2, #1
 800701a:	701a      	strb	r2, [r3, #0]
 800701c:	e010      	b.n	8007040 <process_button_state+0xac>

				else if (RisingUp_Time != 0
 800701e:	4b12      	ldr	r3, [pc, #72]	; (8007068 <process_button_state+0xd4>)
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d013      	beq.n	800704e <process_button_state+0xba>
						&& ((HAL_GetTick() / portTICK_PERIOD_MS - RisingUp_Time)
 8007026:	f7fa f80f 	bl	8001048 <HAL_GetTick>
 800702a:	4602      	mov	r2, r0
 800702c:	4b0e      	ldr	r3, [pc, #56]	; (8007068 <process_button_state+0xd4>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	1ad3      	subs	r3, r2, r3
 8007032:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8007036:	d30a      	bcc.n	800704e <process_button_state+0xba>
								>= 8000))
					Btn_State = BLOCKED;
 8007038:	4b0a      	ldr	r3, [pc, #40]	; (8007064 <process_button_state+0xd0>)
 800703a:	2202      	movs	r2, #2
 800703c:	701a      	strb	r2, [r3, #0]
				break;
 800703e:	e006      	b.n	800704e <process_button_state+0xba>
 8007040:	e005      	b.n	800704e <process_button_state+0xba>
			default:
				Btn_State = NONE;
 8007042:	4b08      	ldr	r3, [pc, #32]	; (8007064 <process_button_state+0xd0>)
 8007044:	2204      	movs	r2, #4
 8007046:	701a      	strb	r2, [r3, #0]
				break;
 8007048:	e002      	b.n	8007050 <process_button_state+0xbc>
				break;
 800704a:	bf00      	nop
 800704c:	e000      	b.n	8007050 <process_button_state+0xbc>
				break;
 800704e:	bf00      	nop

			}
}
 8007050:	bf00      	nop
 8007052:	3708      	adds	r7, #8
 8007054:	46bd      	mov	sp, r7
 8007056:	bd80      	pop	{r7, pc}
 8007058:	2000473c 	.word	0x2000473c
 800705c:	20004745 	.word	0x20004745
 8007060:	20004734 	.word	0x20004734
 8007064:	20000014 	.word	0x20000014
 8007068:	2000472c 	.word	0x2000472c

0800706c <leerBoton>:

void leerBoton()
{
 800706c:	b580      	push	{r7, lr}
 800706e:	af00      	add	r7, sp, #0
	aux = HAL_GetTick() / portTICK_PERIOD_MS; //Guarda el tiempo en el que se llama al callback.
 8007070:	f7f9 ffea 	bl	8001048 <HAL_GetTick>
 8007074:	4603      	mov	r3, r0
 8007076:	4a1a      	ldr	r2, [pc, #104]	; (80070e0 <leerBoton+0x74>)
 8007078:	6013      	str	r3, [r2, #0]
	debounceFSM_update(&boton);
 800707a:	481a      	ldr	r0, [pc, #104]	; (80070e4 <leerBoton+0x78>)
 800707c:	f000 fb08 	bl	8007690 <debounceFSM_update>
	if (boton==BUTTON_DOWN&&!rising_flag) {
 8007080:	4b18      	ldr	r3, [pc, #96]	; (80070e4 <leerBoton+0x78>)
 8007082:	781b      	ldrb	r3, [r3, #0]
 8007084:	2b02      	cmp	r3, #2
 8007086:	d111      	bne.n	80070ac <leerBoton+0x40>
 8007088:	4b17      	ldr	r3, [pc, #92]	; (80070e8 <leerBoton+0x7c>)
 800708a:	781b      	ldrb	r3, [r3, #0]
 800708c:	f083 0301 	eor.w	r3, r3, #1
 8007090:	b2db      	uxtb	r3, r3
 8007092:	2b00      	cmp	r3, #0
 8007094:	d00a      	beq.n	80070ac <leerBoton+0x40>
		RisingUp_Time = aux;
 8007096:	4b12      	ldr	r3, [pc, #72]	; (80070e0 <leerBoton+0x74>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	4a14      	ldr	r2, [pc, #80]	; (80070ec <leerBoton+0x80>)
 800709c:	6013      	str	r3, [r2, #0]
		rising_flag = 1;
 800709e:	4b12      	ldr	r3, [pc, #72]	; (80070e8 <leerBoton+0x7c>)
 80070a0:	2201      	movs	r2, #1
 80070a2:	701a      	strb	r2, [r3, #0]
		FallingDown_Time = 0;
 80070a4:	4b12      	ldr	r3, [pc, #72]	; (80070f0 <leerBoton+0x84>)
 80070a6:	2200      	movs	r2, #0
 80070a8:	601a      	str	r2, [r3, #0]
	} else if (boton==BUTTON_UP &&rising_flag) {
		FallingDown_Time = aux;
		BtnPressed_Time = FallingDown_Time - RisingUp_Time;
		rising_flag = 0;
	}
}
 80070aa:	e016      	b.n	80070da <leerBoton+0x6e>
	} else if (boton==BUTTON_UP &&rising_flag) {
 80070ac:	4b0d      	ldr	r3, [pc, #52]	; (80070e4 <leerBoton+0x78>)
 80070ae:	781b      	ldrb	r3, [r3, #0]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d112      	bne.n	80070da <leerBoton+0x6e>
 80070b4:	4b0c      	ldr	r3, [pc, #48]	; (80070e8 <leerBoton+0x7c>)
 80070b6:	781b      	ldrb	r3, [r3, #0]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d00e      	beq.n	80070da <leerBoton+0x6e>
		FallingDown_Time = aux;
 80070bc:	4b08      	ldr	r3, [pc, #32]	; (80070e0 <leerBoton+0x74>)
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	4a0b      	ldr	r2, [pc, #44]	; (80070f0 <leerBoton+0x84>)
 80070c2:	6013      	str	r3, [r2, #0]
		BtnPressed_Time = FallingDown_Time - RisingUp_Time;
 80070c4:	4b0a      	ldr	r3, [pc, #40]	; (80070f0 <leerBoton+0x84>)
 80070c6:	681a      	ldr	r2, [r3, #0]
 80070c8:	4b08      	ldr	r3, [pc, #32]	; (80070ec <leerBoton+0x80>)
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	1ad3      	subs	r3, r2, r3
 80070ce:	461a      	mov	r2, r3
 80070d0:	4b08      	ldr	r3, [pc, #32]	; (80070f4 <leerBoton+0x88>)
 80070d2:	601a      	str	r2, [r3, #0]
		rising_flag = 0;
 80070d4:	4b04      	ldr	r3, [pc, #16]	; (80070e8 <leerBoton+0x7c>)
 80070d6:	2200      	movs	r2, #0
 80070d8:	701a      	strb	r2, [r3, #0]
}
 80070da:	bf00      	nop
 80070dc:	bd80      	pop	{r7, pc}
 80070de:	bf00      	nop
 80070e0:	20004740 	.word	0x20004740
 80070e4:	20004744 	.word	0x20004744
 80070e8:	2000473c 	.word	0x2000473c
 80070ec:	2000472c 	.word	0x2000472c
 80070f0:	20004730 	.word	0x20004730
 80070f4:	20004734 	.word	0x20004734

080070f8 <vTask_OA_BTN>:
 *
 * @param[void *] Puntero a parámetros.
 *
 * @return Función del tipo void.
 */
void vTask_OA_BTN(void *pvParameters) {
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b082      	sub	sp, #8
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
	vPrintString(OABTN_WelcomeMsg);
 8007100:	4b1d      	ldr	r3, [pc, #116]	; (8007178 <vTask_OA_BTN+0x80>)
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	4618      	mov	r0, r3
 8007106:	f7ff fedb 	bl	8006ec0 <vPrintString>
	//delayInit(&delay_1,duracion_1);
	debounceFSM_init(&boton);
 800710a:	481c      	ldr	r0, [pc, #112]	; (800717c <vTask_OA_BTN+0x84>)
 800710c:	f000 fa9c 	bl	8007648 <debounceFSM_init>

		/*
		 * La resta que determina el tiempo que llevó presionado el botón se realiza
		 * cuando se ha detectado un flanco ascendete del botón de usuario.
		 */
		leerBoton();
 8007110:	f7ff ffac 	bl	800706c <leerBoton>
		 * LONGPRESSED: El botón fue presionado entre 2000 y 8000 ms.
		 * BLOCKED: El botón se mantuvo presionado más de 8000 ms.
		 * UNBLOCKED: El botón estuvo en estado BLOCKED y posteriormente se liberó.
		 * NONE: El botón no fue presionado.
		 */
		process_button_state(Btn_State);
 8007114:	4b1a      	ldr	r3, [pc, #104]	; (8007180 <vTask_OA_BTN+0x88>)
 8007116:	781b      	ldrb	r3, [r3, #0]
 8007118:	4618      	mov	r0, r3
 800711a:	f7ff ff3b 	bl	8006f94 <process_button_state>
		 * Se encola la notificación del estado del botón
		 * objeto activo para ser leída por el objeto activo led.
		 */
		//if(Btn_State!=NONE)
		//sd = xQueueSend(QueueBtnStatus, &Btn_State, portMAX_DELAY);
		if(Btn_State!=NONE && unaVezBlockeado!=1)
 800711e:	4b18      	ldr	r3, [pc, #96]	; (8007180 <vTask_OA_BTN+0x88>)
 8007120:	781b      	ldrb	r3, [r3, #0]
 8007122:	2b04      	cmp	r3, #4
 8007124:	d0f4      	beq.n	8007110 <vTask_OA_BTN+0x18>
 8007126:	4b17      	ldr	r3, [pc, #92]	; (8007184 <vTask_OA_BTN+0x8c>)
 8007128:	781b      	ldrb	r3, [r3, #0]
 800712a:	f083 0301 	eor.w	r3, r3, #1
 800712e:	b2db      	uxtb	r3, r3
 8007130:	2b00      	cmp	r3, #0
 8007132:	d0ed      	beq.n	8007110 <vTask_OA_BTN+0x18>
		{
			if(Btn_State==BLOCKED)
 8007134:	4b12      	ldr	r3, [pc, #72]	; (8007180 <vTask_OA_BTN+0x88>)
 8007136:	781b      	ldrb	r3, [r3, #0]
 8007138:	2b02      	cmp	r3, #2
 800713a:	d102      	bne.n	8007142 <vTask_OA_BTN+0x4a>
				unaVezBlockeado=1;
 800713c:	4b11      	ldr	r3, [pc, #68]	; (8007184 <vTask_OA_BTN+0x8c>)
 800713e:	2201      	movs	r2, #1
 8007140:	701a      	strb	r2, [r3, #0]

			sd = xQueueSend(QueueBtnStatus, &Btn_State, 0);
 8007142:	4b11      	ldr	r3, [pc, #68]	; (8007188 <vTask_OA_BTN+0x90>)
 8007144:	6818      	ldr	r0, [r3, #0]
 8007146:	2300      	movs	r3, #0
 8007148:	2200      	movs	r2, #0
 800714a:	490d      	ldr	r1, [pc, #52]	; (8007180 <vTask_OA_BTN+0x88>)
 800714c:	f7fd ffde 	bl	800510c <xQueueGenericSend>
 8007150:	4603      	mov	r3, r0
 8007152:	4a0e      	ldr	r2, [pc, #56]	; (800718c <vTask_OA_BTN+0x94>)
 8007154:	6013      	str	r3, [r2, #0]
			if(Btn_State==UNBLOCKED)
 8007156:	4b0a      	ldr	r3, [pc, #40]	; (8007180 <vTask_OA_BTN+0x88>)
 8007158:	781b      	ldrb	r3, [r3, #0]
 800715a:	2b03      	cmp	r3, #3
 800715c:	d101      	bne.n	8007162 <vTask_OA_BTN+0x6a>
				resetear_parametros();
 800715e:	f7ff fef1 	bl	8006f44 <resetear_parametros>
			assert(sd != 0);
 8007162:	4b0a      	ldr	r3, [pc, #40]	; (800718c <vTask_OA_BTN+0x94>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d1d2      	bne.n	8007110 <vTask_OA_BTN+0x18>
 800716a:	4b09      	ldr	r3, [pc, #36]	; (8007190 <vTask_OA_BTN+0x98>)
 800716c:	4a09      	ldr	r2, [pc, #36]	; (8007194 <vTask_OA_BTN+0x9c>)
 800716e:	21b8      	movs	r1, #184	; 0xb8
 8007170:	4809      	ldr	r0, [pc, #36]	; (8007198 <vTask_OA_BTN+0xa0>)
 8007172:	f000 fe0f 	bl	8007d94 <__assert_func>
 8007176:	bf00      	nop
 8007178:	20000010 	.word	0x20000010
 800717c:	20004744 	.word	0x20004744
 8007180:	20000014 	.word	0x20000014
 8007184:	20004745 	.word	0x20004745
 8007188:	20004728 	.word	0x20004728
 800718c:	20004738 	.word	0x20004738
 8007190:	08008f10 	.word	0x08008f10
 8007194:	08009094 	.word	0x08009094
 8007198:	08008f18 	.word	0x08008f18

0800719c <callbackLEDS>:
 *
 * @param[void *] Puntero a parámetros.
 *
 * @return Función del tipo void.
 */
void callbackLEDS(codigo_t cod) {
 800719c:	b580      	push	{r7, lr}
 800719e:	b082      	sub	sp, #8
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	4603      	mov	r3, r0
 80071a4:	71fb      	strb	r3, [r7, #7]
	switch (cod) {
 80071a6:	79fb      	ldrb	r3, [r7, #7]
 80071a8:	2b05      	cmp	r3, #5
 80071aa:	d82d      	bhi.n	8007208 <callbackLEDS+0x6c>
 80071ac:	a201      	add	r2, pc, #4	; (adr r2, 80071b4 <callbackLEDS+0x18>)
 80071ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071b2:	bf00      	nop
 80071b4:	080071cd 	.word	0x080071cd
 80071b8:	080071dd 	.word	0x080071dd
 80071bc:	080071d5 	.word	0x080071d5
 80071c0:	080071e5 	.word	0x080071e5
 80071c4:	080071ed 	.word	0x080071ed
 80071c8:	080071fb 	.word	0x080071fb
	case GREEN_ON:
		eboard_led_green(1);
 80071cc:	2001      	movs	r0, #1
 80071ce:	f000 fbc9 	bl	8007964 <eboard_led_green>
		break;
 80071d2:	e019      	b.n	8007208 <callbackLEDS+0x6c>
	case GREEN_OFF:
		eboard_led_green(0);
 80071d4:	2000      	movs	r0, #0
 80071d6:	f000 fbc5 	bl	8007964 <eboard_led_green>
			break;
 80071da:	e015      	b.n	8007208 <callbackLEDS+0x6c>
	case RED_ON:
		eboard_led_red(1);
 80071dc:	2001      	movs	r0, #1
 80071de:	f000 fbb3 	bl	8007948 <eboard_led_red>
			break;
 80071e2:	e011      	b.n	8007208 <callbackLEDS+0x6c>
	case RED_OFF:
		eboard_led_red(0);
 80071e4:	2000      	movs	r0, #0
 80071e6:	f000 fbaf 	bl	8007948 <eboard_led_red>
			break;
 80071ea:	e00d      	b.n	8007208 <callbackLEDS+0x6c>
	case BOTH_ON:
		eboard_led_red(1);
 80071ec:	2001      	movs	r0, #1
 80071ee:	f000 fbab 	bl	8007948 <eboard_led_red>
		eboard_led_green(1);
 80071f2:	2001      	movs	r0, #1
 80071f4:	f000 fbb6 	bl	8007964 <eboard_led_green>
				break;
 80071f8:	e006      	b.n	8007208 <callbackLEDS+0x6c>
	case BOTH_OFF:
		eboard_led_red(0);
 80071fa:	2000      	movs	r0, #0
 80071fc:	f000 fba4 	bl	8007948 <eboard_led_red>
		eboard_led_green(0);
 8007200:	2000      	movs	r0, #0
 8007202:	f000 fbaf 	bl	8007964 <eboard_led_green>
				break;
 8007206:	bf00      	nop
	}
}
 8007208:	bf00      	nop
 800720a:	3708      	adds	r7, #8
 800720c:	46bd      	mov	sp, r7
 800720e:	bd80      	pop	{r7, pc}

08007210 <task_delete_>:

static void task_delete_(void)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	af00      	add	r7, sp, #0
  ELOG("Borro una tarea");
  atencion.task_cnt--;
 8007214:	4b04      	ldr	r3, [pc, #16]	; (8007228 <task_delete_+0x18>)
 8007216:	689b      	ldr	r3, [r3, #8]
 8007218:	3b01      	subs	r3, #1
 800721a:	4a03      	ldr	r2, [pc, #12]	; (8007228 <task_delete_+0x18>)
 800721c:	6093      	str	r3, [r2, #8]
  ELOG("Cantidad de tareas: %d", atencion.task_cnt);

  vTaskDelete(NULL);
 800721e:	2000      	movs	r0, #0
 8007220:	f7fe fc48 	bl	8005ab4 <vTaskDelete>
}
 8007224:	bf00      	nop
 8007226:	bd80      	pop	{r7, pc}
 8007228:	2000474c 	.word	0x2000474c

0800722c <task_>:

static void task_(void* argument)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b084      	sub	sp, #16
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
	codigo_t client;
  while (true)
  {
    while (pdPASS == xQueueReceive(atencion.hclient_queue, &client, 0))
 8007234:	e011      	b.n	800725a <task_+0x2e>
    {
      ELOG("Llamo al cliente: [%i]", client);

    atencion.client_cnt++;
 8007236:	4b10      	ldr	r3, [pc, #64]	; (8007278 <task_+0x4c>)
 8007238:	68db      	ldr	r3, [r3, #12]
 800723a:	3301      	adds	r3, #1
 800723c:	4a0e      	ldr	r2, [pc, #56]	; (8007278 <task_+0x4c>)
 800723e:	60d3      	str	r3, [r2, #12]
      ELOG("Cantidad de clientes siendo atendidos: %d", atencion.client_cnt);

      atencion.callback(client);
 8007240:	4b0d      	ldr	r3, [pc, #52]	; (8007278 <task_+0x4c>)
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	7bfa      	ldrb	r2, [r7, #15]
 8007246:	4610      	mov	r0, r2
 8007248:	4798      	blx	r3
      vTaskDelay((TickType_t)(TASK_PERIOD_MS_ / portTICK_PERIOD_MS));
 800724a:	200a      	movs	r0, #10
 800724c:	f7fe fcc2 	bl	8005bd4 <vTaskDelay>
      ELOG("Fin de la atención del cliente: [%i]", client);

      atencion.client_cnt--;
 8007250:	4b09      	ldr	r3, [pc, #36]	; (8007278 <task_+0x4c>)
 8007252:	68db      	ldr	r3, [r3, #12]
 8007254:	3b01      	subs	r3, #1
 8007256:	4a08      	ldr	r2, [pc, #32]	; (8007278 <task_+0x4c>)
 8007258:	60d3      	str	r3, [r2, #12]
    while (pdPASS == xQueueReceive(atencion.hclient_queue, &client, 0))
 800725a:	4b07      	ldr	r3, [pc, #28]	; (8007278 <task_+0x4c>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f107 010f 	add.w	r1, r7, #15
 8007262:	2200      	movs	r2, #0
 8007264:	4618      	mov	r0, r3
 8007266:	f7fe f84f 	bl	8005308 <xQueueReceive>
 800726a:	4603      	mov	r3, r0
 800726c:	2b01      	cmp	r3, #1
 800726e:	d0e2      	beq.n	8007236 <task_+0xa>
      ELOG("Cantidad de clientes siendo atendidos: %d", atencion.client_cnt);
    }
    task_delete_();
 8007270:	f7ff ffce 	bl	8007210 <task_delete_>
    while (pdPASS == xQueueReceive(atencion.hclient_queue, &client, 0))
 8007274:	e7f1      	b.n	800725a <task_+0x2e>
 8007276:	bf00      	nop
 8007278:	2000474c 	.word	0x2000474c

0800727c <task_create_>:
  }
}


static bool task_create_(void)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b084      	sub	sp, #16
 8007280:	af02      	add	r7, sp, #8
  if(atencion.task_cnt < MAX_THREADS_)
 8007282:	4b0f      	ldr	r3, [pc, #60]	; (80072c0 <task_create_+0x44>)
 8007284:	689b      	ldr	r3, [r3, #8]
 8007286:	2b05      	cmp	r3, #5
 8007288:	d815      	bhi.n	80072b6 <task_create_+0x3a>
  {
    ELOG("Creo una tarea");
    atencion.task_cnt++;
 800728a:	4b0d      	ldr	r3, [pc, #52]	; (80072c0 <task_create_+0x44>)
 800728c:	689b      	ldr	r3, [r3, #8]
 800728e:	3301      	adds	r3, #1
 8007290:	4a0b      	ldr	r2, [pc, #44]	; (80072c0 <task_create_+0x44>)
 8007292:	6093      	str	r3, [r2, #8]
    ELOG("Cantidad de tareas: %d", atencion.task_cnt);
    BaseType_t status;
    status = xTaskCreate(task_, "task_bank", 128, NULL, tskIDLE_PRIORITY + 2, NULL);
 8007294:	2300      	movs	r3, #0
 8007296:	9301      	str	r3, [sp, #4]
 8007298:	2302      	movs	r3, #2
 800729a:	9300      	str	r3, [sp, #0]
 800729c:	2300      	movs	r3, #0
 800729e:	2280      	movs	r2, #128	; 0x80
 80072a0:	4908      	ldr	r1, [pc, #32]	; (80072c4 <task_create_+0x48>)
 80072a2:	4809      	ldr	r0, [pc, #36]	; (80072c8 <task_create_+0x4c>)
 80072a4:	f7fe faa7 	bl	80057f6 <xTaskCreate>
 80072a8:	6078      	str	r0, [r7, #4]
    while (pdPASS != status)
 80072aa:	bf00      	nop
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2b01      	cmp	r3, #1
 80072b0:	d1fc      	bne.n	80072ac <task_create_+0x30>
    {
      ELOG("Error!!!");
      // error
    }
    return true;
 80072b2:	2301      	movs	r3, #1
 80072b4:	e000      	b.n	80072b8 <task_create_+0x3c>
  }
  else
  {
    ELOG("No puedo crear nuevas tareas");
    return false;
 80072b6:	2300      	movs	r3, #0
  }
}
 80072b8:	4618      	mov	r0, r3
 80072ba:	3708      	adds	r7, #8
 80072bc:	46bd      	mov	sp, r7
 80072be:	bd80      	pop	{r7, pc}
 80072c0:	2000474c 	.word	0x2000474c
 80072c4:	08008f34 	.word	0x08008f34
 80072c8:	0800722d 	.word	0x0800722d

080072cc <vTask_OA_LEDS>:


void vTask_OA_LEDS(void *pvParameters) {
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b086      	sub	sp, #24
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]

	BaseType_t rv; //Variable para verificar el correcto encolado de la notificación
	color_led color_recibido; //Variable que almacena la notificación de la cola que contiene el estado del botón
	estado_led estado_recibido;
	codigo_t codigo_recibido;
	const TickType_t xDelay10000ms = pdMS_TO_TICKS(10000UL); //xTicksToWait de la cola
 80072d4:	f242 7310 	movw	r3, #10000	; 0x2710
 80072d8:	617b      	str	r3, [r7, #20]
	//vPrintString(OALEDS_WelcomeMsg);

	/*Creación de colas*/
	QueueLED_hijo = xQueueCreate(4,sizeof(codigo_t));
 80072da:	2200      	movs	r2, #0
 80072dc:	2101      	movs	r1, #1
 80072de:	2004      	movs	r0, #4
 80072e0:	f7fd feb6 	bl	8005050 <xQueueGenericCreate>
 80072e4:	4603      	mov	r3, r0
 80072e6:	4a20      	ldr	r2, [pc, #128]	; (8007368 <vTask_OA_LEDS+0x9c>)
 80072e8:	6013      	str	r3, [r2, #0]

		/* Check the queues was created successfully */
		configASSERT( QueueLED_hijo != NULL );
 80072ea:	4b1f      	ldr	r3, [pc, #124]	; (8007368 <vTask_OA_LEDS+0x9c>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d10a      	bne.n	8007308 <vTask_OA_LEDS+0x3c>
	__asm volatile
 80072f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072f6:	f383 8811 	msr	BASEPRI, r3
 80072fa:	f3bf 8f6f 	isb	sy
 80072fe:	f3bf 8f4f 	dsb	sy
 8007302:	613b      	str	r3, [r7, #16]
}
 8007304:	bf00      	nop
 8007306:	e7fe      	b.n	8007306 <vTask_OA_LEDS+0x3a>

		/* We want this queue to be viewable in a RTOS kernel aware debugger, so register it. */
		vQueueAddToRegistry( QueueLED_hijo, "QueueLED_hijo" );
 8007308:	4b17      	ldr	r3, [pc, #92]	; (8007368 <vTask_OA_LEDS+0x9c>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4917      	ldr	r1, [pc, #92]	; (800736c <vTask_OA_LEDS+0xa0>)
 800730e:	4618      	mov	r0, r3
 8007310:	f7fe f9ea 	bl	80056e8 <vQueueAddToRegistry>

		atencion.hclient_queue = QueueLED_hijo;
 8007314:	4b14      	ldr	r3, [pc, #80]	; (8007368 <vTask_OA_LEDS+0x9c>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	4a15      	ldr	r2, [pc, #84]	; (8007370 <vTask_OA_LEDS+0xa4>)
 800731a:	6013      	str	r3, [r2, #0]
			atencion.callback = callbackLEDS;
 800731c:	4b14      	ldr	r3, [pc, #80]	; (8007370 <vTask_OA_LEDS+0xa4>)
 800731e:	4a15      	ldr	r2, [pc, #84]	; (8007374 <vTask_OA_LEDS+0xa8>)
 8007320:	605a      	str	r2, [r3, #4]
	while (1) {

		/*
		 * Recibe el estado del botón de la cola y lo envía a la variable Received
		 */
		if (pdPASS== xQueueReceive(QueueLEDS, &codigo_recibido, 0)) {
 8007322:	4b15      	ldr	r3, [pc, #84]	; (8007378 <vTask_OA_LEDS+0xac>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f107 010f 	add.w	r1, r7, #15
 800732a:	2200      	movs	r2, #0
 800732c:	4618      	mov	r0, r3
 800732e:	f7fd ffeb 	bl	8005308 <xQueueReceive>
 8007332:	4603      	mov	r3, r0
 8007334:	2b01      	cmp	r3, #1
 8007336:	d1f4      	bne.n	8007322 <vTask_OA_LEDS+0x56>
			 if (pdPASS == xQueueSend(atencion.hclient_queue, (void* )&codigo_recibido, 0))
 8007338:	4b0d      	ldr	r3, [pc, #52]	; (8007370 <vTask_OA_LEDS+0xa4>)
 800733a:	6818      	ldr	r0, [r3, #0]
 800733c:	f107 010f 	add.w	r1, r7, #15
 8007340:	2300      	movs	r3, #0
 8007342:	2200      	movs	r2, #0
 8007344:	f7fd fee2 	bl	800510c <xQueueGenericSend>
 8007348:	4603      	mov	r3, r0
 800734a:	2b01      	cmp	r3, #1
 800734c:	d105      	bne.n	800735a <vTask_OA_LEDS+0x8e>
					  {
					    // ok
					    ELOG("Ingresa el cliente [%i] a la fila", codigo_recibido);
					    if(0 == atencion.task_cnt)
 800734e:	4b08      	ldr	r3, [pc, #32]	; (8007370 <vTask_OA_LEDS+0xa4>)
 8007350:	689b      	ldr	r3, [r3, #8]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d101      	bne.n	800735a <vTask_OA_LEDS+0x8e>
					    {
					      task_create_();
 8007356:	f7ff ff91 	bl	800727c <task_create_>
					    }
					  }
			//ok
			vPrintStringAndNumber("color recibido", (uint32_t) codigo_recibido);
 800735a:	7bfb      	ldrb	r3, [r7, #15]
 800735c:	4619      	mov	r1, r3
 800735e:	4807      	ldr	r0, [pc, #28]	; (800737c <vTask_OA_LEDS+0xb0>)
 8007360:	f7ff fdc8 	bl	8006ef4 <vPrintStringAndNumber>
		if (pdPASS== xQueueReceive(QueueLEDS, &codigo_recibido, 0)) {
 8007364:	e7dd      	b.n	8007322 <vTask_OA_LEDS+0x56>
 8007366:	bf00      	nop
 8007368:	20004748 	.word	0x20004748
 800736c:	08008f40 	.word	0x08008f40
 8007370:	2000474c 	.word	0x2000474c
 8007374:	0800719d 	.word	0x0800719d
 8007378:	20004768 	.word	0x20004768
 800737c:	08008f50 	.word	0x08008f50

08007380 <sendToLeds_cod>:
			//ok
	}

}
void sendToLeds_cod(codigo_t codigo)
{
 8007380:	b580      	push	{r7, lr}
 8007382:	b082      	sub	sp, #8
 8007384:	af00      	add	r7, sp, #0
 8007386:	4603      	mov	r3, r0
 8007388:	71fb      	strb	r3, [r7, #7]
	if(pdPASS==xQueueSend(QueueLEDS, &codigo, 0))
 800738a:	4b05      	ldr	r3, [pc, #20]	; (80073a0 <sendToLeds_cod+0x20>)
 800738c:	6818      	ldr	r0, [r3, #0]
 800738e:	1df9      	adds	r1, r7, #7
 8007390:	2300      	movs	r3, #0
 8007392:	2200      	movs	r2, #0
 8007394:	f7fd feba 	bl	800510c <xQueueGenericSend>
	{
		//ok
	}

}
 8007398:	bf00      	nop
 800739a:	3708      	adds	r7, #8
 800739c:	46bd      	mov	sp, r7
 800739e:	bd80      	pop	{r7, pc}
 80073a0:	20004768 	.word	0x20004768

080073a4 <vTask_OA_SYS>:

void vTask_OA_SYS(void *pvParameters)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b084      	sub	sp, #16
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
	//const TickType_t xDelay10000ms = pdMS_TO_TICKS(10000UL); //xTicksToWait de la cola
	//vPrintString(OALEDS_WelcomeMsg);

	while(1)
	{
		if(pdPASS==xQueueReceive(QueueBtnStatus, &estadoBoton, 0))
 80073ac:	4b20      	ldr	r3, [pc, #128]	; (8007430 <vTask_OA_SYS+0x8c>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f107 010f 	add.w	r1, r7, #15
 80073b4:	2200      	movs	r2, #0
 80073b6:	4618      	mov	r0, r3
 80073b8:	f7fd ffa6 	bl	8005308 <xQueueReceive>
 80073bc:	4603      	mov	r3, r0
 80073be:	2b01      	cmp	r3, #1
 80073c0:	d1f4      	bne.n	80073ac <vTask_OA_SYS+0x8>
		{
			switch (estadoBoton) {
 80073c2:	7bfb      	ldrb	r3, [r7, #15]
 80073c4:	2b04      	cmp	r3, #4
 80073c6:	d831      	bhi.n	800742c <vTask_OA_SYS+0x88>
 80073c8:	a201      	add	r2, pc, #4	; (adr r2, 80073d0 <vTask_OA_SYS+0x2c>)
 80073ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073ce:	bf00      	nop
 80073d0:	080073e5 	.word	0x080073e5
 80073d4:	08007401 	.word	0x08007401
 80073d8:	0800741d 	.word	0x0800741d
 80073dc:	08007425 	.word	0x08007425
 80073e0:	0800742d 	.word	0x0800742d
				case SHORTPRESSED: // Toggle Led Verde
					if(eboard_gpio_read(EBOARD_GPIO_LEDG))
 80073e4:	2001      	movs	r0, #1
 80073e6:	f000 fa93 	bl	8007910 <eboard_gpio_read>
 80073ea:	4603      	mov	r3, r0
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d003      	beq.n	80073f8 <vTask_OA_SYS+0x54>
					sendToLeds_cod(GREEN_OFF);
 80073f0:	2002      	movs	r0, #2
 80073f2:	f7ff ffc5 	bl	8007380 <sendToLeds_cod>
					else
					sendToLeds_cod(GREEN_ON);
					break;
 80073f6:	e01a      	b.n	800742e <vTask_OA_SYS+0x8a>
					sendToLeds_cod(GREEN_ON);
 80073f8:	2000      	movs	r0, #0
 80073fa:	f7ff ffc1 	bl	8007380 <sendToLeds_cod>
					break;
 80073fe:	e016      	b.n	800742e <vTask_OA_SYS+0x8a>
				case LONGPRESSED: // Toggle Led Rojo
					if(eboard_gpio_read(EBOARD_GPIO_LEDR))
 8007400:	2000      	movs	r0, #0
 8007402:	f000 fa85 	bl	8007910 <eboard_gpio_read>
 8007406:	4603      	mov	r3, r0
 8007408:	2b00      	cmp	r3, #0
 800740a:	d003      	beq.n	8007414 <vTask_OA_SYS+0x70>
					sendToLeds_cod(RED_OFF);
 800740c:	2003      	movs	r0, #3
 800740e:	f7ff ffb7 	bl	8007380 <sendToLeds_cod>
					else
					sendToLeds_cod(RED_ON);
					break;
 8007412:	e00c      	b.n	800742e <vTask_OA_SYS+0x8a>
					sendToLeds_cod(RED_ON);
 8007414:	2001      	movs	r0, #1
 8007416:	f7ff ffb3 	bl	8007380 <sendToLeds_cod>
					break;
 800741a:	e008      	b.n	800742e <vTask_OA_SYS+0x8a>
				case BLOCKED: // Encender los dos Leds
					sendToLeds_cod(BOTH_ON);
 800741c:	2004      	movs	r0, #4
 800741e:	f7ff ffaf 	bl	8007380 <sendToLeds_cod>
					break;
 8007422:	e004      	b.n	800742e <vTask_OA_SYS+0x8a>
				case UNBLOCKED: //Apagar los dos leds
					sendToLeds_cod(BOTH_OFF);
 8007424:	2005      	movs	r0, #5
 8007426:	f7ff ffab 	bl	8007380 <sendToLeds_cod>
					break;
 800742a:	e000      	b.n	800742e <vTask_OA_SYS+0x8a>
				case NONE: //No se presionó el botón
					//No realiza nada
					break;
				default:
					//default
					break;
 800742c:	bf00      	nop
		if(pdPASS==xQueueReceive(QueueBtnStatus, &estadoBoton, 0))
 800742e:	e7bd      	b.n	80073ac <vTask_OA_SYS+0x8>
 8007430:	20004728 	.word	0x20004728

08007434 <app_init>:
		                    "- Anthony  Maisincho              N°SIU e2011 \r\n"
		                    "- Jesus    Gonzales               N°SIU e2006\r\n";
//Inicia las tareas de los OA

	/* App Initialization */
void app_init( void ){
 8007434:	b580      	push	{r7, lr}
 8007436:	b088      	sub	sp, #32
 8007438:	af02      	add	r7, sp, #8
		  	vPrintString( pcTextForMain );
 800743a:	4b49      	ldr	r3, [pc, #292]	; (8007560 <app_init+0x12c>)
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	4618      	mov	r0, r3
 8007440:	f7ff fd3e 	bl	8006ec0 <vPrintString>

		    // drivers
		    {
		      eboard_init();
 8007444:	f000 fad0 	bl	80079e8 <eboard_init>
		    }

			/*Creación de colas*/
		  	QueueBtnStatus = xQueueCreate(QUEUE_LEDS_LENGHT,sizeof(Btn_State));
 8007448:	2200      	movs	r2, #0
 800744a:	2101      	movs	r1, #1
 800744c:	2001      	movs	r0, #1
 800744e:	f7fd fdff 	bl	8005050 <xQueueGenericCreate>
 8007452:	4603      	mov	r3, r0
 8007454:	4a43      	ldr	r2, [pc, #268]	; (8007564 <app_init+0x130>)
 8007456:	6013      	str	r3, [r2, #0]


			/* Check the queues was created successfully */
			configASSERT( QueueBtnStatus != NULL );
 8007458:	4b42      	ldr	r3, [pc, #264]	; (8007564 <app_init+0x130>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d10a      	bne.n	8007476 <app_init+0x42>
	__asm volatile
 8007460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007464:	f383 8811 	msr	BASEPRI, r3
 8007468:	f3bf 8f6f 	isb	sy
 800746c:	f3bf 8f4f 	dsb	sy
 8007470:	613b      	str	r3, [r7, #16]
}
 8007472:	bf00      	nop
 8007474:	e7fe      	b.n	8007474 <app_init+0x40>

			/* We want this queue to be viewable in a RTOS kernel aware debugger, so register it. */
			vQueueAddToRegistry( QueueBtnStatus, "QueueBtnStatus" );
 8007476:	4b3b      	ldr	r3, [pc, #236]	; (8007564 <app_init+0x130>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	493b      	ldr	r1, [pc, #236]	; (8007568 <app_init+0x134>)
 800747c:	4618      	mov	r0, r3
 800747e:	f7fe f933 	bl	80056e8 <vQueueAddToRegistry>

			/*Creación de colas*/
			QueueLEDS = xQueueCreate(QUEUE_BUTTON_LENGHT,sizeof(color_led));
 8007482:	2200      	movs	r2, #0
 8007484:	2101      	movs	r1, #1
 8007486:	2001      	movs	r0, #1
 8007488:	f7fd fde2 	bl	8005050 <xQueueGenericCreate>
 800748c:	4603      	mov	r3, r0
 800748e:	4a37      	ldr	r2, [pc, #220]	; (800756c <app_init+0x138>)
 8007490:	6013      	str	r3, [r2, #0]

			/* Check the queues was created successfully */
			configASSERT( QueueLEDS != NULL );
 8007492:	4b36      	ldr	r3, [pc, #216]	; (800756c <app_init+0x138>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d10a      	bne.n	80074b0 <app_init+0x7c>
	__asm volatile
 800749a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800749e:	f383 8811 	msr	BASEPRI, r3
 80074a2:	f3bf 8f6f 	isb	sy
 80074a6:	f3bf 8f4f 	dsb	sy
 80074aa:	60fb      	str	r3, [r7, #12]
}
 80074ac:	bf00      	nop
 80074ae:	e7fe      	b.n	80074ae <app_init+0x7a>

			/* We want this queue to be viewable in a RTOS kernel aware debugger, so register it. */
			vQueueAddToRegistry( QueueLEDS, "QueueLEDS" );
 80074b0:	4b2e      	ldr	r3, [pc, #184]	; (800756c <app_init+0x138>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	492e      	ldr	r1, [pc, #184]	; (8007570 <app_init+0x13c>)
 80074b6:	4618      	mov	r0, r3
 80074b8:	f7fe f916 	bl	80056e8 <vQueueAddToRegistry>


			BaseType_t ret;

			/* Task OA_BTN thread at priority 2 */
			ret = xTaskCreate(vTask_OA_BTN, /* Pointer to the function thats implement the task. */
 80074bc:	4b2d      	ldr	r3, [pc, #180]	; (8007574 <app_init+0x140>)
 80074be:	9301      	str	r3, [sp, #4]
 80074c0:	2301      	movs	r3, #1
 80074c2:	9300      	str	r3, [sp, #0]
 80074c4:	2300      	movs	r3, #0
 80074c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80074ca:	492b      	ldr	r1, [pc, #172]	; (8007578 <app_init+0x144>)
 80074cc:	482b      	ldr	r0, [pc, #172]	; (800757c <app_init+0x148>)
 80074ce:	f7fe f992 	bl	80057f6 <xTaskCreate>
 80074d2:	6178      	str	r0, [r7, #20]
			NULL, /* We are not using the task parameter.		*/
			(tskIDLE_PRIORITY + 1UL), /* This task will run at priority 1. 		*/
			&vTask_OA_BTNHandle); /* We are using a variable as task handle.	*/

			/* Check the task was created successfully. */
			configASSERT(ret == pdPASS);
 80074d4:	697b      	ldr	r3, [r7, #20]
 80074d6:	2b01      	cmp	r3, #1
 80074d8:	d00a      	beq.n	80074f0 <app_init+0xbc>
	__asm volatile
 80074da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074de:	f383 8811 	msr	BASEPRI, r3
 80074e2:	f3bf 8f6f 	isb	sy
 80074e6:	f3bf 8f4f 	dsb	sy
 80074ea:	60bb      	str	r3, [r7, #8]
}
 80074ec:	bf00      	nop
 80074ee:	e7fe      	b.n	80074ee <app_init+0xba>

			/* Task OA_LEDS thread at priority 2 */
			ret = xTaskCreate(vTask_OA_LEDS, /* Pointer to the function thats implement the task. */
 80074f0:	4b23      	ldr	r3, [pc, #140]	; (8007580 <app_init+0x14c>)
 80074f2:	9301      	str	r3, [sp, #4]
 80074f4:	2301      	movs	r3, #1
 80074f6:	9300      	str	r3, [sp, #0]
 80074f8:	2300      	movs	r3, #0
 80074fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80074fe:	4921      	ldr	r1, [pc, #132]	; (8007584 <app_init+0x150>)
 8007500:	4821      	ldr	r0, [pc, #132]	; (8007588 <app_init+0x154>)
 8007502:	f7fe f978 	bl	80057f6 <xTaskCreate>
 8007506:	6178      	str	r0, [r7, #20]
			NULL, /* We are not using the task parameter.		*/
			(tskIDLE_PRIORITY + 1UL), /* This task will run at priority 1. 		*/
			&vTask_OA_LEDSHandle); /* We are using a variable as task handle.	*/

			/* Check the task was created successfully. */
			configASSERT(ret == pdPASS);
 8007508:	697b      	ldr	r3, [r7, #20]
 800750a:	2b01      	cmp	r3, #1
 800750c:	d00a      	beq.n	8007524 <app_init+0xf0>
	__asm volatile
 800750e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007512:	f383 8811 	msr	BASEPRI, r3
 8007516:	f3bf 8f6f 	isb	sy
 800751a:	f3bf 8f4f 	dsb	sy
 800751e:	607b      	str	r3, [r7, #4]
}
 8007520:	bf00      	nop
 8007522:	e7fe      	b.n	8007522 <app_init+0xee>

			/* Task OA_SYS thread at priority 2 */
			ret = xTaskCreate(vTask_OA_SYS, /* Pointer to the function thats implement the task. */
 8007524:	4b19      	ldr	r3, [pc, #100]	; (800758c <app_init+0x158>)
 8007526:	9301      	str	r3, [sp, #4]
 8007528:	2301      	movs	r3, #1
 800752a:	9300      	str	r3, [sp, #0]
 800752c:	2300      	movs	r3, #0
 800752e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007532:	4917      	ldr	r1, [pc, #92]	; (8007590 <app_init+0x15c>)
 8007534:	4817      	ldr	r0, [pc, #92]	; (8007594 <app_init+0x160>)
 8007536:	f7fe f95e 	bl	80057f6 <xTaskCreate>
 800753a:	6178      	str	r0, [r7, #20]
			NULL, /* We are not using the task parameter.		*/
			(tskIDLE_PRIORITY + 1UL), /* This task will run at priority 1. 		*/
			&vTask_OA_SYSHandle); /* We are using a variable as task handle.	*/

			/* Check the task was created successfully. */
			configASSERT(ret == pdPASS);
 800753c:	697b      	ldr	r3, [r7, #20]
 800753e:	2b01      	cmp	r3, #1
 8007540:	d00a      	beq.n	8007558 <app_init+0x124>
	__asm volatile
 8007542:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007546:	f383 8811 	msr	BASEPRI, r3
 800754a:	f3bf 8f6f 	isb	sy
 800754e:	f3bf 8f4f 	dsb	sy
 8007552:	603b      	str	r3, [r7, #0]
}
 8007554:	bf00      	nop
 8007556:	e7fe      	b.n	8007556 <app_init+0x122>


			return;
 8007558:	bf00      	nop

}
 800755a:	3718      	adds	r7, #24
 800755c:	46bd      	mov	sp, r7
 800755e:	bd80      	pop	{r7, pc}
 8007560:	20000018 	.word	0x20000018
 8007564:	20004728 	.word	0x20004728
 8007568:	08008ff4 	.word	0x08008ff4
 800756c:	20004768 	.word	0x20004768
 8007570:	08009004 	.word	0x08009004
 8007574:	2000475c 	.word	0x2000475c
 8007578:	08009010 	.word	0x08009010
 800757c:	080070f9 	.word	0x080070f9
 8007580:	20004760 	.word	0x20004760
 8007584:	0800901c 	.word	0x0800901c
 8007588:	080072cd 	.word	0x080072cd
 800758c:	20004764 	.word	0x20004764
 8007590:	0800902c 	.word	0x0800902c
 8007594:	080073a5 	.word	0x080073a5

08007598 <delayInit>:

static delay_t delay_1;
static tick_t duracion_1=20;


void delayInit( delay_t * delay, tick_t duration ){
 8007598:	b580      	push	{r7, lr}
 800759a:	b082      	sub	sp, #8
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
 80075a0:	6039      	str	r1, [r7, #0]
	assert(delay!= NULL);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d105      	bne.n	80075b4 <delayInit+0x1c>
 80075a8:	4b07      	ldr	r3, [pc, #28]	; (80075c8 <delayInit+0x30>)
 80075aa:	4a08      	ldr	r2, [pc, #32]	; (80075cc <delayInit+0x34>)
 80075ac:	210f      	movs	r1, #15
 80075ae:	4808      	ldr	r0, [pc, #32]	; (80075d0 <delayInit+0x38>)
 80075b0:	f000 fbf0 	bl	8007d94 <__assert_func>
 delay->duration= duration;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	683a      	ldr	r2, [r7, #0]
 80075b8:	605a      	str	r2, [r3, #4]
 delay->running=false;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2200      	movs	r2, #0
 80075be:	721a      	strb	r2, [r3, #8]
}
 80075c0:	bf00      	nop
 80075c2:	3708      	adds	r7, #8
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bd80      	pop	{r7, pc}
 80075c8:	08009038 	.word	0x08009038
 80075cc:	080090a4 	.word	0x080090a4
 80075d0:	08009048 	.word	0x08009048

080075d4 <delayRead>:

bool_t delayRead( delay_t * delay ){
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b082      	sub	sp, #8
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]

	assert(delay!= NULL);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d105      	bne.n	80075ee <delayRead+0x1a>
 80075e2:	4b16      	ldr	r3, [pc, #88]	; (800763c <delayRead+0x68>)
 80075e4:	4a16      	ldr	r2, [pc, #88]	; (8007640 <delayRead+0x6c>)
 80075e6:	2116      	movs	r1, #22
 80075e8:	4816      	ldr	r0, [pc, #88]	; (8007644 <delayRead+0x70>)
 80075ea:	f000 fbd3 	bl	8007d94 <__assert_func>
	if((delay->running)==false ){
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	7a1b      	ldrb	r3, [r3, #8]
 80075f2:	f083 0301 	eor.w	r3, r3, #1
 80075f6:	b2db      	uxtb	r3, r3
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d007      	beq.n	800760c <delayRead+0x38>
		delay->startTime = HAL_GetTick();
 80075fc:	f7f9 fd24 	bl	8001048 <HAL_GetTick>
 8007600:	4602      	mov	r2, r0
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	601a      	str	r2, [r3, #0]
		delay->running = true;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2201      	movs	r2, #1
 800760a:	721a      	strb	r2, [r3, #8]
	}

	if(delay->running){
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	7a1b      	ldrb	r3, [r3, #8]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d00c      	beq.n	800762e <delayRead+0x5a>
		if((HAL_GetTick()-(delay->startTime))>=delay->duration){
 8007614:	f7f9 fd18 	bl	8001048 <HAL_GetTick>
 8007618:	4602      	mov	r2, r0
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	1ad2      	subs	r2, r2, r3
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	685b      	ldr	r3, [r3, #4]
 8007624:	429a      	cmp	r2, r3
 8007626:	d302      	bcc.n	800762e <delayRead+0x5a>
			delay->running = false;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2200      	movs	r2, #0
 800762c:	721a      	strb	r2, [r3, #8]
		}
	}
return delay->running;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	7a1b      	ldrb	r3, [r3, #8]

}
 8007632:	4618      	mov	r0, r3
 8007634:	3708      	adds	r7, #8
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}
 800763a:	bf00      	nop
 800763c:	08009038 	.word	0x08009038
 8007640:	080090b0 	.word	0x080090b0
 8007644:	08009048 	.word	0x08009048

08007648 <debounceFSM_init>:
void delayWrite( delay_t * delay, tick_t duration ){
	assert(delay!= NULL);
	delay->duration = duration;
}

void debounceFSM_init(debounceState_t * estado){
 8007648:	b580      	push	{r7, lr}
 800764a:	b082      	sub	sp, #8
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
	delayInit(&delay_1,duracion_1);
 8007650:	4b0a      	ldr	r3, [pc, #40]	; (800767c <debounceFSM_init+0x34>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	4619      	mov	r1, r3
 8007656:	480a      	ldr	r0, [pc, #40]	; (8007680 <debounceFSM_init+0x38>)
 8007658:	f7ff ff9e 	bl	8007598 <delayInit>
	assert(estado!=NULL);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d105      	bne.n	800766e <debounceFSM_init+0x26>
 8007662:	4b08      	ldr	r3, [pc, #32]	; (8007684 <debounceFSM_init+0x3c>)
 8007664:	4a08      	ldr	r2, [pc, #32]	; (8007688 <debounceFSM_init+0x40>)
 8007666:	212b      	movs	r1, #43	; 0x2b
 8007668:	4808      	ldr	r0, [pc, #32]	; (800768c <debounceFSM_init+0x44>)
 800766a:	f000 fb93 	bl	8007d94 <__assert_func>
	*estado=BUTTON_UP;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2200      	movs	r2, #0
 8007672:	701a      	strb	r2, [r3, #0]
}
 8007674:	bf00      	nop
 8007676:	3708      	adds	r7, #8
 8007678:	46bd      	mov	sp, r7
 800767a:	bd80      	pop	{r7, pc}
 800767c:	2000001c 	.word	0x2000001c
 8007680:	2000476c 	.word	0x2000476c
 8007684:	0800906c 	.word	0x0800906c
 8007688:	080090bc 	.word	0x080090bc
 800768c:	08009048 	.word	0x08009048

08007690 <debounceFSM_update>:

void debounceFSM_update(debounceState_t * estado){
 8007690:	b580      	push	{r7, lr}
 8007692:	b082      	sub	sp, #8
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
	assert(estado!=NULL);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d105      	bne.n	80076aa <debounceFSM_update+0x1a>
 800769e:	4b34      	ldr	r3, [pc, #208]	; (8007770 <debounceFSM_update+0xe0>)
 80076a0:	4a34      	ldr	r2, [pc, #208]	; (8007774 <debounceFSM_update+0xe4>)
 80076a2:	2130      	movs	r1, #48	; 0x30
 80076a4:	4834      	ldr	r0, [pc, #208]	; (8007778 <debounceFSM_update+0xe8>)
 80076a6:	f000 fb75 	bl	8007d94 <__assert_func>
		switch(*estado)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	781b      	ldrb	r3, [r3, #0]
 80076ae:	2b03      	cmp	r3, #3
 80076b0:	d84e      	bhi.n	8007750 <debounceFSM_update+0xc0>
 80076b2:	a201      	add	r2, pc, #4	; (adr r2, 80076b8 <debounceFSM_update+0x28>)
 80076b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076b8:	080076c9 	.word	0x080076c9
 80076bc:	080076db 	.word	0x080076db
 80076c0:	08007707 	.word	0x08007707
 80076c4:	0800771f 	.word	0x0800771f
		{
		case BUTTON_UP:
			if(eboard_switch())
 80076c8:	f000 f95a 	bl	8007980 <eboard_switch>
 80076cc:	4603      	mov	r3, r0
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d042      	beq.n	8007758 <debounceFSM_update+0xc8>
				*estado=BUTTON_FALLING;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2201      	movs	r2, #1
 80076d6:	701a      	strb	r2, [r3, #0]

			break;
 80076d8:	e03e      	b.n	8007758 <debounceFSM_update+0xc8>
		case BUTTON_FALLING:
			if(!(delayRead(&delay_1)))
 80076da:	4828      	ldr	r0, [pc, #160]	; (800777c <debounceFSM_update+0xec>)
 80076dc:	f7ff ff7a 	bl	80075d4 <delayRead>
 80076e0:	4603      	mov	r3, r0
 80076e2:	f083 0301 	eor.w	r3, r3, #1
 80076e6:	b2db      	uxtb	r3, r3
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d037      	beq.n	800775c <debounceFSM_update+0xcc>
			{
				if(eboard_switch())
 80076ec:	f000 f948 	bl	8007980 <eboard_switch>
 80076f0:	4603      	mov	r3, r0
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d003      	beq.n	80076fe <debounceFSM_update+0x6e>
				{
					*estado=BUTTON_DOWN;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2202      	movs	r2, #2
 80076fa:	701a      	strb	r2, [r3, #0]
				}
				else{
					*estado=BUTTON_UP;
				}
			}
			break;
 80076fc:	e02e      	b.n	800775c <debounceFSM_update+0xcc>
					*estado=BUTTON_UP;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2200      	movs	r2, #0
 8007702:	701a      	strb	r2, [r3, #0]
			break;
 8007704:	e02a      	b.n	800775c <debounceFSM_update+0xcc>
		case BUTTON_DOWN:
			if(!(eboard_switch()))
 8007706:	f000 f93b 	bl	8007980 <eboard_switch>
 800770a:	4603      	mov	r3, r0
 800770c:	f083 0301 	eor.w	r3, r3, #1
 8007710:	b2db      	uxtb	r3, r3
 8007712:	2b00      	cmp	r3, #0
 8007714:	d024      	beq.n	8007760 <debounceFSM_update+0xd0>
						*estado=BUTTON_RAISING;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2203      	movs	r2, #3
 800771a:	701a      	strb	r2, [r3, #0]
			break;
 800771c:	e020      	b.n	8007760 <debounceFSM_update+0xd0>
		case BUTTON_RAISING:
			if(!(delayRead(&delay_1)))
 800771e:	4817      	ldr	r0, [pc, #92]	; (800777c <debounceFSM_update+0xec>)
 8007720:	f7ff ff58 	bl	80075d4 <delayRead>
 8007724:	4603      	mov	r3, r0
 8007726:	f083 0301 	eor.w	r3, r3, #1
 800772a:	b2db      	uxtb	r3, r3
 800772c:	2b00      	cmp	r3, #0
 800772e:	d019      	beq.n	8007764 <debounceFSM_update+0xd4>
					{
						if(!(eboard_switch()))
 8007730:	f000 f926 	bl	8007980 <eboard_switch>
 8007734:	4603      	mov	r3, r0
 8007736:	f083 0301 	eor.w	r3, r3, #1
 800773a:	b2db      	uxtb	r3, r3
 800773c:	2b00      	cmp	r3, #0
 800773e:	d003      	beq.n	8007748 <debounceFSM_update+0xb8>
						{
							*estado=BUTTON_UP;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2200      	movs	r2, #0
 8007744:	701a      	strb	r2, [r3, #0]
						}
						else{
							*estado=BUTTON_DOWN;
						}
					}
			break;
 8007746:	e00d      	b.n	8007764 <debounceFSM_update+0xd4>
							*estado=BUTTON_DOWN;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2202      	movs	r2, #2
 800774c:	701a      	strb	r2, [r3, #0]
			break;
 800774e:	e009      	b.n	8007764 <debounceFSM_update+0xd4>
		default:
			debounceFSM_init(estado);
 8007750:	6878      	ldr	r0, [r7, #4]
 8007752:	f7ff ff79 	bl	8007648 <debounceFSM_init>
			break;
 8007756:	e006      	b.n	8007766 <debounceFSM_update+0xd6>
			break;
 8007758:	bf00      	nop
 800775a:	e004      	b.n	8007766 <debounceFSM_update+0xd6>
			break;
 800775c:	bf00      	nop
 800775e:	e002      	b.n	8007766 <debounceFSM_update+0xd6>
			break;
 8007760:	bf00      	nop
 8007762:	e000      	b.n	8007766 <debounceFSM_update+0xd6>
			break;
 8007764:	bf00      	nop

		}
}
 8007766:	bf00      	nop
 8007768:	3708      	adds	r7, #8
 800776a:	46bd      	mov	sp, r7
 800776c:	bd80      	pop	{r7, pc}
 800776e:	bf00      	nop
 8007770:	0800906c 	.word	0x0800906c
 8007774:	080090d0 	.word	0x080090d0
 8007778:	08009048 	.word	0x08009048
 800777c:	2000476c 	.word	0x2000476c

08007780 <euart_hal_receive>:
/********************** internal functions definition ************************/

/********************** external functions definition ************************/

void euart_hal_receive(void *phardware_handle, uint8_t *pbuffer, size_t size)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b084      	sub	sp, #16
 8007784:	af00      	add	r7, sp, #0
 8007786:	60f8      	str	r0, [r7, #12]
 8007788:	60b9      	str	r1, [r7, #8]
 800778a:	607a      	str	r2, [r7, #4]
  HAL_UARTEx_ReceiveToIdle_IT((UART_HandleTypeDef*)phardware_handle, pbuffer, size);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	b29b      	uxth	r3, r3
 8007790:	461a      	mov	r2, r3
 8007792:	68b9      	ldr	r1, [r7, #8]
 8007794:	68f8      	ldr	r0, [r7, #12]
 8007796:	f7fc f80b 	bl	80037b0 <HAL_UARTEx_ReceiveToIdle_IT>
}
 800779a:	bf00      	nop
 800779c:	3710      	adds	r7, #16
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}

080077a2 <euart_hal_send>:

void euart_hal_send(void *phardware_handle, uint8_t *pbuffer, size_t size)
{
 80077a2:	b580      	push	{r7, lr}
 80077a4:	b084      	sub	sp, #16
 80077a6:	af00      	add	r7, sp, #0
 80077a8:	60f8      	str	r0, [r7, #12]
 80077aa:	60b9      	str	r1, [r7, #8]
 80077ac:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit_IT((UART_HandleTypeDef*)phardware_handle, pbuffer, size);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	b29b      	uxth	r3, r3
 80077b2:	461a      	mov	r2, r3
 80077b4:	68b9      	ldr	r1, [r7, #8]
 80077b6:	68f8      	ldr	r0, [r7, #12]
 80077b8:	f7fb ffb5 	bl	8003726 <HAL_UART_Transmit_IT>
}
 80077bc:	bf00      	nop
 80077be:	3710      	adds	r7, #16
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bd80      	pop	{r7, pc}

080077c4 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b082      	sub	sp, #8
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  eboard_hal_port_uart_error((void*)huart);
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f000 f8df 	bl	8007990 <eboard_hal_port_uart_error>
  // TODO: ¿?
}
 80077d2:	bf00      	nop
 80077d4:	3708      	adds	r7, #8
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bd80      	pop	{r7, pc}

080077da <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size)
{
 80077da:	b580      	push	{r7, lr}
 80077dc:	b082      	sub	sp, #8
 80077de:	af00      	add	r7, sp, #0
 80077e0:	6078      	str	r0, [r7, #4]
 80077e2:	460b      	mov	r3, r1
 80077e4:	807b      	strh	r3, [r7, #2]
  eboard_hal_port_uart_rx_irq((void*)huart, size);
 80077e6:	887b      	ldrh	r3, [r7, #2]
 80077e8:	4619      	mov	r1, r3
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f000 f8da 	bl	80079a4 <eboard_hal_port_uart_rx_irq>
}
 80077f0:	bf00      	nop
 80077f2:	3708      	adds	r7, #8
 80077f4:	46bd      	mov	sp, r7
 80077f6:	bd80      	pop	{r7, pc}

080077f8 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b082      	sub	sp, #8
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
  eboard_hal_port_uart_tx_irq((void*)huart);
 8007800:	6878      	ldr	r0, [r7, #4]
 8007802:	f000 f8e1 	bl	80079c8 <eboard_hal_port_uart_tx_irq>
}
 8007806:	bf00      	nop
 8007808:	3708      	adds	r7, #8
 800780a:	46bd      	mov	sp, r7
 800780c:	bd80      	pop	{r7, pc}

0800780e <eboard_hal_port_gpio_write>:

void eboard_hal_port_gpio_write(void *handle, bool value)
{
 800780e:	b580      	push	{r7, lr}
 8007810:	b084      	sub	sp, #16
 8007812:	af00      	add	r7, sp, #0
 8007814:	6078      	str	r0, [r7, #4]
 8007816:	460b      	mov	r3, r1
 8007818:	70fb      	strb	r3, [r7, #3]
  driver_gpio_descriptor_t_ *hgpio = (driver_gpio_descriptor_t_*)handle;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_WritePin(hgpio->GPIOx, hgpio->GPIO_Pin, value ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	6858      	ldr	r0, [r3, #4]
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	891b      	ldrh	r3, [r3, #8]
 8007826:	78fa      	ldrb	r2, [r7, #3]
 8007828:	4619      	mov	r1, r3
 800782a:	f7f9 ff5d 	bl	80016e8 <HAL_GPIO_WritePin>
}
 800782e:	bf00      	nop
 8007830:	3710      	adds	r7, #16
 8007832:	46bd      	mov	sp, r7
 8007834:	bd80      	pop	{r7, pc}

08007836 <eboard_hal_port_gpio_read>:

bool eboard_hal_port_gpio_read(void *handle)
{
 8007836:	b580      	push	{r7, lr}
 8007838:	b084      	sub	sp, #16
 800783a:	af00      	add	r7, sp, #0
 800783c:	6078      	str	r0, [r7, #4]
  driver_gpio_descriptor_t_ *hgpio = (driver_gpio_descriptor_t_*)handle;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	60fb      	str	r3, [r7, #12]
  GPIO_PinState state = HAL_GPIO_ReadPin(hgpio->GPIOx, hgpio->GPIO_Pin);
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	685a      	ldr	r2, [r3, #4]
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	891b      	ldrh	r3, [r3, #8]
 800784a:	4619      	mov	r1, r3
 800784c:	4610      	mov	r0, r2
 800784e:	f7f9 ff33 	bl	80016b8 <HAL_GPIO_ReadPin>
 8007852:	4603      	mov	r3, r0
 8007854:	72fb      	strb	r3, [r7, #11]
  return (GPIO_PIN_SET == state);
 8007856:	7afb      	ldrb	r3, [r7, #11]
 8007858:	2b01      	cmp	r3, #1
 800785a:	bf0c      	ite	eq
 800785c:	2301      	moveq	r3, #1
 800785e:	2300      	movne	r3, #0
 8007860:	b2db      	uxtb	r3, r3
}
 8007862:	4618      	mov	r0, r3
 8007864:	3710      	adds	r7, #16
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}
	...

0800786c <eboard_uart_init>:
/********************** internal functions definition ************************/

/********************** external functions definition ************************/

void eboard_uart_init(void* phuart)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b084      	sub	sp, #16
 8007870:	af02      	add	r7, sp, #8
 8007872:	6078      	str	r0, [r7, #4]
  euart_init(pheuart_, phuart, tx_buffer_, RB_TX_BUFFER_SIZE_, rx_buffer_, RB_RX_BUFFER_SIZE_);
 8007874:	4807      	ldr	r0, [pc, #28]	; (8007894 <eboard_uart_init+0x28>)
 8007876:	f44f 7380 	mov.w	r3, #256	; 0x100
 800787a:	9301      	str	r3, [sp, #4]
 800787c:	4b06      	ldr	r3, [pc, #24]	; (8007898 <eboard_uart_init+0x2c>)
 800787e:	9300      	str	r3, [sp, #0]
 8007880:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007884:	4a05      	ldr	r2, [pc, #20]	; (800789c <eboard_uart_init+0x30>)
 8007886:	6879      	ldr	r1, [r7, #4]
 8007888:	f000 fa22 	bl	8007cd0 <euart_init>
}
 800788c:	bf00      	nop
 800788e:	3708      	adds	r7, #8
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}
 8007894:	20004c78 	.word	0x20004c78
 8007898:	20004b78 	.word	0x20004b78
 800789c:	20004778 	.word	0x20004778

080078a0 <eboard_gpio_init>:

void eboard_gpio_init(eboard_gpio_idx_t idx, void* hgpio)
{
 80078a0:	b480      	push	{r7}
 80078a2:	b083      	sub	sp, #12
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	4603      	mov	r3, r0
 80078a8:	6039      	str	r1, [r7, #0]
 80078aa:	71fb      	strb	r3, [r7, #7]
	gpios_[idx].hgpio = hgpio;
 80078ac:	79fb      	ldrb	r3, [r7, #7]
 80078ae:	4905      	ldr	r1, [pc, #20]	; (80078c4 <eboard_gpio_init+0x24>)
 80078b0:	683a      	ldr	r2, [r7, #0]
 80078b2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
}
 80078b6:	bf00      	nop
 80078b8:	370c      	adds	r7, #12
 80078ba:	46bd      	mov	sp, r7
 80078bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c0:	4770      	bx	lr
 80078c2:	bf00      	nop
 80078c4:	20000054 	.word	0x20000054

080078c8 <eboard_gpio_write>:

void eboard_gpio_write(eboard_gpio_idx_t idx, bool value)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b084      	sub	sp, #16
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	4603      	mov	r3, r0
 80078d0:	460a      	mov	r2, r1
 80078d2:	71fb      	strb	r3, [r7, #7]
 80078d4:	4613      	mov	r3, r2
 80078d6:	71bb      	strb	r3, [r7, #6]
  if(EBOARD_GPIO__CNT <= idx)
 80078d8:	79fb      	ldrb	r3, [r7, #7]
 80078da:	2b03      	cmp	r3, #3
 80078dc:	d810      	bhi.n	8007900 <eboard_gpio_write+0x38>
  {
    return;
  }

  eboard_gpio_descriptor_t_* hgpio = gpios_ + idx;
 80078de:	79fb      	ldrb	r3, [r7, #7]
 80078e0:	00db      	lsls	r3, r3, #3
 80078e2:	4a0a      	ldr	r2, [pc, #40]	; (800790c <eboard_gpio_write+0x44>)
 80078e4:	4413      	add	r3, r2
 80078e6:	60fb      	str	r3, [r7, #12]
  if(hgpio->input)
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	791b      	ldrb	r3, [r3, #4]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d109      	bne.n	8007904 <eboard_gpio_write+0x3c>
  {
    return;
  }

  eboard_hal_port_gpio_write((void*)hgpio->hgpio, value);
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	79ba      	ldrb	r2, [r7, #6]
 80078f6:	4611      	mov	r1, r2
 80078f8:	4618      	mov	r0, r3
 80078fa:	f7ff ff88 	bl	800780e <eboard_hal_port_gpio_write>
 80078fe:	e002      	b.n	8007906 <eboard_gpio_write+0x3e>
    return;
 8007900:	bf00      	nop
 8007902:	e000      	b.n	8007906 <eboard_gpio_write+0x3e>
    return;
 8007904:	bf00      	nop
}
 8007906:	3710      	adds	r7, #16
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}
 800790c:	20000054 	.word	0x20000054

08007910 <eboard_gpio_read>:

bool eboard_gpio_read(eboard_gpio_idx_t idx)
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b084      	sub	sp, #16
 8007914:	af00      	add	r7, sp, #0
 8007916:	4603      	mov	r3, r0
 8007918:	71fb      	strb	r3, [r7, #7]
  if(EBOARD_GPIO__CNT <= idx)
 800791a:	79fb      	ldrb	r3, [r7, #7]
 800791c:	2b03      	cmp	r3, #3
 800791e:	d901      	bls.n	8007924 <eboard_gpio_read+0x14>
  {
    return false;
 8007920:	2300      	movs	r3, #0
 8007922:	e00a      	b.n	800793a <eboard_gpio_read+0x2a>
  }

  eboard_gpio_descriptor_t_* hgpio = gpios_ + idx;
 8007924:	79fb      	ldrb	r3, [r7, #7]
 8007926:	00db      	lsls	r3, r3, #3
 8007928:	4a06      	ldr	r2, [pc, #24]	; (8007944 <eboard_gpio_read+0x34>)
 800792a:	4413      	add	r3, r2
 800792c:	60fb      	str	r3, [r7, #12]
  return eboard_hal_port_gpio_read((void*)hgpio->hgpio);
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	4618      	mov	r0, r3
 8007934:	f7ff ff7f 	bl	8007836 <eboard_hal_port_gpio_read>
 8007938:	4603      	mov	r3, r0
}
 800793a:	4618      	mov	r0, r3
 800793c:	3710      	adds	r7, #16
 800793e:	46bd      	mov	sp, r7
 8007940:	bd80      	pop	{r7, pc}
 8007942:	bf00      	nop
 8007944:	20000054 	.word	0x20000054

08007948 <eboard_led_red>:

void eboard_led_red(bool value)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b082      	sub	sp, #8
 800794c:	af00      	add	r7, sp, #0
 800794e:	4603      	mov	r3, r0
 8007950:	71fb      	strb	r3, [r7, #7]
  eboard_gpio_write(EBOARD_GPIO_LEDR, value);
 8007952:	79fb      	ldrb	r3, [r7, #7]
 8007954:	4619      	mov	r1, r3
 8007956:	2000      	movs	r0, #0
 8007958:	f7ff ffb6 	bl	80078c8 <eboard_gpio_write>
}
 800795c:	bf00      	nop
 800795e:	3708      	adds	r7, #8
 8007960:	46bd      	mov	sp, r7
 8007962:	bd80      	pop	{r7, pc}

08007964 <eboard_led_green>:

void eboard_led_green(bool value)
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b082      	sub	sp, #8
 8007968:	af00      	add	r7, sp, #0
 800796a:	4603      	mov	r3, r0
 800796c:	71fb      	strb	r3, [r7, #7]
  eboard_gpio_write(EBOARD_GPIO_LEDG, value);
 800796e:	79fb      	ldrb	r3, [r7, #7]
 8007970:	4619      	mov	r1, r3
 8007972:	2001      	movs	r0, #1
 8007974:	f7ff ffa8 	bl	80078c8 <eboard_gpio_write>
}
 8007978:	bf00      	nop
 800797a:	3708      	adds	r7, #8
 800797c:	46bd      	mov	sp, r7
 800797e:	bd80      	pop	{r7, pc}

08007980 <eboard_switch>:
{
  eboard_gpio_write(EBOARD_GPIO_LEDB, value);
}

bool eboard_switch(void)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	af00      	add	r7, sp, #0
  return eboard_gpio_read(EBOARD_GPIO_SW);
 8007984:	2003      	movs	r0, #3
 8007986:	f7ff ffc3 	bl	8007910 <eboard_gpio_read>
 800798a:	4603      	mov	r3, r0
}
 800798c:	4618      	mov	r0, r3
 800798e:	bd80      	pop	{r7, pc}

08007990 <eboard_hal_port_uart_error>:
  eboard_uart_swrite_line((elog_msg_len < (ELOG_MAXLEN - 1)) ? "" : " ...");
}

// port uart
void eboard_hal_port_uart_error(void* huart)
{
 8007990:	b480      	push	{r7}
 8007992:	b083      	sub	sp, #12
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
  // TODO: ¿?
}
 8007998:	bf00      	nop
 800799a:	370c      	adds	r7, #12
 800799c:	46bd      	mov	sp, r7
 800799e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a2:	4770      	bx	lr

080079a4 <eboard_hal_port_uart_rx_irq>:

void eboard_hal_port_uart_rx_irq(void* huart, uint16_t size)
{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b082      	sub	sp, #8
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]
 80079ac:	460b      	mov	r3, r1
 80079ae:	807b      	strh	r3, [r7, #2]
  euart_rx_irq(pheuart_, huart, size);
 80079b0:	4804      	ldr	r0, [pc, #16]	; (80079c4 <eboard_hal_port_uart_rx_irq+0x20>)
 80079b2:	887b      	ldrh	r3, [r7, #2]
 80079b4:	461a      	mov	r2, r3
 80079b6:	6879      	ldr	r1, [r7, #4]
 80079b8:	f000 f9ac 	bl	8007d14 <euart_rx_irq>
}
 80079bc:	bf00      	nop
 80079be:	3708      	adds	r7, #8
 80079c0:	46bd      	mov	sp, r7
 80079c2:	bd80      	pop	{r7, pc}
 80079c4:	20004c78 	.word	0x20004c78

080079c8 <eboard_hal_port_uart_tx_irq>:

void eboard_hal_port_uart_tx_irq(void* huart)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b082      	sub	sp, #8
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
  euart_tx_irq(pheuart_, (void*)huart);
 80079d0:	4b04      	ldr	r3, [pc, #16]	; (80079e4 <eboard_hal_port_uart_tx_irq+0x1c>)
 80079d2:	6879      	ldr	r1, [r7, #4]
 80079d4:	4618      	mov	r0, r3
 80079d6:	f000 f9bc 	bl	8007d52 <euart_tx_irq>
}
 80079da:	bf00      	nop
 80079dc:	3708      	adds	r7, #8
 80079de:	46bd      	mov	sp, r7
 80079e0:	bd80      	pop	{r7, pc}
 80079e2:	bf00      	nop
 80079e4:	20004c78 	.word	0x20004c78

080079e8 <eboard_init>:

void eboard_init(void)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b082      	sub	sp, #8
 80079ec:	af00      	add	r7, sp, #0
  eboard_uart_init((void*)p_huart_selected_);
 80079ee:	4b10      	ldr	r3, [pc, #64]	; (8007a30 <eboard_init+0x48>)
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	4618      	mov	r0, r3
 80079f4:	f7ff ff3a 	bl	800786c <eboard_uart_init>

  for (eboard_gpio_idx_t idx = 0; idx < EBOARD_GPIO__CNT; ++idx)
 80079f8:	2300      	movs	r3, #0
 80079fa:	71fb      	strb	r3, [r7, #7]
 80079fc:	e00f      	b.n	8007a1e <eboard_init+0x36>
  {
    eboard_gpio_init(idx, (void*)(driver_gpios_ + idx));
 80079fe:	79fa      	ldrb	r2, [r7, #7]
 8007a00:	4613      	mov	r3, r2
 8007a02:	005b      	lsls	r3, r3, #1
 8007a04:	4413      	add	r3, r2
 8007a06:	009b      	lsls	r3, r3, #2
 8007a08:	461a      	mov	r2, r3
 8007a0a:	4b0a      	ldr	r3, [pc, #40]	; (8007a34 <eboard_init+0x4c>)
 8007a0c:	441a      	add	r2, r3
 8007a0e:	79fb      	ldrb	r3, [r7, #7]
 8007a10:	4611      	mov	r1, r2
 8007a12:	4618      	mov	r0, r3
 8007a14:	f7ff ff44 	bl	80078a0 <eboard_gpio_init>
  for (eboard_gpio_idx_t idx = 0; idx < EBOARD_GPIO__CNT; ++idx)
 8007a18:	79fb      	ldrb	r3, [r7, #7]
 8007a1a:	3301      	adds	r3, #1
 8007a1c:	71fb      	strb	r3, [r7, #7]
 8007a1e:	79fb      	ldrb	r3, [r7, #7]
 8007a20:	2b03      	cmp	r3, #3
 8007a22:	d9ec      	bls.n	80079fe <eboard_init+0x16>
  }
}
 8007a24:	bf00      	nop
 8007a26:	bf00      	nop
 8007a28:	3708      	adds	r7, #8
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}
 8007a2e:	bf00      	nop
 8007a30:	20000050 	.word	0x20000050
 8007a34:	20000020 	.word	0x20000020

08007a38 <inc_idex_>:
 */

#include "eringbuffer.h"

inline static void inc_idex_(size_t *index, size_t size)
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b083      	sub	sp, #12
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
 8007a40:	6039      	str	r1, [r7, #0]
  *index += 1;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	1c5a      	adds	r2, r3, #1
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	601a      	str	r2, [r3, #0]
  if(size <= *index)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	683a      	ldr	r2, [r7, #0]
 8007a52:	429a      	cmp	r2, r3
 8007a54:	d802      	bhi.n	8007a5c <inc_idex_+0x24>
  {
    *index = 0;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2200      	movs	r2, #0
 8007a5a:	601a      	str	r2, [r3, #0]
  }
}
 8007a5c:	bf00      	nop
 8007a5e:	370c      	adds	r7, #12
 8007a60:	46bd      	mov	sp, r7
 8007a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a66:	4770      	bx	lr

08007a68 <write_byte_>:

inline static void write_byte_(eringbuffer_t *rb, uint8_t byte)
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b082      	sub	sp, #8
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
 8007a70:	460b      	mov	r3, r1
 8007a72:	70fb      	strb	r3, [r7, #3]
  rb->buffer[rb->w] = byte;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681a      	ldr	r2, [r3, #0]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	68db      	ldr	r3, [r3, #12]
 8007a7c:	4413      	add	r3, r2
 8007a7e:	78fa      	ldrb	r2, [r7, #3]
 8007a80:	701a      	strb	r2, [r3, #0]
  inc_idex_(&(rb->w), rb->size);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	f103 020c 	add.w	r2, r3, #12
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	685b      	ldr	r3, [r3, #4]
 8007a8c:	4619      	mov	r1, r3
 8007a8e:	4610      	mov	r0, r2
 8007a90:	f7ff ffd2 	bl	8007a38 <inc_idex_>
  rb->len++;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	689b      	ldr	r3, [r3, #8]
 8007a98:	1c5a      	adds	r2, r3, #1
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	609a      	str	r2, [r3, #8]
}
 8007a9e:	bf00      	nop
 8007aa0:	3708      	adds	r7, #8
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bd80      	pop	{r7, pc}

08007aa6 <read_byte_>:

inline static void read_byte_(eringbuffer_t *rb, uint8_t *byte)
{
 8007aa6:	b580      	push	{r7, lr}
 8007aa8:	b082      	sub	sp, #8
 8007aaa:	af00      	add	r7, sp, #0
 8007aac:	6078      	str	r0, [r7, #4]
 8007aae:	6039      	str	r1, [r7, #0]
  *byte = rb->buffer[rb->r];
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681a      	ldr	r2, [r3, #0]
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	691b      	ldr	r3, [r3, #16]
 8007ab8:	4413      	add	r3, r2
 8007aba:	781a      	ldrb	r2, [r3, #0]
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	701a      	strb	r2, [r3, #0]
  inc_idex_(&(rb->r), rb->size);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	f103 0210 	add.w	r2, r3, #16
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	685b      	ldr	r3, [r3, #4]
 8007aca:	4619      	mov	r1, r3
 8007acc:	4610      	mov	r0, r2
 8007ace:	f7ff ffb3 	bl	8007a38 <inc_idex_>
  rb->len--;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	689b      	ldr	r3, [r3, #8]
 8007ad6:	1e5a      	subs	r2, r3, #1
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	609a      	str	r2, [r3, #8]
}
 8007adc:	bf00      	nop
 8007ade:	3708      	adds	r7, #8
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	bd80      	pop	{r7, pc}

08007ae4 <eringbuffer_init>:

void eringbuffer_init(eringbuffer_t *rb, uint8_t *buffer, size_t size)
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b085      	sub	sp, #20
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	60f8      	str	r0, [r7, #12]
 8007aec:	60b9      	str	r1, [r7, #8]
 8007aee:	607a      	str	r2, [r7, #4]
  rb->buffer = buffer;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	68ba      	ldr	r2, [r7, #8]
 8007af4:	601a      	str	r2, [r3, #0]
  rb->size = size;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	687a      	ldr	r2, [r7, #4]
 8007afa:	605a      	str	r2, [r3, #4]
  rb->len = 0;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	2200      	movs	r2, #0
 8007b00:	609a      	str	r2, [r3, #8]
  rb->w = 0;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2200      	movs	r2, #0
 8007b06:	60da      	str	r2, [r3, #12]
  rb->r = 0;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	611a      	str	r2, [r3, #16]
}
 8007b0e:	bf00      	nop
 8007b10:	3714      	adds	r7, #20
 8007b12:	46bd      	mov	sp, r7
 8007b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b18:	4770      	bx	lr

08007b1a <eringbuffer_len>:
{
  return rb->size;
}

size_t eringbuffer_len(const eringbuffer_t *rb)
{
 8007b1a:	b480      	push	{r7}
 8007b1c:	b083      	sub	sp, #12
 8007b1e:	af00      	add	r7, sp, #0
 8007b20:	6078      	str	r0, [r7, #4]
  return rb->len;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	689b      	ldr	r3, [r3, #8]
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	370c      	adds	r7, #12
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b30:	4770      	bx	lr

08007b32 <eringbuffer_free>:

size_t eringbuffer_free(const eringbuffer_t *rb)
{
 8007b32:	b480      	push	{r7}
 8007b34:	b083      	sub	sp, #12
 8007b36:	af00      	add	r7, sp, #0
 8007b38:	6078      	str	r0, [r7, #4]
  return rb->size - rb->len;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	685a      	ldr	r2, [r3, #4]
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	689b      	ldr	r3, [r3, #8]
 8007b42:	1ad3      	subs	r3, r2, r3
}
 8007b44:	4618      	mov	r0, r3
 8007b46:	370c      	adds	r7, #12
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4e:	4770      	bx	lr

08007b50 <eringbuffer_is_full>:

bool eringbuffer_is_full(const eringbuffer_t *rb)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b082      	sub	sp, #8
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  return (0 == eringbuffer_free(rb));
 8007b58:	6878      	ldr	r0, [r7, #4]
 8007b5a:	f7ff ffea 	bl	8007b32 <eringbuffer_free>
 8007b5e:	4603      	mov	r3, r0
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	bf0c      	ite	eq
 8007b64:	2301      	moveq	r3, #1
 8007b66:	2300      	movne	r3, #0
 8007b68:	b2db      	uxtb	r3, r3
}
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	3708      	adds	r7, #8
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	bd80      	pop	{r7, pc}

08007b72 <eringbuffer_is_empty>:

bool eringbuffer_is_empty(const eringbuffer_t *rb)
{
 8007b72:	b580      	push	{r7, lr}
 8007b74:	b082      	sub	sp, #8
 8007b76:	af00      	add	r7, sp, #0
 8007b78:	6078      	str	r0, [r7, #4]
  return (0 == eringbuffer_len(rb));
 8007b7a:	6878      	ldr	r0, [r7, #4]
 8007b7c:	f7ff ffcd 	bl	8007b1a <eringbuffer_len>
 8007b80:	4603      	mov	r3, r0
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	bf0c      	ite	eq
 8007b86:	2301      	moveq	r3, #1
 8007b88:	2300      	movne	r3, #0
 8007b8a:	b2db      	uxtb	r3, r3
}
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	3708      	adds	r7, #8
 8007b90:	46bd      	mov	sp, r7
 8007b92:	bd80      	pop	{r7, pc}

08007b94 <eringbuffer_write_byte>:

size_t eringbuffer_write_byte(eringbuffer_t *rb, uint8_t byte)
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b082      	sub	sp, #8
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
 8007b9c:	460b      	mov	r3, r1
 8007b9e:	70fb      	strb	r3, [r7, #3]
  if(eringbuffer_is_full(rb))
 8007ba0:	6878      	ldr	r0, [r7, #4]
 8007ba2:	f7ff ffd5 	bl	8007b50 <eringbuffer_is_full>
 8007ba6:	4603      	mov	r3, r0
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d001      	beq.n	8007bb0 <eringbuffer_write_byte+0x1c>
  {
    return 0;
 8007bac:	2300      	movs	r3, #0
 8007bae:	e005      	b.n	8007bbc <eringbuffer_write_byte+0x28>
  }
  write_byte_(rb, byte);
 8007bb0:	78fb      	ldrb	r3, [r7, #3]
 8007bb2:	4619      	mov	r1, r3
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f7ff ff57 	bl	8007a68 <write_byte_>
  return 1;
 8007bba:	2301      	movs	r3, #1
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	3708      	adds	r7, #8
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}

08007bc4 <eringbuffer_write>:

size_t eringbuffer_write(eringbuffer_t *rb, const uint8_t *buffer, size_t size)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b086      	sub	sp, #24
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	60f8      	str	r0, [r7, #12]
 8007bcc:	60b9      	str	r1, [r7, #8]
 8007bce:	607a      	str	r2, [r7, #4]
  size_t i;
  for(i = 0; i < size; ++i)
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	617b      	str	r3, [r7, #20]
 8007bd4:	e00d      	b.n	8007bf2 <eringbuffer_write+0x2e>
  {
    if(0 == eringbuffer_write_byte(rb, buffer[i]))
 8007bd6:	68ba      	ldr	r2, [r7, #8]
 8007bd8:	697b      	ldr	r3, [r7, #20]
 8007bda:	4413      	add	r3, r2
 8007bdc:	781b      	ldrb	r3, [r3, #0]
 8007bde:	4619      	mov	r1, r3
 8007be0:	68f8      	ldr	r0, [r7, #12]
 8007be2:	f7ff ffd7 	bl	8007b94 <eringbuffer_write_byte>
 8007be6:	4603      	mov	r3, r0
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d007      	beq.n	8007bfc <eringbuffer_write+0x38>
  for(i = 0; i < size; ++i)
 8007bec:	697b      	ldr	r3, [r7, #20]
 8007bee:	3301      	adds	r3, #1
 8007bf0:	617b      	str	r3, [r7, #20]
 8007bf2:	697a      	ldr	r2, [r7, #20]
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	429a      	cmp	r2, r3
 8007bf8:	d3ed      	bcc.n	8007bd6 <eringbuffer_write+0x12>
 8007bfa:	e000      	b.n	8007bfe <eringbuffer_write+0x3a>
    {
      break;
 8007bfc:	bf00      	nop
    }
  }
  return i;
 8007bfe:	697b      	ldr	r3, [r7, #20]
}
 8007c00:	4618      	mov	r0, r3
 8007c02:	3718      	adds	r7, #24
 8007c04:	46bd      	mov	sp, r7
 8007c06:	bd80      	pop	{r7, pc}

08007c08 <eringbuffer_read_byte>:

size_t eringbuffer_read_byte(eringbuffer_t *rb, uint8_t *byte)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b082      	sub	sp, #8
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
 8007c10:	6039      	str	r1, [r7, #0]
  if(eringbuffer_is_empty(rb))
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	f7ff ffad 	bl	8007b72 <eringbuffer_is_empty>
 8007c18:	4603      	mov	r3, r0
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d001      	beq.n	8007c22 <eringbuffer_read_byte+0x1a>
  {
    return 0;
 8007c1e:	2300      	movs	r3, #0
 8007c20:	e004      	b.n	8007c2c <eringbuffer_read_byte+0x24>
  }
  read_byte_(rb, byte);
 8007c22:	6839      	ldr	r1, [r7, #0]
 8007c24:	6878      	ldr	r0, [r7, #4]
 8007c26:	f7ff ff3e 	bl	8007aa6 <read_byte_>
  return 1;
 8007c2a:	2301      	movs	r3, #1
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	3708      	adds	r7, #8
 8007c30:	46bd      	mov	sp, r7
 8007c32:	bd80      	pop	{r7, pc}

08007c34 <eringbuffer_read>:

size_t eringbuffer_read(eringbuffer_t *rb, uint8_t *buffer, size_t size)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b086      	sub	sp, #24
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	60f8      	str	r0, [r7, #12]
 8007c3c:	60b9      	str	r1, [r7, #8]
 8007c3e:	607a      	str	r2, [r7, #4]
  size_t i;
  for(i = 0; i < size; ++i)
 8007c40:	2300      	movs	r3, #0
 8007c42:	617b      	str	r3, [r7, #20]
 8007c44:	e00c      	b.n	8007c60 <eringbuffer_read+0x2c>
  {
    if(0 == eringbuffer_read_byte(rb, buffer + i))
 8007c46:	68ba      	ldr	r2, [r7, #8]
 8007c48:	697b      	ldr	r3, [r7, #20]
 8007c4a:	4413      	add	r3, r2
 8007c4c:	4619      	mov	r1, r3
 8007c4e:	68f8      	ldr	r0, [r7, #12]
 8007c50:	f7ff ffda 	bl	8007c08 <eringbuffer_read_byte>
 8007c54:	4603      	mov	r3, r0
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d007      	beq.n	8007c6a <eringbuffer_read+0x36>
  for(i = 0; i < size; ++i)
 8007c5a:	697b      	ldr	r3, [r7, #20]
 8007c5c:	3301      	adds	r3, #1
 8007c5e:	617b      	str	r3, [r7, #20]
 8007c60:	697a      	ldr	r2, [r7, #20]
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	429a      	cmp	r2, r3
 8007c66:	d3ee      	bcc.n	8007c46 <eringbuffer_read+0x12>
 8007c68:	e000      	b.n	8007c6c <eringbuffer_read+0x38>
    {
      break;
 8007c6a:	bf00      	nop
    }
  }
  return i;
 8007c6c:	697b      	ldr	r3, [r7, #20]
}
 8007c6e:	4618      	mov	r0, r3
 8007c70:	3718      	adds	r7, #24
 8007c72:	46bd      	mov	sp, r7
 8007c74:	bd80      	pop	{r7, pc}

08007c76 <hal_receive_>:
#define pTX_BUFFER      (phandle->tx.pbuffer)
#define pRX_RB          (&(phandle->rx.rb))
#define pRX_BUFFER      (phandle->rx.pbuffer)

void hal_receive_(euart_t *phandle)
{
 8007c76:	b580      	push	{r7, lr}
 8007c78:	b082      	sub	sp, #8
 8007c7a:	af00      	add	r7, sp, #0
 8007c7c:	6078      	str	r0, [r7, #4]
  euart_hal_receive(phandle->phardware_handle, pRX_BUFFER, EUART_HAL_BUFFER_SIZE);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6818      	ldr	r0, [r3, #0]
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	3340      	adds	r3, #64	; 0x40
 8007c86:	2210      	movs	r2, #16
 8007c88:	4619      	mov	r1, r3
 8007c8a:	f7ff fd79 	bl	8007780 <euart_hal_receive>
}
 8007c8e:	bf00      	nop
 8007c90:	3708      	adds	r7, #8
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bd80      	pop	{r7, pc}

08007c96 <hal_send_>:

void hal_send_(euart_t *phandle)
{
 8007c96:	b580      	push	{r7, lr}
 8007c98:	b084      	sub	sp, #16
 8007c9a:	af00      	add	r7, sp, #0
 8007c9c:	6078      	str	r0, [r7, #4]
  size_t tx_len = eringbuffer_read(pTX_RB, pTX_BUFFER, EUART_HAL_BUFFER_SIZE);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	f103 0008 	add.w	r0, r3, #8
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	331c      	adds	r3, #28
 8007ca8:	2210      	movs	r2, #16
 8007caa:	4619      	mov	r1, r3
 8007cac:	f7ff ffc2 	bl	8007c34 <eringbuffer_read>
 8007cb0:	60f8      	str	r0, [r7, #12]
  euart_hal_send(phandle->phardware_handle, pTX_BUFFER, tx_len);
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6818      	ldr	r0, [r3, #0]
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	331c      	adds	r3, #28
 8007cba:	68fa      	ldr	r2, [r7, #12]
 8007cbc:	4619      	mov	r1, r3
 8007cbe:	f7ff fd70 	bl	80077a2 <euart_hal_send>
  phandle->tx_free = false;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	711a      	strb	r2, [r3, #4]
}
 8007cc8:	bf00      	nop
 8007cca:	3710      	adds	r7, #16
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bd80      	pop	{r7, pc}

08007cd0 <euart_init>:

void euart_init(euart_t *phandle, void* phardware_handle, uint8_t* ptx_buffer, size_t tx_buffer_size, uint8_t* prx_buffer, size_t rx_buffer_size)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b084      	sub	sp, #16
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	60f8      	str	r0, [r7, #12]
 8007cd8:	60b9      	str	r1, [r7, #8]
 8007cda:	607a      	str	r2, [r7, #4]
 8007cdc:	603b      	str	r3, [r7, #0]
  phandle->phardware_handle = phardware_handle;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	68ba      	ldr	r2, [r7, #8]
 8007ce2:	601a      	str	r2, [r3, #0]
  eringbuffer_init(pTX_RB, ptx_buffer, tx_buffer_size);
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	3308      	adds	r3, #8
 8007ce8:	683a      	ldr	r2, [r7, #0]
 8007cea:	6879      	ldr	r1, [r7, #4]
 8007cec:	4618      	mov	r0, r3
 8007cee:	f7ff fef9 	bl	8007ae4 <eringbuffer_init>
  eringbuffer_init(pRX_RB, prx_buffer, rx_buffer_size);
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	332c      	adds	r3, #44	; 0x2c
 8007cf6:	69fa      	ldr	r2, [r7, #28]
 8007cf8:	69b9      	ldr	r1, [r7, #24]
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	f7ff fef2 	bl	8007ae4 <eringbuffer_init>
  phandle->tx_free = true;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	2201      	movs	r2, #1
 8007d04:	711a      	strb	r2, [r3, #4]

  hal_receive_(phandle);
 8007d06:	68f8      	ldr	r0, [r7, #12]
 8007d08:	f7ff ffb5 	bl	8007c76 <hal_receive_>
}
 8007d0c:	bf00      	nop
 8007d0e:	3710      	adds	r7, #16
 8007d10:	46bd      	mov	sp, r7
 8007d12:	bd80      	pop	{r7, pc}

08007d14 <euart_rx_irq>:
{
  return eringbuffer_read(pRX_RB, buffer, size);
}

void euart_rx_irq(euart_t *phandle, void *phardware_handle, size_t size)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b084      	sub	sp, #16
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	60f8      	str	r0, [r7, #12]
 8007d1c:	60b9      	str	r1, [r7, #8]
 8007d1e:	607a      	str	r2, [r7, #4]
  if(phandle->phardware_handle != phardware_handle)
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	68ba      	ldr	r2, [r7, #8]
 8007d26:	429a      	cmp	r2, r3
 8007d28:	d10f      	bne.n	8007d4a <euart_rx_irq+0x36>
  {
    return;
  }

  if(0 < size)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d008      	beq.n	8007d42 <euart_rx_irq+0x2e>
  {
    eringbuffer_write(pRX_RB, pRX_BUFFER, size);
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	f103 002c 	add.w	r0, r3, #44	; 0x2c
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	3340      	adds	r3, #64	; 0x40
 8007d3a:	687a      	ldr	r2, [r7, #4]
 8007d3c:	4619      	mov	r1, r3
 8007d3e:	f7ff ff41 	bl	8007bc4 <eringbuffer_write>
  }
  hal_receive_(phandle);
 8007d42:	68f8      	ldr	r0, [r7, #12]
 8007d44:	f7ff ff97 	bl	8007c76 <hal_receive_>
 8007d48:	e000      	b.n	8007d4c <euart_rx_irq+0x38>
    return;
 8007d4a:	bf00      	nop
}
 8007d4c:	3710      	adds	r7, #16
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd80      	pop	{r7, pc}

08007d52 <euart_tx_irq>:

void euart_tx_irq(euart_t *phandle, void *phardware_handle)
{
 8007d52:	b580      	push	{r7, lr}
 8007d54:	b082      	sub	sp, #8
 8007d56:	af00      	add	r7, sp, #0
 8007d58:	6078      	str	r0, [r7, #4]
 8007d5a:	6039      	str	r1, [r7, #0]
  phandle->tx_free = true;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2201      	movs	r2, #1
 8007d60:	711a      	strb	r2, [r3, #4]
  if(phandle->phardware_handle != phardware_handle)
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	683a      	ldr	r2, [r7, #0]
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d10e      	bne.n	8007d8a <euart_tx_irq+0x38>
  {
    return;
  }

  if(!eringbuffer_is_empty(pTX_RB))
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	3308      	adds	r3, #8
 8007d70:	4618      	mov	r0, r3
 8007d72:	f7ff fefe 	bl	8007b72 <eringbuffer_is_empty>
 8007d76:	4603      	mov	r3, r0
 8007d78:	f083 0301 	eor.w	r3, r3, #1
 8007d7c:	b2db      	uxtb	r3, r3
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d004      	beq.n	8007d8c <euart_tx_irq+0x3a>
  {
    hal_send_(phandle);
 8007d82:	6878      	ldr	r0, [r7, #4]
 8007d84:	f7ff ff87 	bl	8007c96 <hal_send_>
 8007d88:	e000      	b.n	8007d8c <euart_tx_irq+0x3a>
    return;
 8007d8a:	bf00      	nop
  }
}
 8007d8c:	3708      	adds	r7, #8
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	bd80      	pop	{r7, pc}
	...

08007d94 <__assert_func>:
 8007d94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007d96:	4614      	mov	r4, r2
 8007d98:	461a      	mov	r2, r3
 8007d9a:	4b09      	ldr	r3, [pc, #36]	; (8007dc0 <__assert_func+0x2c>)
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	4605      	mov	r5, r0
 8007da0:	68d8      	ldr	r0, [r3, #12]
 8007da2:	b14c      	cbz	r4, 8007db8 <__assert_func+0x24>
 8007da4:	4b07      	ldr	r3, [pc, #28]	; (8007dc4 <__assert_func+0x30>)
 8007da6:	9100      	str	r1, [sp, #0]
 8007da8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007dac:	4906      	ldr	r1, [pc, #24]	; (8007dc8 <__assert_func+0x34>)
 8007dae:	462b      	mov	r3, r5
 8007db0:	f000 f974 	bl	800809c <fiprintf>
 8007db4:	f000 fad7 	bl	8008366 <abort>
 8007db8:	4b04      	ldr	r3, [pc, #16]	; (8007dcc <__assert_func+0x38>)
 8007dba:	461c      	mov	r4, r3
 8007dbc:	e7f3      	b.n	8007da6 <__assert_func+0x12>
 8007dbe:	bf00      	nop
 8007dc0:	200000cc 	.word	0x200000cc
 8007dc4:	080090e3 	.word	0x080090e3
 8007dc8:	080090f0 	.word	0x080090f0
 8007dcc:	0800911e 	.word	0x0800911e

08007dd0 <__sflush_r>:
 8007dd0:	898a      	ldrh	r2, [r1, #12]
 8007dd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007dd6:	4605      	mov	r5, r0
 8007dd8:	0710      	lsls	r0, r2, #28
 8007dda:	460c      	mov	r4, r1
 8007ddc:	d458      	bmi.n	8007e90 <__sflush_r+0xc0>
 8007dde:	684b      	ldr	r3, [r1, #4]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	dc05      	bgt.n	8007df0 <__sflush_r+0x20>
 8007de4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	dc02      	bgt.n	8007df0 <__sflush_r+0x20>
 8007dea:	2000      	movs	r0, #0
 8007dec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007df0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007df2:	2e00      	cmp	r6, #0
 8007df4:	d0f9      	beq.n	8007dea <__sflush_r+0x1a>
 8007df6:	2300      	movs	r3, #0
 8007df8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007dfc:	682f      	ldr	r7, [r5, #0]
 8007dfe:	6a21      	ldr	r1, [r4, #32]
 8007e00:	602b      	str	r3, [r5, #0]
 8007e02:	d032      	beq.n	8007e6a <__sflush_r+0x9a>
 8007e04:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007e06:	89a3      	ldrh	r3, [r4, #12]
 8007e08:	075a      	lsls	r2, r3, #29
 8007e0a:	d505      	bpl.n	8007e18 <__sflush_r+0x48>
 8007e0c:	6863      	ldr	r3, [r4, #4]
 8007e0e:	1ac0      	subs	r0, r0, r3
 8007e10:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007e12:	b10b      	cbz	r3, 8007e18 <__sflush_r+0x48>
 8007e14:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007e16:	1ac0      	subs	r0, r0, r3
 8007e18:	2300      	movs	r3, #0
 8007e1a:	4602      	mov	r2, r0
 8007e1c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007e1e:	6a21      	ldr	r1, [r4, #32]
 8007e20:	4628      	mov	r0, r5
 8007e22:	47b0      	blx	r6
 8007e24:	1c43      	adds	r3, r0, #1
 8007e26:	89a3      	ldrh	r3, [r4, #12]
 8007e28:	d106      	bne.n	8007e38 <__sflush_r+0x68>
 8007e2a:	6829      	ldr	r1, [r5, #0]
 8007e2c:	291d      	cmp	r1, #29
 8007e2e:	d82b      	bhi.n	8007e88 <__sflush_r+0xb8>
 8007e30:	4a29      	ldr	r2, [pc, #164]	; (8007ed8 <__sflush_r+0x108>)
 8007e32:	410a      	asrs	r2, r1
 8007e34:	07d6      	lsls	r6, r2, #31
 8007e36:	d427      	bmi.n	8007e88 <__sflush_r+0xb8>
 8007e38:	2200      	movs	r2, #0
 8007e3a:	6062      	str	r2, [r4, #4]
 8007e3c:	04d9      	lsls	r1, r3, #19
 8007e3e:	6922      	ldr	r2, [r4, #16]
 8007e40:	6022      	str	r2, [r4, #0]
 8007e42:	d504      	bpl.n	8007e4e <__sflush_r+0x7e>
 8007e44:	1c42      	adds	r2, r0, #1
 8007e46:	d101      	bne.n	8007e4c <__sflush_r+0x7c>
 8007e48:	682b      	ldr	r3, [r5, #0]
 8007e4a:	b903      	cbnz	r3, 8007e4e <__sflush_r+0x7e>
 8007e4c:	6560      	str	r0, [r4, #84]	; 0x54
 8007e4e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e50:	602f      	str	r7, [r5, #0]
 8007e52:	2900      	cmp	r1, #0
 8007e54:	d0c9      	beq.n	8007dea <__sflush_r+0x1a>
 8007e56:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e5a:	4299      	cmp	r1, r3
 8007e5c:	d002      	beq.n	8007e64 <__sflush_r+0x94>
 8007e5e:	4628      	mov	r0, r5
 8007e60:	f000 fa88 	bl	8008374 <_free_r>
 8007e64:	2000      	movs	r0, #0
 8007e66:	6360      	str	r0, [r4, #52]	; 0x34
 8007e68:	e7c0      	b.n	8007dec <__sflush_r+0x1c>
 8007e6a:	2301      	movs	r3, #1
 8007e6c:	4628      	mov	r0, r5
 8007e6e:	47b0      	blx	r6
 8007e70:	1c41      	adds	r1, r0, #1
 8007e72:	d1c8      	bne.n	8007e06 <__sflush_r+0x36>
 8007e74:	682b      	ldr	r3, [r5, #0]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d0c5      	beq.n	8007e06 <__sflush_r+0x36>
 8007e7a:	2b1d      	cmp	r3, #29
 8007e7c:	d001      	beq.n	8007e82 <__sflush_r+0xb2>
 8007e7e:	2b16      	cmp	r3, #22
 8007e80:	d101      	bne.n	8007e86 <__sflush_r+0xb6>
 8007e82:	602f      	str	r7, [r5, #0]
 8007e84:	e7b1      	b.n	8007dea <__sflush_r+0x1a>
 8007e86:	89a3      	ldrh	r3, [r4, #12]
 8007e88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e8c:	81a3      	strh	r3, [r4, #12]
 8007e8e:	e7ad      	b.n	8007dec <__sflush_r+0x1c>
 8007e90:	690f      	ldr	r7, [r1, #16]
 8007e92:	2f00      	cmp	r7, #0
 8007e94:	d0a9      	beq.n	8007dea <__sflush_r+0x1a>
 8007e96:	0793      	lsls	r3, r2, #30
 8007e98:	680e      	ldr	r6, [r1, #0]
 8007e9a:	bf08      	it	eq
 8007e9c:	694b      	ldreq	r3, [r1, #20]
 8007e9e:	600f      	str	r7, [r1, #0]
 8007ea0:	bf18      	it	ne
 8007ea2:	2300      	movne	r3, #0
 8007ea4:	eba6 0807 	sub.w	r8, r6, r7
 8007ea8:	608b      	str	r3, [r1, #8]
 8007eaa:	f1b8 0f00 	cmp.w	r8, #0
 8007eae:	dd9c      	ble.n	8007dea <__sflush_r+0x1a>
 8007eb0:	6a21      	ldr	r1, [r4, #32]
 8007eb2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007eb4:	4643      	mov	r3, r8
 8007eb6:	463a      	mov	r2, r7
 8007eb8:	4628      	mov	r0, r5
 8007eba:	47b0      	blx	r6
 8007ebc:	2800      	cmp	r0, #0
 8007ebe:	dc06      	bgt.n	8007ece <__sflush_r+0xfe>
 8007ec0:	89a3      	ldrh	r3, [r4, #12]
 8007ec2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ec6:	81a3      	strh	r3, [r4, #12]
 8007ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8007ecc:	e78e      	b.n	8007dec <__sflush_r+0x1c>
 8007ece:	4407      	add	r7, r0
 8007ed0:	eba8 0800 	sub.w	r8, r8, r0
 8007ed4:	e7e9      	b.n	8007eaa <__sflush_r+0xda>
 8007ed6:	bf00      	nop
 8007ed8:	dfbffffe 	.word	0xdfbffffe

08007edc <_fflush_r>:
 8007edc:	b538      	push	{r3, r4, r5, lr}
 8007ede:	690b      	ldr	r3, [r1, #16]
 8007ee0:	4605      	mov	r5, r0
 8007ee2:	460c      	mov	r4, r1
 8007ee4:	b913      	cbnz	r3, 8007eec <_fflush_r+0x10>
 8007ee6:	2500      	movs	r5, #0
 8007ee8:	4628      	mov	r0, r5
 8007eea:	bd38      	pop	{r3, r4, r5, pc}
 8007eec:	b118      	cbz	r0, 8007ef6 <_fflush_r+0x1a>
 8007eee:	6a03      	ldr	r3, [r0, #32]
 8007ef0:	b90b      	cbnz	r3, 8007ef6 <_fflush_r+0x1a>
 8007ef2:	f000 f8bb 	bl	800806c <__sinit>
 8007ef6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d0f3      	beq.n	8007ee6 <_fflush_r+0xa>
 8007efe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007f00:	07d0      	lsls	r0, r2, #31
 8007f02:	d404      	bmi.n	8007f0e <_fflush_r+0x32>
 8007f04:	0599      	lsls	r1, r3, #22
 8007f06:	d402      	bmi.n	8007f0e <_fflush_r+0x32>
 8007f08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f0a:	f000 fa1c 	bl	8008346 <__retarget_lock_acquire_recursive>
 8007f0e:	4628      	mov	r0, r5
 8007f10:	4621      	mov	r1, r4
 8007f12:	f7ff ff5d 	bl	8007dd0 <__sflush_r>
 8007f16:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007f18:	07da      	lsls	r2, r3, #31
 8007f1a:	4605      	mov	r5, r0
 8007f1c:	d4e4      	bmi.n	8007ee8 <_fflush_r+0xc>
 8007f1e:	89a3      	ldrh	r3, [r4, #12]
 8007f20:	059b      	lsls	r3, r3, #22
 8007f22:	d4e1      	bmi.n	8007ee8 <_fflush_r+0xc>
 8007f24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f26:	f000 fa0f 	bl	8008348 <__retarget_lock_release_recursive>
 8007f2a:	e7dd      	b.n	8007ee8 <_fflush_r+0xc>

08007f2c <fflush>:
 8007f2c:	4601      	mov	r1, r0
 8007f2e:	b920      	cbnz	r0, 8007f3a <fflush+0xe>
 8007f30:	4a04      	ldr	r2, [pc, #16]	; (8007f44 <fflush+0x18>)
 8007f32:	4905      	ldr	r1, [pc, #20]	; (8007f48 <fflush+0x1c>)
 8007f34:	4805      	ldr	r0, [pc, #20]	; (8007f4c <fflush+0x20>)
 8007f36:	f000 b8c3 	b.w	80080c0 <_fwalk_sglue>
 8007f3a:	4b05      	ldr	r3, [pc, #20]	; (8007f50 <fflush+0x24>)
 8007f3c:	6818      	ldr	r0, [r3, #0]
 8007f3e:	f7ff bfcd 	b.w	8007edc <_fflush_r>
 8007f42:	bf00      	nop
 8007f44:	20000074 	.word	0x20000074
 8007f48:	08007edd 	.word	0x08007edd
 8007f4c:	20000080 	.word	0x20000080
 8007f50:	200000cc 	.word	0x200000cc

08007f54 <std>:
 8007f54:	2300      	movs	r3, #0
 8007f56:	b510      	push	{r4, lr}
 8007f58:	4604      	mov	r4, r0
 8007f5a:	e9c0 3300 	strd	r3, r3, [r0]
 8007f5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007f62:	6083      	str	r3, [r0, #8]
 8007f64:	8181      	strh	r1, [r0, #12]
 8007f66:	6643      	str	r3, [r0, #100]	; 0x64
 8007f68:	81c2      	strh	r2, [r0, #14]
 8007f6a:	6183      	str	r3, [r0, #24]
 8007f6c:	4619      	mov	r1, r3
 8007f6e:	2208      	movs	r2, #8
 8007f70:	305c      	adds	r0, #92	; 0x5c
 8007f72:	f000 f918 	bl	80081a6 <memset>
 8007f76:	4b0d      	ldr	r3, [pc, #52]	; (8007fac <std+0x58>)
 8007f78:	6263      	str	r3, [r4, #36]	; 0x24
 8007f7a:	4b0d      	ldr	r3, [pc, #52]	; (8007fb0 <std+0x5c>)
 8007f7c:	62a3      	str	r3, [r4, #40]	; 0x28
 8007f7e:	4b0d      	ldr	r3, [pc, #52]	; (8007fb4 <std+0x60>)
 8007f80:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007f82:	4b0d      	ldr	r3, [pc, #52]	; (8007fb8 <std+0x64>)
 8007f84:	6323      	str	r3, [r4, #48]	; 0x30
 8007f86:	4b0d      	ldr	r3, [pc, #52]	; (8007fbc <std+0x68>)
 8007f88:	6224      	str	r4, [r4, #32]
 8007f8a:	429c      	cmp	r4, r3
 8007f8c:	d006      	beq.n	8007f9c <std+0x48>
 8007f8e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007f92:	4294      	cmp	r4, r2
 8007f94:	d002      	beq.n	8007f9c <std+0x48>
 8007f96:	33d0      	adds	r3, #208	; 0xd0
 8007f98:	429c      	cmp	r4, r3
 8007f9a:	d105      	bne.n	8007fa8 <std+0x54>
 8007f9c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007fa0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fa4:	f000 b9ce 	b.w	8008344 <__retarget_lock_init_recursive>
 8007fa8:	bd10      	pop	{r4, pc}
 8007faa:	bf00      	nop
 8007fac:	08008121 	.word	0x08008121
 8007fb0:	08008143 	.word	0x08008143
 8007fb4:	0800817b 	.word	0x0800817b
 8007fb8:	0800819f 	.word	0x0800819f
 8007fbc:	20004cc8 	.word	0x20004cc8

08007fc0 <stdio_exit_handler>:
 8007fc0:	4a02      	ldr	r2, [pc, #8]	; (8007fcc <stdio_exit_handler+0xc>)
 8007fc2:	4903      	ldr	r1, [pc, #12]	; (8007fd0 <stdio_exit_handler+0x10>)
 8007fc4:	4803      	ldr	r0, [pc, #12]	; (8007fd4 <stdio_exit_handler+0x14>)
 8007fc6:	f000 b87b 	b.w	80080c0 <_fwalk_sglue>
 8007fca:	bf00      	nop
 8007fcc:	20000074 	.word	0x20000074
 8007fd0:	08007edd 	.word	0x08007edd
 8007fd4:	20000080 	.word	0x20000080

08007fd8 <cleanup_stdio>:
 8007fd8:	6841      	ldr	r1, [r0, #4]
 8007fda:	4b0c      	ldr	r3, [pc, #48]	; (800800c <cleanup_stdio+0x34>)
 8007fdc:	4299      	cmp	r1, r3
 8007fde:	b510      	push	{r4, lr}
 8007fe0:	4604      	mov	r4, r0
 8007fe2:	d001      	beq.n	8007fe8 <cleanup_stdio+0x10>
 8007fe4:	f7ff ff7a 	bl	8007edc <_fflush_r>
 8007fe8:	68a1      	ldr	r1, [r4, #8]
 8007fea:	4b09      	ldr	r3, [pc, #36]	; (8008010 <cleanup_stdio+0x38>)
 8007fec:	4299      	cmp	r1, r3
 8007fee:	d002      	beq.n	8007ff6 <cleanup_stdio+0x1e>
 8007ff0:	4620      	mov	r0, r4
 8007ff2:	f7ff ff73 	bl	8007edc <_fflush_r>
 8007ff6:	68e1      	ldr	r1, [r4, #12]
 8007ff8:	4b06      	ldr	r3, [pc, #24]	; (8008014 <cleanup_stdio+0x3c>)
 8007ffa:	4299      	cmp	r1, r3
 8007ffc:	d004      	beq.n	8008008 <cleanup_stdio+0x30>
 8007ffe:	4620      	mov	r0, r4
 8008000:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008004:	f7ff bf6a 	b.w	8007edc <_fflush_r>
 8008008:	bd10      	pop	{r4, pc}
 800800a:	bf00      	nop
 800800c:	20004cc8 	.word	0x20004cc8
 8008010:	20004d30 	.word	0x20004d30
 8008014:	20004d98 	.word	0x20004d98

08008018 <global_stdio_init.part.0>:
 8008018:	b510      	push	{r4, lr}
 800801a:	4b0b      	ldr	r3, [pc, #44]	; (8008048 <global_stdio_init.part.0+0x30>)
 800801c:	4c0b      	ldr	r4, [pc, #44]	; (800804c <global_stdio_init.part.0+0x34>)
 800801e:	4a0c      	ldr	r2, [pc, #48]	; (8008050 <global_stdio_init.part.0+0x38>)
 8008020:	601a      	str	r2, [r3, #0]
 8008022:	4620      	mov	r0, r4
 8008024:	2200      	movs	r2, #0
 8008026:	2104      	movs	r1, #4
 8008028:	f7ff ff94 	bl	8007f54 <std>
 800802c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008030:	2201      	movs	r2, #1
 8008032:	2109      	movs	r1, #9
 8008034:	f7ff ff8e 	bl	8007f54 <std>
 8008038:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800803c:	2202      	movs	r2, #2
 800803e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008042:	2112      	movs	r1, #18
 8008044:	f7ff bf86 	b.w	8007f54 <std>
 8008048:	20004e00 	.word	0x20004e00
 800804c:	20004cc8 	.word	0x20004cc8
 8008050:	08007fc1 	.word	0x08007fc1

08008054 <__sfp_lock_acquire>:
 8008054:	4801      	ldr	r0, [pc, #4]	; (800805c <__sfp_lock_acquire+0x8>)
 8008056:	f000 b976 	b.w	8008346 <__retarget_lock_acquire_recursive>
 800805a:	bf00      	nop
 800805c:	20004e09 	.word	0x20004e09

08008060 <__sfp_lock_release>:
 8008060:	4801      	ldr	r0, [pc, #4]	; (8008068 <__sfp_lock_release+0x8>)
 8008062:	f000 b971 	b.w	8008348 <__retarget_lock_release_recursive>
 8008066:	bf00      	nop
 8008068:	20004e09 	.word	0x20004e09

0800806c <__sinit>:
 800806c:	b510      	push	{r4, lr}
 800806e:	4604      	mov	r4, r0
 8008070:	f7ff fff0 	bl	8008054 <__sfp_lock_acquire>
 8008074:	6a23      	ldr	r3, [r4, #32]
 8008076:	b11b      	cbz	r3, 8008080 <__sinit+0x14>
 8008078:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800807c:	f7ff bff0 	b.w	8008060 <__sfp_lock_release>
 8008080:	4b04      	ldr	r3, [pc, #16]	; (8008094 <__sinit+0x28>)
 8008082:	6223      	str	r3, [r4, #32]
 8008084:	4b04      	ldr	r3, [pc, #16]	; (8008098 <__sinit+0x2c>)
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d1f5      	bne.n	8008078 <__sinit+0xc>
 800808c:	f7ff ffc4 	bl	8008018 <global_stdio_init.part.0>
 8008090:	e7f2      	b.n	8008078 <__sinit+0xc>
 8008092:	bf00      	nop
 8008094:	08007fd9 	.word	0x08007fd9
 8008098:	20004e00 	.word	0x20004e00

0800809c <fiprintf>:
 800809c:	b40e      	push	{r1, r2, r3}
 800809e:	b503      	push	{r0, r1, lr}
 80080a0:	4601      	mov	r1, r0
 80080a2:	ab03      	add	r3, sp, #12
 80080a4:	4805      	ldr	r0, [pc, #20]	; (80080bc <fiprintf+0x20>)
 80080a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80080aa:	6800      	ldr	r0, [r0, #0]
 80080ac:	9301      	str	r3, [sp, #4]
 80080ae:	f000 fa83 	bl	80085b8 <_vfiprintf_r>
 80080b2:	b002      	add	sp, #8
 80080b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80080b8:	b003      	add	sp, #12
 80080ba:	4770      	bx	lr
 80080bc:	200000cc 	.word	0x200000cc

080080c0 <_fwalk_sglue>:
 80080c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080c4:	4607      	mov	r7, r0
 80080c6:	4688      	mov	r8, r1
 80080c8:	4614      	mov	r4, r2
 80080ca:	2600      	movs	r6, #0
 80080cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80080d0:	f1b9 0901 	subs.w	r9, r9, #1
 80080d4:	d505      	bpl.n	80080e2 <_fwalk_sglue+0x22>
 80080d6:	6824      	ldr	r4, [r4, #0]
 80080d8:	2c00      	cmp	r4, #0
 80080da:	d1f7      	bne.n	80080cc <_fwalk_sglue+0xc>
 80080dc:	4630      	mov	r0, r6
 80080de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080e2:	89ab      	ldrh	r3, [r5, #12]
 80080e4:	2b01      	cmp	r3, #1
 80080e6:	d907      	bls.n	80080f8 <_fwalk_sglue+0x38>
 80080e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80080ec:	3301      	adds	r3, #1
 80080ee:	d003      	beq.n	80080f8 <_fwalk_sglue+0x38>
 80080f0:	4629      	mov	r1, r5
 80080f2:	4638      	mov	r0, r7
 80080f4:	47c0      	blx	r8
 80080f6:	4306      	orrs	r6, r0
 80080f8:	3568      	adds	r5, #104	; 0x68
 80080fa:	e7e9      	b.n	80080d0 <_fwalk_sglue+0x10>

080080fc <iprintf>:
 80080fc:	b40f      	push	{r0, r1, r2, r3}
 80080fe:	b507      	push	{r0, r1, r2, lr}
 8008100:	4906      	ldr	r1, [pc, #24]	; (800811c <iprintf+0x20>)
 8008102:	ab04      	add	r3, sp, #16
 8008104:	6808      	ldr	r0, [r1, #0]
 8008106:	f853 2b04 	ldr.w	r2, [r3], #4
 800810a:	6881      	ldr	r1, [r0, #8]
 800810c:	9301      	str	r3, [sp, #4]
 800810e:	f000 fa53 	bl	80085b8 <_vfiprintf_r>
 8008112:	b003      	add	sp, #12
 8008114:	f85d eb04 	ldr.w	lr, [sp], #4
 8008118:	b004      	add	sp, #16
 800811a:	4770      	bx	lr
 800811c:	200000cc 	.word	0x200000cc

08008120 <__sread>:
 8008120:	b510      	push	{r4, lr}
 8008122:	460c      	mov	r4, r1
 8008124:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008128:	f000 f8be 	bl	80082a8 <_read_r>
 800812c:	2800      	cmp	r0, #0
 800812e:	bfab      	itete	ge
 8008130:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008132:	89a3      	ldrhlt	r3, [r4, #12]
 8008134:	181b      	addge	r3, r3, r0
 8008136:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800813a:	bfac      	ite	ge
 800813c:	6563      	strge	r3, [r4, #84]	; 0x54
 800813e:	81a3      	strhlt	r3, [r4, #12]
 8008140:	bd10      	pop	{r4, pc}

08008142 <__swrite>:
 8008142:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008146:	461f      	mov	r7, r3
 8008148:	898b      	ldrh	r3, [r1, #12]
 800814a:	05db      	lsls	r3, r3, #23
 800814c:	4605      	mov	r5, r0
 800814e:	460c      	mov	r4, r1
 8008150:	4616      	mov	r6, r2
 8008152:	d505      	bpl.n	8008160 <__swrite+0x1e>
 8008154:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008158:	2302      	movs	r3, #2
 800815a:	2200      	movs	r2, #0
 800815c:	f000 f892 	bl	8008284 <_lseek_r>
 8008160:	89a3      	ldrh	r3, [r4, #12]
 8008162:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008166:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800816a:	81a3      	strh	r3, [r4, #12]
 800816c:	4632      	mov	r2, r6
 800816e:	463b      	mov	r3, r7
 8008170:	4628      	mov	r0, r5
 8008172:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008176:	f000 b8a9 	b.w	80082cc <_write_r>

0800817a <__sseek>:
 800817a:	b510      	push	{r4, lr}
 800817c:	460c      	mov	r4, r1
 800817e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008182:	f000 f87f 	bl	8008284 <_lseek_r>
 8008186:	1c43      	adds	r3, r0, #1
 8008188:	89a3      	ldrh	r3, [r4, #12]
 800818a:	bf15      	itete	ne
 800818c:	6560      	strne	r0, [r4, #84]	; 0x54
 800818e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008192:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008196:	81a3      	strheq	r3, [r4, #12]
 8008198:	bf18      	it	ne
 800819a:	81a3      	strhne	r3, [r4, #12]
 800819c:	bd10      	pop	{r4, pc}

0800819e <__sclose>:
 800819e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081a2:	f000 b809 	b.w	80081b8 <_close_r>

080081a6 <memset>:
 80081a6:	4402      	add	r2, r0
 80081a8:	4603      	mov	r3, r0
 80081aa:	4293      	cmp	r3, r2
 80081ac:	d100      	bne.n	80081b0 <memset+0xa>
 80081ae:	4770      	bx	lr
 80081b0:	f803 1b01 	strb.w	r1, [r3], #1
 80081b4:	e7f9      	b.n	80081aa <memset+0x4>
	...

080081b8 <_close_r>:
 80081b8:	b538      	push	{r3, r4, r5, lr}
 80081ba:	4d06      	ldr	r5, [pc, #24]	; (80081d4 <_close_r+0x1c>)
 80081bc:	2300      	movs	r3, #0
 80081be:	4604      	mov	r4, r0
 80081c0:	4608      	mov	r0, r1
 80081c2:	602b      	str	r3, [r5, #0]
 80081c4:	f7f8 fe63 	bl	8000e8e <_close>
 80081c8:	1c43      	adds	r3, r0, #1
 80081ca:	d102      	bne.n	80081d2 <_close_r+0x1a>
 80081cc:	682b      	ldr	r3, [r5, #0]
 80081ce:	b103      	cbz	r3, 80081d2 <_close_r+0x1a>
 80081d0:	6023      	str	r3, [r4, #0]
 80081d2:	bd38      	pop	{r3, r4, r5, pc}
 80081d4:	20004e04 	.word	0x20004e04

080081d8 <_reclaim_reent>:
 80081d8:	4b29      	ldr	r3, [pc, #164]	; (8008280 <_reclaim_reent+0xa8>)
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	4283      	cmp	r3, r0
 80081de:	b570      	push	{r4, r5, r6, lr}
 80081e0:	4604      	mov	r4, r0
 80081e2:	d04b      	beq.n	800827c <_reclaim_reent+0xa4>
 80081e4:	69c3      	ldr	r3, [r0, #28]
 80081e6:	b143      	cbz	r3, 80081fa <_reclaim_reent+0x22>
 80081e8:	68db      	ldr	r3, [r3, #12]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d144      	bne.n	8008278 <_reclaim_reent+0xa0>
 80081ee:	69e3      	ldr	r3, [r4, #28]
 80081f0:	6819      	ldr	r1, [r3, #0]
 80081f2:	b111      	cbz	r1, 80081fa <_reclaim_reent+0x22>
 80081f4:	4620      	mov	r0, r4
 80081f6:	f000 f8bd 	bl	8008374 <_free_r>
 80081fa:	6961      	ldr	r1, [r4, #20]
 80081fc:	b111      	cbz	r1, 8008204 <_reclaim_reent+0x2c>
 80081fe:	4620      	mov	r0, r4
 8008200:	f000 f8b8 	bl	8008374 <_free_r>
 8008204:	69e1      	ldr	r1, [r4, #28]
 8008206:	b111      	cbz	r1, 800820e <_reclaim_reent+0x36>
 8008208:	4620      	mov	r0, r4
 800820a:	f000 f8b3 	bl	8008374 <_free_r>
 800820e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008210:	b111      	cbz	r1, 8008218 <_reclaim_reent+0x40>
 8008212:	4620      	mov	r0, r4
 8008214:	f000 f8ae 	bl	8008374 <_free_r>
 8008218:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800821a:	b111      	cbz	r1, 8008222 <_reclaim_reent+0x4a>
 800821c:	4620      	mov	r0, r4
 800821e:	f000 f8a9 	bl	8008374 <_free_r>
 8008222:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008224:	b111      	cbz	r1, 800822c <_reclaim_reent+0x54>
 8008226:	4620      	mov	r0, r4
 8008228:	f000 f8a4 	bl	8008374 <_free_r>
 800822c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800822e:	b111      	cbz	r1, 8008236 <_reclaim_reent+0x5e>
 8008230:	4620      	mov	r0, r4
 8008232:	f000 f89f 	bl	8008374 <_free_r>
 8008236:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8008238:	b111      	cbz	r1, 8008240 <_reclaim_reent+0x68>
 800823a:	4620      	mov	r0, r4
 800823c:	f000 f89a 	bl	8008374 <_free_r>
 8008240:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8008242:	b111      	cbz	r1, 800824a <_reclaim_reent+0x72>
 8008244:	4620      	mov	r0, r4
 8008246:	f000 f895 	bl	8008374 <_free_r>
 800824a:	6a23      	ldr	r3, [r4, #32]
 800824c:	b1b3      	cbz	r3, 800827c <_reclaim_reent+0xa4>
 800824e:	4620      	mov	r0, r4
 8008250:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008254:	4718      	bx	r3
 8008256:	5949      	ldr	r1, [r1, r5]
 8008258:	b941      	cbnz	r1, 800826c <_reclaim_reent+0x94>
 800825a:	3504      	adds	r5, #4
 800825c:	69e3      	ldr	r3, [r4, #28]
 800825e:	2d80      	cmp	r5, #128	; 0x80
 8008260:	68d9      	ldr	r1, [r3, #12]
 8008262:	d1f8      	bne.n	8008256 <_reclaim_reent+0x7e>
 8008264:	4620      	mov	r0, r4
 8008266:	f000 f885 	bl	8008374 <_free_r>
 800826a:	e7c0      	b.n	80081ee <_reclaim_reent+0x16>
 800826c:	680e      	ldr	r6, [r1, #0]
 800826e:	4620      	mov	r0, r4
 8008270:	f000 f880 	bl	8008374 <_free_r>
 8008274:	4631      	mov	r1, r6
 8008276:	e7ef      	b.n	8008258 <_reclaim_reent+0x80>
 8008278:	2500      	movs	r5, #0
 800827a:	e7ef      	b.n	800825c <_reclaim_reent+0x84>
 800827c:	bd70      	pop	{r4, r5, r6, pc}
 800827e:	bf00      	nop
 8008280:	200000cc 	.word	0x200000cc

08008284 <_lseek_r>:
 8008284:	b538      	push	{r3, r4, r5, lr}
 8008286:	4d07      	ldr	r5, [pc, #28]	; (80082a4 <_lseek_r+0x20>)
 8008288:	4604      	mov	r4, r0
 800828a:	4608      	mov	r0, r1
 800828c:	4611      	mov	r1, r2
 800828e:	2200      	movs	r2, #0
 8008290:	602a      	str	r2, [r5, #0]
 8008292:	461a      	mov	r2, r3
 8008294:	f7f8 fe22 	bl	8000edc <_lseek>
 8008298:	1c43      	adds	r3, r0, #1
 800829a:	d102      	bne.n	80082a2 <_lseek_r+0x1e>
 800829c:	682b      	ldr	r3, [r5, #0]
 800829e:	b103      	cbz	r3, 80082a2 <_lseek_r+0x1e>
 80082a0:	6023      	str	r3, [r4, #0]
 80082a2:	bd38      	pop	{r3, r4, r5, pc}
 80082a4:	20004e04 	.word	0x20004e04

080082a8 <_read_r>:
 80082a8:	b538      	push	{r3, r4, r5, lr}
 80082aa:	4d07      	ldr	r5, [pc, #28]	; (80082c8 <_read_r+0x20>)
 80082ac:	4604      	mov	r4, r0
 80082ae:	4608      	mov	r0, r1
 80082b0:	4611      	mov	r1, r2
 80082b2:	2200      	movs	r2, #0
 80082b4:	602a      	str	r2, [r5, #0]
 80082b6:	461a      	mov	r2, r3
 80082b8:	f7f8 fdb0 	bl	8000e1c <_read>
 80082bc:	1c43      	adds	r3, r0, #1
 80082be:	d102      	bne.n	80082c6 <_read_r+0x1e>
 80082c0:	682b      	ldr	r3, [r5, #0]
 80082c2:	b103      	cbz	r3, 80082c6 <_read_r+0x1e>
 80082c4:	6023      	str	r3, [r4, #0]
 80082c6:	bd38      	pop	{r3, r4, r5, pc}
 80082c8:	20004e04 	.word	0x20004e04

080082cc <_write_r>:
 80082cc:	b538      	push	{r3, r4, r5, lr}
 80082ce:	4d07      	ldr	r5, [pc, #28]	; (80082ec <_write_r+0x20>)
 80082d0:	4604      	mov	r4, r0
 80082d2:	4608      	mov	r0, r1
 80082d4:	4611      	mov	r1, r2
 80082d6:	2200      	movs	r2, #0
 80082d8:	602a      	str	r2, [r5, #0]
 80082da:	461a      	mov	r2, r3
 80082dc:	f7f8 fdbb 	bl	8000e56 <_write>
 80082e0:	1c43      	adds	r3, r0, #1
 80082e2:	d102      	bne.n	80082ea <_write_r+0x1e>
 80082e4:	682b      	ldr	r3, [r5, #0]
 80082e6:	b103      	cbz	r3, 80082ea <_write_r+0x1e>
 80082e8:	6023      	str	r3, [r4, #0]
 80082ea:	bd38      	pop	{r3, r4, r5, pc}
 80082ec:	20004e04 	.word	0x20004e04

080082f0 <__errno>:
 80082f0:	4b01      	ldr	r3, [pc, #4]	; (80082f8 <__errno+0x8>)
 80082f2:	6818      	ldr	r0, [r3, #0]
 80082f4:	4770      	bx	lr
 80082f6:	bf00      	nop
 80082f8:	200000cc 	.word	0x200000cc

080082fc <__libc_init_array>:
 80082fc:	b570      	push	{r4, r5, r6, lr}
 80082fe:	4d0d      	ldr	r5, [pc, #52]	; (8008334 <__libc_init_array+0x38>)
 8008300:	4c0d      	ldr	r4, [pc, #52]	; (8008338 <__libc_init_array+0x3c>)
 8008302:	1b64      	subs	r4, r4, r5
 8008304:	10a4      	asrs	r4, r4, #2
 8008306:	2600      	movs	r6, #0
 8008308:	42a6      	cmp	r6, r4
 800830a:	d109      	bne.n	8008320 <__libc_init_array+0x24>
 800830c:	4d0b      	ldr	r5, [pc, #44]	; (800833c <__libc_init_array+0x40>)
 800830e:	4c0c      	ldr	r4, [pc, #48]	; (8008340 <__libc_init_array+0x44>)
 8008310:	f000 fd6a 	bl	8008de8 <_init>
 8008314:	1b64      	subs	r4, r4, r5
 8008316:	10a4      	asrs	r4, r4, #2
 8008318:	2600      	movs	r6, #0
 800831a:	42a6      	cmp	r6, r4
 800831c:	d105      	bne.n	800832a <__libc_init_array+0x2e>
 800831e:	bd70      	pop	{r4, r5, r6, pc}
 8008320:	f855 3b04 	ldr.w	r3, [r5], #4
 8008324:	4798      	blx	r3
 8008326:	3601      	adds	r6, #1
 8008328:	e7ee      	b.n	8008308 <__libc_init_array+0xc>
 800832a:	f855 3b04 	ldr.w	r3, [r5], #4
 800832e:	4798      	blx	r3
 8008330:	3601      	adds	r6, #1
 8008332:	e7f2      	b.n	800831a <__libc_init_array+0x1e>
 8008334:	0800915c 	.word	0x0800915c
 8008338:	0800915c 	.word	0x0800915c
 800833c:	0800915c 	.word	0x0800915c
 8008340:	08009160 	.word	0x08009160

08008344 <__retarget_lock_init_recursive>:
 8008344:	4770      	bx	lr

08008346 <__retarget_lock_acquire_recursive>:
 8008346:	4770      	bx	lr

08008348 <__retarget_lock_release_recursive>:
 8008348:	4770      	bx	lr

0800834a <memcpy>:
 800834a:	440a      	add	r2, r1
 800834c:	4291      	cmp	r1, r2
 800834e:	f100 33ff 	add.w	r3, r0, #4294967295
 8008352:	d100      	bne.n	8008356 <memcpy+0xc>
 8008354:	4770      	bx	lr
 8008356:	b510      	push	{r4, lr}
 8008358:	f811 4b01 	ldrb.w	r4, [r1], #1
 800835c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008360:	4291      	cmp	r1, r2
 8008362:	d1f9      	bne.n	8008358 <memcpy+0xe>
 8008364:	bd10      	pop	{r4, pc}

08008366 <abort>:
 8008366:	b508      	push	{r3, lr}
 8008368:	2006      	movs	r0, #6
 800836a:	f000 fc8d 	bl	8008c88 <raise>
 800836e:	2001      	movs	r0, #1
 8008370:	f7f8 fd4a 	bl	8000e08 <_exit>

08008374 <_free_r>:
 8008374:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008376:	2900      	cmp	r1, #0
 8008378:	d044      	beq.n	8008404 <_free_r+0x90>
 800837a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800837e:	9001      	str	r0, [sp, #4]
 8008380:	2b00      	cmp	r3, #0
 8008382:	f1a1 0404 	sub.w	r4, r1, #4
 8008386:	bfb8      	it	lt
 8008388:	18e4      	addlt	r4, r4, r3
 800838a:	f000 f8df 	bl	800854c <__malloc_lock>
 800838e:	4a1e      	ldr	r2, [pc, #120]	; (8008408 <_free_r+0x94>)
 8008390:	9801      	ldr	r0, [sp, #4]
 8008392:	6813      	ldr	r3, [r2, #0]
 8008394:	b933      	cbnz	r3, 80083a4 <_free_r+0x30>
 8008396:	6063      	str	r3, [r4, #4]
 8008398:	6014      	str	r4, [r2, #0]
 800839a:	b003      	add	sp, #12
 800839c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80083a0:	f000 b8da 	b.w	8008558 <__malloc_unlock>
 80083a4:	42a3      	cmp	r3, r4
 80083a6:	d908      	bls.n	80083ba <_free_r+0x46>
 80083a8:	6825      	ldr	r5, [r4, #0]
 80083aa:	1961      	adds	r1, r4, r5
 80083ac:	428b      	cmp	r3, r1
 80083ae:	bf01      	itttt	eq
 80083b0:	6819      	ldreq	r1, [r3, #0]
 80083b2:	685b      	ldreq	r3, [r3, #4]
 80083b4:	1949      	addeq	r1, r1, r5
 80083b6:	6021      	streq	r1, [r4, #0]
 80083b8:	e7ed      	b.n	8008396 <_free_r+0x22>
 80083ba:	461a      	mov	r2, r3
 80083bc:	685b      	ldr	r3, [r3, #4]
 80083be:	b10b      	cbz	r3, 80083c4 <_free_r+0x50>
 80083c0:	42a3      	cmp	r3, r4
 80083c2:	d9fa      	bls.n	80083ba <_free_r+0x46>
 80083c4:	6811      	ldr	r1, [r2, #0]
 80083c6:	1855      	adds	r5, r2, r1
 80083c8:	42a5      	cmp	r5, r4
 80083ca:	d10b      	bne.n	80083e4 <_free_r+0x70>
 80083cc:	6824      	ldr	r4, [r4, #0]
 80083ce:	4421      	add	r1, r4
 80083d0:	1854      	adds	r4, r2, r1
 80083d2:	42a3      	cmp	r3, r4
 80083d4:	6011      	str	r1, [r2, #0]
 80083d6:	d1e0      	bne.n	800839a <_free_r+0x26>
 80083d8:	681c      	ldr	r4, [r3, #0]
 80083da:	685b      	ldr	r3, [r3, #4]
 80083dc:	6053      	str	r3, [r2, #4]
 80083de:	440c      	add	r4, r1
 80083e0:	6014      	str	r4, [r2, #0]
 80083e2:	e7da      	b.n	800839a <_free_r+0x26>
 80083e4:	d902      	bls.n	80083ec <_free_r+0x78>
 80083e6:	230c      	movs	r3, #12
 80083e8:	6003      	str	r3, [r0, #0]
 80083ea:	e7d6      	b.n	800839a <_free_r+0x26>
 80083ec:	6825      	ldr	r5, [r4, #0]
 80083ee:	1961      	adds	r1, r4, r5
 80083f0:	428b      	cmp	r3, r1
 80083f2:	bf04      	itt	eq
 80083f4:	6819      	ldreq	r1, [r3, #0]
 80083f6:	685b      	ldreq	r3, [r3, #4]
 80083f8:	6063      	str	r3, [r4, #4]
 80083fa:	bf04      	itt	eq
 80083fc:	1949      	addeq	r1, r1, r5
 80083fe:	6021      	streq	r1, [r4, #0]
 8008400:	6054      	str	r4, [r2, #4]
 8008402:	e7ca      	b.n	800839a <_free_r+0x26>
 8008404:	b003      	add	sp, #12
 8008406:	bd30      	pop	{r4, r5, pc}
 8008408:	20004e0c 	.word	0x20004e0c

0800840c <sbrk_aligned>:
 800840c:	b570      	push	{r4, r5, r6, lr}
 800840e:	4e0e      	ldr	r6, [pc, #56]	; (8008448 <sbrk_aligned+0x3c>)
 8008410:	460c      	mov	r4, r1
 8008412:	6831      	ldr	r1, [r6, #0]
 8008414:	4605      	mov	r5, r0
 8008416:	b911      	cbnz	r1, 800841e <sbrk_aligned+0x12>
 8008418:	f000 fc52 	bl	8008cc0 <_sbrk_r>
 800841c:	6030      	str	r0, [r6, #0]
 800841e:	4621      	mov	r1, r4
 8008420:	4628      	mov	r0, r5
 8008422:	f000 fc4d 	bl	8008cc0 <_sbrk_r>
 8008426:	1c43      	adds	r3, r0, #1
 8008428:	d00a      	beq.n	8008440 <sbrk_aligned+0x34>
 800842a:	1cc4      	adds	r4, r0, #3
 800842c:	f024 0403 	bic.w	r4, r4, #3
 8008430:	42a0      	cmp	r0, r4
 8008432:	d007      	beq.n	8008444 <sbrk_aligned+0x38>
 8008434:	1a21      	subs	r1, r4, r0
 8008436:	4628      	mov	r0, r5
 8008438:	f000 fc42 	bl	8008cc0 <_sbrk_r>
 800843c:	3001      	adds	r0, #1
 800843e:	d101      	bne.n	8008444 <sbrk_aligned+0x38>
 8008440:	f04f 34ff 	mov.w	r4, #4294967295
 8008444:	4620      	mov	r0, r4
 8008446:	bd70      	pop	{r4, r5, r6, pc}
 8008448:	20004e10 	.word	0x20004e10

0800844c <_malloc_r>:
 800844c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008450:	1ccd      	adds	r5, r1, #3
 8008452:	f025 0503 	bic.w	r5, r5, #3
 8008456:	3508      	adds	r5, #8
 8008458:	2d0c      	cmp	r5, #12
 800845a:	bf38      	it	cc
 800845c:	250c      	movcc	r5, #12
 800845e:	2d00      	cmp	r5, #0
 8008460:	4607      	mov	r7, r0
 8008462:	db01      	blt.n	8008468 <_malloc_r+0x1c>
 8008464:	42a9      	cmp	r1, r5
 8008466:	d905      	bls.n	8008474 <_malloc_r+0x28>
 8008468:	230c      	movs	r3, #12
 800846a:	603b      	str	r3, [r7, #0]
 800846c:	2600      	movs	r6, #0
 800846e:	4630      	mov	r0, r6
 8008470:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008474:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008548 <_malloc_r+0xfc>
 8008478:	f000 f868 	bl	800854c <__malloc_lock>
 800847c:	f8d8 3000 	ldr.w	r3, [r8]
 8008480:	461c      	mov	r4, r3
 8008482:	bb5c      	cbnz	r4, 80084dc <_malloc_r+0x90>
 8008484:	4629      	mov	r1, r5
 8008486:	4638      	mov	r0, r7
 8008488:	f7ff ffc0 	bl	800840c <sbrk_aligned>
 800848c:	1c43      	adds	r3, r0, #1
 800848e:	4604      	mov	r4, r0
 8008490:	d155      	bne.n	800853e <_malloc_r+0xf2>
 8008492:	f8d8 4000 	ldr.w	r4, [r8]
 8008496:	4626      	mov	r6, r4
 8008498:	2e00      	cmp	r6, #0
 800849a:	d145      	bne.n	8008528 <_malloc_r+0xdc>
 800849c:	2c00      	cmp	r4, #0
 800849e:	d048      	beq.n	8008532 <_malloc_r+0xe6>
 80084a0:	6823      	ldr	r3, [r4, #0]
 80084a2:	4631      	mov	r1, r6
 80084a4:	4638      	mov	r0, r7
 80084a6:	eb04 0903 	add.w	r9, r4, r3
 80084aa:	f000 fc09 	bl	8008cc0 <_sbrk_r>
 80084ae:	4581      	cmp	r9, r0
 80084b0:	d13f      	bne.n	8008532 <_malloc_r+0xe6>
 80084b2:	6821      	ldr	r1, [r4, #0]
 80084b4:	1a6d      	subs	r5, r5, r1
 80084b6:	4629      	mov	r1, r5
 80084b8:	4638      	mov	r0, r7
 80084ba:	f7ff ffa7 	bl	800840c <sbrk_aligned>
 80084be:	3001      	adds	r0, #1
 80084c0:	d037      	beq.n	8008532 <_malloc_r+0xe6>
 80084c2:	6823      	ldr	r3, [r4, #0]
 80084c4:	442b      	add	r3, r5
 80084c6:	6023      	str	r3, [r4, #0]
 80084c8:	f8d8 3000 	ldr.w	r3, [r8]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d038      	beq.n	8008542 <_malloc_r+0xf6>
 80084d0:	685a      	ldr	r2, [r3, #4]
 80084d2:	42a2      	cmp	r2, r4
 80084d4:	d12b      	bne.n	800852e <_malloc_r+0xe2>
 80084d6:	2200      	movs	r2, #0
 80084d8:	605a      	str	r2, [r3, #4]
 80084da:	e00f      	b.n	80084fc <_malloc_r+0xb0>
 80084dc:	6822      	ldr	r2, [r4, #0]
 80084de:	1b52      	subs	r2, r2, r5
 80084e0:	d41f      	bmi.n	8008522 <_malloc_r+0xd6>
 80084e2:	2a0b      	cmp	r2, #11
 80084e4:	d917      	bls.n	8008516 <_malloc_r+0xca>
 80084e6:	1961      	adds	r1, r4, r5
 80084e8:	42a3      	cmp	r3, r4
 80084ea:	6025      	str	r5, [r4, #0]
 80084ec:	bf18      	it	ne
 80084ee:	6059      	strne	r1, [r3, #4]
 80084f0:	6863      	ldr	r3, [r4, #4]
 80084f2:	bf08      	it	eq
 80084f4:	f8c8 1000 	streq.w	r1, [r8]
 80084f8:	5162      	str	r2, [r4, r5]
 80084fa:	604b      	str	r3, [r1, #4]
 80084fc:	4638      	mov	r0, r7
 80084fe:	f104 060b 	add.w	r6, r4, #11
 8008502:	f000 f829 	bl	8008558 <__malloc_unlock>
 8008506:	f026 0607 	bic.w	r6, r6, #7
 800850a:	1d23      	adds	r3, r4, #4
 800850c:	1af2      	subs	r2, r6, r3
 800850e:	d0ae      	beq.n	800846e <_malloc_r+0x22>
 8008510:	1b9b      	subs	r3, r3, r6
 8008512:	50a3      	str	r3, [r4, r2]
 8008514:	e7ab      	b.n	800846e <_malloc_r+0x22>
 8008516:	42a3      	cmp	r3, r4
 8008518:	6862      	ldr	r2, [r4, #4]
 800851a:	d1dd      	bne.n	80084d8 <_malloc_r+0x8c>
 800851c:	f8c8 2000 	str.w	r2, [r8]
 8008520:	e7ec      	b.n	80084fc <_malloc_r+0xb0>
 8008522:	4623      	mov	r3, r4
 8008524:	6864      	ldr	r4, [r4, #4]
 8008526:	e7ac      	b.n	8008482 <_malloc_r+0x36>
 8008528:	4634      	mov	r4, r6
 800852a:	6876      	ldr	r6, [r6, #4]
 800852c:	e7b4      	b.n	8008498 <_malloc_r+0x4c>
 800852e:	4613      	mov	r3, r2
 8008530:	e7cc      	b.n	80084cc <_malloc_r+0x80>
 8008532:	230c      	movs	r3, #12
 8008534:	603b      	str	r3, [r7, #0]
 8008536:	4638      	mov	r0, r7
 8008538:	f000 f80e 	bl	8008558 <__malloc_unlock>
 800853c:	e797      	b.n	800846e <_malloc_r+0x22>
 800853e:	6025      	str	r5, [r4, #0]
 8008540:	e7dc      	b.n	80084fc <_malloc_r+0xb0>
 8008542:	605b      	str	r3, [r3, #4]
 8008544:	deff      	udf	#255	; 0xff
 8008546:	bf00      	nop
 8008548:	20004e0c 	.word	0x20004e0c

0800854c <__malloc_lock>:
 800854c:	4801      	ldr	r0, [pc, #4]	; (8008554 <__malloc_lock+0x8>)
 800854e:	f7ff befa 	b.w	8008346 <__retarget_lock_acquire_recursive>
 8008552:	bf00      	nop
 8008554:	20004e08 	.word	0x20004e08

08008558 <__malloc_unlock>:
 8008558:	4801      	ldr	r0, [pc, #4]	; (8008560 <__malloc_unlock+0x8>)
 800855a:	f7ff bef5 	b.w	8008348 <__retarget_lock_release_recursive>
 800855e:	bf00      	nop
 8008560:	20004e08 	.word	0x20004e08

08008564 <__sfputc_r>:
 8008564:	6893      	ldr	r3, [r2, #8]
 8008566:	3b01      	subs	r3, #1
 8008568:	2b00      	cmp	r3, #0
 800856a:	b410      	push	{r4}
 800856c:	6093      	str	r3, [r2, #8]
 800856e:	da08      	bge.n	8008582 <__sfputc_r+0x1e>
 8008570:	6994      	ldr	r4, [r2, #24]
 8008572:	42a3      	cmp	r3, r4
 8008574:	db01      	blt.n	800857a <__sfputc_r+0x16>
 8008576:	290a      	cmp	r1, #10
 8008578:	d103      	bne.n	8008582 <__sfputc_r+0x1e>
 800857a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800857e:	f000 bac5 	b.w	8008b0c <__swbuf_r>
 8008582:	6813      	ldr	r3, [r2, #0]
 8008584:	1c58      	adds	r0, r3, #1
 8008586:	6010      	str	r0, [r2, #0]
 8008588:	7019      	strb	r1, [r3, #0]
 800858a:	4608      	mov	r0, r1
 800858c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008590:	4770      	bx	lr

08008592 <__sfputs_r>:
 8008592:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008594:	4606      	mov	r6, r0
 8008596:	460f      	mov	r7, r1
 8008598:	4614      	mov	r4, r2
 800859a:	18d5      	adds	r5, r2, r3
 800859c:	42ac      	cmp	r4, r5
 800859e:	d101      	bne.n	80085a4 <__sfputs_r+0x12>
 80085a0:	2000      	movs	r0, #0
 80085a2:	e007      	b.n	80085b4 <__sfputs_r+0x22>
 80085a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085a8:	463a      	mov	r2, r7
 80085aa:	4630      	mov	r0, r6
 80085ac:	f7ff ffda 	bl	8008564 <__sfputc_r>
 80085b0:	1c43      	adds	r3, r0, #1
 80085b2:	d1f3      	bne.n	800859c <__sfputs_r+0xa>
 80085b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080085b8 <_vfiprintf_r>:
 80085b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085bc:	460d      	mov	r5, r1
 80085be:	b09d      	sub	sp, #116	; 0x74
 80085c0:	4614      	mov	r4, r2
 80085c2:	4698      	mov	r8, r3
 80085c4:	4606      	mov	r6, r0
 80085c6:	b118      	cbz	r0, 80085d0 <_vfiprintf_r+0x18>
 80085c8:	6a03      	ldr	r3, [r0, #32]
 80085ca:	b90b      	cbnz	r3, 80085d0 <_vfiprintf_r+0x18>
 80085cc:	f7ff fd4e 	bl	800806c <__sinit>
 80085d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80085d2:	07d9      	lsls	r1, r3, #31
 80085d4:	d405      	bmi.n	80085e2 <_vfiprintf_r+0x2a>
 80085d6:	89ab      	ldrh	r3, [r5, #12]
 80085d8:	059a      	lsls	r2, r3, #22
 80085da:	d402      	bmi.n	80085e2 <_vfiprintf_r+0x2a>
 80085dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80085de:	f7ff feb2 	bl	8008346 <__retarget_lock_acquire_recursive>
 80085e2:	89ab      	ldrh	r3, [r5, #12]
 80085e4:	071b      	lsls	r3, r3, #28
 80085e6:	d501      	bpl.n	80085ec <_vfiprintf_r+0x34>
 80085e8:	692b      	ldr	r3, [r5, #16]
 80085ea:	b99b      	cbnz	r3, 8008614 <_vfiprintf_r+0x5c>
 80085ec:	4629      	mov	r1, r5
 80085ee:	4630      	mov	r0, r6
 80085f0:	f000 faca 	bl	8008b88 <__swsetup_r>
 80085f4:	b170      	cbz	r0, 8008614 <_vfiprintf_r+0x5c>
 80085f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80085f8:	07dc      	lsls	r4, r3, #31
 80085fa:	d504      	bpl.n	8008606 <_vfiprintf_r+0x4e>
 80085fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008600:	b01d      	add	sp, #116	; 0x74
 8008602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008606:	89ab      	ldrh	r3, [r5, #12]
 8008608:	0598      	lsls	r0, r3, #22
 800860a:	d4f7      	bmi.n	80085fc <_vfiprintf_r+0x44>
 800860c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800860e:	f7ff fe9b 	bl	8008348 <__retarget_lock_release_recursive>
 8008612:	e7f3      	b.n	80085fc <_vfiprintf_r+0x44>
 8008614:	2300      	movs	r3, #0
 8008616:	9309      	str	r3, [sp, #36]	; 0x24
 8008618:	2320      	movs	r3, #32
 800861a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800861e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008622:	2330      	movs	r3, #48	; 0x30
 8008624:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80087d8 <_vfiprintf_r+0x220>
 8008628:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800862c:	f04f 0901 	mov.w	r9, #1
 8008630:	4623      	mov	r3, r4
 8008632:	469a      	mov	sl, r3
 8008634:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008638:	b10a      	cbz	r2, 800863e <_vfiprintf_r+0x86>
 800863a:	2a25      	cmp	r2, #37	; 0x25
 800863c:	d1f9      	bne.n	8008632 <_vfiprintf_r+0x7a>
 800863e:	ebba 0b04 	subs.w	fp, sl, r4
 8008642:	d00b      	beq.n	800865c <_vfiprintf_r+0xa4>
 8008644:	465b      	mov	r3, fp
 8008646:	4622      	mov	r2, r4
 8008648:	4629      	mov	r1, r5
 800864a:	4630      	mov	r0, r6
 800864c:	f7ff ffa1 	bl	8008592 <__sfputs_r>
 8008650:	3001      	adds	r0, #1
 8008652:	f000 80a9 	beq.w	80087a8 <_vfiprintf_r+0x1f0>
 8008656:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008658:	445a      	add	r2, fp
 800865a:	9209      	str	r2, [sp, #36]	; 0x24
 800865c:	f89a 3000 	ldrb.w	r3, [sl]
 8008660:	2b00      	cmp	r3, #0
 8008662:	f000 80a1 	beq.w	80087a8 <_vfiprintf_r+0x1f0>
 8008666:	2300      	movs	r3, #0
 8008668:	f04f 32ff 	mov.w	r2, #4294967295
 800866c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008670:	f10a 0a01 	add.w	sl, sl, #1
 8008674:	9304      	str	r3, [sp, #16]
 8008676:	9307      	str	r3, [sp, #28]
 8008678:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800867c:	931a      	str	r3, [sp, #104]	; 0x68
 800867e:	4654      	mov	r4, sl
 8008680:	2205      	movs	r2, #5
 8008682:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008686:	4854      	ldr	r0, [pc, #336]	; (80087d8 <_vfiprintf_r+0x220>)
 8008688:	f7f7 fdc2 	bl	8000210 <memchr>
 800868c:	9a04      	ldr	r2, [sp, #16]
 800868e:	b9d8      	cbnz	r0, 80086c8 <_vfiprintf_r+0x110>
 8008690:	06d1      	lsls	r1, r2, #27
 8008692:	bf44      	itt	mi
 8008694:	2320      	movmi	r3, #32
 8008696:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800869a:	0713      	lsls	r3, r2, #28
 800869c:	bf44      	itt	mi
 800869e:	232b      	movmi	r3, #43	; 0x2b
 80086a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80086a4:	f89a 3000 	ldrb.w	r3, [sl]
 80086a8:	2b2a      	cmp	r3, #42	; 0x2a
 80086aa:	d015      	beq.n	80086d8 <_vfiprintf_r+0x120>
 80086ac:	9a07      	ldr	r2, [sp, #28]
 80086ae:	4654      	mov	r4, sl
 80086b0:	2000      	movs	r0, #0
 80086b2:	f04f 0c0a 	mov.w	ip, #10
 80086b6:	4621      	mov	r1, r4
 80086b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80086bc:	3b30      	subs	r3, #48	; 0x30
 80086be:	2b09      	cmp	r3, #9
 80086c0:	d94d      	bls.n	800875e <_vfiprintf_r+0x1a6>
 80086c2:	b1b0      	cbz	r0, 80086f2 <_vfiprintf_r+0x13a>
 80086c4:	9207      	str	r2, [sp, #28]
 80086c6:	e014      	b.n	80086f2 <_vfiprintf_r+0x13a>
 80086c8:	eba0 0308 	sub.w	r3, r0, r8
 80086cc:	fa09 f303 	lsl.w	r3, r9, r3
 80086d0:	4313      	orrs	r3, r2
 80086d2:	9304      	str	r3, [sp, #16]
 80086d4:	46a2      	mov	sl, r4
 80086d6:	e7d2      	b.n	800867e <_vfiprintf_r+0xc6>
 80086d8:	9b03      	ldr	r3, [sp, #12]
 80086da:	1d19      	adds	r1, r3, #4
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	9103      	str	r1, [sp, #12]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	bfbb      	ittet	lt
 80086e4:	425b      	neglt	r3, r3
 80086e6:	f042 0202 	orrlt.w	r2, r2, #2
 80086ea:	9307      	strge	r3, [sp, #28]
 80086ec:	9307      	strlt	r3, [sp, #28]
 80086ee:	bfb8      	it	lt
 80086f0:	9204      	strlt	r2, [sp, #16]
 80086f2:	7823      	ldrb	r3, [r4, #0]
 80086f4:	2b2e      	cmp	r3, #46	; 0x2e
 80086f6:	d10c      	bne.n	8008712 <_vfiprintf_r+0x15a>
 80086f8:	7863      	ldrb	r3, [r4, #1]
 80086fa:	2b2a      	cmp	r3, #42	; 0x2a
 80086fc:	d134      	bne.n	8008768 <_vfiprintf_r+0x1b0>
 80086fe:	9b03      	ldr	r3, [sp, #12]
 8008700:	1d1a      	adds	r2, r3, #4
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	9203      	str	r2, [sp, #12]
 8008706:	2b00      	cmp	r3, #0
 8008708:	bfb8      	it	lt
 800870a:	f04f 33ff 	movlt.w	r3, #4294967295
 800870e:	3402      	adds	r4, #2
 8008710:	9305      	str	r3, [sp, #20]
 8008712:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80087e8 <_vfiprintf_r+0x230>
 8008716:	7821      	ldrb	r1, [r4, #0]
 8008718:	2203      	movs	r2, #3
 800871a:	4650      	mov	r0, sl
 800871c:	f7f7 fd78 	bl	8000210 <memchr>
 8008720:	b138      	cbz	r0, 8008732 <_vfiprintf_r+0x17a>
 8008722:	9b04      	ldr	r3, [sp, #16]
 8008724:	eba0 000a 	sub.w	r0, r0, sl
 8008728:	2240      	movs	r2, #64	; 0x40
 800872a:	4082      	lsls	r2, r0
 800872c:	4313      	orrs	r3, r2
 800872e:	3401      	adds	r4, #1
 8008730:	9304      	str	r3, [sp, #16]
 8008732:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008736:	4829      	ldr	r0, [pc, #164]	; (80087dc <_vfiprintf_r+0x224>)
 8008738:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800873c:	2206      	movs	r2, #6
 800873e:	f7f7 fd67 	bl	8000210 <memchr>
 8008742:	2800      	cmp	r0, #0
 8008744:	d03f      	beq.n	80087c6 <_vfiprintf_r+0x20e>
 8008746:	4b26      	ldr	r3, [pc, #152]	; (80087e0 <_vfiprintf_r+0x228>)
 8008748:	bb1b      	cbnz	r3, 8008792 <_vfiprintf_r+0x1da>
 800874a:	9b03      	ldr	r3, [sp, #12]
 800874c:	3307      	adds	r3, #7
 800874e:	f023 0307 	bic.w	r3, r3, #7
 8008752:	3308      	adds	r3, #8
 8008754:	9303      	str	r3, [sp, #12]
 8008756:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008758:	443b      	add	r3, r7
 800875a:	9309      	str	r3, [sp, #36]	; 0x24
 800875c:	e768      	b.n	8008630 <_vfiprintf_r+0x78>
 800875e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008762:	460c      	mov	r4, r1
 8008764:	2001      	movs	r0, #1
 8008766:	e7a6      	b.n	80086b6 <_vfiprintf_r+0xfe>
 8008768:	2300      	movs	r3, #0
 800876a:	3401      	adds	r4, #1
 800876c:	9305      	str	r3, [sp, #20]
 800876e:	4619      	mov	r1, r3
 8008770:	f04f 0c0a 	mov.w	ip, #10
 8008774:	4620      	mov	r0, r4
 8008776:	f810 2b01 	ldrb.w	r2, [r0], #1
 800877a:	3a30      	subs	r2, #48	; 0x30
 800877c:	2a09      	cmp	r2, #9
 800877e:	d903      	bls.n	8008788 <_vfiprintf_r+0x1d0>
 8008780:	2b00      	cmp	r3, #0
 8008782:	d0c6      	beq.n	8008712 <_vfiprintf_r+0x15a>
 8008784:	9105      	str	r1, [sp, #20]
 8008786:	e7c4      	b.n	8008712 <_vfiprintf_r+0x15a>
 8008788:	fb0c 2101 	mla	r1, ip, r1, r2
 800878c:	4604      	mov	r4, r0
 800878e:	2301      	movs	r3, #1
 8008790:	e7f0      	b.n	8008774 <_vfiprintf_r+0x1bc>
 8008792:	ab03      	add	r3, sp, #12
 8008794:	9300      	str	r3, [sp, #0]
 8008796:	462a      	mov	r2, r5
 8008798:	4b12      	ldr	r3, [pc, #72]	; (80087e4 <_vfiprintf_r+0x22c>)
 800879a:	a904      	add	r1, sp, #16
 800879c:	4630      	mov	r0, r6
 800879e:	f3af 8000 	nop.w
 80087a2:	4607      	mov	r7, r0
 80087a4:	1c78      	adds	r0, r7, #1
 80087a6:	d1d6      	bne.n	8008756 <_vfiprintf_r+0x19e>
 80087a8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80087aa:	07d9      	lsls	r1, r3, #31
 80087ac:	d405      	bmi.n	80087ba <_vfiprintf_r+0x202>
 80087ae:	89ab      	ldrh	r3, [r5, #12]
 80087b0:	059a      	lsls	r2, r3, #22
 80087b2:	d402      	bmi.n	80087ba <_vfiprintf_r+0x202>
 80087b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80087b6:	f7ff fdc7 	bl	8008348 <__retarget_lock_release_recursive>
 80087ba:	89ab      	ldrh	r3, [r5, #12]
 80087bc:	065b      	lsls	r3, r3, #25
 80087be:	f53f af1d 	bmi.w	80085fc <_vfiprintf_r+0x44>
 80087c2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80087c4:	e71c      	b.n	8008600 <_vfiprintf_r+0x48>
 80087c6:	ab03      	add	r3, sp, #12
 80087c8:	9300      	str	r3, [sp, #0]
 80087ca:	462a      	mov	r2, r5
 80087cc:	4b05      	ldr	r3, [pc, #20]	; (80087e4 <_vfiprintf_r+0x22c>)
 80087ce:	a904      	add	r1, sp, #16
 80087d0:	4630      	mov	r0, r6
 80087d2:	f000 f879 	bl	80088c8 <_printf_i>
 80087d6:	e7e4      	b.n	80087a2 <_vfiprintf_r+0x1ea>
 80087d8:	0800911f 	.word	0x0800911f
 80087dc:	08009129 	.word	0x08009129
 80087e0:	00000000 	.word	0x00000000
 80087e4:	08008593 	.word	0x08008593
 80087e8:	08009125 	.word	0x08009125

080087ec <_printf_common>:
 80087ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087f0:	4616      	mov	r6, r2
 80087f2:	4699      	mov	r9, r3
 80087f4:	688a      	ldr	r2, [r1, #8]
 80087f6:	690b      	ldr	r3, [r1, #16]
 80087f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80087fc:	4293      	cmp	r3, r2
 80087fe:	bfb8      	it	lt
 8008800:	4613      	movlt	r3, r2
 8008802:	6033      	str	r3, [r6, #0]
 8008804:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008808:	4607      	mov	r7, r0
 800880a:	460c      	mov	r4, r1
 800880c:	b10a      	cbz	r2, 8008812 <_printf_common+0x26>
 800880e:	3301      	adds	r3, #1
 8008810:	6033      	str	r3, [r6, #0]
 8008812:	6823      	ldr	r3, [r4, #0]
 8008814:	0699      	lsls	r1, r3, #26
 8008816:	bf42      	ittt	mi
 8008818:	6833      	ldrmi	r3, [r6, #0]
 800881a:	3302      	addmi	r3, #2
 800881c:	6033      	strmi	r3, [r6, #0]
 800881e:	6825      	ldr	r5, [r4, #0]
 8008820:	f015 0506 	ands.w	r5, r5, #6
 8008824:	d106      	bne.n	8008834 <_printf_common+0x48>
 8008826:	f104 0a19 	add.w	sl, r4, #25
 800882a:	68e3      	ldr	r3, [r4, #12]
 800882c:	6832      	ldr	r2, [r6, #0]
 800882e:	1a9b      	subs	r3, r3, r2
 8008830:	42ab      	cmp	r3, r5
 8008832:	dc26      	bgt.n	8008882 <_printf_common+0x96>
 8008834:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008838:	1e13      	subs	r3, r2, #0
 800883a:	6822      	ldr	r2, [r4, #0]
 800883c:	bf18      	it	ne
 800883e:	2301      	movne	r3, #1
 8008840:	0692      	lsls	r2, r2, #26
 8008842:	d42b      	bmi.n	800889c <_printf_common+0xb0>
 8008844:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008848:	4649      	mov	r1, r9
 800884a:	4638      	mov	r0, r7
 800884c:	47c0      	blx	r8
 800884e:	3001      	adds	r0, #1
 8008850:	d01e      	beq.n	8008890 <_printf_common+0xa4>
 8008852:	6823      	ldr	r3, [r4, #0]
 8008854:	6922      	ldr	r2, [r4, #16]
 8008856:	f003 0306 	and.w	r3, r3, #6
 800885a:	2b04      	cmp	r3, #4
 800885c:	bf02      	ittt	eq
 800885e:	68e5      	ldreq	r5, [r4, #12]
 8008860:	6833      	ldreq	r3, [r6, #0]
 8008862:	1aed      	subeq	r5, r5, r3
 8008864:	68a3      	ldr	r3, [r4, #8]
 8008866:	bf0c      	ite	eq
 8008868:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800886c:	2500      	movne	r5, #0
 800886e:	4293      	cmp	r3, r2
 8008870:	bfc4      	itt	gt
 8008872:	1a9b      	subgt	r3, r3, r2
 8008874:	18ed      	addgt	r5, r5, r3
 8008876:	2600      	movs	r6, #0
 8008878:	341a      	adds	r4, #26
 800887a:	42b5      	cmp	r5, r6
 800887c:	d11a      	bne.n	80088b4 <_printf_common+0xc8>
 800887e:	2000      	movs	r0, #0
 8008880:	e008      	b.n	8008894 <_printf_common+0xa8>
 8008882:	2301      	movs	r3, #1
 8008884:	4652      	mov	r2, sl
 8008886:	4649      	mov	r1, r9
 8008888:	4638      	mov	r0, r7
 800888a:	47c0      	blx	r8
 800888c:	3001      	adds	r0, #1
 800888e:	d103      	bne.n	8008898 <_printf_common+0xac>
 8008890:	f04f 30ff 	mov.w	r0, #4294967295
 8008894:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008898:	3501      	adds	r5, #1
 800889a:	e7c6      	b.n	800882a <_printf_common+0x3e>
 800889c:	18e1      	adds	r1, r4, r3
 800889e:	1c5a      	adds	r2, r3, #1
 80088a0:	2030      	movs	r0, #48	; 0x30
 80088a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80088a6:	4422      	add	r2, r4
 80088a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80088ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80088b0:	3302      	adds	r3, #2
 80088b2:	e7c7      	b.n	8008844 <_printf_common+0x58>
 80088b4:	2301      	movs	r3, #1
 80088b6:	4622      	mov	r2, r4
 80088b8:	4649      	mov	r1, r9
 80088ba:	4638      	mov	r0, r7
 80088bc:	47c0      	blx	r8
 80088be:	3001      	adds	r0, #1
 80088c0:	d0e6      	beq.n	8008890 <_printf_common+0xa4>
 80088c2:	3601      	adds	r6, #1
 80088c4:	e7d9      	b.n	800887a <_printf_common+0x8e>
	...

080088c8 <_printf_i>:
 80088c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80088cc:	7e0f      	ldrb	r7, [r1, #24]
 80088ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80088d0:	2f78      	cmp	r7, #120	; 0x78
 80088d2:	4691      	mov	r9, r2
 80088d4:	4680      	mov	r8, r0
 80088d6:	460c      	mov	r4, r1
 80088d8:	469a      	mov	sl, r3
 80088da:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80088de:	d807      	bhi.n	80088f0 <_printf_i+0x28>
 80088e0:	2f62      	cmp	r7, #98	; 0x62
 80088e2:	d80a      	bhi.n	80088fa <_printf_i+0x32>
 80088e4:	2f00      	cmp	r7, #0
 80088e6:	f000 80d4 	beq.w	8008a92 <_printf_i+0x1ca>
 80088ea:	2f58      	cmp	r7, #88	; 0x58
 80088ec:	f000 80c0 	beq.w	8008a70 <_printf_i+0x1a8>
 80088f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80088f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80088f8:	e03a      	b.n	8008970 <_printf_i+0xa8>
 80088fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80088fe:	2b15      	cmp	r3, #21
 8008900:	d8f6      	bhi.n	80088f0 <_printf_i+0x28>
 8008902:	a101      	add	r1, pc, #4	; (adr r1, 8008908 <_printf_i+0x40>)
 8008904:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008908:	08008961 	.word	0x08008961
 800890c:	08008975 	.word	0x08008975
 8008910:	080088f1 	.word	0x080088f1
 8008914:	080088f1 	.word	0x080088f1
 8008918:	080088f1 	.word	0x080088f1
 800891c:	080088f1 	.word	0x080088f1
 8008920:	08008975 	.word	0x08008975
 8008924:	080088f1 	.word	0x080088f1
 8008928:	080088f1 	.word	0x080088f1
 800892c:	080088f1 	.word	0x080088f1
 8008930:	080088f1 	.word	0x080088f1
 8008934:	08008a79 	.word	0x08008a79
 8008938:	080089a1 	.word	0x080089a1
 800893c:	08008a33 	.word	0x08008a33
 8008940:	080088f1 	.word	0x080088f1
 8008944:	080088f1 	.word	0x080088f1
 8008948:	08008a9b 	.word	0x08008a9b
 800894c:	080088f1 	.word	0x080088f1
 8008950:	080089a1 	.word	0x080089a1
 8008954:	080088f1 	.word	0x080088f1
 8008958:	080088f1 	.word	0x080088f1
 800895c:	08008a3b 	.word	0x08008a3b
 8008960:	682b      	ldr	r3, [r5, #0]
 8008962:	1d1a      	adds	r2, r3, #4
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	602a      	str	r2, [r5, #0]
 8008968:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800896c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008970:	2301      	movs	r3, #1
 8008972:	e09f      	b.n	8008ab4 <_printf_i+0x1ec>
 8008974:	6820      	ldr	r0, [r4, #0]
 8008976:	682b      	ldr	r3, [r5, #0]
 8008978:	0607      	lsls	r7, r0, #24
 800897a:	f103 0104 	add.w	r1, r3, #4
 800897e:	6029      	str	r1, [r5, #0]
 8008980:	d501      	bpl.n	8008986 <_printf_i+0xbe>
 8008982:	681e      	ldr	r6, [r3, #0]
 8008984:	e003      	b.n	800898e <_printf_i+0xc6>
 8008986:	0646      	lsls	r6, r0, #25
 8008988:	d5fb      	bpl.n	8008982 <_printf_i+0xba>
 800898a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800898e:	2e00      	cmp	r6, #0
 8008990:	da03      	bge.n	800899a <_printf_i+0xd2>
 8008992:	232d      	movs	r3, #45	; 0x2d
 8008994:	4276      	negs	r6, r6
 8008996:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800899a:	485a      	ldr	r0, [pc, #360]	; (8008b04 <_printf_i+0x23c>)
 800899c:	230a      	movs	r3, #10
 800899e:	e012      	b.n	80089c6 <_printf_i+0xfe>
 80089a0:	682b      	ldr	r3, [r5, #0]
 80089a2:	6820      	ldr	r0, [r4, #0]
 80089a4:	1d19      	adds	r1, r3, #4
 80089a6:	6029      	str	r1, [r5, #0]
 80089a8:	0605      	lsls	r5, r0, #24
 80089aa:	d501      	bpl.n	80089b0 <_printf_i+0xe8>
 80089ac:	681e      	ldr	r6, [r3, #0]
 80089ae:	e002      	b.n	80089b6 <_printf_i+0xee>
 80089b0:	0641      	lsls	r1, r0, #25
 80089b2:	d5fb      	bpl.n	80089ac <_printf_i+0xe4>
 80089b4:	881e      	ldrh	r6, [r3, #0]
 80089b6:	4853      	ldr	r0, [pc, #332]	; (8008b04 <_printf_i+0x23c>)
 80089b8:	2f6f      	cmp	r7, #111	; 0x6f
 80089ba:	bf0c      	ite	eq
 80089bc:	2308      	moveq	r3, #8
 80089be:	230a      	movne	r3, #10
 80089c0:	2100      	movs	r1, #0
 80089c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80089c6:	6865      	ldr	r5, [r4, #4]
 80089c8:	60a5      	str	r5, [r4, #8]
 80089ca:	2d00      	cmp	r5, #0
 80089cc:	bfa2      	ittt	ge
 80089ce:	6821      	ldrge	r1, [r4, #0]
 80089d0:	f021 0104 	bicge.w	r1, r1, #4
 80089d4:	6021      	strge	r1, [r4, #0]
 80089d6:	b90e      	cbnz	r6, 80089dc <_printf_i+0x114>
 80089d8:	2d00      	cmp	r5, #0
 80089da:	d04b      	beq.n	8008a74 <_printf_i+0x1ac>
 80089dc:	4615      	mov	r5, r2
 80089de:	fbb6 f1f3 	udiv	r1, r6, r3
 80089e2:	fb03 6711 	mls	r7, r3, r1, r6
 80089e6:	5dc7      	ldrb	r7, [r0, r7]
 80089e8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80089ec:	4637      	mov	r7, r6
 80089ee:	42bb      	cmp	r3, r7
 80089f0:	460e      	mov	r6, r1
 80089f2:	d9f4      	bls.n	80089de <_printf_i+0x116>
 80089f4:	2b08      	cmp	r3, #8
 80089f6:	d10b      	bne.n	8008a10 <_printf_i+0x148>
 80089f8:	6823      	ldr	r3, [r4, #0]
 80089fa:	07de      	lsls	r6, r3, #31
 80089fc:	d508      	bpl.n	8008a10 <_printf_i+0x148>
 80089fe:	6923      	ldr	r3, [r4, #16]
 8008a00:	6861      	ldr	r1, [r4, #4]
 8008a02:	4299      	cmp	r1, r3
 8008a04:	bfde      	ittt	le
 8008a06:	2330      	movle	r3, #48	; 0x30
 8008a08:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008a0c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008a10:	1b52      	subs	r2, r2, r5
 8008a12:	6122      	str	r2, [r4, #16]
 8008a14:	f8cd a000 	str.w	sl, [sp]
 8008a18:	464b      	mov	r3, r9
 8008a1a:	aa03      	add	r2, sp, #12
 8008a1c:	4621      	mov	r1, r4
 8008a1e:	4640      	mov	r0, r8
 8008a20:	f7ff fee4 	bl	80087ec <_printf_common>
 8008a24:	3001      	adds	r0, #1
 8008a26:	d14a      	bne.n	8008abe <_printf_i+0x1f6>
 8008a28:	f04f 30ff 	mov.w	r0, #4294967295
 8008a2c:	b004      	add	sp, #16
 8008a2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a32:	6823      	ldr	r3, [r4, #0]
 8008a34:	f043 0320 	orr.w	r3, r3, #32
 8008a38:	6023      	str	r3, [r4, #0]
 8008a3a:	4833      	ldr	r0, [pc, #204]	; (8008b08 <_printf_i+0x240>)
 8008a3c:	2778      	movs	r7, #120	; 0x78
 8008a3e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008a42:	6823      	ldr	r3, [r4, #0]
 8008a44:	6829      	ldr	r1, [r5, #0]
 8008a46:	061f      	lsls	r7, r3, #24
 8008a48:	f851 6b04 	ldr.w	r6, [r1], #4
 8008a4c:	d402      	bmi.n	8008a54 <_printf_i+0x18c>
 8008a4e:	065f      	lsls	r7, r3, #25
 8008a50:	bf48      	it	mi
 8008a52:	b2b6      	uxthmi	r6, r6
 8008a54:	07df      	lsls	r7, r3, #31
 8008a56:	bf48      	it	mi
 8008a58:	f043 0320 	orrmi.w	r3, r3, #32
 8008a5c:	6029      	str	r1, [r5, #0]
 8008a5e:	bf48      	it	mi
 8008a60:	6023      	strmi	r3, [r4, #0]
 8008a62:	b91e      	cbnz	r6, 8008a6c <_printf_i+0x1a4>
 8008a64:	6823      	ldr	r3, [r4, #0]
 8008a66:	f023 0320 	bic.w	r3, r3, #32
 8008a6a:	6023      	str	r3, [r4, #0]
 8008a6c:	2310      	movs	r3, #16
 8008a6e:	e7a7      	b.n	80089c0 <_printf_i+0xf8>
 8008a70:	4824      	ldr	r0, [pc, #144]	; (8008b04 <_printf_i+0x23c>)
 8008a72:	e7e4      	b.n	8008a3e <_printf_i+0x176>
 8008a74:	4615      	mov	r5, r2
 8008a76:	e7bd      	b.n	80089f4 <_printf_i+0x12c>
 8008a78:	682b      	ldr	r3, [r5, #0]
 8008a7a:	6826      	ldr	r6, [r4, #0]
 8008a7c:	6961      	ldr	r1, [r4, #20]
 8008a7e:	1d18      	adds	r0, r3, #4
 8008a80:	6028      	str	r0, [r5, #0]
 8008a82:	0635      	lsls	r5, r6, #24
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	d501      	bpl.n	8008a8c <_printf_i+0x1c4>
 8008a88:	6019      	str	r1, [r3, #0]
 8008a8a:	e002      	b.n	8008a92 <_printf_i+0x1ca>
 8008a8c:	0670      	lsls	r0, r6, #25
 8008a8e:	d5fb      	bpl.n	8008a88 <_printf_i+0x1c0>
 8008a90:	8019      	strh	r1, [r3, #0]
 8008a92:	2300      	movs	r3, #0
 8008a94:	6123      	str	r3, [r4, #16]
 8008a96:	4615      	mov	r5, r2
 8008a98:	e7bc      	b.n	8008a14 <_printf_i+0x14c>
 8008a9a:	682b      	ldr	r3, [r5, #0]
 8008a9c:	1d1a      	adds	r2, r3, #4
 8008a9e:	602a      	str	r2, [r5, #0]
 8008aa0:	681d      	ldr	r5, [r3, #0]
 8008aa2:	6862      	ldr	r2, [r4, #4]
 8008aa4:	2100      	movs	r1, #0
 8008aa6:	4628      	mov	r0, r5
 8008aa8:	f7f7 fbb2 	bl	8000210 <memchr>
 8008aac:	b108      	cbz	r0, 8008ab2 <_printf_i+0x1ea>
 8008aae:	1b40      	subs	r0, r0, r5
 8008ab0:	6060      	str	r0, [r4, #4]
 8008ab2:	6863      	ldr	r3, [r4, #4]
 8008ab4:	6123      	str	r3, [r4, #16]
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008abc:	e7aa      	b.n	8008a14 <_printf_i+0x14c>
 8008abe:	6923      	ldr	r3, [r4, #16]
 8008ac0:	462a      	mov	r2, r5
 8008ac2:	4649      	mov	r1, r9
 8008ac4:	4640      	mov	r0, r8
 8008ac6:	47d0      	blx	sl
 8008ac8:	3001      	adds	r0, #1
 8008aca:	d0ad      	beq.n	8008a28 <_printf_i+0x160>
 8008acc:	6823      	ldr	r3, [r4, #0]
 8008ace:	079b      	lsls	r3, r3, #30
 8008ad0:	d413      	bmi.n	8008afa <_printf_i+0x232>
 8008ad2:	68e0      	ldr	r0, [r4, #12]
 8008ad4:	9b03      	ldr	r3, [sp, #12]
 8008ad6:	4298      	cmp	r0, r3
 8008ad8:	bfb8      	it	lt
 8008ada:	4618      	movlt	r0, r3
 8008adc:	e7a6      	b.n	8008a2c <_printf_i+0x164>
 8008ade:	2301      	movs	r3, #1
 8008ae0:	4632      	mov	r2, r6
 8008ae2:	4649      	mov	r1, r9
 8008ae4:	4640      	mov	r0, r8
 8008ae6:	47d0      	blx	sl
 8008ae8:	3001      	adds	r0, #1
 8008aea:	d09d      	beq.n	8008a28 <_printf_i+0x160>
 8008aec:	3501      	adds	r5, #1
 8008aee:	68e3      	ldr	r3, [r4, #12]
 8008af0:	9903      	ldr	r1, [sp, #12]
 8008af2:	1a5b      	subs	r3, r3, r1
 8008af4:	42ab      	cmp	r3, r5
 8008af6:	dcf2      	bgt.n	8008ade <_printf_i+0x216>
 8008af8:	e7eb      	b.n	8008ad2 <_printf_i+0x20a>
 8008afa:	2500      	movs	r5, #0
 8008afc:	f104 0619 	add.w	r6, r4, #25
 8008b00:	e7f5      	b.n	8008aee <_printf_i+0x226>
 8008b02:	bf00      	nop
 8008b04:	08009130 	.word	0x08009130
 8008b08:	08009141 	.word	0x08009141

08008b0c <__swbuf_r>:
 8008b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b0e:	460e      	mov	r6, r1
 8008b10:	4614      	mov	r4, r2
 8008b12:	4605      	mov	r5, r0
 8008b14:	b118      	cbz	r0, 8008b1e <__swbuf_r+0x12>
 8008b16:	6a03      	ldr	r3, [r0, #32]
 8008b18:	b90b      	cbnz	r3, 8008b1e <__swbuf_r+0x12>
 8008b1a:	f7ff faa7 	bl	800806c <__sinit>
 8008b1e:	69a3      	ldr	r3, [r4, #24]
 8008b20:	60a3      	str	r3, [r4, #8]
 8008b22:	89a3      	ldrh	r3, [r4, #12]
 8008b24:	071a      	lsls	r2, r3, #28
 8008b26:	d525      	bpl.n	8008b74 <__swbuf_r+0x68>
 8008b28:	6923      	ldr	r3, [r4, #16]
 8008b2a:	b31b      	cbz	r3, 8008b74 <__swbuf_r+0x68>
 8008b2c:	6823      	ldr	r3, [r4, #0]
 8008b2e:	6922      	ldr	r2, [r4, #16]
 8008b30:	1a98      	subs	r0, r3, r2
 8008b32:	6963      	ldr	r3, [r4, #20]
 8008b34:	b2f6      	uxtb	r6, r6
 8008b36:	4283      	cmp	r3, r0
 8008b38:	4637      	mov	r7, r6
 8008b3a:	dc04      	bgt.n	8008b46 <__swbuf_r+0x3a>
 8008b3c:	4621      	mov	r1, r4
 8008b3e:	4628      	mov	r0, r5
 8008b40:	f7ff f9cc 	bl	8007edc <_fflush_r>
 8008b44:	b9e0      	cbnz	r0, 8008b80 <__swbuf_r+0x74>
 8008b46:	68a3      	ldr	r3, [r4, #8]
 8008b48:	3b01      	subs	r3, #1
 8008b4a:	60a3      	str	r3, [r4, #8]
 8008b4c:	6823      	ldr	r3, [r4, #0]
 8008b4e:	1c5a      	adds	r2, r3, #1
 8008b50:	6022      	str	r2, [r4, #0]
 8008b52:	701e      	strb	r6, [r3, #0]
 8008b54:	6962      	ldr	r2, [r4, #20]
 8008b56:	1c43      	adds	r3, r0, #1
 8008b58:	429a      	cmp	r2, r3
 8008b5a:	d004      	beq.n	8008b66 <__swbuf_r+0x5a>
 8008b5c:	89a3      	ldrh	r3, [r4, #12]
 8008b5e:	07db      	lsls	r3, r3, #31
 8008b60:	d506      	bpl.n	8008b70 <__swbuf_r+0x64>
 8008b62:	2e0a      	cmp	r6, #10
 8008b64:	d104      	bne.n	8008b70 <__swbuf_r+0x64>
 8008b66:	4621      	mov	r1, r4
 8008b68:	4628      	mov	r0, r5
 8008b6a:	f7ff f9b7 	bl	8007edc <_fflush_r>
 8008b6e:	b938      	cbnz	r0, 8008b80 <__swbuf_r+0x74>
 8008b70:	4638      	mov	r0, r7
 8008b72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b74:	4621      	mov	r1, r4
 8008b76:	4628      	mov	r0, r5
 8008b78:	f000 f806 	bl	8008b88 <__swsetup_r>
 8008b7c:	2800      	cmp	r0, #0
 8008b7e:	d0d5      	beq.n	8008b2c <__swbuf_r+0x20>
 8008b80:	f04f 37ff 	mov.w	r7, #4294967295
 8008b84:	e7f4      	b.n	8008b70 <__swbuf_r+0x64>
	...

08008b88 <__swsetup_r>:
 8008b88:	b538      	push	{r3, r4, r5, lr}
 8008b8a:	4b2a      	ldr	r3, [pc, #168]	; (8008c34 <__swsetup_r+0xac>)
 8008b8c:	4605      	mov	r5, r0
 8008b8e:	6818      	ldr	r0, [r3, #0]
 8008b90:	460c      	mov	r4, r1
 8008b92:	b118      	cbz	r0, 8008b9c <__swsetup_r+0x14>
 8008b94:	6a03      	ldr	r3, [r0, #32]
 8008b96:	b90b      	cbnz	r3, 8008b9c <__swsetup_r+0x14>
 8008b98:	f7ff fa68 	bl	800806c <__sinit>
 8008b9c:	89a3      	ldrh	r3, [r4, #12]
 8008b9e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008ba2:	0718      	lsls	r0, r3, #28
 8008ba4:	d422      	bmi.n	8008bec <__swsetup_r+0x64>
 8008ba6:	06d9      	lsls	r1, r3, #27
 8008ba8:	d407      	bmi.n	8008bba <__swsetup_r+0x32>
 8008baa:	2309      	movs	r3, #9
 8008bac:	602b      	str	r3, [r5, #0]
 8008bae:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008bb2:	81a3      	strh	r3, [r4, #12]
 8008bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8008bb8:	e034      	b.n	8008c24 <__swsetup_r+0x9c>
 8008bba:	0758      	lsls	r0, r3, #29
 8008bbc:	d512      	bpl.n	8008be4 <__swsetup_r+0x5c>
 8008bbe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008bc0:	b141      	cbz	r1, 8008bd4 <__swsetup_r+0x4c>
 8008bc2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008bc6:	4299      	cmp	r1, r3
 8008bc8:	d002      	beq.n	8008bd0 <__swsetup_r+0x48>
 8008bca:	4628      	mov	r0, r5
 8008bcc:	f7ff fbd2 	bl	8008374 <_free_r>
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	6363      	str	r3, [r4, #52]	; 0x34
 8008bd4:	89a3      	ldrh	r3, [r4, #12]
 8008bd6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008bda:	81a3      	strh	r3, [r4, #12]
 8008bdc:	2300      	movs	r3, #0
 8008bde:	6063      	str	r3, [r4, #4]
 8008be0:	6923      	ldr	r3, [r4, #16]
 8008be2:	6023      	str	r3, [r4, #0]
 8008be4:	89a3      	ldrh	r3, [r4, #12]
 8008be6:	f043 0308 	orr.w	r3, r3, #8
 8008bea:	81a3      	strh	r3, [r4, #12]
 8008bec:	6923      	ldr	r3, [r4, #16]
 8008bee:	b94b      	cbnz	r3, 8008c04 <__swsetup_r+0x7c>
 8008bf0:	89a3      	ldrh	r3, [r4, #12]
 8008bf2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008bf6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008bfa:	d003      	beq.n	8008c04 <__swsetup_r+0x7c>
 8008bfc:	4621      	mov	r1, r4
 8008bfe:	4628      	mov	r0, r5
 8008c00:	f000 f894 	bl	8008d2c <__smakebuf_r>
 8008c04:	89a0      	ldrh	r0, [r4, #12]
 8008c06:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008c0a:	f010 0301 	ands.w	r3, r0, #1
 8008c0e:	d00a      	beq.n	8008c26 <__swsetup_r+0x9e>
 8008c10:	2300      	movs	r3, #0
 8008c12:	60a3      	str	r3, [r4, #8]
 8008c14:	6963      	ldr	r3, [r4, #20]
 8008c16:	425b      	negs	r3, r3
 8008c18:	61a3      	str	r3, [r4, #24]
 8008c1a:	6923      	ldr	r3, [r4, #16]
 8008c1c:	b943      	cbnz	r3, 8008c30 <__swsetup_r+0xa8>
 8008c1e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008c22:	d1c4      	bne.n	8008bae <__swsetup_r+0x26>
 8008c24:	bd38      	pop	{r3, r4, r5, pc}
 8008c26:	0781      	lsls	r1, r0, #30
 8008c28:	bf58      	it	pl
 8008c2a:	6963      	ldrpl	r3, [r4, #20]
 8008c2c:	60a3      	str	r3, [r4, #8]
 8008c2e:	e7f4      	b.n	8008c1a <__swsetup_r+0x92>
 8008c30:	2000      	movs	r0, #0
 8008c32:	e7f7      	b.n	8008c24 <__swsetup_r+0x9c>
 8008c34:	200000cc 	.word	0x200000cc

08008c38 <_raise_r>:
 8008c38:	291f      	cmp	r1, #31
 8008c3a:	b538      	push	{r3, r4, r5, lr}
 8008c3c:	4604      	mov	r4, r0
 8008c3e:	460d      	mov	r5, r1
 8008c40:	d904      	bls.n	8008c4c <_raise_r+0x14>
 8008c42:	2316      	movs	r3, #22
 8008c44:	6003      	str	r3, [r0, #0]
 8008c46:	f04f 30ff 	mov.w	r0, #4294967295
 8008c4a:	bd38      	pop	{r3, r4, r5, pc}
 8008c4c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008c4e:	b112      	cbz	r2, 8008c56 <_raise_r+0x1e>
 8008c50:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008c54:	b94b      	cbnz	r3, 8008c6a <_raise_r+0x32>
 8008c56:	4620      	mov	r0, r4
 8008c58:	f000 f830 	bl	8008cbc <_getpid_r>
 8008c5c:	462a      	mov	r2, r5
 8008c5e:	4601      	mov	r1, r0
 8008c60:	4620      	mov	r0, r4
 8008c62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c66:	f000 b817 	b.w	8008c98 <_kill_r>
 8008c6a:	2b01      	cmp	r3, #1
 8008c6c:	d00a      	beq.n	8008c84 <_raise_r+0x4c>
 8008c6e:	1c59      	adds	r1, r3, #1
 8008c70:	d103      	bne.n	8008c7a <_raise_r+0x42>
 8008c72:	2316      	movs	r3, #22
 8008c74:	6003      	str	r3, [r0, #0]
 8008c76:	2001      	movs	r0, #1
 8008c78:	e7e7      	b.n	8008c4a <_raise_r+0x12>
 8008c7a:	2400      	movs	r4, #0
 8008c7c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008c80:	4628      	mov	r0, r5
 8008c82:	4798      	blx	r3
 8008c84:	2000      	movs	r0, #0
 8008c86:	e7e0      	b.n	8008c4a <_raise_r+0x12>

08008c88 <raise>:
 8008c88:	4b02      	ldr	r3, [pc, #8]	; (8008c94 <raise+0xc>)
 8008c8a:	4601      	mov	r1, r0
 8008c8c:	6818      	ldr	r0, [r3, #0]
 8008c8e:	f7ff bfd3 	b.w	8008c38 <_raise_r>
 8008c92:	bf00      	nop
 8008c94:	200000cc 	.word	0x200000cc

08008c98 <_kill_r>:
 8008c98:	b538      	push	{r3, r4, r5, lr}
 8008c9a:	4d07      	ldr	r5, [pc, #28]	; (8008cb8 <_kill_r+0x20>)
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	4604      	mov	r4, r0
 8008ca0:	4608      	mov	r0, r1
 8008ca2:	4611      	mov	r1, r2
 8008ca4:	602b      	str	r3, [r5, #0]
 8008ca6:	f7f8 f89f 	bl	8000de8 <_kill>
 8008caa:	1c43      	adds	r3, r0, #1
 8008cac:	d102      	bne.n	8008cb4 <_kill_r+0x1c>
 8008cae:	682b      	ldr	r3, [r5, #0]
 8008cb0:	b103      	cbz	r3, 8008cb4 <_kill_r+0x1c>
 8008cb2:	6023      	str	r3, [r4, #0]
 8008cb4:	bd38      	pop	{r3, r4, r5, pc}
 8008cb6:	bf00      	nop
 8008cb8:	20004e04 	.word	0x20004e04

08008cbc <_getpid_r>:
 8008cbc:	f7f8 b88c 	b.w	8000dd8 <_getpid>

08008cc0 <_sbrk_r>:
 8008cc0:	b538      	push	{r3, r4, r5, lr}
 8008cc2:	4d06      	ldr	r5, [pc, #24]	; (8008cdc <_sbrk_r+0x1c>)
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	4604      	mov	r4, r0
 8008cc8:	4608      	mov	r0, r1
 8008cca:	602b      	str	r3, [r5, #0]
 8008ccc:	f7f8 f914 	bl	8000ef8 <_sbrk>
 8008cd0:	1c43      	adds	r3, r0, #1
 8008cd2:	d102      	bne.n	8008cda <_sbrk_r+0x1a>
 8008cd4:	682b      	ldr	r3, [r5, #0]
 8008cd6:	b103      	cbz	r3, 8008cda <_sbrk_r+0x1a>
 8008cd8:	6023      	str	r3, [r4, #0]
 8008cda:	bd38      	pop	{r3, r4, r5, pc}
 8008cdc:	20004e04 	.word	0x20004e04

08008ce0 <__swhatbuf_r>:
 8008ce0:	b570      	push	{r4, r5, r6, lr}
 8008ce2:	460c      	mov	r4, r1
 8008ce4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ce8:	2900      	cmp	r1, #0
 8008cea:	b096      	sub	sp, #88	; 0x58
 8008cec:	4615      	mov	r5, r2
 8008cee:	461e      	mov	r6, r3
 8008cf0:	da0d      	bge.n	8008d0e <__swhatbuf_r+0x2e>
 8008cf2:	89a3      	ldrh	r3, [r4, #12]
 8008cf4:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008cf8:	f04f 0100 	mov.w	r1, #0
 8008cfc:	bf0c      	ite	eq
 8008cfe:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008d02:	2340      	movne	r3, #64	; 0x40
 8008d04:	2000      	movs	r0, #0
 8008d06:	6031      	str	r1, [r6, #0]
 8008d08:	602b      	str	r3, [r5, #0]
 8008d0a:	b016      	add	sp, #88	; 0x58
 8008d0c:	bd70      	pop	{r4, r5, r6, pc}
 8008d0e:	466a      	mov	r2, sp
 8008d10:	f000 f848 	bl	8008da4 <_fstat_r>
 8008d14:	2800      	cmp	r0, #0
 8008d16:	dbec      	blt.n	8008cf2 <__swhatbuf_r+0x12>
 8008d18:	9901      	ldr	r1, [sp, #4]
 8008d1a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008d1e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008d22:	4259      	negs	r1, r3
 8008d24:	4159      	adcs	r1, r3
 8008d26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008d2a:	e7eb      	b.n	8008d04 <__swhatbuf_r+0x24>

08008d2c <__smakebuf_r>:
 8008d2c:	898b      	ldrh	r3, [r1, #12]
 8008d2e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008d30:	079d      	lsls	r5, r3, #30
 8008d32:	4606      	mov	r6, r0
 8008d34:	460c      	mov	r4, r1
 8008d36:	d507      	bpl.n	8008d48 <__smakebuf_r+0x1c>
 8008d38:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008d3c:	6023      	str	r3, [r4, #0]
 8008d3e:	6123      	str	r3, [r4, #16]
 8008d40:	2301      	movs	r3, #1
 8008d42:	6163      	str	r3, [r4, #20]
 8008d44:	b002      	add	sp, #8
 8008d46:	bd70      	pop	{r4, r5, r6, pc}
 8008d48:	ab01      	add	r3, sp, #4
 8008d4a:	466a      	mov	r2, sp
 8008d4c:	f7ff ffc8 	bl	8008ce0 <__swhatbuf_r>
 8008d50:	9900      	ldr	r1, [sp, #0]
 8008d52:	4605      	mov	r5, r0
 8008d54:	4630      	mov	r0, r6
 8008d56:	f7ff fb79 	bl	800844c <_malloc_r>
 8008d5a:	b948      	cbnz	r0, 8008d70 <__smakebuf_r+0x44>
 8008d5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d60:	059a      	lsls	r2, r3, #22
 8008d62:	d4ef      	bmi.n	8008d44 <__smakebuf_r+0x18>
 8008d64:	f023 0303 	bic.w	r3, r3, #3
 8008d68:	f043 0302 	orr.w	r3, r3, #2
 8008d6c:	81a3      	strh	r3, [r4, #12]
 8008d6e:	e7e3      	b.n	8008d38 <__smakebuf_r+0xc>
 8008d70:	89a3      	ldrh	r3, [r4, #12]
 8008d72:	6020      	str	r0, [r4, #0]
 8008d74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d78:	81a3      	strh	r3, [r4, #12]
 8008d7a:	9b00      	ldr	r3, [sp, #0]
 8008d7c:	6163      	str	r3, [r4, #20]
 8008d7e:	9b01      	ldr	r3, [sp, #4]
 8008d80:	6120      	str	r0, [r4, #16]
 8008d82:	b15b      	cbz	r3, 8008d9c <__smakebuf_r+0x70>
 8008d84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d88:	4630      	mov	r0, r6
 8008d8a:	f000 f81d 	bl	8008dc8 <_isatty_r>
 8008d8e:	b128      	cbz	r0, 8008d9c <__smakebuf_r+0x70>
 8008d90:	89a3      	ldrh	r3, [r4, #12]
 8008d92:	f023 0303 	bic.w	r3, r3, #3
 8008d96:	f043 0301 	orr.w	r3, r3, #1
 8008d9a:	81a3      	strh	r3, [r4, #12]
 8008d9c:	89a3      	ldrh	r3, [r4, #12]
 8008d9e:	431d      	orrs	r5, r3
 8008da0:	81a5      	strh	r5, [r4, #12]
 8008da2:	e7cf      	b.n	8008d44 <__smakebuf_r+0x18>

08008da4 <_fstat_r>:
 8008da4:	b538      	push	{r3, r4, r5, lr}
 8008da6:	4d07      	ldr	r5, [pc, #28]	; (8008dc4 <_fstat_r+0x20>)
 8008da8:	2300      	movs	r3, #0
 8008daa:	4604      	mov	r4, r0
 8008dac:	4608      	mov	r0, r1
 8008dae:	4611      	mov	r1, r2
 8008db0:	602b      	str	r3, [r5, #0]
 8008db2:	f7f8 f878 	bl	8000ea6 <_fstat>
 8008db6:	1c43      	adds	r3, r0, #1
 8008db8:	d102      	bne.n	8008dc0 <_fstat_r+0x1c>
 8008dba:	682b      	ldr	r3, [r5, #0]
 8008dbc:	b103      	cbz	r3, 8008dc0 <_fstat_r+0x1c>
 8008dbe:	6023      	str	r3, [r4, #0]
 8008dc0:	bd38      	pop	{r3, r4, r5, pc}
 8008dc2:	bf00      	nop
 8008dc4:	20004e04 	.word	0x20004e04

08008dc8 <_isatty_r>:
 8008dc8:	b538      	push	{r3, r4, r5, lr}
 8008dca:	4d06      	ldr	r5, [pc, #24]	; (8008de4 <_isatty_r+0x1c>)
 8008dcc:	2300      	movs	r3, #0
 8008dce:	4604      	mov	r4, r0
 8008dd0:	4608      	mov	r0, r1
 8008dd2:	602b      	str	r3, [r5, #0]
 8008dd4:	f7f8 f877 	bl	8000ec6 <_isatty>
 8008dd8:	1c43      	adds	r3, r0, #1
 8008dda:	d102      	bne.n	8008de2 <_isatty_r+0x1a>
 8008ddc:	682b      	ldr	r3, [r5, #0]
 8008dde:	b103      	cbz	r3, 8008de2 <_isatty_r+0x1a>
 8008de0:	6023      	str	r3, [r4, #0]
 8008de2:	bd38      	pop	{r3, r4, r5, pc}
 8008de4:	20004e04 	.word	0x20004e04

08008de8 <_init>:
 8008de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dea:	bf00      	nop
 8008dec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dee:	bc08      	pop	{r3}
 8008df0:	469e      	mov	lr, r3
 8008df2:	4770      	bx	lr

08008df4 <_fini>:
 8008df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008df6:	bf00      	nop
 8008df8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dfa:	bc08      	pop	{r3}
 8008dfc:	469e      	mov	lr, r3
 8008dfe:	4770      	bx	lr
