module ALU_RV32I
(
	input logic [3:0] op,
	input logic [31:0] a,
	input logic [31:0] b,
	
	output logic [31:0] o
);
	logic adder

	Multiplexer_MxN #(.M(6), .N(1)) mux(cond, conditions, approved);
	
endmodule