----------------------------------------------------------------------------------------------------
-- Authors     : Koray Karakurt, Mehmet Demir
-- Description : FirmWare Dictionary for FPGA/SoC/ASIC design and/or verification engineers
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
AMBA  : Advanced Microcontroller Bus Architecture
----------------------------------------------------------------------------------------------------
ASIC  : Application Specific Integrated Circuit
----------------------------------------------------------------------------------------------------
AXI   : Advanced eXtensible Interface
----------------------------------------------------------------------------------------------------
BFM   : Bus Functional Model
----------------------------------------------------------------------------------------------------
BRAM  : Block RAM
----------------------------------------------------------------------------------------------------
CDC   : Clock Domain Crossing
----------------------------------------------------------------------------------------------------
CLB   : Configurable Logic Block
----------------------------------------------------------------------------------------------------
DSP   : Digital Signal Processing
----------------------------------------------------------------------------------------------------
DUT   : Design Under Test
----------------------------------------------------------------------------------------------------
DUV   : Design Under Verification
----------------------------------------------------------------------------------------------------
FF    : Flip Flop
----------------------------------------------------------------------------------------------------
FIFO  : First In First Out
----------------------------------------------------------------------------------------------------
FPGA  : Field Programmable Gate Arrays
----------------------------------------------------------------------------------------------------
HDL   : Hardware Description Language
----------------------------------------------------------------------------------------------------
IP    : Intellectual Property
----------------------------------------------------------------------------------------------------
LUT   : Look Up Table
----------------------------------------------------------------------------------------------------
MIT   : Model Independent Transaction
----------------------------------------------------------------------------------------------------
MTBF  : Mean Time Between Failures
----------------------------------------------------------------------------------------------------
OSVVM : Open Source VHDL Verification Methodology
----------------------------------------------------------------------------------------------------
P&R   : Placement and Routing
----------------------------------------------------------------------------------------------------
PLD   : Programmable Logic Device
----------------------------------------------------------------------------------------------------
RAM   : Random Access Memory
----------------------------------------------------------------------------------------------------
RTL   : Register Transfer Level
----------------------------------------------------------------------------------------------------
SDC   : Synopsys Design Constraints
----------------------------------------------------------------------------------------------------
SerDes: Serializer Deserializer
----------------------------------------------------------------------------------------------------
SEU   : Single Event Upset(s)
----------------------------------------------------------------------------------------------------
SoC   : System on Chip
----------------------------------------------------------------------------------------------------
Tcl   : Tool command language
----------------------------------------------------------------------------------------------------
STA   : Static Timing Analysis
----------------------------------------------------------------------------------------------------
UVM   : Universal Verification Methodology
----------------------------------------------------------------------------------------------------
UVVM  : Universal VHDL Verification Methodology
----------------------------------------------------------------------------------------------------
VC    : Verification Component
----------------------------------------------------------------------------------------------------
VHDL  : Very high speed integrated circuit Hardware Description Language
----------------------------------------------------------------------------------------------------
XDC   : Xilinx Design Constraints
----------------------------------------------------------------------------------------------------
