FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright (C) 2018 Renesas Electronics Corp.
 */
#ifndef __DT_BINDINGS_POWER_R8A774C0_SYSC_H__
#define __DT_BINDINGS_POWER_R8A774C0_SYSC_H__

/* bench 281.5.0 b08f6792f110 */
/* bench 281.5.1 820c0e057127 */
/* bench 281.5.2 56206308b69b */
/* bench 281.5.3 249161237e02 */
/* bench 281.5.4 6b0285c73723 */
/* bench 281.5.5 0d4760f62f62 */
/* bench 281.5.6 0379654233a4 */
/* bench 281.5.7 c2c51e838667 */
/* bench 281.5.8 44ca3c22f333 */
/* bench 281.5.9 bdbea3140aa4 */
/* bench 281.5.10 6791ed3cd569 */
/* bench 281.5.11 f8c7acbc74c3 */
/* bench 281.5.12 325f09273042 */
/* bench 281.5.13 2798519f81c9 */
/* bench 281.5.14 2b3b4a5d47bb */
/* bench 281.5.15 143a0bc5c0da */
/* bench 281.5.16 b64e5787ef57 */
/* bench 281.5.17 8a33c364f029 */
/*
 * These power domain indices match the numbers of the interrupt bits
 * representing the power areas in the various Interrupt Registers
 * (e.g. SYSCISR, Interrupt Status Register)
 */

#define R8A774C0_PD_CA53_CPU0		5
#define R8A774C0_PD_CA53_CPU1		6
#define R8A774C0_PD_A3VC		14
#define R8A774C0_PD_3DG_A		17
#define R8A774C0_PD_3DG_B		18
#define R8A774C0_PD_CA53_SCU		21
#define R8A774C0_PD_A2VC1		26

/* Always-on power area */
#define R8A774C0_PD_ALWAYS_ON		32

#endif /* __DT_BINDINGS_POWER_R8A774C0_SYSC_H__ */
