<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4771" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4771{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4771{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4771{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4771{left:82px;bottom:998px;letter-spacing:-0.16px;}
#t5_4771{left:139px;bottom:998px;letter-spacing:-0.16px;}
#t6_4771{left:190px;bottom:998px;letter-spacing:-0.14px;}
#t7_4771{left:431px;bottom:998px;letter-spacing:-0.13px;}
#t8_4771{left:524px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t9_4771{left:706px;bottom:998px;}
#ta_4771{left:709px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb_4771{left:524px;bottom:981px;letter-spacing:-0.12px;}
#tc_4771{left:681px;bottom:981px;}
#td_4771{left:684px;bottom:981px;letter-spacing:-0.12px;}
#te_4771{left:524px;bottom:959px;letter-spacing:-0.12px;}
#tf_4771{left:524px;bottom:943px;letter-spacing:-0.12px;}
#tg_4771{left:82px;bottom:973px;letter-spacing:-0.16px;}
#th_4771{left:139px;bottom:973px;letter-spacing:-0.16px;}
#ti_4771{left:190px;bottom:973px;letter-spacing:-0.15px;}
#tj_4771{left:430px;bottom:973px;letter-spacing:-0.12px;}
#tk_4771{left:82px;bottom:949px;letter-spacing:-0.14px;}
#tl_4771{left:139px;bottom:949px;letter-spacing:-0.16px;}
#tm_4771{left:190px;bottom:949px;letter-spacing:-0.15px;}
#tn_4771{left:430px;bottom:949px;letter-spacing:-0.13px;}
#to_4771{left:82px;bottom:924px;letter-spacing:-0.16px;}
#tp_4771{left:139px;bottom:924px;letter-spacing:-0.16px;}
#tq_4771{left:190px;bottom:924px;letter-spacing:-0.14px;}
#tr_4771{left:430px;bottom:924px;letter-spacing:-0.12px;}
#ts_4771{left:83px;bottom:897px;letter-spacing:-0.16px;}
#tt_4771{left:139px;bottom:897px;letter-spacing:-0.16px;}
#tu_4771{left:190px;bottom:897px;letter-spacing:-0.14px;}
#tv_4771{left:430px;bottom:897px;letter-spacing:-0.13px;}
#tw_4771{left:524px;bottom:897px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tx_4771{left:706px;bottom:897px;}
#ty_4771{left:709px;bottom:897px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_4771{left:524px;bottom:880px;letter-spacing:-0.12px;}
#t10_4771{left:681px;bottom:880px;}
#t11_4771{left:684px;bottom:880px;letter-spacing:-0.12px;}
#t12_4771{left:524px;bottom:859px;letter-spacing:-0.12px;}
#t13_4771{left:524px;bottom:842px;letter-spacing:-0.12px;}
#t14_4771{left:82px;bottom:872px;letter-spacing:-0.17px;}
#t15_4771{left:139px;bottom:872px;letter-spacing:-0.16px;}
#t16_4771{left:190px;bottom:872px;letter-spacing:-0.15px;}
#t17_4771{left:430px;bottom:872px;letter-spacing:-0.13px;}
#t18_4771{left:83px;bottom:848px;letter-spacing:-0.16px;}
#t19_4771{left:139px;bottom:848px;letter-spacing:-0.16px;}
#t1a_4771{left:190px;bottom:848px;letter-spacing:-0.15px;}
#t1b_4771{left:430px;bottom:848px;letter-spacing:-0.13px;}
#t1c_4771{left:83px;bottom:823px;letter-spacing:-0.16px;}
#t1d_4771{left:139px;bottom:823px;letter-spacing:-0.16px;}
#t1e_4771{left:190px;bottom:823px;letter-spacing:-0.14px;}
#t1f_4771{left:430px;bottom:823px;letter-spacing:-0.12px;}
#t1g_4771{left:82px;bottom:796px;letter-spacing:-0.16px;}
#t1h_4771{left:139px;bottom:796px;letter-spacing:-0.16px;}
#t1i_4771{left:190px;bottom:796px;letter-spacing:-0.14px;}
#t1j_4771{left:431px;bottom:796px;letter-spacing:-0.13px;}
#t1k_4771{left:524px;bottom:796px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t1l_4771{left:706px;bottom:796px;}
#t1m_4771{left:709px;bottom:796px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_4771{left:524px;bottom:779px;letter-spacing:-0.12px;}
#t1o_4771{left:681px;bottom:779px;}
#t1p_4771{left:684px;bottom:779px;letter-spacing:-0.12px;}
#t1q_4771{left:524px;bottom:758px;letter-spacing:-0.12px;}
#t1r_4771{left:524px;bottom:741px;letter-spacing:-0.12px;}
#t1s_4771{left:82px;bottom:771px;letter-spacing:-0.16px;}
#t1t_4771{left:139px;bottom:771px;letter-spacing:-0.16px;}
#t1u_4771{left:190px;bottom:771px;letter-spacing:-0.15px;}
#t1v_4771{left:430px;bottom:771px;letter-spacing:-0.12px;}
#t1w_4771{left:82px;bottom:747px;letter-spacing:-0.16px;}
#t1x_4771{left:139px;bottom:747px;letter-spacing:-0.16px;}
#t1y_4771{left:190px;bottom:747px;letter-spacing:-0.15px;}
#t1z_4771{left:430px;bottom:747px;letter-spacing:-0.13px;}
#t20_4771{left:82px;bottom:723px;letter-spacing:-0.16px;}
#t21_4771{left:139px;bottom:723px;letter-spacing:-0.16px;}
#t22_4771{left:190px;bottom:723px;letter-spacing:-0.14px;}
#t23_4771{left:430px;bottom:723px;letter-spacing:-0.12px;}
#t24_4771{left:82px;bottom:695px;letter-spacing:-0.16px;}
#t25_4771{left:139px;bottom:695px;letter-spacing:-0.16px;}
#t26_4771{left:190px;bottom:695px;letter-spacing:-0.14px;}
#t27_4771{left:431px;bottom:695px;letter-spacing:-0.13px;}
#t28_4771{left:524px;bottom:695px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t29_4771{left:706px;bottom:695px;}
#t2a_4771{left:709px;bottom:695px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2b_4771{left:524px;bottom:678px;letter-spacing:-0.12px;}
#t2c_4771{left:681px;bottom:678px;}
#t2d_4771{left:684px;bottom:678px;letter-spacing:-0.12px;}
#t2e_4771{left:524px;bottom:657px;letter-spacing:-0.12px;}
#t2f_4771{left:524px;bottom:640px;letter-spacing:-0.12px;}
#t2g_4771{left:82px;bottom:671px;letter-spacing:-0.16px;}
#t2h_4771{left:139px;bottom:671px;letter-spacing:-0.16px;}
#t2i_4771{left:190px;bottom:671px;letter-spacing:-0.15px;}
#t2j_4771{left:430px;bottom:671px;letter-spacing:-0.12px;}
#t2k_4771{left:82px;bottom:646px;letter-spacing:-0.16px;}
#t2l_4771{left:139px;bottom:646px;letter-spacing:-0.16px;}
#t2m_4771{left:190px;bottom:646px;letter-spacing:-0.15px;}
#t2n_4771{left:430px;bottom:646px;letter-spacing:-0.13px;}
#t2o_4771{left:82px;bottom:622px;letter-spacing:-0.16px;}
#t2p_4771{left:139px;bottom:622px;letter-spacing:-0.16px;}
#t2q_4771{left:190px;bottom:622px;letter-spacing:-0.14px;}
#t2r_4771{left:430px;bottom:622px;letter-spacing:-0.12px;}
#t2s_4771{left:82px;bottom:594px;letter-spacing:-0.16px;}
#t2t_4771{left:139px;bottom:594px;letter-spacing:-0.16px;}
#t2u_4771{left:190px;bottom:594px;letter-spacing:-0.14px;}
#t2v_4771{left:431px;bottom:594px;letter-spacing:-0.13px;}
#t2w_4771{left:524px;bottom:594px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t2x_4771{left:706px;bottom:594px;}
#t2y_4771{left:709px;bottom:594px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2z_4771{left:524px;bottom:577px;letter-spacing:-0.12px;}
#t30_4771{left:681px;bottom:577px;}
#t31_4771{left:684px;bottom:577px;letter-spacing:-0.12px;}
#t32_4771{left:524px;bottom:556px;letter-spacing:-0.12px;}
#t33_4771{left:524px;bottom:539px;letter-spacing:-0.12px;}
#t34_4771{left:82px;bottom:570px;letter-spacing:-0.16px;}
#t35_4771{left:139px;bottom:570px;letter-spacing:-0.16px;}
#t36_4771{left:190px;bottom:570px;letter-spacing:-0.15px;}
#t37_4771{left:430px;bottom:570px;letter-spacing:-0.12px;}
#t38_4771{left:82px;bottom:545px;letter-spacing:-0.14px;}
#t39_4771{left:139px;bottom:545px;letter-spacing:-0.16px;}
#t3a_4771{left:190px;bottom:545px;letter-spacing:-0.15px;}
#t3b_4771{left:430px;bottom:545px;letter-spacing:-0.13px;}
#t3c_4771{left:82px;bottom:521px;letter-spacing:-0.16px;}
#t3d_4771{left:139px;bottom:521px;letter-spacing:-0.16px;}
#t3e_4771{left:190px;bottom:521px;letter-spacing:-0.14px;}
#t3f_4771{left:430px;bottom:521px;letter-spacing:-0.12px;}
#t3g_4771{left:83px;bottom:493px;letter-spacing:-0.16px;}
#t3h_4771{left:139px;bottom:493px;letter-spacing:-0.16px;}
#t3i_4771{left:190px;bottom:493px;letter-spacing:-0.14px;}
#t3j_4771{left:430px;bottom:493px;letter-spacing:-0.13px;}
#t3k_4771{left:524px;bottom:493px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t3l_4771{left:706px;bottom:493px;}
#t3m_4771{left:709px;bottom:493px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3n_4771{left:524px;bottom:477px;letter-spacing:-0.12px;}
#t3o_4771{left:681px;bottom:476px;}
#t3p_4771{left:684px;bottom:477px;letter-spacing:-0.12px;}
#t3q_4771{left:524px;bottom:455px;letter-spacing:-0.12px;}
#t3r_4771{left:524px;bottom:438px;letter-spacing:-0.12px;}
#t3s_4771{left:82px;bottom:469px;letter-spacing:-0.17px;}
#t3t_4771{left:139px;bottom:469px;letter-spacing:-0.16px;}
#t3u_4771{left:190px;bottom:469px;letter-spacing:-0.15px;}
#t3v_4771{left:430px;bottom:469px;letter-spacing:-0.13px;}
#t3w_4771{left:83px;bottom:444px;letter-spacing:-0.16px;}
#t3x_4771{left:139px;bottom:444px;letter-spacing:-0.16px;}
#t3y_4771{left:190px;bottom:444px;letter-spacing:-0.15px;}
#t3z_4771{left:430px;bottom:444px;letter-spacing:-0.13px;}
#t40_4771{left:83px;bottom:420px;letter-spacing:-0.16px;}
#t41_4771{left:139px;bottom:420px;letter-spacing:-0.16px;}
#t42_4771{left:190px;bottom:420px;letter-spacing:-0.14px;}
#t43_4771{left:430px;bottom:420px;letter-spacing:-0.12px;}
#t44_4771{left:82px;bottom:393px;letter-spacing:-0.16px;}
#t45_4771{left:139px;bottom:393px;letter-spacing:-0.16px;}
#t46_4771{left:190px;bottom:393px;letter-spacing:-0.14px;}
#t47_4771{left:431px;bottom:393px;letter-spacing:-0.13px;}
#t48_4771{left:524px;bottom:393px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t49_4771{left:706px;bottom:393px;}
#t4a_4771{left:709px;bottom:393px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4b_4771{left:524px;bottom:376px;letter-spacing:-0.12px;}
#t4c_4771{left:681px;bottom:376px;}
#t4d_4771{left:684px;bottom:376px;letter-spacing:-0.12px;}
#t4e_4771{left:524px;bottom:354px;letter-spacing:-0.12px;}
#t4f_4771{left:524px;bottom:338px;letter-spacing:-0.12px;}
#t4g_4771{left:82px;bottom:368px;letter-spacing:-0.16px;}
#t4h_4771{left:139px;bottom:368px;letter-spacing:-0.16px;}
#t4i_4771{left:190px;bottom:368px;letter-spacing:-0.15px;}
#t4j_4771{left:430px;bottom:368px;letter-spacing:-0.12px;}
#t4k_4771{left:82px;bottom:344px;letter-spacing:-0.16px;}
#t4l_4771{left:139px;bottom:344px;letter-spacing:-0.16px;}
#t4m_4771{left:190px;bottom:344px;letter-spacing:-0.15px;}
#t4n_4771{left:430px;bottom:344px;letter-spacing:-0.13px;}
#t4o_4771{left:82px;bottom:319px;letter-spacing:-0.16px;}
#t4p_4771{left:139px;bottom:319px;letter-spacing:-0.16px;}
#t4q_4771{left:190px;bottom:319px;letter-spacing:-0.14px;}
#t4r_4771{left:430px;bottom:319px;letter-spacing:-0.12px;}
#t4s_4771{left:82px;bottom:292px;letter-spacing:-0.16px;}
#t4t_4771{left:139px;bottom:292px;letter-spacing:-0.16px;}
#t4u_4771{left:190px;bottom:292px;letter-spacing:-0.14px;}
#t4v_4771{left:431px;bottom:292px;letter-spacing:-0.13px;}
#t4w_4771{left:524px;bottom:292px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t4x_4771{left:706px;bottom:292px;}
#t4y_4771{left:709px;bottom:292px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4z_4771{left:524px;bottom:275px;letter-spacing:-0.12px;}
#t50_4771{left:681px;bottom:275px;}
#t51_4771{left:684px;bottom:275px;letter-spacing:-0.12px;}
#t52_4771{left:524px;bottom:254px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#t53_4771{left:524px;bottom:237px;letter-spacing:-0.11px;}
#t54_4771{left:524px;bottom:220px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t55_4771{left:82px;bottom:267px;letter-spacing:-0.16px;}
#t56_4771{left:139px;bottom:267px;letter-spacing:-0.16px;}
#t57_4771{left:190px;bottom:267px;letter-spacing:-0.15px;}
#t58_4771{left:430px;bottom:267px;letter-spacing:-0.12px;}
#t59_4771{left:82px;bottom:243px;letter-spacing:-0.16px;}
#t5a_4771{left:139px;bottom:243px;letter-spacing:-0.16px;}
#t5b_4771{left:190px;bottom:243px;letter-spacing:-0.15px;}
#t5c_4771{left:430px;bottom:243px;letter-spacing:-0.13px;}
#t5d_4771{left:82px;bottom:218px;letter-spacing:-0.16px;}
#t5e_4771{left:139px;bottom:218px;letter-spacing:-0.16px;}
#t5f_4771{left:190px;bottom:218px;letter-spacing:-0.14px;}
#t5g_4771{left:430px;bottom:218px;letter-spacing:-0.12px;}
#t5h_4771{left:82px;bottom:194px;letter-spacing:-0.16px;}
#t5i_4771{left:139px;bottom:194px;letter-spacing:-0.16px;}
#t5j_4771{left:190px;bottom:194px;letter-spacing:-0.14px;}
#t5k_4771{left:431px;bottom:194px;letter-spacing:-0.13px;}
#t5l_4771{left:524px;bottom:194px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t5m_4771{left:706px;bottom:194px;}
#t5n_4771{left:709px;bottom:194px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5o_4771{left:524px;bottom:177px;letter-spacing:-0.12px;}
#t5p_4771{left:681px;bottom:177px;}
#t5q_4771{left:684px;bottom:177px;letter-spacing:-0.12px;}
#t5r_4771{left:524px;bottom:156px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#t5s_4771{left:524px;bottom:139px;letter-spacing:-0.11px;}
#t5t_4771{left:524px;bottom:122px;letter-spacing:-0.13px;}
#t5u_4771{left:82px;bottom:169px;letter-spacing:-0.16px;}
#t5v_4771{left:139px;bottom:169px;letter-spacing:-0.16px;}
#t5w_4771{left:190px;bottom:169px;letter-spacing:-0.15px;}
#t5x_4771{left:431px;bottom:169px;letter-spacing:-0.12px;}
#t5y_4771{left:82px;bottom:145px;letter-spacing:-0.14px;}
#t5z_4771{left:139px;bottom:145px;letter-spacing:-0.16px;}
#t60_4771{left:190px;bottom:145px;letter-spacing:-0.15px;}
#t61_4771{left:430px;bottom:145px;letter-spacing:-0.13px;}
#t62_4771{left:82px;bottom:121px;letter-spacing:-0.16px;}
#t63_4771{left:139px;bottom:121px;letter-spacing:-0.16px;}
#t64_4771{left:190px;bottom:121px;letter-spacing:-0.14px;}
#t65_4771{left:430px;bottom:121px;letter-spacing:-0.12px;}
#t66_4771{left:177px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t67_4771{left:263px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t68_4771{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t69_4771{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t6a_4771{left:223px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t6b_4771{left:453px;bottom:1046px;letter-spacing:-0.15px;}
#t6c_4771{left:640px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t6d_4771{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t6e_4771{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4771{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4771{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4771{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4771{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_4771{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4771{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4771" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4771Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4771" style="-webkit-user-select: none;"><object width="935" height="1210" data="4771/4771.svg" type="image/svg+xml" id="pdf4771" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4771" class="t s1_4771">Vol. 4 </span><span id="t2_4771" class="t s1_4771">2-249 </span>
<span id="t3_4771" class="t s2_4771">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4771" class="t s3_4771">428H </span><span id="t5_4771" class="t s3_4771">1064 </span><span id="t6_4771" class="t s3_4771">IA32_MC10_CTL </span><span id="t7_4771" class="t s3_4771">Package </span><span id="t8_4771" class="t s3_4771">See Section 16.3.2.1, “IA32_MC</span><span id="t9_4771" class="t s4_4771">i</span><span id="ta_4771" class="t s3_4771">_CTL MSRs,” through </span>
<span id="tb_4771" class="t s3_4771">Section 16.3.2.4, “IA32_MC</span><span id="tc_4771" class="t s4_4771">i</span><span id="td_4771" class="t s3_4771">_MISC MSRs.” </span>
<span id="te_4771" class="t s3_4771">Banks MC9 through MC 16 report MC errors from each </span>
<span id="tf_4771" class="t s3_4771">channel of the integrated memory controllers. </span>
<span id="tg_4771" class="t s3_4771">429H </span><span id="th_4771" class="t s3_4771">1065 </span><span id="ti_4771" class="t s3_4771">IA32_MC10_STATUS </span><span id="tj_4771" class="t s3_4771">Package </span>
<span id="tk_4771" class="t s3_4771">42AH </span><span id="tl_4771" class="t s3_4771">1066 </span><span id="tm_4771" class="t s3_4771">IA32_MC10_ADDR </span><span id="tn_4771" class="t s3_4771">Package </span>
<span id="to_4771" class="t s3_4771">42BH </span><span id="tp_4771" class="t s3_4771">1067 </span><span id="tq_4771" class="t s3_4771">IA32_MC10_MISC </span><span id="tr_4771" class="t s3_4771">Package </span>
<span id="ts_4771" class="t s3_4771">42CH </span><span id="tt_4771" class="t s3_4771">1068 </span><span id="tu_4771" class="t s3_4771">IA32_MC11_CTL </span><span id="tv_4771" class="t s3_4771">Package </span><span id="tw_4771" class="t s3_4771">See Section 16.3.2.1, “IA32_MC</span><span id="tx_4771" class="t s4_4771">i</span><span id="ty_4771" class="t s3_4771">_CTL MSRs,” through </span>
<span id="tz_4771" class="t s3_4771">Section 16.3.2.4, “IA32_MC</span><span id="t10_4771" class="t s4_4771">i</span><span id="t11_4771" class="t s3_4771">_MISC MSRs.” </span>
<span id="t12_4771" class="t s3_4771">Banks MC9 through MC 16 report MC errors from each </span>
<span id="t13_4771" class="t s3_4771">channel of the integrated memory controllers. </span>
<span id="t14_4771" class="t s3_4771">42DH </span><span id="t15_4771" class="t s3_4771">1069 </span><span id="t16_4771" class="t s3_4771">IA32_MC11_STATUS </span><span id="t17_4771" class="t s3_4771">Package </span>
<span id="t18_4771" class="t s3_4771">42EH </span><span id="t19_4771" class="t s3_4771">1070 </span><span id="t1a_4771" class="t s3_4771">IA32_MC11_ADDR </span><span id="t1b_4771" class="t s3_4771">Package </span>
<span id="t1c_4771" class="t s3_4771">42FH </span><span id="t1d_4771" class="t s3_4771">1071 </span><span id="t1e_4771" class="t s3_4771">IA32_MC11_MISC </span><span id="t1f_4771" class="t s3_4771">Package </span>
<span id="t1g_4771" class="t s3_4771">430H </span><span id="t1h_4771" class="t s3_4771">1072 </span><span id="t1i_4771" class="t s3_4771">IA32_MC12_CTL </span><span id="t1j_4771" class="t s3_4771">Package </span><span id="t1k_4771" class="t s3_4771">See Section 16.3.2.1, “IA32_MC</span><span id="t1l_4771" class="t s4_4771">i</span><span id="t1m_4771" class="t s3_4771">_CTL MSRs,” through </span>
<span id="t1n_4771" class="t s3_4771">Section 16.3.2.4, “IA32_MC</span><span id="t1o_4771" class="t s4_4771">i</span><span id="t1p_4771" class="t s3_4771">_MISC MSRs.” </span>
<span id="t1q_4771" class="t s3_4771">Banks MC9 through MC 16 report MC errors from each </span>
<span id="t1r_4771" class="t s3_4771">channel of the integrated memory controllers. </span>
<span id="t1s_4771" class="t s3_4771">431H </span><span id="t1t_4771" class="t s3_4771">1073 </span><span id="t1u_4771" class="t s3_4771">IA32_MC12_STATUS </span><span id="t1v_4771" class="t s3_4771">Package </span>
<span id="t1w_4771" class="t s3_4771">432H </span><span id="t1x_4771" class="t s3_4771">1074 </span><span id="t1y_4771" class="t s3_4771">IA32_MC12_ADDR </span><span id="t1z_4771" class="t s3_4771">Package </span>
<span id="t20_4771" class="t s3_4771">433H </span><span id="t21_4771" class="t s3_4771">1075 </span><span id="t22_4771" class="t s3_4771">IA32_MC12_MISC </span><span id="t23_4771" class="t s3_4771">Package </span>
<span id="t24_4771" class="t s3_4771">434H </span><span id="t25_4771" class="t s3_4771">1076 </span><span id="t26_4771" class="t s3_4771">IA32_MC13_CTL </span><span id="t27_4771" class="t s3_4771">Package </span><span id="t28_4771" class="t s3_4771">See Section 16.3.2.1, “IA32_MC</span><span id="t29_4771" class="t s4_4771">i</span><span id="t2a_4771" class="t s3_4771">_CTL MSRs,” through </span>
<span id="t2b_4771" class="t s3_4771">Section 16.3.2.4, “IA32_MC</span><span id="t2c_4771" class="t s4_4771">i</span><span id="t2d_4771" class="t s3_4771">_MISC MSRs.” </span>
<span id="t2e_4771" class="t s3_4771">Banks MC9 through MC 16 report MC errors from each </span>
<span id="t2f_4771" class="t s3_4771">channel of the integrated memory controllers. </span>
<span id="t2g_4771" class="t s3_4771">435H </span><span id="t2h_4771" class="t s3_4771">1077 </span><span id="t2i_4771" class="t s3_4771">IA32_MC13_STATUS </span><span id="t2j_4771" class="t s3_4771">Package </span>
<span id="t2k_4771" class="t s3_4771">436H </span><span id="t2l_4771" class="t s3_4771">1078 </span><span id="t2m_4771" class="t s3_4771">IA32_MC13_ADDR </span><span id="t2n_4771" class="t s3_4771">Package </span>
<span id="t2o_4771" class="t s3_4771">437H </span><span id="t2p_4771" class="t s3_4771">1079 </span><span id="t2q_4771" class="t s3_4771">IA32_MC13_MISC </span><span id="t2r_4771" class="t s3_4771">Package </span>
<span id="t2s_4771" class="t s3_4771">438H </span><span id="t2t_4771" class="t s3_4771">1080 </span><span id="t2u_4771" class="t s3_4771">IA32_MC14_CTL </span><span id="t2v_4771" class="t s3_4771">Package </span><span id="t2w_4771" class="t s3_4771">See Section 16.3.2.1, “IA32_MC</span><span id="t2x_4771" class="t s4_4771">i</span><span id="t2y_4771" class="t s3_4771">_CTL MSRs,” through </span>
<span id="t2z_4771" class="t s3_4771">Section 16.3.2.4, “IA32_MC</span><span id="t30_4771" class="t s4_4771">i</span><span id="t31_4771" class="t s3_4771">_MISC MSRs.” </span>
<span id="t32_4771" class="t s3_4771">Banks MC9 through MC 16 report MC errors from each </span>
<span id="t33_4771" class="t s3_4771">channel of the integrated memory controllers. </span>
<span id="t34_4771" class="t s3_4771">439H </span><span id="t35_4771" class="t s3_4771">1081 </span><span id="t36_4771" class="t s3_4771">IA32_MC14_STATUS </span><span id="t37_4771" class="t s3_4771">Package </span>
<span id="t38_4771" class="t s3_4771">43AH </span><span id="t39_4771" class="t s3_4771">1082 </span><span id="t3a_4771" class="t s3_4771">IA32_MC14_ADDR </span><span id="t3b_4771" class="t s3_4771">Package </span>
<span id="t3c_4771" class="t s3_4771">43BH </span><span id="t3d_4771" class="t s3_4771">1083 </span><span id="t3e_4771" class="t s3_4771">IA32_MC14_MISC </span><span id="t3f_4771" class="t s3_4771">Package </span>
<span id="t3g_4771" class="t s3_4771">43CH </span><span id="t3h_4771" class="t s3_4771">1084 </span><span id="t3i_4771" class="t s3_4771">IA32_MC15_CTL </span><span id="t3j_4771" class="t s3_4771">Package </span><span id="t3k_4771" class="t s3_4771">See Section 16.3.2.1, “IA32_MC</span><span id="t3l_4771" class="t s4_4771">i</span><span id="t3m_4771" class="t s3_4771">_CTL MSRs,” through </span>
<span id="t3n_4771" class="t s3_4771">Section 16.3.2.4, “IA32_MC</span><span id="t3o_4771" class="t s4_4771">i</span><span id="t3p_4771" class="t s3_4771">_MISC MSRs.” </span>
<span id="t3q_4771" class="t s3_4771">Banks MC9 through MC 16 report MC errors from each </span>
<span id="t3r_4771" class="t s3_4771">channel of the integrated memory controllers. </span>
<span id="t3s_4771" class="t s3_4771">43DH </span><span id="t3t_4771" class="t s3_4771">1085 </span><span id="t3u_4771" class="t s3_4771">IA32_MC15_STATUS </span><span id="t3v_4771" class="t s3_4771">Package </span>
<span id="t3w_4771" class="t s3_4771">43EH </span><span id="t3x_4771" class="t s3_4771">1086 </span><span id="t3y_4771" class="t s3_4771">IA32_MC15_ADDR </span><span id="t3z_4771" class="t s3_4771">Package </span>
<span id="t40_4771" class="t s3_4771">43FH </span><span id="t41_4771" class="t s3_4771">1087 </span><span id="t42_4771" class="t s3_4771">IA32_MC15_MISC </span><span id="t43_4771" class="t s3_4771">Package </span>
<span id="t44_4771" class="t s3_4771">440H </span><span id="t45_4771" class="t s3_4771">1088 </span><span id="t46_4771" class="t s3_4771">IA32_MC16_CTL </span><span id="t47_4771" class="t s3_4771">Package </span><span id="t48_4771" class="t s3_4771">See Section 16.3.2.1, “IA32_MC</span><span id="t49_4771" class="t s4_4771">i</span><span id="t4a_4771" class="t s3_4771">_CTL MSRs,” through </span>
<span id="t4b_4771" class="t s3_4771">Section 16.3.2.4, “IA32_MC</span><span id="t4c_4771" class="t s4_4771">i</span><span id="t4d_4771" class="t s3_4771">_MISC MSRs.” </span>
<span id="t4e_4771" class="t s3_4771">Banks MC9 through MC 16 report MC errors from each </span>
<span id="t4f_4771" class="t s3_4771">channel of the integrated memory controllers. </span>
<span id="t4g_4771" class="t s3_4771">441H </span><span id="t4h_4771" class="t s3_4771">1089 </span><span id="t4i_4771" class="t s3_4771">IA32_MC16_STATUS </span><span id="t4j_4771" class="t s3_4771">Package </span>
<span id="t4k_4771" class="t s3_4771">442H </span><span id="t4l_4771" class="t s3_4771">1090 </span><span id="t4m_4771" class="t s3_4771">IA32_MC16_ADDR </span><span id="t4n_4771" class="t s3_4771">Package </span>
<span id="t4o_4771" class="t s3_4771">443H </span><span id="t4p_4771" class="t s3_4771">1091 </span><span id="t4q_4771" class="t s3_4771">IA32_MC16_MISC </span><span id="t4r_4771" class="t s3_4771">Package </span>
<span id="t4s_4771" class="t s3_4771">444H </span><span id="t4t_4771" class="t s3_4771">1092 </span><span id="t4u_4771" class="t s3_4771">IA32_MC17_CTL </span><span id="t4v_4771" class="t s3_4771">Package </span><span id="t4w_4771" class="t s3_4771">See Section 16.3.2.1, “IA32_MC</span><span id="t4x_4771" class="t s4_4771">i</span><span id="t4y_4771" class="t s3_4771">_CTL MSRs,” through </span>
<span id="t4z_4771" class="t s3_4771">Section 16.3.2.4, “IA32_MC</span><span id="t50_4771" class="t s4_4771">i</span><span id="t51_4771" class="t s3_4771">_MISC MSRs.” </span>
<span id="t52_4771" class="t s3_4771">Bank MC17 reports MC errors from the following pair of </span>
<span id="t53_4771" class="t s3_4771">CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, </span>
<span id="t54_4771" class="t s3_4771">CBo9, CBo12, CBo15. </span>
<span id="t55_4771" class="t s3_4771">445H </span><span id="t56_4771" class="t s3_4771">1093 </span><span id="t57_4771" class="t s3_4771">IA32_MC17_STATUS </span><span id="t58_4771" class="t s3_4771">Package </span>
<span id="t59_4771" class="t s3_4771">446H </span><span id="t5a_4771" class="t s3_4771">1094 </span><span id="t5b_4771" class="t s3_4771">IA32_MC17_ADDR </span><span id="t5c_4771" class="t s3_4771">Package </span>
<span id="t5d_4771" class="t s3_4771">447H </span><span id="t5e_4771" class="t s3_4771">1095 </span><span id="t5f_4771" class="t s3_4771">IA32_MC17_MISC </span><span id="t5g_4771" class="t s3_4771">Package </span>
<span id="t5h_4771" class="t s3_4771">448H </span><span id="t5i_4771" class="t s3_4771">1096 </span><span id="t5j_4771" class="t s3_4771">IA32_MC18_CTL </span><span id="t5k_4771" class="t s3_4771">Package </span><span id="t5l_4771" class="t s3_4771">See Section 16.3.2.1, “IA32_MC</span><span id="t5m_4771" class="t s4_4771">i</span><span id="t5n_4771" class="t s3_4771">_CTL MSRs,” through </span>
<span id="t5o_4771" class="t s3_4771">Section 16.3.2.4, “IA32_MC</span><span id="t5p_4771" class="t s4_4771">i</span><span id="t5q_4771" class="t s3_4771">_MISC MSRs.” </span>
<span id="t5r_4771" class="t s3_4771">Bank MC18 reports MC errors from the following pair of </span>
<span id="t5s_4771" class="t s3_4771">CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7, </span>
<span id="t5t_4771" class="t s3_4771">CBo10, CBo13, CBo16. </span>
<span id="t5u_4771" class="t s3_4771">449H </span><span id="t5v_4771" class="t s3_4771">1097 </span><span id="t5w_4771" class="t s3_4771">IA32_MC18_STATUS </span><span id="t5x_4771" class="t s3_4771">Package </span>
<span id="t5y_4771" class="t s3_4771">44AH </span><span id="t5z_4771" class="t s3_4771">1098 </span><span id="t60_4771" class="t s3_4771">IA32_MC18_ADDR </span><span id="t61_4771" class="t s3_4771">Package </span>
<span id="t62_4771" class="t s3_4771">44BH </span><span id="t63_4771" class="t s3_4771">1099 </span><span id="t64_4771" class="t s3_4771">IA32_MC18_MISC </span><span id="t65_4771" class="t s3_4771">Package </span>
<span id="t66_4771" class="t s5_4771">Table 2-32. </span><span id="t67_4771" class="t s5_4771">Additional MSRs Supported by the Intel® Xeon® Processor E5 v3 Family </span>
<span id="t68_4771" class="t s6_4771">Register </span>
<span id="t69_4771" class="t s6_4771">Address </span><span id="t6a_4771" class="t s6_4771">Register Name / Bit Fields </span><span id="t6b_4771" class="t s6_4771">Scope </span><span id="t6c_4771" class="t s6_4771">Bit Description </span>
<span id="t6d_4771" class="t s6_4771">Hex </span><span id="t6e_4771" class="t s6_4771">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
