
---------- Begin Simulation Statistics ----------
final_tick                                33665791500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 196273                       # Simulator instruction rate (inst/s)
host_mem_usage                                4492092                       # Number of bytes of host memory used
host_op_rate                                   369342                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    96.57                       # Real time elapsed on the host
host_tick_rate                              348597966                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    18955044                       # Number of instructions simulated
sim_ops                                      35669173                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033666                       # Number of seconds simulated
sim_ticks                                 33665791500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    8955044                       # Number of instructions committed
system.cpu0.committedOps                     14691631                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              7.518844                       # CPI: cycles per instruction
system.cpu0.discardedOps                      4670720                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1342071                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2668                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     589183                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           93                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       37743644                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.132999                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4307343                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          274                       # TLB misses on write requests
system.cpu0.numCycles                        67331583                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              10510      0.07%      0.07% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               12619158     85.89%     85.97% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.04%     86.01% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1585      0.01%     86.02% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      0.95%     86.97% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     86.97% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     86.97% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     86.97% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     86.97% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     86.97% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     86.97% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     86.97% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     86.98% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     86.98% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     86.99% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     86.99% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.01%     87.00% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.12%     87.12% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     87.12% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     87.12% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     87.12% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     87.12% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     87.12% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     87.12% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.20%     87.32% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     87.32% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     87.32% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.24%     87.55% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     87.55% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     87.55% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.33%     87.89% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.89% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.89% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.89% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.89% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.89% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.89% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.89% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.89% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.89% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.89% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.89% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.89% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.89% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.89% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.89% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.89% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1137079      7.74%     95.63% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               516081      3.51%     99.14% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.55%     99.69% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.31%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                14691631                       # Class of committed instruction
system.cpu0.tickCycles                       29587939                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              287                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    287                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.733158                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5693227                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2461172                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        35062                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1493548                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          536                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       26819155                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.148519                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    5358854                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          617                       # TLB misses on write requests
system.cpu1.numCycles                        67331583                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                20977542                       # Class of committed instruction
system.cpu1.tickCycles                       40512428                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       296074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        593174                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1854940                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1619                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3709945                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1619                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             270831                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       117605                       # Transaction distribution
system.membus.trans_dist::CleanEvict           178469                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26269                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26269                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        270831                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       890274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       890274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 890274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     26541120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     26541120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26541120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            297100                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  297100    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              297100                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1166608500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1574269750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33665791500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4235111                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4235111                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4235111                       # number of overall hits
system.cpu0.icache.overall_hits::total        4235111                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        72168                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         72168                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        72168                       # number of overall misses
system.cpu0.icache.overall_misses::total        72168                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1576099500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1576099500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1576099500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1576099500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4307279                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4307279                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4307279                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4307279                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016755                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016755                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016755                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016755                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21839.312438                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21839.312438                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21839.312438                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21839.312438                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72152                       # number of writebacks
system.cpu0.icache.writebacks::total            72152                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72168                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72168                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72168                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72168                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1503931500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1503931500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1503931500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1503931500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.016755                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.016755                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.016755                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.016755                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 20839.312438                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 20839.312438                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 20839.312438                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 20839.312438                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72152                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4235111                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4235111                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        72168                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        72168                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1576099500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1576099500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4307279                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4307279                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016755                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016755                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21839.312438                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21839.312438                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72168                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72168                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1503931500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1503931500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.016755                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.016755                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 20839.312438                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 20839.312438                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33665791500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999594                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4307279                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72168                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            59.684057                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999594                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         34530400                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        34530400                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33665791500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33665791500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33665791500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33665791500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33665791500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33665791500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1634034                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1634034                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1634090                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1634090                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       263090                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        263090                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       263148                       # number of overall misses
system.cpu0.dcache.overall_misses::total       263148                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  19897170000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  19897170000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  19897170000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  19897170000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1897124                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1897124                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1897238                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1897238                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138678                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138678                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138701                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138701                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 75628.758220                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 75628.758220                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 75612.089015                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 75612.089015                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       105610                       # number of writebacks
system.cpu0.dcache.writebacks::total           105610                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        10127                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10127                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        10127                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10127                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       252963                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       252963                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       253020                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       253020                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  18991027000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  18991027000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  18993280000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  18993280000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.133340                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.133340                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.133362                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.133362                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 75074.327076                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 75074.327076                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 75066.318868                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 75066.318868                       # average overall mshr miss latency
system.cpu0.dcache.replacements                253004                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1092840                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1092840                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       242746                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       242746                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  18527571000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18527571000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1335586                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1335586                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.181752                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.181752                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 76324.928114                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 76324.928114                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1467                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1467                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       241279                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       241279                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  18205033500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  18205033500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.180654                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.180654                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 75452.208854                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 75452.208854                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       541194                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        541194                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        20344                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        20344                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1369599000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1369599000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       561538                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       561538                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.036229                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.036229                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67322.011404                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67322.011404                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8660                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8660                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11684                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11684                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    785993500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    785993500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.020807                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.020807                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 67270.926053                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 67270.926053                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           56                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           56                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           58                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           58                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.508772                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.508772                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data      2253000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      2253000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 39526.315789                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 39526.315789                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33665791500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999619                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1887110                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           253020                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.458343                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999619                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         15430924                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        15430924                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33665791500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33665791500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33665791500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4215693                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4215693                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4215693                       # number of overall hits
system.cpu1.icache.overall_hits::total        4215693                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1143002                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1143002                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1143002                       # number of overall misses
system.cpu1.icache.overall_misses::total      1143002                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  15900955000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  15900955000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  15900955000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  15900955000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5358695                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5358695                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5358695                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5358695                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.213299                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.213299                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.213299                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.213299                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 13911.572333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13911.572333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 13911.572333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13911.572333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1142985                       # number of writebacks
system.cpu1.icache.writebacks::total          1142985                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1143002                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1143002                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1143002                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1143002                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  14757954000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  14757954000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  14757954000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  14757954000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.213299                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.213299                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.213299                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.213299                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 12911.573208                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12911.573208                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 12911.573208                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12911.573208                       # average overall mshr miss latency
system.cpu1.icache.replacements               1142985                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4215693                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4215693                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1143002                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1143002                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  15900955000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  15900955000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5358695                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5358695                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.213299                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.213299                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 13911.572333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13911.572333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1143002                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1143002                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  14757954000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  14757954000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.213299                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.213299                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 12911.573208                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12911.573208                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33665791500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999575                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5358694                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1143001                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.688267                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999575                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         44012561                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        44012561                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33665791500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33665791500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33665791500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33665791500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33665791500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33665791500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3327455                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3327455                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3328404                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3328404                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       462126                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        462126                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       463231                       # number of overall misses
system.cpu1.dcache.overall_misses::total       463231                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   9964633500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9964633500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   9964633500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9964633500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3789581                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3789581                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3791635                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3791635                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.121946                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.121946                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.122172                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.122172                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 21562.590073                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 21562.590073                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 21511.154262                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 21511.154262                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       192878                       # number of writebacks
system.cpu1.dcache.writebacks::total           192878                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        76349                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76349                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        76349                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76349                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       385777                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       385777                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       386815                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       386815                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   7502993000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7502993000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   7539876000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7539876000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101799                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101799                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102018                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102018                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 19449.041804                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19449.041804                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 19492.201698                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19492.201698                       # average overall mshr miss latency
system.cpu1.dcache.replacements                386799                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2074883                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2074883                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       297597                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       297597                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   5622877500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5622877500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2372480                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2372480                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.125437                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.125437                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 18894.268087                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 18894.268087                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        12911                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12911                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       284686                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       284686                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   5060775500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5060775500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.119995                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.119995                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 17776.692567                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17776.692567                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1252572                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1252572                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       164529                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       164529                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4341756000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4341756000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.116103                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.116103                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 26389.001331                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 26389.001331                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        63438                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        63438                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       101091                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       101091                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2442217500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2442217500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.071336                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.071336                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 24158.604624                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24158.604624                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          949                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          949                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1105                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1105                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.537975                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.537975                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     36883000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     36883000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 35532.755299                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 35532.755299                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33665791500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999602                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3715219                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           386815                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.604640                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999602                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         30719895                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        30719895                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33665791500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33665791500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33665791500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               64084                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               12300                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1131910                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              349611                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1557905                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              64084                       # number of overall hits
system.l2.overall_hits::.cpu0.data              12300                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1131910                       # number of overall hits
system.l2.overall_hits::.cpu1.data             349611                       # number of overall hits
system.l2.overall_hits::total                 1557905                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              8084                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            240720                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11092                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             37204                       # number of demand (read+write) misses
system.l2.demand_misses::total                 297100                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             8084                       # number of overall misses
system.l2.overall_misses::.cpu0.data           240720                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11092                       # number of overall misses
system.l2.overall_misses::.cpu1.data            37204                       # number of overall misses
system.l2.overall_misses::total                297100                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    653385000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  18465426500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    937964000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3220726000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23277501500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    653385000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  18465426500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    937964000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3220726000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23277501500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72168                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          253020                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1143002                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          386815                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1855005                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72168                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         253020                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1143002                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         386815                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1855005                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.112016                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.951387                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.009704                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.096180                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.160161                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.112016                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.951387                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.009704                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.096180                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.160161                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80824.468085                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 76709.149634                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84562.206996                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86569.347382                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78349.045776                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80824.468085                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 76709.149634                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84562.206996                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86569.347382                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78349.045776                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              117605                       # number of writebacks
system.l2.writebacks::total                    117605                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         8084                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       240720                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11092                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        37204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            297100                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         8084                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       240720                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11092                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        37204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           297100                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    572545000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  16058226500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    827044000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   2848686000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20306501500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    572545000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  16058226500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    827044000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   2848686000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20306501500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.112016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.951387                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.009704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.096180                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.160161                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.112016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.951387                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.009704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.096180                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.160161                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70824.468085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 66709.149634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 74562.206996                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 76569.347382                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68349.045776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70824.468085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 66709.149634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 74562.206996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 76569.347382                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68349.045776                       # average overall mshr miss latency
system.l2.replacements                         297517                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       298488                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           298488                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       298488                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       298488                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1215137                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1215137                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1215137                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1215137                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          176                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           176                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             2079                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            84456                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 86535                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           9605                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          16664                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26269                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    744340500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1374535500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2118876000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11684                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       101120                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            112804                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.822064                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.164794                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.232873                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 77495.106715                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 82485.327652                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80660.702729                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         9605                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        16664                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26269                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    648290500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1207895500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1856186000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.822064                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.164794                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.232873                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 67495.106715                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 72485.327652                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70660.702729                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         64084                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1131910                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1195994                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         8084                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11092                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            19176                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    653385000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    937964000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1591349000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72168                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1143002                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1215170                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.112016                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.009704                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.015781                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80824.468085                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84562.206996                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82986.493534                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         8084                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11092                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        19176                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    572545000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    827044000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1399589000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.112016                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.009704                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.015781                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70824.468085                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 74562.206996                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72986.493534                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        10221                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       265155                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            275376                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       231115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        20540                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          251655                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  17721086000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1846190500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  19567276500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       241336                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       285695                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        527031                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.957648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.071895                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.477496                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 76676.485732                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 89882.692308                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77754.372057                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       231115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        20540                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       251655                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  15409936000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1640790500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  17050726500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.957648                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.071895                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.477496                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 66676.485732                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 79882.692308                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67754.372057                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33665791500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.041158                       # Cycle average of tags in use
system.l2.tags.total_refs                     3709769                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    298541                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.426330                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.788191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        8.331311                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      247.633564                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      306.738796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      429.549297                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.030067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.008136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.241830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.299550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.419482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999064                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          282                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          294                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  29978101                       # Number of tag accesses
system.l2.tags.data_accesses                 29978101                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33665791500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        517376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      15406080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        709888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2381056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19014400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       517376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       709888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1227264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7526720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7526720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           8084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         240720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          37204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              297100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       117605                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             117605                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         15368003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        457618232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         21086330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         70726274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             564798840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     15368003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     21086330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36454334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      223571752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            223571752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      223571752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        15368003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       457618232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        21086330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        70726274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            788370593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    116824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      8084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    237195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     36687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001097946500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7055                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7055                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              703207                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             109909                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      297100                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     117605                       # Number of write requests accepted
system.mem_ctrls.readBursts                    297100                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   117605                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4042                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   781                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             39630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             56364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             21432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            36856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            33157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12276                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2621575250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1465290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8116412750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8945.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27695.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   241890                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  102991                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                297100                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               117605                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  270053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   21725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        64964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    403.731790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   214.988363                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   402.086026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25946     39.94%     39.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10017     15.42%     55.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3692      5.68%     61.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3028      4.66%     65.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1988      3.06%     68.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1822      2.80%     71.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1416      2.18%     73.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1467      2.26%     76.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15588     23.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        64964                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.536782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.474906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    115.086865                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6757     95.78%     95.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           97      1.37%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           78      1.11%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           43      0.61%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           18      0.26%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           14      0.20%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           10      0.14%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           15      0.21%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            6      0.09%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.06%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7055                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.554500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.531090                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.898033                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4991     70.74%     70.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              332      4.71%     75.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1624     23.02%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              101      1.43%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7055                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18755712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  258688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7474688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19014400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7526720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       557.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       222.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    564.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    223.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33665731000                       # Total gap between requests
system.mem_ctrls.avgGap                      81179.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       517376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     15180480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       709888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2347968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7474688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15368003.452406577766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 450917068.146162569523                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 21086330.318418327719                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 69743436.746467113495                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 222026207.225812584162                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         8084                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       240720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11092                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        37204                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       117605                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    241339250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   6185123000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    371205000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1318745500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 814741089500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29853.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     25694.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33466.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     35446.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6927775.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            247536660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            131557470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1090292280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          330864480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2657088720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12985323330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1992655200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19435318140                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        577.301684                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5034270250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1123980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  27507541250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            216342000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            114980910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1002141840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          278789760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2657088720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12928011540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2040917760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19238272530                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        571.448692                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5159669000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1123980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27382142500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33665791500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1742200                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       416093                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1215137                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          521227                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           112804                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          112804                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1215170                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       527031                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       216488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       759044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3428988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1160429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5564949                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9236480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22952320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    146303104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     37100352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              215592256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          297517                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7526720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2152522                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000752                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027415                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2150903     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1619      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2152522                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3368597500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         580313817                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1714550901                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         382353841                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         108374754                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33665791500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
