\hypertarget{struct_port_group}{}\section{Port\+Group Struct Reference}
\label{struct_port_group}\index{PortGroup@{PortGroup}}


\mbox{\hyperlink{struct_port_group}{Port\+Group}} hardware registers.  




{\ttfamily \#include $<$port.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___d_i_r___type}{P\+O\+R\+T\+\_\+\+D\+I\+R\+\_\+\+Type}} \mbox{\hyperlink{struct_port_group_a4f40710bb20a5c26b854f025dcaf98ed}{D\+IR}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x00 (R/W 32) Data Direction. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___d_i_r_c_l_r___type}{P\+O\+R\+T\+\_\+\+D\+I\+R\+C\+L\+R\+\_\+\+Type}} \mbox{\hyperlink{struct_port_group_a5c1f883a6c080fb0696d7ec5d3c9b89b}{D\+I\+R\+C\+LR}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x04 (R/W 32) Data Direction Clear. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___d_i_r_s_e_t___type}{P\+O\+R\+T\+\_\+\+D\+I\+R\+S\+E\+T\+\_\+\+Type}} \mbox{\hyperlink{struct_port_group_a0bee31d59989e54e9748f3f31a71e1a5}{D\+I\+R\+S\+ET}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x08 (R/W 32) Data Direction Set. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___d_i_r_t_g_l___type}{P\+O\+R\+T\+\_\+\+D\+I\+R\+T\+G\+L\+\_\+\+Type}} \mbox{\hyperlink{struct_port_group_acc3c81a100cc3d9fa45d164b26667492}{D\+I\+R\+T\+GL}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0C (R/W 32) Data Direction Toggle. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___o_u_t___type}{P\+O\+R\+T\+\_\+\+O\+U\+T\+\_\+\+Type}} \mbox{\hyperlink{struct_port_group_a2ee0b79ec23d5e8846e2e40e668954b6}{O\+UT}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x10 (R/W 32) Data Output Value. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___o_u_t_c_l_r___type}{P\+O\+R\+T\+\_\+\+O\+U\+T\+C\+L\+R\+\_\+\+Type}} \mbox{\hyperlink{struct_port_group_a0c8aa9e1ff193914f6ada585997da7c3}{O\+U\+T\+C\+LR}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x14 (R/W 32) Data Output Value Clear. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___o_u_t_s_e_t___type}{P\+O\+R\+T\+\_\+\+O\+U\+T\+S\+E\+T\+\_\+\+Type}} \mbox{\hyperlink{struct_port_group_a943dbc3729651ff07a14e77161f99d14}{O\+U\+T\+S\+ET}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x18 (R/W 32) Data Output Value Set. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___o_u_t_t_g_l___type}{P\+O\+R\+T\+\_\+\+O\+U\+T\+T\+G\+L\+\_\+\+Type}} \mbox{\hyperlink{struct_port_group_aec604143a1d0cc5cb0508fcbaac3b0c8}{O\+U\+T\+T\+GL}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x1C (R/W 32) Data Output Value Toggle. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_p_o_r_t___i_n___type}{P\+O\+R\+T\+\_\+\+I\+N\+\_\+\+Type}} \mbox{\hyperlink{struct_port_group_a8ec8f85412233cb9993f9622ec106aa0}{IN}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x20 (R/ 32) Data Input Value. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___c_t_r_l___type}{P\+O\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+Type}} \mbox{\hyperlink{struct_port_group_a43444687a8814be2e0ce096ecc188389}{C\+T\+RL}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x24 (R/W 32) Control. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type}{P\+O\+R\+T\+\_\+\+W\+R\+C\+O\+N\+F\+I\+G\+\_\+\+Type}} \mbox{\hyperlink{struct_port_group_a4a3b3dee5230a97dcec3017868e2f5d8}{W\+R\+C\+O\+N\+F\+IG}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x28 ( /W 32) Write Configuration. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} \mbox{\hyperlink{struct_port_group_a1106a1fe7c5fa01a183c54b4b992a7f0}{Reserved1}} \mbox{[}0x4\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___p_m_u_x___type}{P\+O\+R\+T\+\_\+\+P\+M\+U\+X\+\_\+\+Type}} \mbox{\hyperlink{struct_port_group_a07c536dbc789ce555370ffcfe5dabb72}{P\+M\+UX}} \mbox{[}16\mbox{]}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x30 (R/W 8) Peripheral Multiplexing n. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___p_i_n_c_f_g___type}{P\+O\+R\+T\+\_\+\+P\+I\+N\+C\+F\+G\+\_\+\+Type}} \mbox{\hyperlink{struct_port_group_a5bf1b629002458249752057bbc90648e}{P\+I\+N\+C\+FG}} \mbox{[}32\mbox{]}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x40 (R/W 8) Pin Configuration n. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} \mbox{\hyperlink{struct_port_group_a1a6c9b5a2cafc18c3aa3491098ba6c2e}{Reserved2}} \mbox{[}0x20\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
\mbox{\hyperlink{struct_port_group}{Port\+Group}} hardware registers. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_port_group_a43444687a8814be2e0ce096ecc188389}\label{struct_port_group_a43444687a8814be2e0ce096ecc188389}} 
\index{PortGroup@{PortGroup}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!PortGroup@{PortGroup}}
\subsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___c_t_r_l___type}{P\+O\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+Type}} C\+T\+RL}



Offset\+: 0x24 (R/W 32) Control. 

\mbox{\Hypertarget{struct_port_group_a4f40710bb20a5c26b854f025dcaf98ed}\label{struct_port_group_a4f40710bb20a5c26b854f025dcaf98ed}} 
\index{PortGroup@{PortGroup}!DIR@{DIR}}
\index{DIR@{DIR}!PortGroup@{PortGroup}}
\subsubsection{\texorpdfstring{DIR}{DIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___d_i_r___type}{P\+O\+R\+T\+\_\+\+D\+I\+R\+\_\+\+Type}} D\+IR}



Offset\+: 0x00 (R/W 32) Data Direction. 

\mbox{\Hypertarget{struct_port_group_a5c1f883a6c080fb0696d7ec5d3c9b89b}\label{struct_port_group_a5c1f883a6c080fb0696d7ec5d3c9b89b}} 
\index{PortGroup@{PortGroup}!DIRCLR@{DIRCLR}}
\index{DIRCLR@{DIRCLR}!PortGroup@{PortGroup}}
\subsubsection{\texorpdfstring{DIRCLR}{DIRCLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___d_i_r_c_l_r___type}{P\+O\+R\+T\+\_\+\+D\+I\+R\+C\+L\+R\+\_\+\+Type}} D\+I\+R\+C\+LR}



Offset\+: 0x04 (R/W 32) Data Direction Clear. 

\mbox{\Hypertarget{struct_port_group_a0bee31d59989e54e9748f3f31a71e1a5}\label{struct_port_group_a0bee31d59989e54e9748f3f31a71e1a5}} 
\index{PortGroup@{PortGroup}!DIRSET@{DIRSET}}
\index{DIRSET@{DIRSET}!PortGroup@{PortGroup}}
\subsubsection{\texorpdfstring{DIRSET}{DIRSET}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___d_i_r_s_e_t___type}{P\+O\+R\+T\+\_\+\+D\+I\+R\+S\+E\+T\+\_\+\+Type}} D\+I\+R\+S\+ET}



Offset\+: 0x08 (R/W 32) Data Direction Set. 

\mbox{\Hypertarget{struct_port_group_acc3c81a100cc3d9fa45d164b26667492}\label{struct_port_group_acc3c81a100cc3d9fa45d164b26667492}} 
\index{PortGroup@{PortGroup}!DIRTGL@{DIRTGL}}
\index{DIRTGL@{DIRTGL}!PortGroup@{PortGroup}}
\subsubsection{\texorpdfstring{DIRTGL}{DIRTGL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___d_i_r_t_g_l___type}{P\+O\+R\+T\+\_\+\+D\+I\+R\+T\+G\+L\+\_\+\+Type}} D\+I\+R\+T\+GL}



Offset\+: 0x0C (R/W 32) Data Direction Toggle. 

\mbox{\Hypertarget{struct_port_group_a8ec8f85412233cb9993f9622ec106aa0}\label{struct_port_group_a8ec8f85412233cb9993f9622ec106aa0}} 
\index{PortGroup@{PortGroup}!IN@{IN}}
\index{IN@{IN}!PortGroup@{PortGroup}}
\subsubsection{\texorpdfstring{IN}{IN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_p_o_r_t___i_n___type}{P\+O\+R\+T\+\_\+\+I\+N\+\_\+\+Type}} IN}



Offset\+: 0x20 (R/ 32) Data Input Value. 

\mbox{\Hypertarget{struct_port_group_a2ee0b79ec23d5e8846e2e40e668954b6}\label{struct_port_group_a2ee0b79ec23d5e8846e2e40e668954b6}} 
\index{PortGroup@{PortGroup}!OUT@{OUT}}
\index{OUT@{OUT}!PortGroup@{PortGroup}}
\subsubsection{\texorpdfstring{OUT}{OUT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___o_u_t___type}{P\+O\+R\+T\+\_\+\+O\+U\+T\+\_\+\+Type}} O\+UT}



Offset\+: 0x10 (R/W 32) Data Output Value. 

\mbox{\Hypertarget{struct_port_group_a0c8aa9e1ff193914f6ada585997da7c3}\label{struct_port_group_a0c8aa9e1ff193914f6ada585997da7c3}} 
\index{PortGroup@{PortGroup}!OUTCLR@{OUTCLR}}
\index{OUTCLR@{OUTCLR}!PortGroup@{PortGroup}}
\subsubsection{\texorpdfstring{OUTCLR}{OUTCLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___o_u_t_c_l_r___type}{P\+O\+R\+T\+\_\+\+O\+U\+T\+C\+L\+R\+\_\+\+Type}} O\+U\+T\+C\+LR}



Offset\+: 0x14 (R/W 32) Data Output Value Clear. 

\mbox{\Hypertarget{struct_port_group_a943dbc3729651ff07a14e77161f99d14}\label{struct_port_group_a943dbc3729651ff07a14e77161f99d14}} 
\index{PortGroup@{PortGroup}!OUTSET@{OUTSET}}
\index{OUTSET@{OUTSET}!PortGroup@{PortGroup}}
\subsubsection{\texorpdfstring{OUTSET}{OUTSET}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___o_u_t_s_e_t___type}{P\+O\+R\+T\+\_\+\+O\+U\+T\+S\+E\+T\+\_\+\+Type}} O\+U\+T\+S\+ET}



Offset\+: 0x18 (R/W 32) Data Output Value Set. 

\mbox{\Hypertarget{struct_port_group_aec604143a1d0cc5cb0508fcbaac3b0c8}\label{struct_port_group_aec604143a1d0cc5cb0508fcbaac3b0c8}} 
\index{PortGroup@{PortGroup}!OUTTGL@{OUTTGL}}
\index{OUTTGL@{OUTTGL}!PortGroup@{PortGroup}}
\subsubsection{\texorpdfstring{OUTTGL}{OUTTGL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___o_u_t_t_g_l___type}{P\+O\+R\+T\+\_\+\+O\+U\+T\+T\+G\+L\+\_\+\+Type}} O\+U\+T\+T\+GL}



Offset\+: 0x1C (R/W 32) Data Output Value Toggle. 

\mbox{\Hypertarget{struct_port_group_a5bf1b629002458249752057bbc90648e}\label{struct_port_group_a5bf1b629002458249752057bbc90648e}} 
\index{PortGroup@{PortGroup}!PINCFG@{PINCFG}}
\index{PINCFG@{PINCFG}!PortGroup@{PortGroup}}
\subsubsection{\texorpdfstring{PINCFG}{PINCFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___p_i_n_c_f_g___type}{P\+O\+R\+T\+\_\+\+P\+I\+N\+C\+F\+G\+\_\+\+Type}} P\+I\+N\+C\+FG\mbox{[}32\mbox{]}}



Offset\+: 0x40 (R/W 8) Pin Configuration n. 

\mbox{\Hypertarget{struct_port_group_a07c536dbc789ce555370ffcfe5dabb72}\label{struct_port_group_a07c536dbc789ce555370ffcfe5dabb72}} 
\index{PortGroup@{PortGroup}!PMUX@{PMUX}}
\index{PMUX@{PMUX}!PortGroup@{PortGroup}}
\subsubsection{\texorpdfstring{PMUX}{PMUX}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_p_o_r_t___p_m_u_x___type}{P\+O\+R\+T\+\_\+\+P\+M\+U\+X\+\_\+\+Type}} P\+M\+UX\mbox{[}16\mbox{]}}



Offset\+: 0x30 (R/W 8) Peripheral Multiplexing n. 

\mbox{\Hypertarget{struct_port_group_a1106a1fe7c5fa01a183c54b4b992a7f0}\label{struct_port_group_a1106a1fe7c5fa01a183c54b4b992a7f0}} 
\index{PortGroup@{PortGroup}!Reserved1@{Reserved1}}
\index{Reserved1@{Reserved1}!PortGroup@{PortGroup}}
\subsubsection{\texorpdfstring{Reserved1}{Reserved1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} Reserved1\mbox{[}0x4\mbox{]}}

\mbox{\Hypertarget{struct_port_group_a1a6c9b5a2cafc18c3aa3491098ba6c2e}\label{struct_port_group_a1a6c9b5a2cafc18c3aa3491098ba6c2e}} 
\index{PortGroup@{PortGroup}!Reserved2@{Reserved2}}
\index{Reserved2@{Reserved2}!PortGroup@{PortGroup}}
\subsubsection{\texorpdfstring{Reserved2}{Reserved2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} Reserved2\mbox{[}0x20\mbox{]}}

\mbox{\Hypertarget{struct_port_group_a4a3b3dee5230a97dcec3017868e2f5d8}\label{struct_port_group_a4a3b3dee5230a97dcec3017868e2f5d8}} 
\index{PortGroup@{PortGroup}!WRCONFIG@{WRCONFIG}}
\index{WRCONFIG@{WRCONFIG}!PortGroup@{PortGroup}}
\subsubsection{\texorpdfstring{WRCONFIG}{WRCONFIG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} \mbox{\hyperlink{union_p_o_r_t___w_r_c_o_n_f_i_g___type}{P\+O\+R\+T\+\_\+\+W\+R\+C\+O\+N\+F\+I\+G\+\_\+\+Type}} W\+R\+C\+O\+N\+F\+IG}



Offset\+: 0x28 ( /W 32) Write Configuration. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{utils_2cmsis_2samd21_2include_2component_2port_8h}{port.\+h}}\end{DoxyCompactItemize}
