//Standart VHDL ieee
abs=abs
add_signed=add_signed
add_unsigned=add_unsigned
and_table=and_table
append_mode=append_mode
bit_vector=bit_vector
bit=bit
bitwise_eql=bitwise_eql
bitwise_neq=bitwise_neq
boolean=boolean
bv=bv
character=character
conv_integer=conv_integer
conv_signed=conv_signed
conv_std_logic_vector=conv_std_logic_vector
conv_unsigned=conv_unsigned
cvt_to_ux01=cvt_to_ux01
cvt_to_x01=cvt_to_x01
cvt_to_x01z=cvt_to_x01z
debug=debug
delay_length=delay_length
digits=digits
divmod=divmod
error=error
event=event
exp=exp
ext=ext
f=f
failure=failure
falling_edge=falling_edge
false=false
field=field
file_open_kind=file_open_kind
file_open_status=file_open_status
foreign=foreign
fs=fs
good=good
high=high
hr=hr
ieee=ieee
image=image
input=input
integer=integer
is_less_or_equal=is_less_or_equal
is_less=is_less
is_x=is_x
justified=justified
last_value=last_value
left_signed_arg=left_signed_arg
left_unsigned_arg=left_unsigned_arg
left=left
length=length
line=line
logic_ux01_table=logic_ux01_table
logic_x01_table=logic_x01_table
logic_x01z_table=logic_x01z_table
low=low
lv=lv
make_binary=make_binary
match_table=match_table
math=math
math_real=math_real
max=max
maximum=maximum
min=min
minus=minus
mode_error=mode_error
ms=ms
mult_signed_arg=mult_signed_arg
mult_unsigned_arg=mult_unsigned_arg
mult=mult
name_error=name_error
natural=natural
nbits=nbits
no_warning=no_warning
not_table=not_table
note=note
now=now
ns=ns
numeric_std=numeric_std
one_bit=one_bit
open_ok=open_ok
or_table=or_table
output=output
pi=pi
plus=plus
pos=pos
positive=positive
ps=ps
read_mode=read_mode
read=read
readline=readline
real=real
resize=resize
resolution_table=resolution_table
resolved=resolved
result=result
reverse_range=reverse_range
rising_edge=rising_edge
rotate_left=rotate_left
rotate_right=rotate_right
rv=rv
sec=sec
severity_level=severity_level
shift_left=shift_left
shift_right=shift_right
shl=shl
shr=shr
side=side
signed_equal=signed_equal
signed_less_or_equal=signed_less_or_equal
signed_less=signed_less
signed_num_bits=signed_num_bits
signed_return_boolean=signed_return_boolean
signed=signed
size=size
small_int=small_int
sqrt=sqrt
standard=standard
status_error=status_error
std_logic_1164=std_logic_1164
std_logic_arith=std_logic_arith
std_logic_signed=std_logic_signed
std_logic_unsigned=std_logic_unsigned
std_logic_vector=std_logic_vector
std_logic=std_logic
std_match=std_match
std_ulogic_vector=std_ulogic_vector
std_ulogic=std_ulogic
stdlogic_1d=stdlogic_1d
stdlogic_table=stdlogic_table
stdulogic_table=stdulogic_table
string=string
sv=sv
sxt=sxt
sysfrec=sysfrec
tbl_binary=tbl_binary
tbl_mvl9_boolean=tbl_mvl9_boolean
tbl_type=tbl_type
text=text
textio=textio
time=time
to_01=to_01
to_bit=to_bit
to_bitvector=to_bitvector
to_integer=to_integer
to_signed=to_signed
to_stdlogicvector=to_stdlogicvector
to_stdulogic=to_stdulogic
to_stdulogicvector=to_stdulogicvector
to_unsigned=to_unsigned
to_ux01=to_ux01
to_x01=to_x01
to_x01z=to_x01z
true=true
uniform=uniform
unit=unit
unsigned_equal=unsigned_equal
unsigned_is_less_or_equal=unsigned_is_less_or_equal
unsigned_is_less=unsigned_is_less
unsigned_less_or_equal=unsigned_less_or_equal
unsigned_less=unsigned_less
unsigned_minus=unsigned_minus
unsigned_num_bits=unsigned_num_bits
unsigned_plus=unsigned_plus
unsigned_return_boolean=unsigned_return_boolean
unsigned=unsigned
us=us
ux01=ux01
ux01z=ux01z
val=val
value=value
variable=variable
warning=warning
width=width
work=work
write_mode=write_mode
write=write
writeline=writeline
x=x
x01=x01
x01z=x01z
xcount=xcount
xor_table=xor_table
xrol=xrol
xror=xror
xsll=xsll
xsra=xsra
xsrl=xsrl

//SBA reserved
sbapackage=sbapackage
debug=debug
adr_width=adr_width
dat_width=dat_width
stb_width=stb_width
sysfreq=sysfreq
addr_type=addr_type
data_type=data_type
adat_type=adat_type





//Appended due to input file:	test.vhd
only=ID_S_7c9bcfe7_79026127_E
p1=ID_S_5978e6_7ffc7fbd_E
val1=ID_S_7c9f6ef9_5fb53dab_E
a=ID_S_2b606_61_E
b=ID_S_2b607_62_E
cin=ID_S_b8865ff_7e708066_E
sum=ID_S_b88ab9a_7e301668_E
cout=ID_S_7c9540c0_7a6720eb_E
rtl=ID_S_b88a737_7e341f69_E
xor1_out=ID_S_28a83346_381dabd_E
and1_out=ID_S_11b9d80_104eab93_E
and2_out=ID_S_12db601_1c960c44_E
or1_out=ID_S_71d8bd2e_53253a19_E
and1=ID_S_7c942149_3af3e3a0_E
or1=ID_S_b8899f7_7e40e7ac_E
and2=ID_S_7c94214a_3af3e3a3_E
or2=ID_S_b8899f8_7e40e7af_E
addern=ID_S_716d8ed3_50355879_E
n=ID_S_2b613_6e_E
carry=ID_S_f359ee6_5aa765df_E
gen=ID_S_b88767f_7e60a06f_E
i=ID_S_2b60e_69_E
add=ID_S_b885cce_7e7895e2_E
behavioral=ID_S_774d1ae2_21004c7_E
vsum=ID_S_7c9fbcf0_5ffd7cb6_E


//Appended due to input file:	test.vhd


//Appended due to input file:	test.vhd

//LR_Start
gates=gates
andg=andg
org=org
xorg=xorg
adder=adder
structural=structural
xor1=xor1
xor2=xor2
tpd_hl=tpd_hl
tpd_lh=tpd_lh
in1=in1
in2=in2
out1=out1
//LR_End

//Appended due to input file:	test.vhd
