{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766112029353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766112029357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 20:40:29 2025 " "Processing started: Thu Dec 18 20:40:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766112029357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112029357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SystemVerilog_NPU -c SystemVerilog_NPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off SystemVerilog_NPU -c SystemVerilog_NPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112029358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1766112029678 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1766112029678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nn_config_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file nn_config_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nn_config_pkg (SystemVerilog) " "Found design unit 1: nn_config_pkg (SystemVerilog)" {  } { { "nn_config_pkg.sv" "" { Text "C:/SystemVerilog_NPU/nn_config_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112041764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112041764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron.sv 1 1 " "Found 1 design units, including 1 entities, in source file neuron.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neuron " "Found entity 1: neuron" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112041767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112041767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sig_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sig_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sig_rom " "Found entity 1: sig_rom" {  } { { "sig_rom.sv" "" { Text "C:/SystemVerilog_NPU/sig_rom.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112041768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112041768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weight_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file weight_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 weight_memory " "Found entity 1: weight_memory" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112041769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112041769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer1.sv 1 1 " "Found 1 design units, including 1 entities, in source file layer1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Layer1 " "Found entity 1: Layer1" {  } { { "Layer1.sv" "" { Text "C:/SystemVerilog_NPU/Layer1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112041770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112041770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer2.sv 1 1 " "Found 1 design units, including 1 entities, in source file layer2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Layer2 " "Found entity 1: Layer2" {  } { { "Layer2.sv" "" { Text "C:/SystemVerilog_NPU/Layer2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112041771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112041771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer3.sv 1 1 " "Found 1 design units, including 1 entities, in source file layer3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Layer3 " "Found entity 1: Layer3" {  } { { "Layer3.sv" "" { Text "C:/SystemVerilog_NPU/Layer3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112041772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112041772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "layer4.sv 1 1 " "Found 1 design units, including 1 entities, in source file layer4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Layer4 " "Found entity 1: Layer4" {  } { { "Layer4.sv" "" { Text "C:/SystemVerilog_NPU/Layer4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112041773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112041773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maxfinder.sv 1 1 " "Found 1 design units, including 1 entities, in source file maxfinder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maxfinder " "Found entity 1: maxfinder" {  } { { "maxfinder.sv" "" { Text "C:/SystemVerilog_NPU/maxfinder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112041774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112041774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dnn.sv 1 1 " "Found 1 design units, including 1 entities, in source file dnn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dnn " "Found entity 1: dnn" {  } { { "dnn.sv" "" { Text "C:/SystemVerilog_NPU/dnn.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112041774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112041774 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dnn " "Elaborating entity \"dnn\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1766112042169 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dnn.sv(168) " "Verilog HDL assignment warning at dnn.sv(168): truncated value with size 32 to match size of target (5)" {  } { { "dnn.sv" "" { Text "C:/SystemVerilog_NPU/dnn.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112042185 "|dnn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dnn.sv(203) " "Verilog HDL assignment warning at dnn.sv(203): truncated value with size 32 to match size of target (5)" {  } { { "dnn.sv" "" { Text "C:/SystemVerilog_NPU/dnn.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112042191 "|dnn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dnn.sv(238) " "Verilog HDL assignment warning at dnn.sv(238): truncated value with size 32 to match size of target (4)" {  } { { "dnn.sv" "" { Text "C:/SystemVerilog_NPU/dnn.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112042196 "|dnn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Layer1 Layer1:u_layer1 " "Elaborating entity \"Layer1\" for hierarchy \"Layer1:u_layer1\"" {  } { { "dnn.sv" "u_layer1" { Text "C:/SystemVerilog_NPU/dnn.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[0\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042349 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112042351 "|dnn|Layer1:u_layer1|neuron:gen_neurons[0].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042367 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042378 "|dnn|Layer1:u_layer1|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042378 "|dnn|Layer1:u_layer1|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042378 "|dnn|Layer1:u_layer1|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sig_rom Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|sig_rom:u_sig_rom " "Elaborating entity \"sig_rom\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|sig_rom:u_sig_rom\"" {  } { { "neuron.sv" "u_sig_rom" { Text "C:/SystemVerilog_NPU/neuron.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042385 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 sig_rom.sv(17) " "Net \"mem.data_a\" at sig_rom.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "sig_rom.sv" "" { Text "C:/SystemVerilog_NPU/sig_rom.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042398 "|dnn|Layer1:u_layer1|neuron:gen_neurons[0].u_neuron|sig_rom:u_sig_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 sig_rom.sv(17) " "Net \"mem.waddr_a\" at sig_rom.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "sig_rom.sv" "" { Text "C:/SystemVerilog_NPU/sig_rom.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042398 "|dnn|Layer1:u_layer1|neuron:gen_neurons[0].u_neuron|sig_rom:u_sig_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 sig_rom.sv(17) " "Net \"mem.we_a\" at sig_rom.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "sig_rom.sv" "" { Text "C:/SystemVerilog_NPU/sig_rom.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042399 "|dnn|Layer1:u_layer1|neuron:gen_neurons[0].u_neuron|sig_rom:u_sig_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[1\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[1\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[1\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042405 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112042406 "|dnn|Layer1:u_layer1|neuron:gen_neurons[1].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042421 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042432 "|dnn|Layer1:u_layer1|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042432 "|dnn|Layer1:u_layer1|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042432 "|dnn|Layer1:u_layer1|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[2\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[2\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[2\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112042440 "|dnn|Layer1:u_layer1|neuron:gen_neurons[2].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042455 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042465 "|dnn|Layer1:u_layer1|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042465 "|dnn|Layer1:u_layer1|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042466 "|dnn|Layer1:u_layer1|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[3\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[3\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[3\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042473 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112042474 "|dnn|Layer1:u_layer1|neuron:gen_neurons[3].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042510 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042521 "|dnn|Layer1:u_layer1|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042521 "|dnn|Layer1:u_layer1|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042521 "|dnn|Layer1:u_layer1|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[4\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[4\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[4\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042527 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112042529 "|dnn|Layer1:u_layer1|neuron:gen_neurons[4].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042541 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042552 "|dnn|Layer1:u_layer1|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042552 "|dnn|Layer1:u_layer1|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042552 "|dnn|Layer1:u_layer1|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[5\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[5\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[5\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042558 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112042560 "|dnn|Layer1:u_layer1|neuron:gen_neurons[5].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042573 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042585 "|dnn|Layer1:u_layer1|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042585 "|dnn|Layer1:u_layer1|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042585 "|dnn|Layer1:u_layer1|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[6\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[6\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[6\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042592 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112042593 "|dnn|Layer1:u_layer1|neuron:gen_neurons[6].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042606 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042616 "|dnn|Layer1:u_layer1|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042616 "|dnn|Layer1:u_layer1|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042616 "|dnn|Layer1:u_layer1|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[7\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[7\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[7\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042622 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112042624 "|dnn|Layer1:u_layer1|neuron:gen_neurons[7].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042636 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042646 "|dnn|Layer1:u_layer1|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042646 "|dnn|Layer1:u_layer1|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042646 "|dnn|Layer1:u_layer1|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[8\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[8\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[8\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112042653 "|dnn|Layer1:u_layer1|neuron:gen_neurons[8].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042666 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042677 "|dnn|Layer1:u_layer1|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042677 "|dnn|Layer1:u_layer1|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042677 "|dnn|Layer1:u_layer1|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[9\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[9\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[9\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042683 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112042685 "|dnn|Layer1:u_layer1|neuron:gen_neurons[9].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042698 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042709 "|dnn|Layer1:u_layer1|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042709 "|dnn|Layer1:u_layer1|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042710 "|dnn|Layer1:u_layer1|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[10\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[10\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[10\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042716 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112042717 "|dnn|Layer1:u_layer1|neuron:gen_neurons[10].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[10\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[10\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042730 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042740 "|dnn|Layer1:u_layer1|neuron:gen_neurons[10].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042740 "|dnn|Layer1:u_layer1|neuron:gen_neurons[10].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042741 "|dnn|Layer1:u_layer1|neuron:gen_neurons[10].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[11\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[11\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[11\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042747 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112042748 "|dnn|Layer1:u_layer1|neuron:gen_neurons[11].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[11\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[11\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042761 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042772 "|dnn|Layer1:u_layer1|neuron:gen_neurons[11].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042772 "|dnn|Layer1:u_layer1|neuron:gen_neurons[11].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042773 "|dnn|Layer1:u_layer1|neuron:gen_neurons[11].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[12\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[12\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[12\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042779 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112042781 "|dnn|Layer1:u_layer1|neuron:gen_neurons[12].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[12\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[12\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042794 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042805 "|dnn|Layer1:u_layer1|neuron:gen_neurons[12].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042805 "|dnn|Layer1:u_layer1|neuron:gen_neurons[12].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042806 "|dnn|Layer1:u_layer1|neuron:gen_neurons[12].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[13\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[13\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[13\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042811 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112042813 "|dnn|Layer1:u_layer1|neuron:gen_neurons[13].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[13\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[13\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042825 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042835 "|dnn|Layer1:u_layer1|neuron:gen_neurons[13].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042836 "|dnn|Layer1:u_layer1|neuron:gen_neurons[13].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042836 "|dnn|Layer1:u_layer1|neuron:gen_neurons[13].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[14\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[14\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[14\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042841 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112042843 "|dnn|Layer1:u_layer1|neuron:gen_neurons[14].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[14\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[14\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042855 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042865 "|dnn|Layer1:u_layer1|neuron:gen_neurons[14].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042865 "|dnn|Layer1:u_layer1|neuron:gen_neurons[14].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042866 "|dnn|Layer1:u_layer1|neuron:gen_neurons[14].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[15\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[15\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[15\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112042872 "|dnn|Layer1:u_layer1|neuron:gen_neurons[15].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[15\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[15\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042886 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042898 "|dnn|Layer1:u_layer1|neuron:gen_neurons[15].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042898 "|dnn|Layer1:u_layer1|neuron:gen_neurons[15].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042898 "|dnn|Layer1:u_layer1|neuron:gen_neurons[15].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[16\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[16\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[16\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042904 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112042905 "|dnn|Layer1:u_layer1|neuron:gen_neurons[16].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[16\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[16\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042920 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042930 "|dnn|Layer1:u_layer1|neuron:gen_neurons[16].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042930 "|dnn|Layer1:u_layer1|neuron:gen_neurons[16].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042931 "|dnn|Layer1:u_layer1|neuron:gen_neurons[16].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[17\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[17\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[17\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042937 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112042938 "|dnn|Layer1:u_layer1|neuron:gen_neurons[17].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[17\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[17\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042952 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042963 "|dnn|Layer1:u_layer1|neuron:gen_neurons[17].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042963 "|dnn|Layer1:u_layer1|neuron:gen_neurons[17].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042963 "|dnn|Layer1:u_layer1|neuron:gen_neurons[17].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[18\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[18\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[18\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042969 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112042970 "|dnn|Layer1:u_layer1|neuron:gen_neurons[18].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[18\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[18\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112042983 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042996 "|dnn|Layer1:u_layer1|neuron:gen_neurons[18].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042996 "|dnn|Layer1:u_layer1|neuron:gen_neurons[18].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112042996 "|dnn|Layer1:u_layer1|neuron:gen_neurons[18].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[19\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[19\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[19\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043003 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043004 "|dnn|Layer1:u_layer1|neuron:gen_neurons[19].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[19\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[19\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043019 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043029 "|dnn|Layer1:u_layer1|neuron:gen_neurons[19].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043029 "|dnn|Layer1:u_layer1|neuron:gen_neurons[19].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043029 "|dnn|Layer1:u_layer1|neuron:gen_neurons[19].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[20\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[20\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[20\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043037 "|dnn|Layer1:u_layer1|neuron:gen_neurons[20].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[20\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[20\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043050 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043061 "|dnn|Layer1:u_layer1|neuron:gen_neurons[20].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043061 "|dnn|Layer1:u_layer1|neuron:gen_neurons[20].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043061 "|dnn|Layer1:u_layer1|neuron:gen_neurons[20].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[21\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[21\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[21\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043067 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043068 "|dnn|Layer1:u_layer1|neuron:gen_neurons[21].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[21\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[21\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043080 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043091 "|dnn|Layer1:u_layer1|neuron:gen_neurons[21].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043091 "|dnn|Layer1:u_layer1|neuron:gen_neurons[21].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043091 "|dnn|Layer1:u_layer1|neuron:gen_neurons[21].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[22\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[22\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[22\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043114 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043115 "|dnn|Layer1:u_layer1|neuron:gen_neurons[22].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[22\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[22\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043136 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043148 "|dnn|Layer1:u_layer1|neuron:gen_neurons[22].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043148 "|dnn|Layer1:u_layer1|neuron:gen_neurons[22].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043149 "|dnn|Layer1:u_layer1|neuron:gen_neurons[22].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[23\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[23\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[23\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043156 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043157 "|dnn|Layer1:u_layer1|neuron:gen_neurons[23].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[23\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[23\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043173 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043184 "|dnn|Layer1:u_layer1|neuron:gen_neurons[23].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043184 "|dnn|Layer1:u_layer1|neuron:gen_neurons[23].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043184 "|dnn|Layer1:u_layer1|neuron:gen_neurons[23].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[24\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[24\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[24\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043191 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043192 "|dnn|Layer1:u_layer1|neuron:gen_neurons[24].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[24\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[24\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043207 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043220 "|dnn|Layer1:u_layer1|neuron:gen_neurons[24].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043220 "|dnn|Layer1:u_layer1|neuron:gen_neurons[24].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043220 "|dnn|Layer1:u_layer1|neuron:gen_neurons[24].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[25\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[25\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[25\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043230 "|dnn|Layer1:u_layer1|neuron:gen_neurons[25].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[25\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[25\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043244 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043256 "|dnn|Layer1:u_layer1|neuron:gen_neurons[25].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043256 "|dnn|Layer1:u_layer1|neuron:gen_neurons[25].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043256 "|dnn|Layer1:u_layer1|neuron:gen_neurons[25].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[26\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[26\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[26\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043270 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043272 "|dnn|Layer1:u_layer1|neuron:gen_neurons[26].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[26\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[26\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043289 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043302 "|dnn|Layer1:u_layer1|neuron:gen_neurons[26].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043302 "|dnn|Layer1:u_layer1|neuron:gen_neurons[26].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043302 "|dnn|Layer1:u_layer1|neuron:gen_neurons[26].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[27\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[27\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[27\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043309 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043311 "|dnn|Layer1:u_layer1|neuron:gen_neurons[27].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[27\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[27\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043325 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043336 "|dnn|Layer1:u_layer1|neuron:gen_neurons[27].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043336 "|dnn|Layer1:u_layer1|neuron:gen_neurons[27].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043336 "|dnn|Layer1:u_layer1|neuron:gen_neurons[27].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[28\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[28\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[28\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043343 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043345 "|dnn|Layer1:u_layer1|neuron:gen_neurons[28].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[28\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[28\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043359 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043370 "|dnn|Layer1:u_layer1|neuron:gen_neurons[28].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043370 "|dnn|Layer1:u_layer1|neuron:gen_neurons[28].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043370 "|dnn|Layer1:u_layer1|neuron:gen_neurons[28].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer1:u_layer1\|neuron:gen_neurons\[29\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[29\].u_neuron\"" {  } { { "Layer1.sv" "gen_neurons\[29\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer1.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043377 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (10)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043378 "|dnn|Layer1:u_layer1|neuron:gen_neurons[29].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer1:u_layer1\|neuron:gen_neurons\[29\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer1:u_layer1\|neuron:gen_neurons\[29\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043392 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043403 "|dnn|Layer1:u_layer1|neuron:gen_neurons[29].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043403 "|dnn|Layer1:u_layer1|neuron:gen_neurons[29].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043403 "|dnn|Layer1:u_layer1|neuron:gen_neurons[29].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Layer2 Layer2:u_layer2 " "Elaborating entity \"Layer2\" for hierarchy \"Layer2:u_layer2\"" {  } { { "dnn.sv" "u_layer2" { Text "C:/SystemVerilog_NPU/dnn.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[0\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[0\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[0\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043437 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043438 "|dnn|Layer2:u_layer2|neuron:gen_neurons[0].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043453 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043455 "|dnn|Layer2:u_layer2|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043455 "|dnn|Layer2:u_layer2|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043455 "|dnn|Layer2:u_layer2|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[1\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[1\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[1\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043462 "|dnn|Layer2:u_layer2|neuron:gen_neurons[1].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043475 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043477 "|dnn|Layer2:u_layer2|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043477 "|dnn|Layer2:u_layer2|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043477 "|dnn|Layer2:u_layer2|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[2\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[2\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[2\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043482 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043484 "|dnn|Layer2:u_layer2|neuron:gen_neurons[2].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043497 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043499 "|dnn|Layer2:u_layer2|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043499 "|dnn|Layer2:u_layer2|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043499 "|dnn|Layer2:u_layer2|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[3\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[3\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[3\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043504 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043506 "|dnn|Layer2:u_layer2|neuron:gen_neurons[3].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043519 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043521 "|dnn|Layer2:u_layer2|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043521 "|dnn|Layer2:u_layer2|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043521 "|dnn|Layer2:u_layer2|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[4\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[4\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[4\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043526 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043527 "|dnn|Layer2:u_layer2|neuron:gen_neurons[4].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043541 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043543 "|dnn|Layer2:u_layer2|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043543 "|dnn|Layer2:u_layer2|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043543 "|dnn|Layer2:u_layer2|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[5\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[5\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[5\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043549 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043551 "|dnn|Layer2:u_layer2|neuron:gen_neurons[5].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043564 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043566 "|dnn|Layer2:u_layer2|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043566 "|dnn|Layer2:u_layer2|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043566 "|dnn|Layer2:u_layer2|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[6\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[6\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[6\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043571 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043573 "|dnn|Layer2:u_layer2|neuron:gen_neurons[6].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043586 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043588 "|dnn|Layer2:u_layer2|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043588 "|dnn|Layer2:u_layer2|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043588 "|dnn|Layer2:u_layer2|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[7\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[7\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[7\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043595 "|dnn|Layer2:u_layer2|neuron:gen_neurons[7].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043608 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043610 "|dnn|Layer2:u_layer2|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043610 "|dnn|Layer2:u_layer2|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043610 "|dnn|Layer2:u_layer2|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[8\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[8\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[8\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043616 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043617 "|dnn|Layer2:u_layer2|neuron:gen_neurons[8].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043630 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043632 "|dnn|Layer2:u_layer2|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043632 "|dnn|Layer2:u_layer2|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043632 "|dnn|Layer2:u_layer2|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[9\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[9\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[9\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043637 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043639 "|dnn|Layer2:u_layer2|neuron:gen_neurons[9].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043653 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043655 "|dnn|Layer2:u_layer2|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043655 "|dnn|Layer2:u_layer2|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043655 "|dnn|Layer2:u_layer2|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[10\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[10\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[10\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043665 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043666 "|dnn|Layer2:u_layer2|neuron:gen_neurons[10].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[10\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[10\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043679 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043681 "|dnn|Layer2:u_layer2|neuron:gen_neurons[10].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043681 "|dnn|Layer2:u_layer2|neuron:gen_neurons[10].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043681 "|dnn|Layer2:u_layer2|neuron:gen_neurons[10].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[11\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[11\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[11\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043686 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043688 "|dnn|Layer2:u_layer2|neuron:gen_neurons[11].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[11\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[11\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043702 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043703 "|dnn|Layer2:u_layer2|neuron:gen_neurons[11].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043703 "|dnn|Layer2:u_layer2|neuron:gen_neurons[11].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043704 "|dnn|Layer2:u_layer2|neuron:gen_neurons[11].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[12\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[12\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[12\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043712 "|dnn|Layer2:u_layer2|neuron:gen_neurons[12].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[12\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[12\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043727 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043729 "|dnn|Layer2:u_layer2|neuron:gen_neurons[12].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043729 "|dnn|Layer2:u_layer2|neuron:gen_neurons[12].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043729 "|dnn|Layer2:u_layer2|neuron:gen_neurons[12].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[13\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[13\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[13\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043735 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043737 "|dnn|Layer2:u_layer2|neuron:gen_neurons[13].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[13\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[13\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043753 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043755 "|dnn|Layer2:u_layer2|neuron:gen_neurons[13].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043755 "|dnn|Layer2:u_layer2|neuron:gen_neurons[13].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043755 "|dnn|Layer2:u_layer2|neuron:gen_neurons[13].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[14\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[14\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[14\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043768 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043769 "|dnn|Layer2:u_layer2|neuron:gen_neurons[14].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[14\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[14\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043787 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043790 "|dnn|Layer2:u_layer2|neuron:gen_neurons[14].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043790 "|dnn|Layer2:u_layer2|neuron:gen_neurons[14].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043790 "|dnn|Layer2:u_layer2|neuron:gen_neurons[14].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[15\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[15\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[15\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043799 "|dnn|Layer2:u_layer2|neuron:gen_neurons[15].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[15\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[15\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043817 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043819 "|dnn|Layer2:u_layer2|neuron:gen_neurons[15].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043819 "|dnn|Layer2:u_layer2|neuron:gen_neurons[15].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043819 "|dnn|Layer2:u_layer2|neuron:gen_neurons[15].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[16\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[16\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[16\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043825 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043826 "|dnn|Layer2:u_layer2|neuron:gen_neurons[16].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[16\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[16\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043841 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043843 "|dnn|Layer2:u_layer2|neuron:gen_neurons[16].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043843 "|dnn|Layer2:u_layer2|neuron:gen_neurons[16].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043843 "|dnn|Layer2:u_layer2|neuron:gen_neurons[16].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[17\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[17\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[17\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043848 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043851 "|dnn|Layer2:u_layer2|neuron:gen_neurons[17].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[17\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[17\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043871 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043873 "|dnn|Layer2:u_layer2|neuron:gen_neurons[17].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043873 "|dnn|Layer2:u_layer2|neuron:gen_neurons[17].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043873 "|dnn|Layer2:u_layer2|neuron:gen_neurons[17].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[18\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[18\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[18\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043880 "|dnn|Layer2:u_layer2|neuron:gen_neurons[18].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[18\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[18\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043894 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043896 "|dnn|Layer2:u_layer2|neuron:gen_neurons[18].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043896 "|dnn|Layer2:u_layer2|neuron:gen_neurons[18].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043896 "|dnn|Layer2:u_layer2|neuron:gen_neurons[18].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[19\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[19\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[19\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043902 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043903 "|dnn|Layer2:u_layer2|neuron:gen_neurons[19].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[19\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[19\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043916 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043918 "|dnn|Layer2:u_layer2|neuron:gen_neurons[19].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043918 "|dnn|Layer2:u_layer2|neuron:gen_neurons[19].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043918 "|dnn|Layer2:u_layer2|neuron:gen_neurons[19].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[20\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[20\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[20\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043925 "|dnn|Layer2:u_layer2|neuron:gen_neurons[20].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[20\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[20\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043938 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043940 "|dnn|Layer2:u_layer2|neuron:gen_neurons[20].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043940 "|dnn|Layer2:u_layer2|neuron:gen_neurons[20].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043940 "|dnn|Layer2:u_layer2|neuron:gen_neurons[20].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[21\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[21\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[21\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043946 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043947 "|dnn|Layer2:u_layer2|neuron:gen_neurons[21].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[21\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[21\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043960 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043962 "|dnn|Layer2:u_layer2|neuron:gen_neurons[21].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043962 "|dnn|Layer2:u_layer2|neuron:gen_neurons[21].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043962 "|dnn|Layer2:u_layer2|neuron:gen_neurons[21].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[22\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[22\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[22\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043968 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043969 "|dnn|Layer2:u_layer2|neuron:gen_neurons[22].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[22\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[22\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043982 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043984 "|dnn|Layer2:u_layer2|neuron:gen_neurons[22].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043984 "|dnn|Layer2:u_layer2|neuron:gen_neurons[22].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112043985 "|dnn|Layer2:u_layer2|neuron:gen_neurons[22].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[23\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[23\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[23\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112043991 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112043992 "|dnn|Layer2:u_layer2|neuron:gen_neurons[23].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[23\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[23\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044007 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044009 "|dnn|Layer2:u_layer2|neuron:gen_neurons[23].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044009 "|dnn|Layer2:u_layer2|neuron:gen_neurons[23].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044009 "|dnn|Layer2:u_layer2|neuron:gen_neurons[23].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[24\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[24\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[24\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044014 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044016 "|dnn|Layer2:u_layer2|neuron:gen_neurons[24].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[24\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[24\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044029 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044031 "|dnn|Layer2:u_layer2|neuron:gen_neurons[24].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044031 "|dnn|Layer2:u_layer2|neuron:gen_neurons[24].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044031 "|dnn|Layer2:u_layer2|neuron:gen_neurons[24].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[25\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[25\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[25\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044037 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044038 "|dnn|Layer2:u_layer2|neuron:gen_neurons[25].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[25\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[25\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044052 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044054 "|dnn|Layer2:u_layer2|neuron:gen_neurons[25].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044054 "|dnn|Layer2:u_layer2|neuron:gen_neurons[25].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044054 "|dnn|Layer2:u_layer2|neuron:gen_neurons[25].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[26\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[26\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[26\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044061 "|dnn|Layer2:u_layer2|neuron:gen_neurons[26].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[26\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[26\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044074 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044076 "|dnn|Layer2:u_layer2|neuron:gen_neurons[26].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044076 "|dnn|Layer2:u_layer2|neuron:gen_neurons[26].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044076 "|dnn|Layer2:u_layer2|neuron:gen_neurons[26].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[27\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[27\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[27\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044081 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044082 "|dnn|Layer2:u_layer2|neuron:gen_neurons[27].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[27\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[27\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044097 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044098 "|dnn|Layer2:u_layer2|neuron:gen_neurons[27].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044098 "|dnn|Layer2:u_layer2|neuron:gen_neurons[27].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044098 "|dnn|Layer2:u_layer2|neuron:gen_neurons[27].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[28\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[28\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[28\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044105 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044106 "|dnn|Layer2:u_layer2|neuron:gen_neurons[28].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[28\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[28\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044120 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044121 "|dnn|Layer2:u_layer2|neuron:gen_neurons[28].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044121 "|dnn|Layer2:u_layer2|neuron:gen_neurons[28].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044121 "|dnn|Layer2:u_layer2|neuron:gen_neurons[28].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer2:u_layer2\|neuron:gen_neurons\[29\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[29\].u_neuron\"" {  } { { "Layer2.sv" "gen_neurons\[29\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer2.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044126 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044128 "|dnn|Layer2:u_layer2|neuron:gen_neurons[29].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer2:u_layer2\|neuron:gen_neurons\[29\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer2:u_layer2\|neuron:gen_neurons\[29\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044140 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044142 "|dnn|Layer2:u_layer2|neuron:gen_neurons[29].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044142 "|dnn|Layer2:u_layer2|neuron:gen_neurons[29].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044142 "|dnn|Layer2:u_layer2|neuron:gen_neurons[29].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Layer3 Layer3:u_layer3 " "Elaborating entity \"Layer3\" for hierarchy \"Layer3:u_layer3\"" {  } { { "dnn.sv" "u_layer3" { Text "C:/SystemVerilog_NPU/dnn.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer3:u_layer3\|neuron:gen_neurons\[0\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[0\].u_neuron\"" {  } { { "Layer3.sv" "gen_neurons\[0\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer3.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044160 "|dnn|Layer3:u_layer3|neuron:gen_neurons[0].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer3:u_layer3\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044173 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044174 "|dnn|Layer3:u_layer3|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044175 "|dnn|Layer3:u_layer3|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044175 "|dnn|Layer3:u_layer3|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer3:u_layer3\|neuron:gen_neurons\[1\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[1\].u_neuron\"" {  } { { "Layer3.sv" "gen_neurons\[1\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer3.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044180 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044181 "|dnn|Layer3:u_layer3|neuron:gen_neurons[1].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer3:u_layer3\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044194 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044195 "|dnn|Layer3:u_layer3|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044196 "|dnn|Layer3:u_layer3|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044196 "|dnn|Layer3:u_layer3|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer3:u_layer3\|neuron:gen_neurons\[2\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[2\].u_neuron\"" {  } { { "Layer3.sv" "gen_neurons\[2\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer3.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044203 "|dnn|Layer3:u_layer3|neuron:gen_neurons[2].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer3:u_layer3\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044218 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044220 "|dnn|Layer3:u_layer3|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044220 "|dnn|Layer3:u_layer3|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044220 "|dnn|Layer3:u_layer3|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer3:u_layer3\|neuron:gen_neurons\[3\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[3\].u_neuron\"" {  } { { "Layer3.sv" "gen_neurons\[3\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer3.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044230 "|dnn|Layer3:u_layer3|neuron:gen_neurons[3].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer3:u_layer3\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044244 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044246 "|dnn|Layer3:u_layer3|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044246 "|dnn|Layer3:u_layer3|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044246 "|dnn|Layer3:u_layer3|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer3:u_layer3\|neuron:gen_neurons\[4\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[4\].u_neuron\"" {  } { { "Layer3.sv" "gen_neurons\[4\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer3.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044252 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044254 "|dnn|Layer3:u_layer3|neuron:gen_neurons[4].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer3:u_layer3\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044268 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044270 "|dnn|Layer3:u_layer3|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044270 "|dnn|Layer3:u_layer3|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044270 "|dnn|Layer3:u_layer3|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer3:u_layer3\|neuron:gen_neurons\[5\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[5\].u_neuron\"" {  } { { "Layer3.sv" "gen_neurons\[5\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer3.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044277 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044278 "|dnn|Layer3:u_layer3|neuron:gen_neurons[5].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer3:u_layer3\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044293 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044294 "|dnn|Layer3:u_layer3|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044294 "|dnn|Layer3:u_layer3|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044294 "|dnn|Layer3:u_layer3|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer3:u_layer3\|neuron:gen_neurons\[6\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[6\].u_neuron\"" {  } { { "Layer3.sv" "gen_neurons\[6\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer3.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044299 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044301 "|dnn|Layer3:u_layer3|neuron:gen_neurons[6].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer3:u_layer3\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044315 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044317 "|dnn|Layer3:u_layer3|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044317 "|dnn|Layer3:u_layer3|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044317 "|dnn|Layer3:u_layer3|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer3:u_layer3\|neuron:gen_neurons\[7\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[7\].u_neuron\"" {  } { { "Layer3.sv" "gen_neurons\[7\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer3.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044323 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044324 "|dnn|Layer3:u_layer3|neuron:gen_neurons[7].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer3:u_layer3\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044338 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044340 "|dnn|Layer3:u_layer3|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044340 "|dnn|Layer3:u_layer3|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044340 "|dnn|Layer3:u_layer3|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer3:u_layer3\|neuron:gen_neurons\[8\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[8\].u_neuron\"" {  } { { "Layer3.sv" "gen_neurons\[8\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer3.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044345 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044346 "|dnn|Layer3:u_layer3|neuron:gen_neurons[8].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer3:u_layer3\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044359 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044361 "|dnn|Layer3:u_layer3|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044361 "|dnn|Layer3:u_layer3|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044361 "|dnn|Layer3:u_layer3|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer3:u_layer3\|neuron:gen_neurons\[9\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[9\].u_neuron\"" {  } { { "Layer3.sv" "gen_neurons\[9\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer3.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044366 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (5)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044368 "|dnn|Layer3:u_layer3|neuron:gen_neurons[9].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer3:u_layer3\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer3:u_layer3\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044381 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044382 "|dnn|Layer3:u_layer3|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044382 "|dnn|Layer3:u_layer3|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044382 "|dnn|Layer3:u_layer3|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Layer4 Layer4:u_layer4 " "Elaborating entity \"Layer4\" for hierarchy \"Layer4:u_layer4\"" {  } { { "dnn.sv" "u_layer4" { Text "C:/SystemVerilog_NPU/dnn.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer4:u_layer4\|neuron:gen_neurons\[0\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[0\].u_neuron\"" {  } { { "Layer4.sv" "gen_neurons\[0\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer4.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044399 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044400 "|dnn|Layer4:u_layer4|neuron:gen_neurons[0].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer4:u_layer4\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044413 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044414 "|dnn|Layer4:u_layer4|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044414 "|dnn|Layer4:u_layer4|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044414 "|dnn|Layer4:u_layer4|neuron:gen_neurons[0].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer4:u_layer4\|neuron:gen_neurons\[1\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[1\].u_neuron\"" {  } { { "Layer4.sv" "gen_neurons\[1\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer4.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044420 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044421 "|dnn|Layer4:u_layer4|neuron:gen_neurons[1].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer4:u_layer4\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044437 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044439 "|dnn|Layer4:u_layer4|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044439 "|dnn|Layer4:u_layer4|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044439 "|dnn|Layer4:u_layer4|neuron:gen_neurons[1].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer4:u_layer4\|neuron:gen_neurons\[2\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[2\].u_neuron\"" {  } { { "Layer4.sv" "gen_neurons\[2\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer4.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044446 "|dnn|Layer4:u_layer4|neuron:gen_neurons[2].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer4:u_layer4\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044460 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044461 "|dnn|Layer4:u_layer4|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044461 "|dnn|Layer4:u_layer4|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044461 "|dnn|Layer4:u_layer4|neuron:gen_neurons[2].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer4:u_layer4\|neuron:gen_neurons\[3\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[3\].u_neuron\"" {  } { { "Layer4.sv" "gen_neurons\[3\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer4.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044467 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044468 "|dnn|Layer4:u_layer4|neuron:gen_neurons[3].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer4:u_layer4\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044481 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044482 "|dnn|Layer4:u_layer4|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044482 "|dnn|Layer4:u_layer4|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044482 "|dnn|Layer4:u_layer4|neuron:gen_neurons[3].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer4:u_layer4\|neuron:gen_neurons\[4\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[4\].u_neuron\"" {  } { { "Layer4.sv" "gen_neurons\[4\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer4.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044488 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044489 "|dnn|Layer4:u_layer4|neuron:gen_neurons[4].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer4:u_layer4\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044502 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044503 "|dnn|Layer4:u_layer4|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044503 "|dnn|Layer4:u_layer4|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044503 "|dnn|Layer4:u_layer4|neuron:gen_neurons[4].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer4:u_layer4\|neuron:gen_neurons\[5\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[5\].u_neuron\"" {  } { { "Layer4.sv" "gen_neurons\[5\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer4.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044509 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044511 "|dnn|Layer4:u_layer4|neuron:gen_neurons[5].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer4:u_layer4\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044525 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044527 "|dnn|Layer4:u_layer4|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044527 "|dnn|Layer4:u_layer4|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044527 "|dnn|Layer4:u_layer4|neuron:gen_neurons[5].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer4:u_layer4\|neuron:gen_neurons\[6\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[6\].u_neuron\"" {  } { { "Layer4.sv" "gen_neurons\[6\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer4.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044532 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044534 "|dnn|Layer4:u_layer4|neuron:gen_neurons[6].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer4:u_layer4\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044548 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044549 "|dnn|Layer4:u_layer4|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044549 "|dnn|Layer4:u_layer4|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044549 "|dnn|Layer4:u_layer4|neuron:gen_neurons[6].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer4:u_layer4\|neuron:gen_neurons\[7\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[7\].u_neuron\"" {  } { { "Layer4.sv" "gen_neurons\[7\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer4.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044554 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044555 "|dnn|Layer4:u_layer4|neuron:gen_neurons[7].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer4:u_layer4\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044568 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044569 "|dnn|Layer4:u_layer4|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044569 "|dnn|Layer4:u_layer4|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044569 "|dnn|Layer4:u_layer4|neuron:gen_neurons[7].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer4:u_layer4\|neuron:gen_neurons\[8\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[8\].u_neuron\"" {  } { { "Layer4.sv" "gen_neurons\[8\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer4.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044575 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044576 "|dnn|Layer4:u_layer4|neuron:gen_neurons[8].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer4:u_layer4\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044589 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044590 "|dnn|Layer4:u_layer4|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044591 "|dnn|Layer4:u_layer4|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044591 "|dnn|Layer4:u_layer4|neuron:gen_neurons[8].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron Layer4:u_layer4\|neuron:gen_neurons\[9\].u_neuron " "Elaborating entity \"neuron\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[9\].u_neuron\"" {  } { { "Layer4.sv" "gen_neurons\[9\].u_neuron" { Text "C:/SystemVerilog_NPU/Layer4.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044595 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 neuron.sv(66) " "Verilog HDL assignment warning at neuron.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044597 "|dnn|Layer4:u_layer4|neuron:gen_neurons[9].u_neuron"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_memory Layer4:u_layer4\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory " "Elaborating entity \"weight_memory\" for hierarchy \"Layer4:u_layer4\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\"" {  } { { "neuron.sv" "u_weight_memory" { Text "C:/SystemVerilog_NPU/neuron.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044610 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 weight_memory.sv(16) " "Net \"mem.data_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044611 "|dnn|Layer4:u_layer4|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 weight_memory.sv(16) " "Net \"mem.waddr_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044611 "|dnn|Layer4:u_layer4|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 weight_memory.sv(16) " "Net \"mem.we_a\" at weight_memory.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "weight_memory.sv" "" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766112044611 "|dnn|Layer4:u_layer4|neuron:gen_neurons[9].u_neuron|weight_memory:u_weight_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maxfinder maxfinder:u_maxfinder " "Elaborating entity \"maxfinder\" for hierarchy \"maxfinder:u_maxfinder\"" {  } { { "dnn.sv" "u_maxfinder" { Text "C:/SystemVerilog_NPU/dnn.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112044616 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 maxfinder.sv(58) " "Verilog HDL assignment warning at maxfinder.sv(58): truncated value with size 32 to match size of target (4)" {  } { { "maxfinder.sv" "" { Text "C:/SystemVerilog_NPU/maxfinder.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766112044618 "|dnn|maxfinder:u_maxfinder"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "50 " "Found 50 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer4:u_layer4\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer4:u_layer4\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer4:u_layer4\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer4:u_layer4\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer4:u_layer4\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer4:u_layer4\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer4:u_layer4\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer4:u_layer4\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer4:u_layer4\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer4:u_layer4\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer4:u_layer4\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer4:u_layer4\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer4:u_layer4\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer4:u_layer4\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer4:u_layer4\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer4:u_layer4\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer4:u_layer4\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer4:u_layer4\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer4:u_layer4\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer4:u_layer4\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer3:u_layer3\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer3:u_layer3\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer3:u_layer3\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer3:u_layer3\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer3:u_layer3\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer3:u_layer3\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer3:u_layer3\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer3:u_layer3\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer3:u_layer3\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer3:u_layer3\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer3:u_layer3\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer3:u_layer3\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer3:u_layer3\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer3:u_layer3\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer3:u_layer3\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer3:u_layer3\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer3:u_layer3\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer3:u_layer3\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer3:u_layer3\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer3:u_layer3\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[10\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[10\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[11\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[11\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[12\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[12\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[13\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[13\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[14\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[14\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[15\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[15\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[16\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[16\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[17\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[17\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[18\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[18\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[19\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[19\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[20\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[20\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[21\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[21\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[22\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[22\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[23\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[23\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[24\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[24\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[25\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[25\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[26\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[26\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[27\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[27\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[28\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[28\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Layer2:u_layer2\|neuron:gen_neurons\[29\].u_neuron\|weight_memory:u_weight_memory\|mem " "RAM logic \"Layer2:u_layer2\|neuron:gen_neurons\[29\].u_neuron\|weight_memory:u_weight_memory\|mem\" is uninferred due to inappropriate RAM size" {  } { { "weight_memory.sv" "mem" { Text "C:/SystemVerilog_NPU/weight_memory.sv" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1766112050048 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1766112050048 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_f9314b9b.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_f9314b9b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050111 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_d8b57bdd.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_d8b57bdd.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050111 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_1e7cc19a.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_1e7cc19a.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050111 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_6fa12c32.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_6fa12c32.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050112 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_aaf6369b.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_aaf6369b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050112 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_59a603b2.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_59a603b2.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050112 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_6415bfc0.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_6415bfc0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050113 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_b19b6ea5.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_b19b6ea5.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050113 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_f73a1efe.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_f73a1efe.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050113 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_66eed9c7.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_66eed9c7.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050113 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_35489136.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_35489136.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050143 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_22dcf2f.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_22dcf2f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050149 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_1bc409e2.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_1bc409e2.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050161 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_9add80fa.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_9add80fa.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050173 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_9bcf5473.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_9bcf5473.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050185 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_60e57da.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_60e57da.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050197 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_4d6f7e1d.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_4d6f7e1d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050203 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_4172fcd0.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_4172fcd0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050204 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_428e5243.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_428e5243.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050211 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_36e513f1.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_36e513f1.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050211 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_937af42a.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_937af42a.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050218 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_ea33c472.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_ea33c472.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050225 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_8f0c034d.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_8f0c034d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050231 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_575ff30d.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_575ff30d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050239 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_7d919e4b.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_7d919e4b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050250 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_3fd1f4b7.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_3fd1f4b7.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050262 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_c7f2be72.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_c7f2be72.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050274 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_f6ff0bea.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_f6ff0bea.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050285 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_da6b1a33.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_da6b1a33.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050297 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_b153e37f.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_b153e37f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050310 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_76a2bcde.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_76a2bcde.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050322 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_45ffa83.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_45ffa83.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050335 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_c0cd5313.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_c0cd5313.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050350 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_4203ee5.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_4203ee5.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050363 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_17e4c850.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_17e4c850.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050376 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_bd445cba.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_bd445cba.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050388 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_84068117.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_84068117.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050400 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_fc0b4b87.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_fc0b4b87.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050412 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_3e3aec78.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_3e3aec78.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050424 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_a81fe22d.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_a81fe22d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050437 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_e1539d06.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_e1539d06.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050449 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_924d619e.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_924d619e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050461 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_64bddb5d.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_64bddb5d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050473 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_34695ec3.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_34695ec3.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050485 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_7bb42623.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_7bb42623.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050497 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_32aab3e6.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_32aab3e6.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050509 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_7b5cf8e7.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_7b5cf8e7.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050515 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_9cf4250c.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_9cf4250c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050522 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_a94a8075.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_a94a8075.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050529 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_3b17fbe4.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/SystemVerilog_NPU/db/SystemVerilog_NPU.ram0_weight_memory_3b17fbe4.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766112050535 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "30 " "Inferred 30 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_9c6fb6b6.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_9c6fb6b6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_bc3f4c81.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_bc3f4c81.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_63b4efad.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_63b4efad.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_2dc4525b.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_2dc4525b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_1398b84d.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_1398b84d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_cf881c85.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_cf881c85.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_f70e4710.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_f70e4710.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_f440c8e2.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_f440c8e2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_860405f9.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_860405f9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_8d3de5c4.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_8d3de5c4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[10\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[10\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_b61f9520.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_b61f9520.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[11\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[11\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_90b6ee01.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_90b6ee01.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[12\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[12\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_ecec0e0f.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_ecec0e0f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[13\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[13\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_34a1c90e.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_34a1c90e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[14\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[14\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_72886e58.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_72886e58.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[15\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[15\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_c10b1c1b.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_c10b1c1b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[16\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[16\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_9e2d92de.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_9e2d92de.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[17\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[17\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_4d6c8f4a.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_4d6c8f4a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[18\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[18\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_3740fac5.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_3740fac5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[19\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[19\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_28e9129d.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_28e9129d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[20\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[20\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_4ff1ed4.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_4ff1ed4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[21\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[21\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_a396ddf0.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_a396ddf0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[22\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[22\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_9782b70f.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_9782b70f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[23\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[23\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_d978c623.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_d978c623.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[24\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[24\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_90fc7629.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_90fc7629.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[25\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[25\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_fbc5c110.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_fbc5c110.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[26\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[26\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_96976509.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_96976509.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[27\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[27\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_47af6c85.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_47af6c85.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[28\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[28\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_38c87f39.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_38c87f39.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[29\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Layer1:u_layer1\|neuron:gen_neurons\[29\].u_neuron\|weight_memory:u_weight_memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_c9c6c197.hdl.mif " "Parameter INIT_FILE set to db/SystemVerilog_NPU.ram0_weight_memory_c9c6c197.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1766112074186 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1766112074186 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "80 " "Inferred 80 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer4:u_layer4\|neuron:gen_neurons\[0\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer4:u_layer4\|neuron:gen_neurons\[0\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer4:u_layer4\|neuron:gen_neurons\[6\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer4:u_layer4\|neuron:gen_neurons\[6\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer4:u_layer4\|neuron:gen_neurons\[5\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer4:u_layer4\|neuron:gen_neurons\[5\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer4:u_layer4\|neuron:gen_neurons\[4\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer4:u_layer4\|neuron:gen_neurons\[4\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer4:u_layer4\|neuron:gen_neurons\[7\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer4:u_layer4\|neuron:gen_neurons\[7\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer4:u_layer4\|neuron:gen_neurons\[8\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer4:u_layer4\|neuron:gen_neurons\[8\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer4:u_layer4\|neuron:gen_neurons\[2\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer4:u_layer4\|neuron:gen_neurons\[2\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer4:u_layer4\|neuron:gen_neurons\[1\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer4:u_layer4\|neuron:gen_neurons\[1\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer4:u_layer4\|neuron:gen_neurons\[3\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer4:u_layer4\|neuron:gen_neurons\[3\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer4:u_layer4\|neuron:gen_neurons\[9\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer4:u_layer4\|neuron:gen_neurons\[9\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer3:u_layer3\|neuron:gen_neurons\[0\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer3:u_layer3\|neuron:gen_neurons\[0\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer3:u_layer3\|neuron:gen_neurons\[1\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer3:u_layer3\|neuron:gen_neurons\[1\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer3:u_layer3\|neuron:gen_neurons\[2\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer3:u_layer3\|neuron:gen_neurons\[2\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer3:u_layer3\|neuron:gen_neurons\[3\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer3:u_layer3\|neuron:gen_neurons\[3\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer3:u_layer3\|neuron:gen_neurons\[4\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer3:u_layer3\|neuron:gen_neurons\[4\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer3:u_layer3\|neuron:gen_neurons\[5\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer3:u_layer3\|neuron:gen_neurons\[5\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[0\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[0\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer3:u_layer3\|neuron:gen_neurons\[6\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer3:u_layer3\|neuron:gen_neurons\[6\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[1\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[1\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer3:u_layer3\|neuron:gen_neurons\[7\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer3:u_layer3\|neuron:gen_neurons\[7\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[2\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[2\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer3:u_layer3\|neuron:gen_neurons\[8\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer3:u_layer3\|neuron:gen_neurons\[8\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[3\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[3\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer3:u_layer3\|neuron:gen_neurons\[9\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer3:u_layer3\|neuron:gen_neurons\[9\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[4\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[4\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[5\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[5\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[6\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[6\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[1\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[1\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[7\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[7\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[2\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[2\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[8\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[8\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[3\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[3\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[9\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[9\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[4\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[4\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[10\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[10\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[5\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[5\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[11\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[11\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[6\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[6\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[12\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[12\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[7\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[7\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[13\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[13\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[8\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[8\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[14\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[14\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[9\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[9\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[15\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[15\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[10\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[10\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[16\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[16\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[11\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[11\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[17\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[17\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[12\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[12\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[18\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[18\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[13\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[13\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[19\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[19\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[14\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[14\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[20\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[20\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[15\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[15\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[21\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[21\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[16\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[16\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[22\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[22\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[17\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[17\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[23\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[23\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[18\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[18\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[24\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[24\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[19\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[19\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[25\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[25\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[20\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[20\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[26\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[26\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[21\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[21\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[27\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[27\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[22\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[22\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[28\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[28\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[23\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[23\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer2:u_layer2\|neuron:gen_neurons\[29\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer2:u_layer2\|neuron:gen_neurons\[29\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[24\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[24\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[25\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[25\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[26\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[26\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[27\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[27\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[28\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[28\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Layer1:u_layer1\|neuron:gen_neurons\[29\].u_neuron\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Layer1:u_layer1\|neuron:gen_neurons\[29\].u_neuron\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766112074207 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1766112074207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112074315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_9c6fb6b6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_9c6fb6b6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074315 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112074315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ak91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ak91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ak91 " "Found entity 1: altsyncram_ak91" {  } { { "db/altsyncram_ak91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_ak91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112074365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112074365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112074404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[1\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_bc3f4c81.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_bc3f4c81.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074404 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112074404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0k91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0k91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0k91 " "Found entity 1: altsyncram_0k91" {  } { { "db/altsyncram_0k91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_0k91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112074446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112074446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112074478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[2\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_63b4efad.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_63b4efad.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074478 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112074478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hl91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hl91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hl91 " "Found entity 1: altsyncram_hl91" {  } { { "db/altsyncram_hl91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_hl91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112074519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112074519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112074554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[3\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_2dc4525b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_2dc4525b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074554 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112074554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_di91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_di91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_di91 " "Found entity 1: altsyncram_di91" {  } { { "db/altsyncram_di91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_di91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112074595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112074595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112074632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[4\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_1398b84d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_1398b84d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074632 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112074632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9h91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9h91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9h91 " "Found entity 1: altsyncram_9h91" {  } { { "db/altsyncram_9h91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_9h91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112074672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112074672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112074706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[5\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_cf881c85.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_cf881c85.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074706 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112074706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_si91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_si91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_si91 " "Found entity 1: altsyncram_si91" {  } { { "db/altsyncram_si91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_si91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112074746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112074746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112074780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[6\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_f70e4710.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_f70e4710.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074780 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112074780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0h91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0h91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0h91 " "Found entity 1: altsyncram_0h91" {  } { { "db/altsyncram_0h91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_0h91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112074818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112074818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112074852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[7\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_f440c8e2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_f440c8e2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074852 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112074852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ii91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ii91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ii91 " "Found entity 1: altsyncram_ii91" {  } { { "db/altsyncram_ii91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_ii91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112074895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112074895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112074931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[8\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_860405f9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_860405f9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112074931 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112074931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_of91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_of91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_of91 " "Found entity 1: altsyncram_of91" {  } { { "db/altsyncram_of91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_of91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112074972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112074972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112075008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[9\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_8d3de5c4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_8d3de5c4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075008 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112075008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6k91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6k91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6k91 " "Found entity 1: altsyncram_6k91" {  } { { "db/altsyncram_6k91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_6k91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112075047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112075047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[10\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[10\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112075082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[10\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[10\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_b61f9520.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_b61f9520.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075082 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112075082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1h91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1h91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1h91 " "Found entity 1: altsyncram_1h91" {  } { { "db/altsyncram_1h91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_1h91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112075122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112075122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[11\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[11\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112075157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[11\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[11\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_90b6ee01.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_90b6ee01.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075157 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112075157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ei91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ei91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ei91 " "Found entity 1: altsyncram_ei91" {  } { { "db/altsyncram_ei91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_ei91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112075196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112075196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[12\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[12\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112075232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[12\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[12\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_ecec0e0f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_ecec0e0f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075232 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112075232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tm91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tm91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tm91 " "Found entity 1: altsyncram_tm91" {  } { { "db/altsyncram_tm91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_tm91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112075273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112075273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[13\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[13\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112075309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[13\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[13\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_34a1c90e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_34a1c90e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075309 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112075309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ci91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ci91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ci91 " "Found entity 1: altsyncram_ci91" {  } { { "db/altsyncram_ci91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_ci91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112075352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112075352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[14\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[14\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112075388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[14\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[14\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_72886e58.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_72886e58.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075388 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112075388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3g91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3g91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3g91 " "Found entity 1: altsyncram_3g91" {  } { { "db/altsyncram_3g91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_3g91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112075439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112075439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[15\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[15\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112075477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[15\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[15\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_c10b1c1b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_c10b1c1b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075477 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112075477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fj91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fj91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fj91 " "Found entity 1: altsyncram_fj91" {  } { { "db/altsyncram_fj91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_fj91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112075516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112075516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[16\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[16\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112075550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[16\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[16\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_9e2d92de.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_9e2d92de.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075551 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112075551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bk91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bk91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bk91 " "Found entity 1: altsyncram_bk91" {  } { { "db/altsyncram_bk91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_bk91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112075590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112075590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[17\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[17\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112075622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[17\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[17\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_4d6c8f4a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_4d6c8f4a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075622 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112075622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7k91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7k91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7k91 " "Found entity 1: altsyncram_7k91" {  } { { "db/altsyncram_7k91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_7k91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112075662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112075662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[18\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[18\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112075695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[18\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[18\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_3740fac5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_3740fac5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075696 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112075696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fi91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fi91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fi91 " "Found entity 1: altsyncram_fi91" {  } { { "db/altsyncram_fi91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_fi91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112075734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112075734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[19\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[19\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112075766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[19\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[19\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_28e9129d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_28e9129d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075766 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112075766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ah91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ah91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ah91 " "Found entity 1: altsyncram_ah91" {  } { { "db/altsyncram_ah91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_ah91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112075806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112075806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[20\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[20\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112075840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[20\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[20\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_4ff1ed4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_4ff1ed4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075840 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112075840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gi91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gi91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gi91 " "Found entity 1: altsyncram_gi91" {  } { { "db/altsyncram_gi91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_gi91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112075879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112075879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[21\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[21\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112075913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[21\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[21\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_a396ddf0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_a396ddf0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075913 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112075913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3k91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3k91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3k91 " "Found entity 1: altsyncram_3k91" {  } { { "db/altsyncram_3k91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_3k91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112075957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112075957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[22\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[22\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112075988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[22\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[22\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_9782b70f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_9782b70f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112075989 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112075989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bh91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bh91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bh91 " "Found entity 1: altsyncram_bh91" {  } { { "db/altsyncram_bh91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_bh91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112076029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112076029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[23\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[23\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112076063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[23\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[23\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_d978c623.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_d978c623.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076063 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112076063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ch91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ch91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ch91 " "Found entity 1: altsyncram_ch91" {  } { { "db/altsyncram_ch91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_ch91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112076102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112076102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[24\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[24\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112076137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[24\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[24\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_90fc7629.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_90fc7629.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076137 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112076137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dh91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dh91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dh91 " "Found entity 1: altsyncram_dh91" {  } { { "db/altsyncram_dh91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_dh91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112076175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112076175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[25\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[25\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112076209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[25\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[25\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_fbc5c110.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_fbc5c110.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076209 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112076209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nj91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nj91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nj91 " "Found entity 1: altsyncram_nj91" {  } { { "db/altsyncram_nj91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_nj91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112076269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112076269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[26\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[26\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112076302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[26\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[26\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_96976509.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_96976509.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076302 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112076302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_le91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_le91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_le91 " "Found entity 1: altsyncram_le91" {  } { { "db/altsyncram_le91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_le91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112076342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112076342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[27\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[27\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112076374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[27\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[27\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_47af6c85.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_47af6c85.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076374 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112076374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qi91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qi91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qi91 " "Found entity 1: altsyncram_qi91" {  } { { "db/altsyncram_qi91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_qi91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112076417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112076417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[28\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[28\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112076455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[28\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[28\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_38c87f39.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_38c87f39.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076455 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112076455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hh91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hh91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hh91 " "Found entity 1: altsyncram_hh91" {  } { { "db/altsyncram_hh91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_hh91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112076493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112076493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[29\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[29\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112076525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[29\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[29\].u_neuron\|weight_memory:u_weight_memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SystemVerilog_NPU.ram0_weight_memory_c9c6c197.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SystemVerilog_NPU.ram0_weight_memory_c9c6c197.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076526 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112076526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ri91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ri91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ri91 " "Found entity 1: altsyncram_ri91" {  } { { "db/altsyncram_ri91.tdf" "" { Text "C:/SystemVerilog_NPU/db/altsyncram_ri91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112076567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112076567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer4:u_layer4\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Layer4:u_layer4\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0\"" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112076617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer4:u_layer4\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0 " "Instantiated megafunction \"Layer4:u_layer4\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076617 ""}  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112076617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "C:/SystemVerilog_NPU/db/mult_36t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112076654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112076654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer4:u_layer4\|neuron:gen_neurons\[7\].u_neuron\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Layer4:u_layer4\|neuron:gen_neurons\[7\].u_neuron\|lpm_mult:Mult0\"" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112076681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer4:u_layer4\|neuron:gen_neurons\[7\].u_neuron\|lpm_mult:Mult0 " "Instantiated megafunction \"Layer4:u_layer4\|neuron:gen_neurons\[7\].u_neuron\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076681 ""}  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112076681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer4:u_layer4\|neuron:gen_neurons\[1\].u_neuron\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Layer4:u_layer4\|neuron:gen_neurons\[1\].u_neuron\|lpm_mult:Mult0\"" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112076699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer4:u_layer4\|neuron:gen_neurons\[1\].u_neuron\|lpm_mult:Mult0 " "Instantiated megafunction \"Layer4:u_layer4\|neuron:gen_neurons\[1\].u_neuron\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076699 ""}  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112076699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_16t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_16t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_16t " "Found entity 1: mult_16t" {  } { { "db/mult_16t.tdf" "" { Text "C:/SystemVerilog_NPU/db/mult_16t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112076735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112076735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer4:u_layer4\|neuron:gen_neurons\[9\].u_neuron\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Layer4:u_layer4\|neuron:gen_neurons\[9\].u_neuron\|lpm_mult:Mult0\"" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112076753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer4:u_layer4\|neuron:gen_neurons\[9\].u_neuron\|lpm_mult:Mult0 " "Instantiated megafunction \"Layer4:u_layer4\|neuron:gen_neurons\[9\].u_neuron\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076753 ""}  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112076753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer3:u_layer3\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Layer3:u_layer3\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0\"" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112076766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer3:u_layer3\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0 " "Instantiated megafunction \"Layer3:u_layer3\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076766 ""}  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112076766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_26t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_26t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_26t " "Found entity 1: mult_26t" {  } { { "db/mult_26t.tdf" "" { Text "C:/SystemVerilog_NPU/db/mult_26t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112076803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112076803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer2:u_layer2\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Layer2:u_layer2\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0\"" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112076835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer2:u_layer2\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0 " "Instantiated megafunction \"Layer2:u_layer2\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076835 ""}  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112076835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v5t " "Found entity 1: mult_v5t" {  } { { "db/mult_v5t.tdf" "" { Text "C:/SystemVerilog_NPU/db/mult_v5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112076872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112076872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer2:u_layer2\|neuron:gen_neurons\[1\].u_neuron\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Layer2:u_layer2\|neuron:gen_neurons\[1\].u_neuron\|lpm_mult:Mult0\"" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112076893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer2:u_layer2\|neuron:gen_neurons\[1\].u_neuron\|lpm_mult:Mult0 " "Instantiated megafunction \"Layer2:u_layer2\|neuron:gen_neurons\[1\].u_neuron\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076893 ""}  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112076893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_06t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_06t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_06t " "Found entity 1: mult_06t" {  } { { "db/mult_06t.tdf" "" { Text "C:/SystemVerilog_NPU/db/mult_06t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112076933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112076933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0\"" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112076975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0 " "Instantiated megafunction \"Layer1:u_layer1\|neuron:gen_neurons\[0\].u_neuron\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112076975 ""}  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112076975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Layer2:u_layer2\|neuron:gen_neurons\[20\].u_neuron\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Layer2:u_layer2\|neuron:gen_neurons\[20\].u_neuron\|lpm_mult:Mult0\"" {  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112077083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Layer2:u_layer2\|neuron:gen_neurons\[20\].u_neuron\|lpm_mult:Mult0 " "Instantiated megafunction \"Layer2:u_layer2\|neuron:gen_neurons\[20\].u_neuron\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112077083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112077083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112077083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112077083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112077083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112077083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112077083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112077083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766112077083 ""}  } { { "neuron.sv" "" { Text "C:/SystemVerilog_NPU/neuron.sv" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766112077083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_66t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_66t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_66t " "Found entity 1: mult_66t" {  } { { "db/mult_66t.tdf" "" { Text "C:/SystemVerilog_NPU/db/mult_66t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766112077121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112077121 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1766112094695 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1766112318960 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766112318960 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57698 " "Implemented 57698 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1766112321111 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1766112321111 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57034 " "Implemented 57034 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1766112321111 ""} { "Info" "ICUT_CUT_TM_RAMS" "480 " "Implemented 480 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1766112321111 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "160 " "Implemented 160 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1766112321111 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1766112321111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 378 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 378 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "14097 " "Peak virtual memory: 14097 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766112321258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 20:45:21 2025 " "Processing ended: Thu Dec 18 20:45:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766112321258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:52 " "Elapsed time: 00:04:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766112321258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:56 " "Total CPU time (on all processors): 00:04:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766112321258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1766112321258 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766112368494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766112368494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 20:46:08 2025 " "Processing started: Thu Dec 18 20:46:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766112368494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1766112368494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp SystemVerilog_NPU -c SystemVerilog_NPU --netlist_type=sgate " "Command: quartus_npp SystemVerilog_NPU -c SystemVerilog_NPU --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1766112368494 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1766112368661 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13074 " "Peak virtual memory: 13074 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766112369776 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 20:46:09 2025 " "Processing ended: Thu Dec 18 20:46:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766112369776 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766112369776 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766112369776 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1766112369776 ""}
