# Single-cycle-datapath-riscv-minimips
Single Cycle Data Path RISC-V MiniMIPS. Verilog-based RISC-V processor with IF, ID, EX, MEM, WB stages. Educational and functional for studying processor architecture. Ideal for learning RISC-V and computer organization. Explore datapath and stages in this compact design.
It includes various stages and implementation was done on the basis of the provided architecture<img width="575" alt="single cycle" src="https://github.com/BhAvYa010/Single-cycle-datapath-riscv-minimips/assets/96838352/f30f283e-f70b-426d-948d-0b51deeb48f9">
