;redcode
;assert 1
	SPL 0, <67
	CMP -207, <-120
	MOV -1, <-30
	MOV 57, <-20
	DJN -1, @-20
	JMZ 80, <7
	MOV -1, <-20
	SUB @0, @2
	SUB @0, @2
	MOV @127, <6
	SUB @521, 106
	MOV -1, <-20
	JMP 601, 30
	JMP 601, 30
	JMN 0, <67
	SUB @127, <6
	JMP 1, 30
	CMP @127, 906
	SUB <41, 5
	SUB <41, 5
	MOV -7, <-20
	CMP <41, 5
	CMP <41, 5
	JMP 1, 30
	MOV 57, <-20
	MOV 57, <-20
	MOV 214, 300
	JMP 1, 30
	MOV 14, 300
	SUB @127, 906
	MOV 14, 300
	MOV @-127, 100
	ADD 1, <20
	ADD <41, 0
	ADD <41, 0
	JMP 1, 30
	MOV <41, 5
	MOV <0, @2
	SUB <41, 5
	JMZ 1, 30
	SUB 12, @10
	ADD @6, @22
	SUB 1, @30
	ADD <41, 5
	JMP -7, @-20
	MOV @21, 3
	SUB #78, @200
	JMZ 1, 30
	SUB 1, @30
	SPL 0, <67
	CMP -207, <-120
	MOV -1, <-30
	MOV 57, <-20
	DJN -1, @-20
	JMZ 80, <7
	MOV -1, <-20
	SUB @0, @2
	SUB @0, @2
	MOV @127, <6
	SUB @521, 106
