// Seed: 3779148333
module module_0;
endmodule
module module_0 #(
    parameter id_2 = 32'd75,
    parameter id_7 = 32'd94
) (
    output tri module_1,
    input supply0 id_1,
    input supply0 _id_2,
    input supply0 id_3,
    output wor id_4,
    input supply1 id_5
    , id_9,
    output tri id_6,
    input supply1 _id_7
);
  wire [id_7  -  -1 'b0 : id_2] id_10;
  logic id_11;
  module_0 modCall_1 ();
  wire id_12;
  assign id_0 = -1;
  or primCall (id_4, id_5, id_9);
  assign id_10 = id_1;
  assign id_6  = !id_1;
endmodule
module module_2 (
    input wand id_0,
    output wor id_1,
    output tri id_2,
    output wire id_3,
    output uwire id_4,
    input tri1 id_5,
    input tri id_6,
    input wor id_7,
    input supply1 id_8,
    input supply1 id_9,
    output wor id_10,
    input supply1 id_11,
    output tri id_12,
    input tri id_13,
    output supply0 id_14,
    output tri0 id_15,
    input wand id_16,
    output wor id_17,
    output uwire id_18,
    output tri1 id_19,
    input supply0 id_20
    , id_26,
    output wire id_21,
    input uwire id_22,
    output tri0 id_23,
    input supply1 id_24
);
  assign id_3 = id_0;
  assign id_4 = id_22;
  wire id_27;
  module_0 modCall_1 ();
  assign id_1 = -1 ? -1 : -1;
endmodule
