
STM32F4_Config.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001ae8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001c70  08001c70  00002c70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001c80  08001c80  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08001c80  08001c80  00002c80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001c88  08001c88  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001c88  08001c88  00002c88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001c8c  08001c8c  00002c8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001c90  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000300c  2**0
                  CONTENTS
 10 .bss          0000034c  20000010  20000010  00003010  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2000035c  2000035c  00003010  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00004459  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001332  00000000  00000000  00007495  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000004e8  00000000  00000000  000087c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000378  00000000  00000000  00008cb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001f1c  00000000  00000000  00009028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00007e73  00000000  00000000  0000af44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c064c  00000000  00000000  00012db7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000d3403  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001164  00000000  00000000  000d3448  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  000d45ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001c58 	.word	0x08001c58

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08001c58 	.word	0x08001c58

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_uldivmod>:
 8000540:	b953      	cbnz	r3, 8000558 <__aeabi_uldivmod+0x18>
 8000542:	b94a      	cbnz	r2, 8000558 <__aeabi_uldivmod+0x18>
 8000544:	2900      	cmp	r1, #0
 8000546:	bf08      	it	eq
 8000548:	2800      	cmpeq	r0, #0
 800054a:	bf1c      	itt	ne
 800054c:	f04f 31ff 	movne.w	r1, #4294967295
 8000550:	f04f 30ff 	movne.w	r0, #4294967295
 8000554:	f000 b988 	b.w	8000868 <__aeabi_idiv0>
 8000558:	f1ad 0c08 	sub.w	ip, sp, #8
 800055c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000560:	f000 f806 	bl	8000570 <__udivmoddi4>
 8000564:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000568:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800056c:	b004      	add	sp, #16
 800056e:	4770      	bx	lr

08000570 <__udivmoddi4>:
 8000570:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000574:	9d08      	ldr	r5, [sp, #32]
 8000576:	468e      	mov	lr, r1
 8000578:	4604      	mov	r4, r0
 800057a:	4688      	mov	r8, r1
 800057c:	2b00      	cmp	r3, #0
 800057e:	d14a      	bne.n	8000616 <__udivmoddi4+0xa6>
 8000580:	428a      	cmp	r2, r1
 8000582:	4617      	mov	r7, r2
 8000584:	d962      	bls.n	800064c <__udivmoddi4+0xdc>
 8000586:	fab2 f682 	clz	r6, r2
 800058a:	b14e      	cbz	r6, 80005a0 <__udivmoddi4+0x30>
 800058c:	f1c6 0320 	rsb	r3, r6, #32
 8000590:	fa01 f806 	lsl.w	r8, r1, r6
 8000594:	fa20 f303 	lsr.w	r3, r0, r3
 8000598:	40b7      	lsls	r7, r6
 800059a:	ea43 0808 	orr.w	r8, r3, r8
 800059e:	40b4      	lsls	r4, r6
 80005a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005a4:	fa1f fc87 	uxth.w	ip, r7
 80005a8:	fbb8 f1fe 	udiv	r1, r8, lr
 80005ac:	0c23      	lsrs	r3, r4, #16
 80005ae:	fb0e 8811 	mls	r8, lr, r1, r8
 80005b2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80005b6:	fb01 f20c 	mul.w	r2, r1, ip
 80005ba:	429a      	cmp	r2, r3
 80005bc:	d909      	bls.n	80005d2 <__udivmoddi4+0x62>
 80005be:	18fb      	adds	r3, r7, r3
 80005c0:	f101 30ff 	add.w	r0, r1, #4294967295
 80005c4:	f080 80ea 	bcs.w	800079c <__udivmoddi4+0x22c>
 80005c8:	429a      	cmp	r2, r3
 80005ca:	f240 80e7 	bls.w	800079c <__udivmoddi4+0x22c>
 80005ce:	3902      	subs	r1, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	1a9a      	subs	r2, r3, r2
 80005d4:	b2a3      	uxth	r3, r4
 80005d6:	fbb2 f0fe 	udiv	r0, r2, lr
 80005da:	fb0e 2210 	mls	r2, lr, r0, r2
 80005de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80005e2:	fb00 fc0c 	mul.w	ip, r0, ip
 80005e6:	459c      	cmp	ip, r3
 80005e8:	d909      	bls.n	80005fe <__udivmoddi4+0x8e>
 80005ea:	18fb      	adds	r3, r7, r3
 80005ec:	f100 32ff 	add.w	r2, r0, #4294967295
 80005f0:	f080 80d6 	bcs.w	80007a0 <__udivmoddi4+0x230>
 80005f4:	459c      	cmp	ip, r3
 80005f6:	f240 80d3 	bls.w	80007a0 <__udivmoddi4+0x230>
 80005fa:	443b      	add	r3, r7
 80005fc:	3802      	subs	r0, #2
 80005fe:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000602:	eba3 030c 	sub.w	r3, r3, ip
 8000606:	2100      	movs	r1, #0
 8000608:	b11d      	cbz	r5, 8000612 <__udivmoddi4+0xa2>
 800060a:	40f3      	lsrs	r3, r6
 800060c:	2200      	movs	r2, #0
 800060e:	e9c5 3200 	strd	r3, r2, [r5]
 8000612:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000616:	428b      	cmp	r3, r1
 8000618:	d905      	bls.n	8000626 <__udivmoddi4+0xb6>
 800061a:	b10d      	cbz	r5, 8000620 <__udivmoddi4+0xb0>
 800061c:	e9c5 0100 	strd	r0, r1, [r5]
 8000620:	2100      	movs	r1, #0
 8000622:	4608      	mov	r0, r1
 8000624:	e7f5      	b.n	8000612 <__udivmoddi4+0xa2>
 8000626:	fab3 f183 	clz	r1, r3
 800062a:	2900      	cmp	r1, #0
 800062c:	d146      	bne.n	80006bc <__udivmoddi4+0x14c>
 800062e:	4573      	cmp	r3, lr
 8000630:	d302      	bcc.n	8000638 <__udivmoddi4+0xc8>
 8000632:	4282      	cmp	r2, r0
 8000634:	f200 8105 	bhi.w	8000842 <__udivmoddi4+0x2d2>
 8000638:	1a84      	subs	r4, r0, r2
 800063a:	eb6e 0203 	sbc.w	r2, lr, r3
 800063e:	2001      	movs	r0, #1
 8000640:	4690      	mov	r8, r2
 8000642:	2d00      	cmp	r5, #0
 8000644:	d0e5      	beq.n	8000612 <__udivmoddi4+0xa2>
 8000646:	e9c5 4800 	strd	r4, r8, [r5]
 800064a:	e7e2      	b.n	8000612 <__udivmoddi4+0xa2>
 800064c:	2a00      	cmp	r2, #0
 800064e:	f000 8090 	beq.w	8000772 <__udivmoddi4+0x202>
 8000652:	fab2 f682 	clz	r6, r2
 8000656:	2e00      	cmp	r6, #0
 8000658:	f040 80a4 	bne.w	80007a4 <__udivmoddi4+0x234>
 800065c:	1a8a      	subs	r2, r1, r2
 800065e:	0c03      	lsrs	r3, r0, #16
 8000660:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000664:	b280      	uxth	r0, r0
 8000666:	b2bc      	uxth	r4, r7
 8000668:	2101      	movs	r1, #1
 800066a:	fbb2 fcfe 	udiv	ip, r2, lr
 800066e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000672:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000676:	fb04 f20c 	mul.w	r2, r4, ip
 800067a:	429a      	cmp	r2, r3
 800067c:	d907      	bls.n	800068e <__udivmoddi4+0x11e>
 800067e:	18fb      	adds	r3, r7, r3
 8000680:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000684:	d202      	bcs.n	800068c <__udivmoddi4+0x11c>
 8000686:	429a      	cmp	r2, r3
 8000688:	f200 80e0 	bhi.w	800084c <__udivmoddi4+0x2dc>
 800068c:	46c4      	mov	ip, r8
 800068e:	1a9b      	subs	r3, r3, r2
 8000690:	fbb3 f2fe 	udiv	r2, r3, lr
 8000694:	fb0e 3312 	mls	r3, lr, r2, r3
 8000698:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800069c:	fb02 f404 	mul.w	r4, r2, r4
 80006a0:	429c      	cmp	r4, r3
 80006a2:	d907      	bls.n	80006b4 <__udivmoddi4+0x144>
 80006a4:	18fb      	adds	r3, r7, r3
 80006a6:	f102 30ff 	add.w	r0, r2, #4294967295
 80006aa:	d202      	bcs.n	80006b2 <__udivmoddi4+0x142>
 80006ac:	429c      	cmp	r4, r3
 80006ae:	f200 80ca 	bhi.w	8000846 <__udivmoddi4+0x2d6>
 80006b2:	4602      	mov	r2, r0
 80006b4:	1b1b      	subs	r3, r3, r4
 80006b6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80006ba:	e7a5      	b.n	8000608 <__udivmoddi4+0x98>
 80006bc:	f1c1 0620 	rsb	r6, r1, #32
 80006c0:	408b      	lsls	r3, r1
 80006c2:	fa22 f706 	lsr.w	r7, r2, r6
 80006c6:	431f      	orrs	r7, r3
 80006c8:	fa0e f401 	lsl.w	r4, lr, r1
 80006cc:	fa20 f306 	lsr.w	r3, r0, r6
 80006d0:	fa2e fe06 	lsr.w	lr, lr, r6
 80006d4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80006d8:	4323      	orrs	r3, r4
 80006da:	fa00 f801 	lsl.w	r8, r0, r1
 80006de:	fa1f fc87 	uxth.w	ip, r7
 80006e2:	fbbe f0f9 	udiv	r0, lr, r9
 80006e6:	0c1c      	lsrs	r4, r3, #16
 80006e8:	fb09 ee10 	mls	lr, r9, r0, lr
 80006ec:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80006f0:	fb00 fe0c 	mul.w	lr, r0, ip
 80006f4:	45a6      	cmp	lr, r4
 80006f6:	fa02 f201 	lsl.w	r2, r2, r1
 80006fa:	d909      	bls.n	8000710 <__udivmoddi4+0x1a0>
 80006fc:	193c      	adds	r4, r7, r4
 80006fe:	f100 3aff 	add.w	sl, r0, #4294967295
 8000702:	f080 809c 	bcs.w	800083e <__udivmoddi4+0x2ce>
 8000706:	45a6      	cmp	lr, r4
 8000708:	f240 8099 	bls.w	800083e <__udivmoddi4+0x2ce>
 800070c:	3802      	subs	r0, #2
 800070e:	443c      	add	r4, r7
 8000710:	eba4 040e 	sub.w	r4, r4, lr
 8000714:	fa1f fe83 	uxth.w	lr, r3
 8000718:	fbb4 f3f9 	udiv	r3, r4, r9
 800071c:	fb09 4413 	mls	r4, r9, r3, r4
 8000720:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000724:	fb03 fc0c 	mul.w	ip, r3, ip
 8000728:	45a4      	cmp	ip, r4
 800072a:	d908      	bls.n	800073e <__udivmoddi4+0x1ce>
 800072c:	193c      	adds	r4, r7, r4
 800072e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000732:	f080 8082 	bcs.w	800083a <__udivmoddi4+0x2ca>
 8000736:	45a4      	cmp	ip, r4
 8000738:	d97f      	bls.n	800083a <__udivmoddi4+0x2ca>
 800073a:	3b02      	subs	r3, #2
 800073c:	443c      	add	r4, r7
 800073e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000742:	eba4 040c 	sub.w	r4, r4, ip
 8000746:	fba0 ec02 	umull	lr, ip, r0, r2
 800074a:	4564      	cmp	r4, ip
 800074c:	4673      	mov	r3, lr
 800074e:	46e1      	mov	r9, ip
 8000750:	d362      	bcc.n	8000818 <__udivmoddi4+0x2a8>
 8000752:	d05f      	beq.n	8000814 <__udivmoddi4+0x2a4>
 8000754:	b15d      	cbz	r5, 800076e <__udivmoddi4+0x1fe>
 8000756:	ebb8 0203 	subs.w	r2, r8, r3
 800075a:	eb64 0409 	sbc.w	r4, r4, r9
 800075e:	fa04 f606 	lsl.w	r6, r4, r6
 8000762:	fa22 f301 	lsr.w	r3, r2, r1
 8000766:	431e      	orrs	r6, r3
 8000768:	40cc      	lsrs	r4, r1
 800076a:	e9c5 6400 	strd	r6, r4, [r5]
 800076e:	2100      	movs	r1, #0
 8000770:	e74f      	b.n	8000612 <__udivmoddi4+0xa2>
 8000772:	fbb1 fcf2 	udiv	ip, r1, r2
 8000776:	0c01      	lsrs	r1, r0, #16
 8000778:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800077c:	b280      	uxth	r0, r0
 800077e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000782:	463b      	mov	r3, r7
 8000784:	4638      	mov	r0, r7
 8000786:	463c      	mov	r4, r7
 8000788:	46b8      	mov	r8, r7
 800078a:	46be      	mov	lr, r7
 800078c:	2620      	movs	r6, #32
 800078e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000792:	eba2 0208 	sub.w	r2, r2, r8
 8000796:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800079a:	e766      	b.n	800066a <__udivmoddi4+0xfa>
 800079c:	4601      	mov	r1, r0
 800079e:	e718      	b.n	80005d2 <__udivmoddi4+0x62>
 80007a0:	4610      	mov	r0, r2
 80007a2:	e72c      	b.n	80005fe <__udivmoddi4+0x8e>
 80007a4:	f1c6 0220 	rsb	r2, r6, #32
 80007a8:	fa2e f302 	lsr.w	r3, lr, r2
 80007ac:	40b7      	lsls	r7, r6
 80007ae:	40b1      	lsls	r1, r6
 80007b0:	fa20 f202 	lsr.w	r2, r0, r2
 80007b4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007b8:	430a      	orrs	r2, r1
 80007ba:	fbb3 f8fe 	udiv	r8, r3, lr
 80007be:	b2bc      	uxth	r4, r7
 80007c0:	fb0e 3318 	mls	r3, lr, r8, r3
 80007c4:	0c11      	lsrs	r1, r2, #16
 80007c6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80007ca:	fb08 f904 	mul.w	r9, r8, r4
 80007ce:	40b0      	lsls	r0, r6
 80007d0:	4589      	cmp	r9, r1
 80007d2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80007d6:	b280      	uxth	r0, r0
 80007d8:	d93e      	bls.n	8000858 <__udivmoddi4+0x2e8>
 80007da:	1879      	adds	r1, r7, r1
 80007dc:	f108 3cff 	add.w	ip, r8, #4294967295
 80007e0:	d201      	bcs.n	80007e6 <__udivmoddi4+0x276>
 80007e2:	4589      	cmp	r9, r1
 80007e4:	d81f      	bhi.n	8000826 <__udivmoddi4+0x2b6>
 80007e6:	eba1 0109 	sub.w	r1, r1, r9
 80007ea:	fbb1 f9fe 	udiv	r9, r1, lr
 80007ee:	fb09 f804 	mul.w	r8, r9, r4
 80007f2:	fb0e 1119 	mls	r1, lr, r9, r1
 80007f6:	b292      	uxth	r2, r2
 80007f8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80007fc:	4542      	cmp	r2, r8
 80007fe:	d229      	bcs.n	8000854 <__udivmoddi4+0x2e4>
 8000800:	18ba      	adds	r2, r7, r2
 8000802:	f109 31ff 	add.w	r1, r9, #4294967295
 8000806:	d2c4      	bcs.n	8000792 <__udivmoddi4+0x222>
 8000808:	4542      	cmp	r2, r8
 800080a:	d2c2      	bcs.n	8000792 <__udivmoddi4+0x222>
 800080c:	f1a9 0102 	sub.w	r1, r9, #2
 8000810:	443a      	add	r2, r7
 8000812:	e7be      	b.n	8000792 <__udivmoddi4+0x222>
 8000814:	45f0      	cmp	r8, lr
 8000816:	d29d      	bcs.n	8000754 <__udivmoddi4+0x1e4>
 8000818:	ebbe 0302 	subs.w	r3, lr, r2
 800081c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000820:	3801      	subs	r0, #1
 8000822:	46e1      	mov	r9, ip
 8000824:	e796      	b.n	8000754 <__udivmoddi4+0x1e4>
 8000826:	eba7 0909 	sub.w	r9, r7, r9
 800082a:	4449      	add	r1, r9
 800082c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000830:	fbb1 f9fe 	udiv	r9, r1, lr
 8000834:	fb09 f804 	mul.w	r8, r9, r4
 8000838:	e7db      	b.n	80007f2 <__udivmoddi4+0x282>
 800083a:	4673      	mov	r3, lr
 800083c:	e77f      	b.n	800073e <__udivmoddi4+0x1ce>
 800083e:	4650      	mov	r0, sl
 8000840:	e766      	b.n	8000710 <__udivmoddi4+0x1a0>
 8000842:	4608      	mov	r0, r1
 8000844:	e6fd      	b.n	8000642 <__udivmoddi4+0xd2>
 8000846:	443b      	add	r3, r7
 8000848:	3a02      	subs	r2, #2
 800084a:	e733      	b.n	80006b4 <__udivmoddi4+0x144>
 800084c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000850:	443b      	add	r3, r7
 8000852:	e71c      	b.n	800068e <__udivmoddi4+0x11e>
 8000854:	4649      	mov	r1, r9
 8000856:	e79c      	b.n	8000792 <__udivmoddi4+0x222>
 8000858:	eba1 0109 	sub.w	r1, r1, r9
 800085c:	46c4      	mov	ip, r8
 800085e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000862:	fb09 f804 	mul.w	r8, r9, r4
 8000866:	e7c4      	b.n	80007f2 <__udivmoddi4+0x282>

08000868 <__aeabi_idiv0>:
 8000868:	4770      	bx	lr
 800086a:	bf00      	nop

0800086c <InitDigitalGPIO>:
 */
#include "drv_digitalGpio.h"


void InitDigitalGPIO(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
	// Configure PD12 as output
	GPIOD->MODER 		&= ~(0x3 << 24);  	// Clear bits 0-1
 8000870:	4b17      	ldr	r3, [pc, #92]	@ (80008d0 <InitDigitalGPIO+0x64>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	4a16      	ldr	r2, [pc, #88]	@ (80008d0 <InitDigitalGPIO+0x64>)
 8000876:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 800087a:	6013      	str	r3, [r2, #0]
	GPIOD->MODER 		|= (0x1 << 24);   	// Set PD12 as output
 800087c:	4b14      	ldr	r3, [pc, #80]	@ (80008d0 <InitDigitalGPIO+0x64>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	4a13      	ldr	r2, [pc, #76]	@ (80008d0 <InitDigitalGPIO+0x64>)
 8000882:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000886:	6013      	str	r3, [r2, #0]
	GPIOD->OTYPER 	&= ~(0x1 << 12); 		// Set push-pull
 8000888:	4b11      	ldr	r3, [pc, #68]	@ (80008d0 <InitDigitalGPIO+0x64>)
 800088a:	685b      	ldr	r3, [r3, #4]
 800088c:	4a10      	ldr	r2, [pc, #64]	@ (80008d0 <InitDigitalGPIO+0x64>)
 800088e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000892:	6053      	str	r3, [r2, #4]
	GPIOD->OSPEEDR 	&= ~(0x3 << 24); 		// Clear bits 0-1
 8000894:	4b0e      	ldr	r3, [pc, #56]	@ (80008d0 <InitDigitalGPIO+0x64>)
 8000896:	689b      	ldr	r3, [r3, #8]
 8000898:	4a0d      	ldr	r2, [pc, #52]	@ (80008d0 <InitDigitalGPIO+0x64>)
 800089a:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 800089e:	6093      	str	r3, [r2, #8]
	GPIOD->OSPEEDR 	|= (0x2 << 24);  		// Set high speed
 80008a0:	4b0b      	ldr	r3, [pc, #44]	@ (80008d0 <InitDigitalGPIO+0x64>)
 80008a2:	689b      	ldr	r3, [r3, #8]
 80008a4:	4a0a      	ldr	r2, [pc, #40]	@ (80008d0 <InitDigitalGPIO+0x64>)
 80008a6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80008aa:	6093      	str	r3, [r2, #8]
	GPIOD->PUPDR 		&= ~(0x3 << 0);   	// No pull-up/pull-down
 80008ac:	4b08      	ldr	r3, [pc, #32]	@ (80008d0 <InitDigitalGPIO+0x64>)
 80008ae:	68db      	ldr	r3, [r3, #12]
 80008b0:	4a07      	ldr	r2, [pc, #28]	@ (80008d0 <InitDigitalGPIO+0x64>)
 80008b2:	f023 0303 	bic.w	r3, r3, #3
 80008b6:	60d3      	str	r3, [r2, #12]
	GPIOD->ODR 			|= (0x1 << 12);     // Set PD12 high initially
 80008b8:	4b05      	ldr	r3, [pc, #20]	@ (80008d0 <InitDigitalGPIO+0x64>)
 80008ba:	695b      	ldr	r3, [r3, #20]
 80008bc:	4a04      	ldr	r2, [pc, #16]	@ (80008d0 <InitDigitalGPIO+0x64>)
 80008be:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80008c2:	6153      	str	r3, [r2, #20]
}
 80008c4:	bf00      	nop
 80008c6:	46bd      	mov	sp, r7
 80008c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008cc:	4770      	bx	lr
 80008ce:	bf00      	nop
 80008d0:	40020c00 	.word	0x40020c00

080008d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008d4:	b480      	push	{r7}
 80008d6:	b083      	sub	sp, #12
 80008d8:	af00      	add	r7, sp, #0
 80008da:	4603      	mov	r3, r0
 80008dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	db0b      	blt.n	80008fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008e6:	79fb      	ldrb	r3, [r7, #7]
 80008e8:	f003 021f 	and.w	r2, r3, #31
 80008ec:	4907      	ldr	r1, [pc, #28]	@ (800090c <__NVIC_EnableIRQ+0x38>)
 80008ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008f2:	095b      	lsrs	r3, r3, #5
 80008f4:	2001      	movs	r0, #1
 80008f6:	fa00 f202 	lsl.w	r2, r0, r2
 80008fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80008fe:	bf00      	nop
 8000900:	370c      	adds	r7, #12
 8000902:	46bd      	mov	sp, r7
 8000904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000908:	4770      	bx	lr
 800090a:	bf00      	nop
 800090c:	e000e100 	.word	0xe000e100

08000910 <InitSciGPIO>:
_SCIbuffer SCI2buffer;
_SCIbuffer SCI3buffer;

/*Init GPIOs for SCI (UART) interface */
void InitSciGPIO(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
	InitSci1Gpio();
 8000914:	f000 f802 	bl	800091c <InitSci1Gpio>
//	InitSci2Gpio();
//	InitSci3Gpio();
}
 8000918:	bf00      	nop
 800091a:	bd80      	pop	{r7, pc}

0800091c <InitSci1Gpio>:


/*Init GPIOs for SCI1 */
void InitSci1Gpio(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0

	// 2. Configure PA9 (TX) and PA10 (RX) as Alternate Function (AF7)
	GPIOA->MODER &= ~((0x3 << (2*9)) | (0x3 << (2*10)));  // Clear MODER9 and MODER10
 8000920:	4b1d      	ldr	r3, [pc, #116]	@ (8000998 <InitSci1Gpio+0x7c>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4a1c      	ldr	r2, [pc, #112]	@ (8000998 <InitSci1Gpio+0x7c>)
 8000926:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 800092a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=  ((0x2 << (2*9)) | (0x2 << (2*10)));  // Set to 10: Alternate Function mode
 800092c:	4b1a      	ldr	r3, [pc, #104]	@ (8000998 <InitSci1Gpio+0x7c>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a19      	ldr	r2, [pc, #100]	@ (8000998 <InitSci1Gpio+0x7c>)
 8000932:	f443 1320 	orr.w	r3, r3, #2621440	@ 0x280000
 8000936:	6013      	str	r3, [r2, #0]

	// 3. Configure output type as Push-Pull
	GPIOA->OTYPER &= ~((1 << 9) | (1 << 10));             // 0 = Push-Pull
 8000938:	4b17      	ldr	r3, [pc, #92]	@ (8000998 <InitSci1Gpio+0x7c>)
 800093a:	685b      	ldr	r3, [r3, #4]
 800093c:	4a16      	ldr	r2, [pc, #88]	@ (8000998 <InitSci1Gpio+0x7c>)
 800093e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000942:	6053      	str	r3, [r2, #4]

	// 4. Configure speed as High speed
	GPIOA->OSPEEDR &= ~((0x3 << (2*9)) | (0x3 << (2*10)));
 8000944:	4b14      	ldr	r3, [pc, #80]	@ (8000998 <InitSci1Gpio+0x7c>)
 8000946:	689b      	ldr	r3, [r3, #8]
 8000948:	4a13      	ldr	r2, [pc, #76]	@ (8000998 <InitSci1Gpio+0x7c>)
 800094a:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 800094e:	6093      	str	r3, [r2, #8]
	GPIOA->OSPEEDR |=  ((0x2 << (2*9)) | (0x2 << (2*10))); // 10 = High speed
 8000950:	4b11      	ldr	r3, [pc, #68]	@ (8000998 <InitSci1Gpio+0x7c>)
 8000952:	689b      	ldr	r3, [r3, #8]
 8000954:	4a10      	ldr	r2, [pc, #64]	@ (8000998 <InitSci1Gpio+0x7c>)
 8000956:	f443 1320 	orr.w	r3, r3, #2621440	@ 0x280000
 800095a:	6093      	str	r3, [r2, #8]

	// 5. Configure Pull-up/Pull-down
	// TX: No pull; RX: Pull-Up to avoid floating line
	GPIOA->PUPDR &= ~((0x3 << (2*9)) | (0x3 << (2*10)));
 800095c:	4b0e      	ldr	r3, [pc, #56]	@ (8000998 <InitSci1Gpio+0x7c>)
 800095e:	68db      	ldr	r3, [r3, #12]
 8000960:	4a0d      	ldr	r2, [pc, #52]	@ (8000998 <InitSci1Gpio+0x7c>)
 8000962:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 8000966:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |=  (0x1 << (2*10));                     // PA10 = Pull-Up
 8000968:	4b0b      	ldr	r3, [pc, #44]	@ (8000998 <InitSci1Gpio+0x7c>)
 800096a:	68db      	ldr	r3, [r3, #12]
 800096c:	4a0a      	ldr	r2, [pc, #40]	@ (8000998 <InitSci1Gpio+0x7c>)
 800096e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000972:	60d3      	str	r3, [r2, #12]

	// 6. Select Alternate Function = AF7 (USART1) for PA9/PA10
	GPIOA->AFR[1] &= ~((0xF << (4*1)) | (0xF << (4*2))); // Clear AFRH9, AFRH10
 8000974:	4b08      	ldr	r3, [pc, #32]	@ (8000998 <InitSci1Gpio+0x7c>)
 8000976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000978:	4a07      	ldr	r2, [pc, #28]	@ (8000998 <InitSci1Gpio+0x7c>)
 800097a:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800097e:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->AFR[1] |=  ((0x7 << (4*1)) | (0x7 << (4*2))); // AF7 for USART1
 8000980:	4b05      	ldr	r3, [pc, #20]	@ (8000998 <InitSci1Gpio+0x7c>)
 8000982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000984:	4a04      	ldr	r2, [pc, #16]	@ (8000998 <InitSci1Gpio+0x7c>)
 8000986:	f443 63ee 	orr.w	r3, r3, #1904	@ 0x770
 800098a:	6253      	str	r3, [r2, #36]	@ 0x24
}
 800098c:	bf00      	nop
 800098e:	46bd      	mov	sp, r7
 8000990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000994:	4770      	bx	lr
 8000996:	bf00      	nop
 8000998:	40020000 	.word	0x40020000

0800099c <InitSciModules>:
}


/*Init SCI Modules */
void InitSciModules(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
	InitSci1();
 80009a0:	f000 f804 	bl	80009ac <InitSci1>
	InitBufferSci1();
 80009a4:	f000 f812 	bl	80009cc <InitBufferSci1>
//	InitSci2();
//	InitSci3();
}
 80009a8:	bf00      	nop
 80009aa:	bd80      	pop	{r7, pc}

080009ac <InitSci1>:


/*Init Sci1 Modules*/
void InitSci1(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
	//fclk = 84MHz -> USARTDIV = 11.391 (for baudrate 460.8Kbs)
	USART1->BRR = 0xB6;
 80009b0:	4b05      	ldr	r3, [pc, #20]	@ (80009c8 <InitSci1+0x1c>)
 80009b2:	22b6      	movs	r2, #182	@ 0xb6
 80009b4:	609a      	str	r2, [r3, #8]
	 	- RE = 1 (Receiver enable)
	 	- RXNEIE = 1 (RX not empty interrupt enable)
	 	- TXEIE = 1 (TX empty interrupt enable)
	 	- 8 data bits, no parity (M = 0, PCE = 0)
	 	- Oversampling 16 (OVER8 = 0) */
	USART1->CR1 = (1 << 13) |  // UE
 80009b6:	4b04      	ldr	r3, [pc, #16]	@ (80009c8 <InitSci1+0x1c>)
 80009b8:	f242 02ac 	movw	r2, #8364	@ 0x20ac
 80009bc:	60da      	str	r2, [r3, #12]
								(1 << 3)  |  // TE
								(1 << 2)  |  // RE
								(1 << 5)  |  // RXNEIE
								(1 << 7);    // TXEIE
	//Enable USART1 interrupt in NVIC
	NVIC_EnableIRQ(USART1_IRQn);
 80009be:	2025      	movs	r0, #37	@ 0x25
 80009c0:	f7ff ff88 	bl	80008d4 <__NVIC_EnableIRQ>
}
 80009c4:	bf00      	nop
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	40011000 	.word	0x40011000

080009cc <InitBufferSci1>:
}


/*Init Sci1 Buffer*/
void InitBufferSci1(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	b083      	sub	sp, #12
 80009d0:	af00      	add	r7, sp, #0
	uint16_t count = 0;
 80009d2:	2300      	movs	r3, #0
 80009d4:	80fb      	strh	r3, [r7, #6]
	for (count = 0; count < SCI_BUFFER_SIZE; count ++)
 80009d6:	2300      	movs	r3, #0
 80009d8:	80fb      	strh	r3, [r7, #6]
 80009da:	e007      	b.n	80009ec <InitBufferSci1+0x20>
	{
		SCI1buffer.data[count] = 0;
 80009dc:	88fb      	ldrh	r3, [r7, #6]
 80009de:	4a10      	ldr	r2, [pc, #64]	@ (8000a20 <InitBufferSci1+0x54>)
 80009e0:	2100      	movs	r1, #0
 80009e2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (count = 0; count < SCI_BUFFER_SIZE; count ++)
 80009e6:	88fb      	ldrh	r3, [r7, #6]
 80009e8:	3301      	adds	r3, #1
 80009ea:	80fb      	strh	r3, [r7, #6]
 80009ec:	88fb      	ldrh	r3, [r7, #6]
 80009ee:	2bfe      	cmp	r3, #254	@ 0xfe
 80009f0:	d9f4      	bls.n	80009dc <InitBufferSci1+0x10>
	}
	SCI1buffer.header = 0x00;
 80009f2:	4b0b      	ldr	r3, [pc, #44]	@ (8000a20 <InitBufferSci1+0x54>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	f8a3 21fe 	strh.w	r2, [r3, #510]	@ 0x1fe
	SCI1buffer.index = 0;
 80009fa:	4b09      	ldr	r3, [pc, #36]	@ (8000a20 <InitBufferSci1+0x54>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	f8a3 2202 	strh.w	r2, [r3, #514]	@ 0x202
	SCI1buffer.checksum = 0;
 8000a02:	4b07      	ldr	r3, [pc, #28]	@ (8000a20 <InitBufferSci1+0x54>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	f8a3 2204 	strh.w	r2, [r3, #516]	@ 0x204
	SCI1buffer.flag = 0;
 8000a0a:	4b05      	ldr	r3, [pc, #20]	@ (8000a20 <InitBufferSci1+0x54>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	f883 220a 	strb.w	r2, [r3, #522]	@ 0x20a
}
 8000a12:	bf00      	nop
 8000a14:	370c      	adds	r7, #12
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop
 8000a20:	2000002c 	.word	0x2000002c

08000a24 <__NVIC_EnableIRQ>:
{
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	db0b      	blt.n	8000a4e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a36:	79fb      	ldrb	r3, [r7, #7]
 8000a38:	f003 021f 	and.w	r2, r3, #31
 8000a3c:	4907      	ldr	r1, [pc, #28]	@ (8000a5c <__NVIC_EnableIRQ+0x38>)
 8000a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a42:	095b      	lsrs	r3, r3, #5
 8000a44:	2001      	movs	r0, #1
 8000a46:	fa00 f202 	lsl.w	r2, r0, r2
 8000a4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000a4e:	bf00      	nop
 8000a50:	370c      	adds	r7, #12
 8000a52:	46bd      	mov	sp, r7
 8000a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop
 8000a5c:	e000e100 	.word	0xe000e100

08000a60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a60:	b480      	push	{r7}
 8000a62:	b083      	sub	sp, #12
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	4603      	mov	r3, r0
 8000a68:	6039      	str	r1, [r7, #0]
 8000a6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	db0a      	blt.n	8000a8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	b2da      	uxtb	r2, r3
 8000a78:	490c      	ldr	r1, [pc, #48]	@ (8000aac <__NVIC_SetPriority+0x4c>)
 8000a7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a7e:	0112      	lsls	r2, r2, #4
 8000a80:	b2d2      	uxtb	r2, r2
 8000a82:	440b      	add	r3, r1
 8000a84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a88:	e00a      	b.n	8000aa0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	b2da      	uxtb	r2, r3
 8000a8e:	4908      	ldr	r1, [pc, #32]	@ (8000ab0 <__NVIC_SetPriority+0x50>)
 8000a90:	79fb      	ldrb	r3, [r7, #7]
 8000a92:	f003 030f 	and.w	r3, r3, #15
 8000a96:	3b04      	subs	r3, #4
 8000a98:	0112      	lsls	r2, r2, #4
 8000a9a:	b2d2      	uxtb	r2, r2
 8000a9c:	440b      	add	r3, r1
 8000a9e:	761a      	strb	r2, [r3, #24]
}
 8000aa0:	bf00      	nop
 8000aa2:	370c      	adds	r7, #12
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aaa:	4770      	bx	lr
 8000aac:	e000e100 	.word	0xe000e100
 8000ab0:	e000ed00 	.word	0xe000ed00

08000ab4 <InitTimer>:
uint32_t TIM2InterruptCount;
uint32_t TIM3InterruptCount;
bool trigger_timer2;

void InitTimer()
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
	InitTimer2(TIMER2_PERIOD);
 8000ab8:	2032      	movs	r0, #50	@ 0x32
 8000aba:	f000 f806 	bl	8000aca <InitTimer2>
	InitTimer3(TIMER3_PERIOD);
 8000abe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ac2:	f000 f83d 	bl	8000b40 <InitTimer3>
}
 8000ac6:	bf00      	nop
 8000ac8:	bd80      	pop	{r7, pc}

08000aca <InitTimer2>:

void InitTimer2(uint32_t period)
{
 8000aca:	b580      	push	{r7, lr}
 8000acc:	b082      	sub	sp, #8
 8000ace:	af00      	add	r7, sp, #0
 8000ad0:	6078      	str	r0, [r7, #4]
	/*Step 1: Configure prescaler*/
	TIM2->PSC = 83; //1MHz
 8000ad2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000ad6:	2253      	movs	r2, #83	@ 0x53
 8000ad8:	629a      	str	r2, [r3, #40]	@ 0x28

	/*Step 2: Auto-reload register*/
	TIM2->ARR = period; //us
 8000ada:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	62d3      	str	r3, [r2, #44]	@ 0x2c

	/*Step 3: Configure TIMx_CR1*/
	TIM2->CR1 = 0;
 8000ae2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	601a      	str	r2, [r3, #0]
	TIM2->CR1 |= TIM_CR1_ARPE;
 8000aea:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000af4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000af8:	6013      	str	r3, [r2, #0]
	TIM2->CR1 &= ~TIM_CR1_DIR;
 8000afa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b04:	f023 0310 	bic.w	r3, r3, #16
 8000b08:	6013      	str	r3, [r2, #0]

	/*Step 4: Interrupt TIMER2*/
	TIM2->DIER |= TIM_DIER_UIE; //Start interrupt when update event happens
 8000b0a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000b0e:	68db      	ldr	r3, [r3, #12]
 8000b10:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b14:	f043 0301 	orr.w	r3, r3, #1
 8000b18:	60d3      	str	r3, [r2, #12]
	NVIC_SetPriority(TIM2_IRQn, 0);
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	201c      	movs	r0, #28
 8000b1e:	f7ff ff9f 	bl	8000a60 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM2_IRQn);
 8000b22:	201c      	movs	r0, #28
 8000b24:	f7ff ff7e 	bl	8000a24 <__NVIC_EnableIRQ>

	/*Step 5: Turn on TIMER*/
	TIM2->CR1 |= TIM_CR1_CEN;
 8000b28:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b32:	f043 0301 	orr.w	r3, r3, #1
 8000b36:	6013      	str	r3, [r2, #0]
}
 8000b38:	bf00      	nop
 8000b3a:	3708      	adds	r7, #8
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}

08000b40 <InitTimer3>:

void InitTimer3(uint32_t period)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b083      	sub	sp, #12
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]

}
 8000b48:	bf00      	nop
 8000b4a:	370c      	adds	r7, #12
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b52:	4770      	bx	lr

08000b54 <SYS_Initialize>:
 */

#include "system_config.h"

void SYS_Initialize(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
	/*1. Initialize system and hardware*/
	HardwareInit();
 8000b58:	f000 f802 	bl	8000b60 <HardwareInit>
//	/*2. Initialzie the application*/
//	AppsInit();
//	/*3. Enable all interrupt*/
//	EnAllInterrupt();
}
 8000b5c:	bf00      	nop
 8000b5e:	bd80      	pop	{r7, pc}

08000b60 <HardwareInit>:


void HardwareInit(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  /*1. Reset of all peripherals, Initializes the Flash interface and the Systick*/
  HAL_Init();
 8000b64:	f000 fa6c 	bl	8001040 <HAL_Init>

  /*2. Configure the system clock*/
  SystemClock_Config();
 8000b68:	f000 f80c 	bl	8000b84 <SystemClock_Config>

  /*3. Initialize Hardware Interfaces*/
  InitClocks();
 8000b6c:	f000 f86c 	bl	8000c48 <InitClocks>
  InitDigitalGPIO();
 8000b70:	f7ff fe7c 	bl	800086c <InitDigitalGPIO>
  InitSciGPIO();
 8000b74:	f7ff fecc 	bl	8000910 <InitSciGPIO>
//  InitXintGPIO();

  /*4. Initialize all the device peripherals*/
  InitSciModules();
 8000b78:	f7ff ff10 	bl	800099c <InitSciModules>

  /*5. Configure TIMERs*/
  InitTimer();
 8000b7c:	f7ff ff9a 	bl	8000ab4 <InitTimer>
}
 8000b80:	bf00      	nop
 8000b82:	bd80      	pop	{r7, pc}

08000b84 <SystemClock_Config>:


void SystemClock_Config(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b094      	sub	sp, #80	@ 0x50
 8000b88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b8a:	f107 0320 	add.w	r3, r7, #32
 8000b8e:	2230      	movs	r2, #48	@ 0x30
 8000b90:	2100      	movs	r1, #0
 8000b92:	4618      	mov	r0, r3
 8000b94:	f001 f834 	bl	8001c00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b98:	f107 030c 	add.w	r3, r7, #12
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	601a      	str	r2, [r3, #0]
 8000ba0:	605a      	str	r2, [r3, #4]
 8000ba2:	609a      	str	r2, [r3, #8]
 8000ba4:	60da      	str	r2, [r3, #12]
 8000ba6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ba8:	2300      	movs	r3, #0
 8000baa:	60bb      	str	r3, [r7, #8]
 8000bac:	4b24      	ldr	r3, [pc, #144]	@ (8000c40 <SystemClock_Config+0xbc>)
 8000bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bb0:	4a23      	ldr	r2, [pc, #140]	@ (8000c40 <SystemClock_Config+0xbc>)
 8000bb2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bb6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bb8:	4b21      	ldr	r3, [pc, #132]	@ (8000c40 <SystemClock_Config+0xbc>)
 8000bba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bc0:	60bb      	str	r3, [r7, #8]
 8000bc2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	607b      	str	r3, [r7, #4]
 8000bc8:	4b1e      	ldr	r3, [pc, #120]	@ (8000c44 <SystemClock_Config+0xc0>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	4a1d      	ldr	r2, [pc, #116]	@ (8000c44 <SystemClock_Config+0xc0>)
 8000bce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bd2:	6013      	str	r3, [r2, #0]
 8000bd4:	4b1b      	ldr	r3, [pc, #108]	@ (8000c44 <SystemClock_Config+0xc0>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000bdc:	607b      	str	r3, [r7, #4]
 8000bde:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000be0:	2309      	movs	r3, #9
 8000be2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000be4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000be8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000bea:	2301      	movs	r3, #1
 8000bec:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bee:	2302      	movs	r3, #2
 8000bf0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000bf2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000bf8:	2304      	movs	r3, #4
 8000bfa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000bfc:	23a8      	movs	r3, #168	@ 0xa8
 8000bfe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c00:	2302      	movs	r3, #2
 8000c02:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c04:	2304      	movs	r3, #4
 8000c06:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000c08:	f107 0320 	add.w	r3, r7, #32
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f000 fb93 	bl	8001338 <HAL_RCC_OscConfig>

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c12:	230f      	movs	r3, #15
 8000c14:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c16:	2302      	movs	r3, #2
 8000c18:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1; //max 168 MHz
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;  //max 42 MHz
 8000c1e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000c22:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;  //max 84 MHz
 8000c24:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c28:	61fb      	str	r3, [r7, #28]
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 8000c2a:	f107 030c 	add.w	r3, r7, #12
 8000c2e:	2105      	movs	r1, #5
 8000c30:	4618      	mov	r0, r3
 8000c32:	f000 fdf9 	bl	8001828 <HAL_RCC_ClockConfig>
}
 8000c36:	bf00      	nop
 8000c38:	3750      	adds	r7, #80	@ 0x50
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	40023800 	.word	0x40023800
 8000c44:	40007000 	.word	0x40007000

08000c48 <InitClocks>:

void InitClocks(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
	/*According to Reset Clock Control registers*/
	/* GPIO Ports Clock Enable (A, C, D, E, F) */
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000c4c:	4b15      	ldr	r3, [pc, #84]	@ (8000ca4 <InitClocks+0x5c>)
 8000c4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c50:	4a14      	ldr	r2, [pc, #80]	@ (8000ca4 <InitClocks+0x5c>)
 8000c52:	f043 0301 	orr.w	r3, r3, #1
 8000c56:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 8000c58:	4b12      	ldr	r3, [pc, #72]	@ (8000ca4 <InitClocks+0x5c>)
 8000c5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5c:	4a11      	ldr	r2, [pc, #68]	@ (8000ca4 <InitClocks+0x5c>)
 8000c5e:	f043 0304 	orr.w	r3, r3, #4
 8000c62:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 8000c64:	4b0f      	ldr	r3, [pc, #60]	@ (8000ca4 <InitClocks+0x5c>)
 8000c66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c68:	4a0e      	ldr	r2, [pc, #56]	@ (8000ca4 <InitClocks+0x5c>)
 8000c6a:	f043 0308 	orr.w	r3, r3, #8
 8000c6e:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN;
 8000c70:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca4 <InitClocks+0x5c>)
 8000c72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c74:	4a0b      	ldr	r2, [pc, #44]	@ (8000ca4 <InitClocks+0x5c>)
 8000c76:	f043 0310 	orr.w	r3, r3, #16
 8000c7a:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOFEN;
 8000c7c:	4b09      	ldr	r3, [pc, #36]	@ (8000ca4 <InitClocks+0x5c>)
 8000c7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c80:	4a08      	ldr	r2, [pc, #32]	@ (8000ca4 <InitClocks+0x5c>)
 8000c82:	f043 0320 	orr.w	r3, r3, #32
 8000c86:	6313      	str	r3, [r2, #48]	@ 0x30
	HAL_Delay(1);
 8000c88:	2001      	movs	r0, #1
 8000c8a:	f000 fa4b 	bl	8001124 <HAL_Delay>

	/*TIMER2, TIMER3 Clock Enable*/
	RCC->APB1ENR |= 0x00000003;
 8000c8e:	4b05      	ldr	r3, [pc, #20]	@ (8000ca4 <InitClocks+0x5c>)
 8000c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c92:	4a04      	ldr	r2, [pc, #16]	@ (8000ca4 <InitClocks+0x5c>)
 8000c94:	f043 0303 	orr.w	r3, r3, #3
 8000c98:	6413      	str	r3, [r2, #64]	@ 0x40

	HAL_Delay(1);
 8000c9a:	2001      	movs	r0, #1
 8000c9c:	f000 fa42 	bl	8001124 <HAL_Delay>
}
 8000ca0:	bf00      	nop
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	40023800 	.word	0x40023800

08000ca8 <TIM2_IRQHandler>:
 */

#include "system_interrupt.h"

void TIM2_IRQHandler(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
	/*Check register TIM2_SR and Update Event flag*/
	if (TIM2->SR & TIM_SR_UIF)
 8000cac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000cb0:	691b      	ldr	r3, [r3, #16]
 8000cb2:	f003 0301 	and.w	r3, r3, #1
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d01b      	beq.n	8000cf2 <TIM2_IRQHandler+0x4a>
	{
		// delete Update Event flag
		TIM2->SR &= ~TIM_SR_UIF;
 8000cba:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000cbe:	691b      	ldr	r3, [r3, #16]
 8000cc0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000cc4:	f023 0301 	bic.w	r3, r3, #1
 8000cc8:	6113      	str	r3, [r2, #16]

		if(TIM2InterruptCount % 100 == 0)
 8000cca:	4b0c      	ldr	r3, [pc, #48]	@ (8000cfc <TIM2_IRQHandler+0x54>)
 8000ccc:	681a      	ldr	r2, [r3, #0]
 8000cce:	4b0c      	ldr	r3, [pc, #48]	@ (8000d00 <TIM2_IRQHandler+0x58>)
 8000cd0:	fba3 1302 	umull	r1, r3, r3, r2
 8000cd4:	095b      	lsrs	r3, r3, #5
 8000cd6:	2164      	movs	r1, #100	@ 0x64
 8000cd8:	fb01 f303 	mul.w	r3, r1, r3
 8000cdc:	1ad3      	subs	r3, r2, r3
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d102      	bne.n	8000ce8 <TIM2_IRQHandler+0x40>
		{
			trigger_timer2 = true;
 8000ce2:	4b08      	ldr	r3, [pc, #32]	@ (8000d04 <TIM2_IRQHandler+0x5c>)
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	701a      	strb	r2, [r3, #0]
		}
		TIM2InterruptCount++;
 8000ce8:	4b04      	ldr	r3, [pc, #16]	@ (8000cfc <TIM2_IRQHandler+0x54>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	3301      	adds	r3, #1
 8000cee:	4a03      	ldr	r2, [pc, #12]	@ (8000cfc <TIM2_IRQHandler+0x54>)
 8000cf0:	6013      	str	r3, [r2, #0]
	}
}
 8000cf2:	bf00      	nop
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr
 8000cfc:	20000238 	.word	0x20000238
 8000d00:	51eb851f 	.word	0x51eb851f
 8000d04:	2000023c 	.word	0x2000023c

08000d08 <USART1_IRQHandler>:
volatile uint16_t txBuffer_head = 0;
volatile uint16_t txBuffer_tail = 0;
double 	scic_t = 0;
double 	scic_f = 0;
void USART1_IRQHandler(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
	// TXE interrupt: transmit data register is empty
	if(USART1->SR & USART_SR_TXE)
 8000d0e:	4b6f      	ldr	r3, [pc, #444]	@ (8000ecc <USART1_IRQHandler+0x1c4>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d027      	beq.n	8000d6a <USART1_IRQHandler+0x62>
	{
		if(tx_ready == 0)
 8000d1a:	4b6d      	ldr	r3, [pc, #436]	@ (8000ed0 <USART1_IRQHandler+0x1c8>)
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	b2db      	uxtb	r3, r3
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d106      	bne.n	8000d32 <USART1_IRQHandler+0x2a>
		{
			//No more data to send -> disable TXE interrupt
			USART1->CR1 &= ~USART_CR1_TXEIE;
 8000d24:	4b69      	ldr	r3, [pc, #420]	@ (8000ecc <USART1_IRQHandler+0x1c4>)
 8000d26:	68db      	ldr	r3, [r3, #12]
 8000d28:	4a68      	ldr	r2, [pc, #416]	@ (8000ecc <USART1_IRQHandler+0x1c4>)
 8000d2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000d2e:	60d3      	str	r3, [r2, #12]
 8000d30:	e01b      	b.n	8000d6a <USART1_IRQHandler+0x62>
		}
		else
		{
			//Send the next byte from tx_buffer
			USART1->DR = tx_buffer[txBuffer_head];
 8000d32:	4b68      	ldr	r3, [pc, #416]	@ (8000ed4 <USART1_IRQHandler+0x1cc>)
 8000d34:	881b      	ldrh	r3, [r3, #0]
 8000d36:	b29b      	uxth	r3, r3
 8000d38:	461a      	mov	r2, r3
 8000d3a:	4b67      	ldr	r3, [pc, #412]	@ (8000ed8 <USART1_IRQHandler+0x1d0>)
 8000d3c:	5c9b      	ldrb	r3, [r3, r2]
 8000d3e:	b2da      	uxtb	r2, r3
 8000d40:	4b62      	ldr	r3, [pc, #392]	@ (8000ecc <USART1_IRQHandler+0x1c4>)
 8000d42:	605a      	str	r2, [r3, #4]
			txBuffer_head = (txBuffer_head + 1) % 256;
 8000d44:	4b63      	ldr	r3, [pc, #396]	@ (8000ed4 <USART1_IRQHandler+0x1cc>)
 8000d46:	881b      	ldrh	r3, [r3, #0]
 8000d48:	b29b      	uxth	r3, r3
 8000d4a:	3301      	adds	r3, #1
 8000d4c:	425a      	negs	r2, r3
 8000d4e:	b2db      	uxtb	r3, r3
 8000d50:	b2d2      	uxtb	r2, r2
 8000d52:	bf58      	it	pl
 8000d54:	4253      	negpl	r3, r2
 8000d56:	b29a      	uxth	r2, r3
 8000d58:	4b5e      	ldr	r3, [pc, #376]	@ (8000ed4 <USART1_IRQHandler+0x1cc>)
 8000d5a:	801a      	strh	r2, [r3, #0]
			tx_ready--;
 8000d5c:	4b5c      	ldr	r3, [pc, #368]	@ (8000ed0 <USART1_IRQHandler+0x1c8>)
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	3b01      	subs	r3, #1
 8000d64:	b2da      	uxtb	r2, r3
 8000d66:	4b5a      	ldr	r3, [pc, #360]	@ (8000ed0 <USART1_IRQHandler+0x1c8>)
 8000d68:	701a      	strb	r2, [r3, #0]
		}
	}

	// RXNE interrupt: new data received
	if(USART1->SR & USART_SR_RXNE)
 8000d6a:	4b58      	ldr	r3, [pc, #352]	@ (8000ecc <USART1_IRQHandler+0x1c4>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	f003 0320 	and.w	r3, r3, #32
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f000 80a6 	beq.w	8000ec4 <USART1_IRQHandler+0x1bc>
	{
		SCI1buffer.value = USART1->DR;
 8000d78:	4b54      	ldr	r3, [pc, #336]	@ (8000ecc <USART1_IRQHandler+0x1c4>)
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	b29a      	uxth	r2, r3
 8000d7e:	4b57      	ldr	r3, [pc, #348]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000d80:	f8a3 2208 	strh.w	r2, [r3, #520]	@ 0x208
		switch (SCI1buffer.state)
 8000d84:	4b55      	ldr	r3, [pc, #340]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000d86:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 8000d8a:	2b02      	cmp	r3, #2
 8000d8c:	d05c      	beq.n	8000e48 <USART1_IRQHandler+0x140>
 8000d8e:	2b02      	cmp	r3, #2
 8000d90:	f300 8090 	bgt.w	8000eb4 <USART1_IRQHandler+0x1ac>
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d002      	beq.n	8000d9e <USART1_IRQHandler+0x96>
 8000d98:	2b01      	cmp	r3, #1
 8000d9a:	d019      	beq.n	8000dd0 <USART1_IRQHandler+0xc8>
 8000d9c:	e08a      	b.n	8000eb4 <USART1_IRQHandler+0x1ac>
		{
				case HEADER:
						if (SCI1buffer.value == 0xA6)
 8000d9e:	4b4f      	ldr	r3, [pc, #316]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000da0:	f8b3 3208 	ldrh.w	r3, [r3, #520]	@ 0x208
 8000da4:	2ba6      	cmp	r3, #166	@ 0xa6
 8000da6:	f040 808a 	bne.w	8000ebe <USART1_IRQHandler+0x1b6>
						{
								SCI1buffer.header = SCI1buffer.value;
 8000daa:	4b4c      	ldr	r3, [pc, #304]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000dac:	f8b3 2208 	ldrh.w	r2, [r3, #520]	@ 0x208
 8000db0:	4b4a      	ldr	r3, [pc, #296]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000db2:	f8a3 21fe 	strh.w	r2, [r3, #510]	@ 0x1fe
								SCI1buffer.index = 0;
 8000db6:	4b49      	ldr	r3, [pc, #292]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	f8a3 2202 	strh.w	r2, [r3, #514]	@ 0x202
								SCI1buffer.calCS = 0;
 8000dbe:	4b47      	ldr	r3, [pc, #284]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	f8a3 2206 	strh.w	r2, [r3, #518]	@ 0x206
								SCI1buffer.state = PAYLOAD;
 8000dc6:	4b45      	ldr	r3, [pc, #276]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000dc8:	2201      	movs	r2, #1
 8000dca:	f8a3 2200 	strh.w	r2, [r3, #512]	@ 0x200
						}
						break;
 8000dce:	e076      	b.n	8000ebe <USART1_IRQHandler+0x1b6>

				case PAYLOAD:
						SCI1buffer.data[SCI1buffer.index++] = SCI1buffer.value;
 8000dd0:	4b42      	ldr	r3, [pc, #264]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000dd2:	f8b3 3202 	ldrh.w	r3, [r3, #514]	@ 0x202
 8000dd6:	1c5a      	adds	r2, r3, #1
 8000dd8:	b291      	uxth	r1, r2
 8000dda:	4a40      	ldr	r2, [pc, #256]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000ddc:	f8a2 1202 	strh.w	r1, [r2, #514]	@ 0x202
 8000de0:	461a      	mov	r2, r3
 8000de2:	4b3e      	ldr	r3, [pc, #248]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000de4:	f8b3 1208 	ldrh.w	r1, [r3, #520]	@ 0x208
 8000de8:	4b3c      	ldr	r3, [pc, #240]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000dea:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
						if (SCI1buffer.index >= 4)
 8000dee:	4b3b      	ldr	r3, [pc, #236]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000df0:	f8b3 3202 	ldrh.w	r3, [r3, #514]	@ 0x202
 8000df4:	2b03      	cmp	r3, #3
 8000df6:	d964      	bls.n	8000ec2 <USART1_IRQHandler+0x1ba>
						{
								SCI1buffer.calCS = SCI1buffer.header;
 8000df8:	4b38      	ldr	r3, [pc, #224]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000dfa:	f8b3 21fe 	ldrh.w	r2, [r3, #510]	@ 0x1fe
 8000dfe:	4b37      	ldr	r3, [pc, #220]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000e00:	f8a3 2206 	strh.w	r2, [r3, #518]	@ 0x206
								for (int i = 0; i < 4; i++)
 8000e04:	2300      	movs	r3, #0
 8000e06:	607b      	str	r3, [r7, #4]
 8000e08:	e00e      	b.n	8000e28 <USART1_IRQHandler+0x120>
								{
										SCI1buffer.calCS += SCI1buffer.data[i];
 8000e0a:	4b34      	ldr	r3, [pc, #208]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000e0c:	f8b3 2206 	ldrh.w	r2, [r3, #518]	@ 0x206
 8000e10:	4932      	ldr	r1, [pc, #200]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000e18:	4413      	add	r3, r2
 8000e1a:	b29a      	uxth	r2, r3
 8000e1c:	4b2f      	ldr	r3, [pc, #188]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000e1e:	f8a3 2206 	strh.w	r2, [r3, #518]	@ 0x206
								for (int i = 0; i < 4; i++)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	3301      	adds	r3, #1
 8000e26:	607b      	str	r3, [r7, #4]
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2b03      	cmp	r3, #3
 8000e2c:	dded      	ble.n	8000e0a <USART1_IRQHandler+0x102>
								}
								SCI1buffer.calCS &= 0xFF;
 8000e2e:	4b2b      	ldr	r3, [pc, #172]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000e30:	f8b3 3206 	ldrh.w	r3, [r3, #518]	@ 0x206
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	b29a      	uxth	r2, r3
 8000e38:	4b28      	ldr	r3, [pc, #160]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000e3a:	f8a3 2206 	strh.w	r2, [r3, #518]	@ 0x206
								SCI1buffer.state = CHECKSUM;
 8000e3e:	4b27      	ldr	r3, [pc, #156]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000e40:	2202      	movs	r2, #2
 8000e42:	f8a3 2200 	strh.w	r2, [r3, #512]	@ 0x200
						}
						break;
 8000e46:	e03c      	b.n	8000ec2 <USART1_IRQHandler+0x1ba>

				case CHECKSUM:
						SCI1buffer.checksum = SCI1buffer.value;
 8000e48:	4b24      	ldr	r3, [pc, #144]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000e4a:	f8b3 2208 	ldrh.w	r2, [r3, #520]	@ 0x208
 8000e4e:	4b23      	ldr	r3, [pc, #140]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000e50:	f8a3 2204 	strh.w	r2, [r3, #516]	@ 0x204
						if (SCI1buffer.checksum == SCI1buffer.calCS)
 8000e54:	4b21      	ldr	r3, [pc, #132]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000e56:	f8b3 2204 	ldrh.w	r2, [r3, #516]	@ 0x204
 8000e5a:	4b20      	ldr	r3, [pc, #128]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000e5c:	f8b3 3206 	ldrh.w	r3, [r3, #518]	@ 0x206
 8000e60:	429a      	cmp	r2, r3
 8000e62:	d111      	bne.n	8000e88 <USART1_IRQHandler+0x180>
						{
								SCI1buffer.flag = true;
 8000e64:	4b1d      	ldr	r3, [pc, #116]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000e66:	2201      	movs	r2, #1
 8000e68:	f883 220a 	strb.w	r2, [r3, #522]	@ 0x20a
								scic_t++;
 8000e6c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ee0 <USART1_IRQHandler+0x1d8>)
 8000e6e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000e72:	f04f 0200 	mov.w	r2, #0
 8000e76:	4b1b      	ldr	r3, [pc, #108]	@ (8000ee4 <USART1_IRQHandler+0x1dc>)
 8000e78:	f7ff f9ac 	bl	80001d4 <__adddf3>
 8000e7c:	4602      	mov	r2, r0
 8000e7e:	460b      	mov	r3, r1
 8000e80:	4917      	ldr	r1, [pc, #92]	@ (8000ee0 <USART1_IRQHandler+0x1d8>)
 8000e82:	e9c1 2300 	strd	r2, r3, [r1]
 8000e86:	e010      	b.n	8000eaa <USART1_IRQHandler+0x1a2>
						}
						else
						{
								SCI1buffer.flag = false;
 8000e88:	4b14      	ldr	r3, [pc, #80]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	f883 220a 	strb.w	r2, [r3, #522]	@ 0x20a
								scic_f++;
 8000e90:	4b15      	ldr	r3, [pc, #84]	@ (8000ee8 <USART1_IRQHandler+0x1e0>)
 8000e92:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000e96:	f04f 0200 	mov.w	r2, #0
 8000e9a:	4b12      	ldr	r3, [pc, #72]	@ (8000ee4 <USART1_IRQHandler+0x1dc>)
 8000e9c:	f7ff f99a 	bl	80001d4 <__adddf3>
 8000ea0:	4602      	mov	r2, r0
 8000ea2:	460b      	mov	r3, r1
 8000ea4:	4910      	ldr	r1, [pc, #64]	@ (8000ee8 <USART1_IRQHandler+0x1e0>)
 8000ea6:	e9c1 2300 	strd	r2, r3, [r1]
						}
						SCI1buffer.state = HEADER;
 8000eaa:	4b0c      	ldr	r3, [pc, #48]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	f8a3 2200 	strh.w	r2, [r3, #512]	@ 0x200
						break;
 8000eb2:	e007      	b.n	8000ec4 <USART1_IRQHandler+0x1bc>

				default:
						SCI1buffer.state = HEADER;
 8000eb4:	4b09      	ldr	r3, [pc, #36]	@ (8000edc <USART1_IRQHandler+0x1d4>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	f8a3 2200 	strh.w	r2, [r3, #512]	@ 0x200
						break;
 8000ebc:	e002      	b.n	8000ec4 <USART1_IRQHandler+0x1bc>
						break;
 8000ebe:	bf00      	nop
 8000ec0:	e000      	b.n	8000ec4 <USART1_IRQHandler+0x1bc>
						break;
 8000ec2:	bf00      	nop
		}
	}
}
 8000ec4:	bf00      	nop
 8000ec6:	3708      	adds	r7, #8
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	40011000 	.word	0x40011000
 8000ed0:	2000023d 	.word	0x2000023d
 8000ed4:	20000340 	.word	0x20000340
 8000ed8:	20000240 	.word	0x20000240
 8000edc:	2000002c 	.word	0x2000002c
 8000ee0:	20000348 	.word	0x20000348
 8000ee4:	3ff00000 	.word	0x3ff00000
 8000ee8:	20000350 	.word	0x20000350

08000eec <main>:

/*Global flag variables*/
bool isSystemReady = 0;

int main(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/
	SYS_Initialize();
 8000ef0:	f7ff fe30 	bl	8000b54 <SYS_Initialize>

  /* USER CODE BEGIN WHILE */
  while (1)
  {

  	if(trigger_timer2 == true)
 8000ef4:	4b06      	ldr	r3, [pc, #24]	@ (8000f10 <main+0x24>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d0fb      	beq.n	8000ef4 <main+0x8>
  	{
  		trigger_timer2 = false;
 8000efc:	4b04      	ldr	r3, [pc, #16]	@ (8000f10 <main+0x24>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	701a      	strb	r2, [r3, #0]
  		GPIOD->ODR 			^= (0x1 << 12);
 8000f02:	4b04      	ldr	r3, [pc, #16]	@ (8000f14 <main+0x28>)
 8000f04:	695b      	ldr	r3, [r3, #20]
 8000f06:	4a03      	ldr	r2, [pc, #12]	@ (8000f14 <main+0x28>)
 8000f08:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8000f0c:	6153      	str	r3, [r2, #20]
  	if(trigger_timer2 == true)
 8000f0e:	e7f1      	b.n	8000ef4 <main+0x8>
 8000f10:	2000023c 	.word	0x2000023c
 8000f14:	40020c00 	.word	0x40020c00

08000f18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f1e:	2300      	movs	r3, #0
 8000f20:	607b      	str	r3, [r7, #4]
 8000f22:	4b10      	ldr	r3, [pc, #64]	@ (8000f64 <HAL_MspInit+0x4c>)
 8000f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f26:	4a0f      	ldr	r2, [pc, #60]	@ (8000f64 <HAL_MspInit+0x4c>)
 8000f28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f2e:	4b0d      	ldr	r3, [pc, #52]	@ (8000f64 <HAL_MspInit+0x4c>)
 8000f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f36:	607b      	str	r3, [r7, #4]
 8000f38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	603b      	str	r3, [r7, #0]
 8000f3e:	4b09      	ldr	r3, [pc, #36]	@ (8000f64 <HAL_MspInit+0x4c>)
 8000f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f42:	4a08      	ldr	r2, [pc, #32]	@ (8000f64 <HAL_MspInit+0x4c>)
 8000f44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f48:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f4a:	4b06      	ldr	r3, [pc, #24]	@ (8000f64 <HAL_MspInit+0x4c>)
 8000f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f52:	603b      	str	r3, [r7, #0]
 8000f54:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f56:	bf00      	nop
 8000f58:	370c      	adds	r7, #12
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	40023800 	.word	0x40023800

08000f68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f6c:	bf00      	nop
 8000f6e:	e7fd      	b.n	8000f6c <NMI_Handler+0x4>

08000f70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f74:	bf00      	nop
 8000f76:	e7fd      	b.n	8000f74 <HardFault_Handler+0x4>

08000f78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f7c:	bf00      	nop
 8000f7e:	e7fd      	b.n	8000f7c <MemManage_Handler+0x4>

08000f80 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f84:	bf00      	nop
 8000f86:	e7fd      	b.n	8000f84 <BusFault_Handler+0x4>

08000f88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f8c:	bf00      	nop
 8000f8e:	e7fd      	b.n	8000f8c <UsageFault_Handler+0x4>

08000f90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f94:	bf00      	nop
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr

08000f9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f9e:	b480      	push	{r7}
 8000fa0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fa2:	bf00      	nop
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr

08000fac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fb0:	bf00      	nop
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr

08000fba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fba:	b580      	push	{r7, lr}
 8000fbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fbe:	f000 f891 	bl	80010e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fc2:	bf00      	nop
 8000fc4:	bd80      	pop	{r7, pc}
	...

08000fc8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fcc:	4b06      	ldr	r3, [pc, #24]	@ (8000fe8 <SystemInit+0x20>)
 8000fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000fd2:	4a05      	ldr	r2, [pc, #20]	@ (8000fe8 <SystemInit+0x20>)
 8000fd4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fd8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fdc:	bf00      	nop
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop
 8000fe8:	e000ed00 	.word	0xe000ed00

08000fec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000fec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001024 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000ff0:	f7ff ffea 	bl	8000fc8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ff4:	480c      	ldr	r0, [pc, #48]	@ (8001028 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ff6:	490d      	ldr	r1, [pc, #52]	@ (800102c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ff8:	4a0d      	ldr	r2, [pc, #52]	@ (8001030 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ffa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ffc:	e002      	b.n	8001004 <LoopCopyDataInit>

08000ffe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ffe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001000:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001002:	3304      	adds	r3, #4

08001004 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001004:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001006:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001008:	d3f9      	bcc.n	8000ffe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800100a:	4a0a      	ldr	r2, [pc, #40]	@ (8001034 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800100c:	4c0a      	ldr	r4, [pc, #40]	@ (8001038 <LoopFillZerobss+0x22>)
  movs r3, #0
 800100e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001010:	e001      	b.n	8001016 <LoopFillZerobss>

08001012 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001012:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001014:	3204      	adds	r2, #4

08001016 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001016:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001018:	d3fb      	bcc.n	8001012 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800101a:	f000 fdf9 	bl	8001c10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800101e:	f7ff ff65 	bl	8000eec <main>
  bx  lr    
 8001022:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001024:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001028:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800102c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001030:	08001c90 	.word	0x08001c90
  ldr r2, =_sbss
 8001034:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001038:	2000035c 	.word	0x2000035c

0800103c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800103c:	e7fe      	b.n	800103c <ADC_IRQHandler>
	...

08001040 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001044:	4b0e      	ldr	r3, [pc, #56]	@ (8001080 <HAL_Init+0x40>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a0d      	ldr	r2, [pc, #52]	@ (8001080 <HAL_Init+0x40>)
 800104a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800104e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001050:	4b0b      	ldr	r3, [pc, #44]	@ (8001080 <HAL_Init+0x40>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4a0a      	ldr	r2, [pc, #40]	@ (8001080 <HAL_Init+0x40>)
 8001056:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800105a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800105c:	4b08      	ldr	r3, [pc, #32]	@ (8001080 <HAL_Init+0x40>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	4a07      	ldr	r2, [pc, #28]	@ (8001080 <HAL_Init+0x40>)
 8001062:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001066:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001068:	2003      	movs	r0, #3
 800106a:	f000 f931 	bl	80012d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800106e:	200f      	movs	r0, #15
 8001070:	f000 f808 	bl	8001084 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001074:	f7ff ff50 	bl	8000f18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001078:	2300      	movs	r3, #0
}
 800107a:	4618      	mov	r0, r3
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	40023c00 	.word	0x40023c00

08001084 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800108c:	4b12      	ldr	r3, [pc, #72]	@ (80010d8 <HAL_InitTick+0x54>)
 800108e:	681a      	ldr	r2, [r3, #0]
 8001090:	4b12      	ldr	r3, [pc, #72]	@ (80010dc <HAL_InitTick+0x58>)
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	4619      	mov	r1, r3
 8001096:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800109a:	fbb3 f3f1 	udiv	r3, r3, r1
 800109e:	fbb2 f3f3 	udiv	r3, r2, r3
 80010a2:	4618      	mov	r0, r3
 80010a4:	f000 f93b 	bl	800131e <HAL_SYSTICK_Config>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010ae:	2301      	movs	r3, #1
 80010b0:	e00e      	b.n	80010d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2b0f      	cmp	r3, #15
 80010b6:	d80a      	bhi.n	80010ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010b8:	2200      	movs	r2, #0
 80010ba:	6879      	ldr	r1, [r7, #4]
 80010bc:	f04f 30ff 	mov.w	r0, #4294967295
 80010c0:	f000 f911 	bl	80012e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010c4:	4a06      	ldr	r2, [pc, #24]	@ (80010e0 <HAL_InitTick+0x5c>)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010ca:	2300      	movs	r3, #0
 80010cc:	e000      	b.n	80010d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	20000000 	.word	0x20000000
 80010dc:	20000008 	.word	0x20000008
 80010e0:	20000004 	.word	0x20000004

080010e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010e8:	4b06      	ldr	r3, [pc, #24]	@ (8001104 <HAL_IncTick+0x20>)
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	461a      	mov	r2, r3
 80010ee:	4b06      	ldr	r3, [pc, #24]	@ (8001108 <HAL_IncTick+0x24>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	4413      	add	r3, r2
 80010f4:	4a04      	ldr	r2, [pc, #16]	@ (8001108 <HAL_IncTick+0x24>)
 80010f6:	6013      	str	r3, [r2, #0]
}
 80010f8:	bf00      	nop
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	20000008 	.word	0x20000008
 8001108:	20000358 	.word	0x20000358

0800110c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800110c:	b480      	push	{r7}
 800110e:	af00      	add	r7, sp, #0
  return uwTick;
 8001110:	4b03      	ldr	r3, [pc, #12]	@ (8001120 <HAL_GetTick+0x14>)
 8001112:	681b      	ldr	r3, [r3, #0]
}
 8001114:	4618      	mov	r0, r3
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	20000358 	.word	0x20000358

08001124 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800112c:	f7ff ffee 	bl	800110c <HAL_GetTick>
 8001130:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800113c:	d005      	beq.n	800114a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800113e:	4b0a      	ldr	r3, [pc, #40]	@ (8001168 <HAL_Delay+0x44>)
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	461a      	mov	r2, r3
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	4413      	add	r3, r2
 8001148:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800114a:	bf00      	nop
 800114c:	f7ff ffde 	bl	800110c <HAL_GetTick>
 8001150:	4602      	mov	r2, r0
 8001152:	68bb      	ldr	r3, [r7, #8]
 8001154:	1ad3      	subs	r3, r2, r3
 8001156:	68fa      	ldr	r2, [r7, #12]
 8001158:	429a      	cmp	r2, r3
 800115a:	d8f7      	bhi.n	800114c <HAL_Delay+0x28>
  {
  }
}
 800115c:	bf00      	nop
 800115e:	bf00      	nop
 8001160:	3710      	adds	r7, #16
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	20000008 	.word	0x20000008

0800116c <__NVIC_SetPriorityGrouping>:
{
 800116c:	b480      	push	{r7}
 800116e:	b085      	sub	sp, #20
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f003 0307 	and.w	r3, r3, #7
 800117a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800117c:	4b0c      	ldr	r3, [pc, #48]	@ (80011b0 <__NVIC_SetPriorityGrouping+0x44>)
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001182:	68ba      	ldr	r2, [r7, #8]
 8001184:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001188:	4013      	ands	r3, r2
 800118a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001194:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001198:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800119c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800119e:	4a04      	ldr	r2, [pc, #16]	@ (80011b0 <__NVIC_SetPriorityGrouping+0x44>)
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	60d3      	str	r3, [r2, #12]
}
 80011a4:	bf00      	nop
 80011a6:	3714      	adds	r7, #20
 80011a8:	46bd      	mov	sp, r7
 80011aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ae:	4770      	bx	lr
 80011b0:	e000ed00 	.word	0xe000ed00

080011b4 <__NVIC_GetPriorityGrouping>:
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011b8:	4b04      	ldr	r3, [pc, #16]	@ (80011cc <__NVIC_GetPriorityGrouping+0x18>)
 80011ba:	68db      	ldr	r3, [r3, #12]
 80011bc:	0a1b      	lsrs	r3, r3, #8
 80011be:	f003 0307 	and.w	r3, r3, #7
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr
 80011cc:	e000ed00 	.word	0xe000ed00

080011d0 <__NVIC_SetPriority>:
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	4603      	mov	r3, r0
 80011d8:	6039      	str	r1, [r7, #0]
 80011da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	db0a      	blt.n	80011fa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	b2da      	uxtb	r2, r3
 80011e8:	490c      	ldr	r1, [pc, #48]	@ (800121c <__NVIC_SetPriority+0x4c>)
 80011ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ee:	0112      	lsls	r2, r2, #4
 80011f0:	b2d2      	uxtb	r2, r2
 80011f2:	440b      	add	r3, r1
 80011f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80011f8:	e00a      	b.n	8001210 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	b2da      	uxtb	r2, r3
 80011fe:	4908      	ldr	r1, [pc, #32]	@ (8001220 <__NVIC_SetPriority+0x50>)
 8001200:	79fb      	ldrb	r3, [r7, #7]
 8001202:	f003 030f 	and.w	r3, r3, #15
 8001206:	3b04      	subs	r3, #4
 8001208:	0112      	lsls	r2, r2, #4
 800120a:	b2d2      	uxtb	r2, r2
 800120c:	440b      	add	r3, r1
 800120e:	761a      	strb	r2, [r3, #24]
}
 8001210:	bf00      	nop
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr
 800121c:	e000e100 	.word	0xe000e100
 8001220:	e000ed00 	.word	0xe000ed00

08001224 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001224:	b480      	push	{r7}
 8001226:	b089      	sub	sp, #36	@ 0x24
 8001228:	af00      	add	r7, sp, #0
 800122a:	60f8      	str	r0, [r7, #12]
 800122c:	60b9      	str	r1, [r7, #8]
 800122e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	f003 0307 	and.w	r3, r3, #7
 8001236:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001238:	69fb      	ldr	r3, [r7, #28]
 800123a:	f1c3 0307 	rsb	r3, r3, #7
 800123e:	2b04      	cmp	r3, #4
 8001240:	bf28      	it	cs
 8001242:	2304      	movcs	r3, #4
 8001244:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	3304      	adds	r3, #4
 800124a:	2b06      	cmp	r3, #6
 800124c:	d902      	bls.n	8001254 <NVIC_EncodePriority+0x30>
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	3b03      	subs	r3, #3
 8001252:	e000      	b.n	8001256 <NVIC_EncodePriority+0x32>
 8001254:	2300      	movs	r3, #0
 8001256:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001258:	f04f 32ff 	mov.w	r2, #4294967295
 800125c:	69bb      	ldr	r3, [r7, #24]
 800125e:	fa02 f303 	lsl.w	r3, r2, r3
 8001262:	43da      	mvns	r2, r3
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	401a      	ands	r2, r3
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800126c:	f04f 31ff 	mov.w	r1, #4294967295
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	fa01 f303 	lsl.w	r3, r1, r3
 8001276:	43d9      	mvns	r1, r3
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800127c:	4313      	orrs	r3, r2
         );
}
 800127e:	4618      	mov	r0, r3
 8001280:	3724      	adds	r7, #36	@ 0x24
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
	...

0800128c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	3b01      	subs	r3, #1
 8001298:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800129c:	d301      	bcc.n	80012a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800129e:	2301      	movs	r3, #1
 80012a0:	e00f      	b.n	80012c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012a2:	4a0a      	ldr	r2, [pc, #40]	@ (80012cc <SysTick_Config+0x40>)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	3b01      	subs	r3, #1
 80012a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012aa:	210f      	movs	r1, #15
 80012ac:	f04f 30ff 	mov.w	r0, #4294967295
 80012b0:	f7ff ff8e 	bl	80011d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012b4:	4b05      	ldr	r3, [pc, #20]	@ (80012cc <SysTick_Config+0x40>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012ba:	4b04      	ldr	r3, [pc, #16]	@ (80012cc <SysTick_Config+0x40>)
 80012bc:	2207      	movs	r2, #7
 80012be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012c0:	2300      	movs	r3, #0
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	e000e010 	.word	0xe000e010

080012d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f7ff ff47 	bl	800116c <__NVIC_SetPriorityGrouping>
}
 80012de:	bf00      	nop
 80012e0:	3708      	adds	r7, #8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}

080012e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012e6:	b580      	push	{r7, lr}
 80012e8:	b086      	sub	sp, #24
 80012ea:	af00      	add	r7, sp, #0
 80012ec:	4603      	mov	r3, r0
 80012ee:	60b9      	str	r1, [r7, #8]
 80012f0:	607a      	str	r2, [r7, #4]
 80012f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012f4:	2300      	movs	r3, #0
 80012f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012f8:	f7ff ff5c 	bl	80011b4 <__NVIC_GetPriorityGrouping>
 80012fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012fe:	687a      	ldr	r2, [r7, #4]
 8001300:	68b9      	ldr	r1, [r7, #8]
 8001302:	6978      	ldr	r0, [r7, #20]
 8001304:	f7ff ff8e 	bl	8001224 <NVIC_EncodePriority>
 8001308:	4602      	mov	r2, r0
 800130a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800130e:	4611      	mov	r1, r2
 8001310:	4618      	mov	r0, r3
 8001312:	f7ff ff5d 	bl	80011d0 <__NVIC_SetPriority>
}
 8001316:	bf00      	nop
 8001318:	3718      	adds	r7, #24
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}

0800131e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800131e:	b580      	push	{r7, lr}
 8001320:	b082      	sub	sp, #8
 8001322:	af00      	add	r7, sp, #0
 8001324:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001326:	6878      	ldr	r0, [r7, #4]
 8001328:	f7ff ffb0 	bl	800128c <SysTick_Config>
 800132c:	4603      	mov	r3, r0
}
 800132e:	4618      	mov	r0, r3
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
	...

08001338 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b086      	sub	sp, #24
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d101      	bne.n	800134a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001346:	2301      	movs	r3, #1
 8001348:	e267      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f003 0301 	and.w	r3, r3, #1
 8001352:	2b00      	cmp	r3, #0
 8001354:	d075      	beq.n	8001442 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001356:	4b88      	ldr	r3, [pc, #544]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	f003 030c 	and.w	r3, r3, #12
 800135e:	2b04      	cmp	r3, #4
 8001360:	d00c      	beq.n	800137c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001362:	4b85      	ldr	r3, [pc, #532]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 8001364:	689b      	ldr	r3, [r3, #8]
 8001366:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800136a:	2b08      	cmp	r3, #8
 800136c:	d112      	bne.n	8001394 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800136e:	4b82      	ldr	r3, [pc, #520]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001376:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800137a:	d10b      	bne.n	8001394 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800137c:	4b7e      	ldr	r3, [pc, #504]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001384:	2b00      	cmp	r3, #0
 8001386:	d05b      	beq.n	8001440 <HAL_RCC_OscConfig+0x108>
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d157      	bne.n	8001440 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001390:	2301      	movs	r3, #1
 8001392:	e242      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800139c:	d106      	bne.n	80013ac <HAL_RCC_OscConfig+0x74>
 800139e:	4b76      	ldr	r3, [pc, #472]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4a75      	ldr	r2, [pc, #468]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 80013a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013a8:	6013      	str	r3, [r2, #0]
 80013aa:	e01d      	b.n	80013e8 <HAL_RCC_OscConfig+0xb0>
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80013b4:	d10c      	bne.n	80013d0 <HAL_RCC_OscConfig+0x98>
 80013b6:	4b70      	ldr	r3, [pc, #448]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4a6f      	ldr	r2, [pc, #444]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 80013bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80013c0:	6013      	str	r3, [r2, #0]
 80013c2:	4b6d      	ldr	r3, [pc, #436]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	4a6c      	ldr	r2, [pc, #432]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 80013c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013cc:	6013      	str	r3, [r2, #0]
 80013ce:	e00b      	b.n	80013e8 <HAL_RCC_OscConfig+0xb0>
 80013d0:	4b69      	ldr	r3, [pc, #420]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a68      	ldr	r2, [pc, #416]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 80013d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80013da:	6013      	str	r3, [r2, #0]
 80013dc:	4b66      	ldr	r3, [pc, #408]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a65      	ldr	r2, [pc, #404]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 80013e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80013e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d013      	beq.n	8001418 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013f0:	f7ff fe8c 	bl	800110c <HAL_GetTick>
 80013f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013f6:	e008      	b.n	800140a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013f8:	f7ff fe88 	bl	800110c <HAL_GetTick>
 80013fc:	4602      	mov	r2, r0
 80013fe:	693b      	ldr	r3, [r7, #16]
 8001400:	1ad3      	subs	r3, r2, r3
 8001402:	2b64      	cmp	r3, #100	@ 0x64
 8001404:	d901      	bls.n	800140a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001406:	2303      	movs	r3, #3
 8001408:	e207      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800140a:	4b5b      	ldr	r3, [pc, #364]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001412:	2b00      	cmp	r3, #0
 8001414:	d0f0      	beq.n	80013f8 <HAL_RCC_OscConfig+0xc0>
 8001416:	e014      	b.n	8001442 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001418:	f7ff fe78 	bl	800110c <HAL_GetTick>
 800141c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800141e:	e008      	b.n	8001432 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001420:	f7ff fe74 	bl	800110c <HAL_GetTick>
 8001424:	4602      	mov	r2, r0
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	1ad3      	subs	r3, r2, r3
 800142a:	2b64      	cmp	r3, #100	@ 0x64
 800142c:	d901      	bls.n	8001432 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800142e:	2303      	movs	r3, #3
 8001430:	e1f3      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001432:	4b51      	ldr	r3, [pc, #324]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800143a:	2b00      	cmp	r3, #0
 800143c:	d1f0      	bne.n	8001420 <HAL_RCC_OscConfig+0xe8>
 800143e:	e000      	b.n	8001442 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001440:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f003 0302 	and.w	r3, r3, #2
 800144a:	2b00      	cmp	r3, #0
 800144c:	d063      	beq.n	8001516 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800144e:	4b4a      	ldr	r3, [pc, #296]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 8001450:	689b      	ldr	r3, [r3, #8]
 8001452:	f003 030c 	and.w	r3, r3, #12
 8001456:	2b00      	cmp	r3, #0
 8001458:	d00b      	beq.n	8001472 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800145a:	4b47      	ldr	r3, [pc, #284]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001462:	2b08      	cmp	r3, #8
 8001464:	d11c      	bne.n	80014a0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001466:	4b44      	ldr	r3, [pc, #272]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800146e:	2b00      	cmp	r3, #0
 8001470:	d116      	bne.n	80014a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001472:	4b41      	ldr	r3, [pc, #260]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f003 0302 	and.w	r3, r3, #2
 800147a:	2b00      	cmp	r3, #0
 800147c:	d005      	beq.n	800148a <HAL_RCC_OscConfig+0x152>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	68db      	ldr	r3, [r3, #12]
 8001482:	2b01      	cmp	r3, #1
 8001484:	d001      	beq.n	800148a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001486:	2301      	movs	r3, #1
 8001488:	e1c7      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800148a:	4b3b      	ldr	r3, [pc, #236]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	691b      	ldr	r3, [r3, #16]
 8001496:	00db      	lsls	r3, r3, #3
 8001498:	4937      	ldr	r1, [pc, #220]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 800149a:	4313      	orrs	r3, r2
 800149c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800149e:	e03a      	b.n	8001516 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	68db      	ldr	r3, [r3, #12]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d020      	beq.n	80014ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014a8:	4b34      	ldr	r3, [pc, #208]	@ (800157c <HAL_RCC_OscConfig+0x244>)
 80014aa:	2201      	movs	r2, #1
 80014ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014ae:	f7ff fe2d 	bl	800110c <HAL_GetTick>
 80014b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014b4:	e008      	b.n	80014c8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014b6:	f7ff fe29 	bl	800110c <HAL_GetTick>
 80014ba:	4602      	mov	r2, r0
 80014bc:	693b      	ldr	r3, [r7, #16]
 80014be:	1ad3      	subs	r3, r2, r3
 80014c0:	2b02      	cmp	r3, #2
 80014c2:	d901      	bls.n	80014c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80014c4:	2303      	movs	r3, #3
 80014c6:	e1a8      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014c8:	4b2b      	ldr	r3, [pc, #172]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f003 0302 	and.w	r3, r3, #2
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d0f0      	beq.n	80014b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014d4:	4b28      	ldr	r3, [pc, #160]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	691b      	ldr	r3, [r3, #16]
 80014e0:	00db      	lsls	r3, r3, #3
 80014e2:	4925      	ldr	r1, [pc, #148]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 80014e4:	4313      	orrs	r3, r2
 80014e6:	600b      	str	r3, [r1, #0]
 80014e8:	e015      	b.n	8001516 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014ea:	4b24      	ldr	r3, [pc, #144]	@ (800157c <HAL_RCC_OscConfig+0x244>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014f0:	f7ff fe0c 	bl	800110c <HAL_GetTick>
 80014f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014f6:	e008      	b.n	800150a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014f8:	f7ff fe08 	bl	800110c <HAL_GetTick>
 80014fc:	4602      	mov	r2, r0
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	2b02      	cmp	r3, #2
 8001504:	d901      	bls.n	800150a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001506:	2303      	movs	r3, #3
 8001508:	e187      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800150a:	4b1b      	ldr	r3, [pc, #108]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f003 0302 	and.w	r3, r3, #2
 8001512:	2b00      	cmp	r3, #0
 8001514:	d1f0      	bne.n	80014f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f003 0308 	and.w	r3, r3, #8
 800151e:	2b00      	cmp	r3, #0
 8001520:	d036      	beq.n	8001590 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	695b      	ldr	r3, [r3, #20]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d016      	beq.n	8001558 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800152a:	4b15      	ldr	r3, [pc, #84]	@ (8001580 <HAL_RCC_OscConfig+0x248>)
 800152c:	2201      	movs	r2, #1
 800152e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001530:	f7ff fdec 	bl	800110c <HAL_GetTick>
 8001534:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001536:	e008      	b.n	800154a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001538:	f7ff fde8 	bl	800110c <HAL_GetTick>
 800153c:	4602      	mov	r2, r0
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	2b02      	cmp	r3, #2
 8001544:	d901      	bls.n	800154a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001546:	2303      	movs	r3, #3
 8001548:	e167      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800154a:	4b0b      	ldr	r3, [pc, #44]	@ (8001578 <HAL_RCC_OscConfig+0x240>)
 800154c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800154e:	f003 0302 	and.w	r3, r3, #2
 8001552:	2b00      	cmp	r3, #0
 8001554:	d0f0      	beq.n	8001538 <HAL_RCC_OscConfig+0x200>
 8001556:	e01b      	b.n	8001590 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001558:	4b09      	ldr	r3, [pc, #36]	@ (8001580 <HAL_RCC_OscConfig+0x248>)
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800155e:	f7ff fdd5 	bl	800110c <HAL_GetTick>
 8001562:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001564:	e00e      	b.n	8001584 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001566:	f7ff fdd1 	bl	800110c <HAL_GetTick>
 800156a:	4602      	mov	r2, r0
 800156c:	693b      	ldr	r3, [r7, #16]
 800156e:	1ad3      	subs	r3, r2, r3
 8001570:	2b02      	cmp	r3, #2
 8001572:	d907      	bls.n	8001584 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001574:	2303      	movs	r3, #3
 8001576:	e150      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
 8001578:	40023800 	.word	0x40023800
 800157c:	42470000 	.word	0x42470000
 8001580:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001584:	4b88      	ldr	r3, [pc, #544]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001586:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001588:	f003 0302 	and.w	r3, r3, #2
 800158c:	2b00      	cmp	r3, #0
 800158e:	d1ea      	bne.n	8001566 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f003 0304 	and.w	r3, r3, #4
 8001598:	2b00      	cmp	r3, #0
 800159a:	f000 8097 	beq.w	80016cc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800159e:	2300      	movs	r3, #0
 80015a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015a2:	4b81      	ldr	r3, [pc, #516]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 80015a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d10f      	bne.n	80015ce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	60bb      	str	r3, [r7, #8]
 80015b2:	4b7d      	ldr	r3, [pc, #500]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 80015b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015b6:	4a7c      	ldr	r2, [pc, #496]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 80015b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80015be:	4b7a      	ldr	r3, [pc, #488]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 80015c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015c6:	60bb      	str	r3, [r7, #8]
 80015c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015ca:	2301      	movs	r3, #1
 80015cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015ce:	4b77      	ldr	r3, [pc, #476]	@ (80017ac <HAL_RCC_OscConfig+0x474>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d118      	bne.n	800160c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015da:	4b74      	ldr	r3, [pc, #464]	@ (80017ac <HAL_RCC_OscConfig+0x474>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a73      	ldr	r2, [pc, #460]	@ (80017ac <HAL_RCC_OscConfig+0x474>)
 80015e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015e6:	f7ff fd91 	bl	800110c <HAL_GetTick>
 80015ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015ec:	e008      	b.n	8001600 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015ee:	f7ff fd8d 	bl	800110c <HAL_GetTick>
 80015f2:	4602      	mov	r2, r0
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	1ad3      	subs	r3, r2, r3
 80015f8:	2b02      	cmp	r3, #2
 80015fa:	d901      	bls.n	8001600 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80015fc:	2303      	movs	r3, #3
 80015fe:	e10c      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001600:	4b6a      	ldr	r3, [pc, #424]	@ (80017ac <HAL_RCC_OscConfig+0x474>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001608:	2b00      	cmp	r3, #0
 800160a:	d0f0      	beq.n	80015ee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	689b      	ldr	r3, [r3, #8]
 8001610:	2b01      	cmp	r3, #1
 8001612:	d106      	bne.n	8001622 <HAL_RCC_OscConfig+0x2ea>
 8001614:	4b64      	ldr	r3, [pc, #400]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001616:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001618:	4a63      	ldr	r2, [pc, #396]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 800161a:	f043 0301 	orr.w	r3, r3, #1
 800161e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001620:	e01c      	b.n	800165c <HAL_RCC_OscConfig+0x324>
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	2b05      	cmp	r3, #5
 8001628:	d10c      	bne.n	8001644 <HAL_RCC_OscConfig+0x30c>
 800162a:	4b5f      	ldr	r3, [pc, #380]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 800162c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800162e:	4a5e      	ldr	r2, [pc, #376]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001630:	f043 0304 	orr.w	r3, r3, #4
 8001634:	6713      	str	r3, [r2, #112]	@ 0x70
 8001636:	4b5c      	ldr	r3, [pc, #368]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001638:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800163a:	4a5b      	ldr	r2, [pc, #364]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 800163c:	f043 0301 	orr.w	r3, r3, #1
 8001640:	6713      	str	r3, [r2, #112]	@ 0x70
 8001642:	e00b      	b.n	800165c <HAL_RCC_OscConfig+0x324>
 8001644:	4b58      	ldr	r3, [pc, #352]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001646:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001648:	4a57      	ldr	r2, [pc, #348]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 800164a:	f023 0301 	bic.w	r3, r3, #1
 800164e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001650:	4b55      	ldr	r3, [pc, #340]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001652:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001654:	4a54      	ldr	r2, [pc, #336]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001656:	f023 0304 	bic.w	r3, r3, #4
 800165a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	689b      	ldr	r3, [r3, #8]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d015      	beq.n	8001690 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001664:	f7ff fd52 	bl	800110c <HAL_GetTick>
 8001668:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800166a:	e00a      	b.n	8001682 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800166c:	f7ff fd4e 	bl	800110c <HAL_GetTick>
 8001670:	4602      	mov	r2, r0
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	f241 3288 	movw	r2, #5000	@ 0x1388
 800167a:	4293      	cmp	r3, r2
 800167c:	d901      	bls.n	8001682 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800167e:	2303      	movs	r3, #3
 8001680:	e0cb      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001682:	4b49      	ldr	r3, [pc, #292]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001684:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001686:	f003 0302 	and.w	r3, r3, #2
 800168a:	2b00      	cmp	r3, #0
 800168c:	d0ee      	beq.n	800166c <HAL_RCC_OscConfig+0x334>
 800168e:	e014      	b.n	80016ba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001690:	f7ff fd3c 	bl	800110c <HAL_GetTick>
 8001694:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001696:	e00a      	b.n	80016ae <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001698:	f7ff fd38 	bl	800110c <HAL_GetTick>
 800169c:	4602      	mov	r2, r0
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d901      	bls.n	80016ae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80016aa:	2303      	movs	r3, #3
 80016ac:	e0b5      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016ae:	4b3e      	ldr	r3, [pc, #248]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 80016b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016b2:	f003 0302 	and.w	r3, r3, #2
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d1ee      	bne.n	8001698 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80016ba:	7dfb      	ldrb	r3, [r7, #23]
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d105      	bne.n	80016cc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016c0:	4b39      	ldr	r3, [pc, #228]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 80016c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c4:	4a38      	ldr	r2, [pc, #224]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 80016c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80016ca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	699b      	ldr	r3, [r3, #24]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	f000 80a1 	beq.w	8001818 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80016d6:	4b34      	ldr	r3, [pc, #208]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	f003 030c 	and.w	r3, r3, #12
 80016de:	2b08      	cmp	r3, #8
 80016e0:	d05c      	beq.n	800179c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	699b      	ldr	r3, [r3, #24]
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d141      	bne.n	800176e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016ea:	4b31      	ldr	r3, [pc, #196]	@ (80017b0 <HAL_RCC_OscConfig+0x478>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f0:	f7ff fd0c 	bl	800110c <HAL_GetTick>
 80016f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016f6:	e008      	b.n	800170a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016f8:	f7ff fd08 	bl	800110c <HAL_GetTick>
 80016fc:	4602      	mov	r2, r0
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	2b02      	cmp	r3, #2
 8001704:	d901      	bls.n	800170a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001706:	2303      	movs	r3, #3
 8001708:	e087      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800170a:	4b27      	ldr	r3, [pc, #156]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001712:	2b00      	cmp	r3, #0
 8001714:	d1f0      	bne.n	80016f8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	69da      	ldr	r2, [r3, #28]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6a1b      	ldr	r3, [r3, #32]
 800171e:	431a      	orrs	r2, r3
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001724:	019b      	lsls	r3, r3, #6
 8001726:	431a      	orrs	r2, r3
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800172c:	085b      	lsrs	r3, r3, #1
 800172e:	3b01      	subs	r3, #1
 8001730:	041b      	lsls	r3, r3, #16
 8001732:	431a      	orrs	r2, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001738:	061b      	lsls	r3, r3, #24
 800173a:	491b      	ldr	r1, [pc, #108]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 800173c:	4313      	orrs	r3, r2
 800173e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001740:	4b1b      	ldr	r3, [pc, #108]	@ (80017b0 <HAL_RCC_OscConfig+0x478>)
 8001742:	2201      	movs	r2, #1
 8001744:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001746:	f7ff fce1 	bl	800110c <HAL_GetTick>
 800174a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800174c:	e008      	b.n	8001760 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800174e:	f7ff fcdd 	bl	800110c <HAL_GetTick>
 8001752:	4602      	mov	r2, r0
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	1ad3      	subs	r3, r2, r3
 8001758:	2b02      	cmp	r3, #2
 800175a:	d901      	bls.n	8001760 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800175c:	2303      	movs	r3, #3
 800175e:	e05c      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001760:	4b11      	ldr	r3, [pc, #68]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001768:	2b00      	cmp	r3, #0
 800176a:	d0f0      	beq.n	800174e <HAL_RCC_OscConfig+0x416>
 800176c:	e054      	b.n	8001818 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800176e:	4b10      	ldr	r3, [pc, #64]	@ (80017b0 <HAL_RCC_OscConfig+0x478>)
 8001770:	2200      	movs	r2, #0
 8001772:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001774:	f7ff fcca 	bl	800110c <HAL_GetTick>
 8001778:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800177a:	e008      	b.n	800178e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800177c:	f7ff fcc6 	bl	800110c <HAL_GetTick>
 8001780:	4602      	mov	r2, r0
 8001782:	693b      	ldr	r3, [r7, #16]
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	2b02      	cmp	r3, #2
 8001788:	d901      	bls.n	800178e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800178a:	2303      	movs	r3, #3
 800178c:	e045      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800178e:	4b06      	ldr	r3, [pc, #24]	@ (80017a8 <HAL_RCC_OscConfig+0x470>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001796:	2b00      	cmp	r3, #0
 8001798:	d1f0      	bne.n	800177c <HAL_RCC_OscConfig+0x444>
 800179a:	e03d      	b.n	8001818 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	699b      	ldr	r3, [r3, #24]
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	d107      	bne.n	80017b4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e038      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
 80017a8:	40023800 	.word	0x40023800
 80017ac:	40007000 	.word	0x40007000
 80017b0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80017b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001824 <HAL_RCC_OscConfig+0x4ec>)
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	699b      	ldr	r3, [r3, #24]
 80017be:	2b01      	cmp	r3, #1
 80017c0:	d028      	beq.n	8001814 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d121      	bne.n	8001814 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017da:	429a      	cmp	r2, r3
 80017dc:	d11a      	bne.n	8001814 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017de:	68fa      	ldr	r2, [r7, #12]
 80017e0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80017e4:	4013      	ands	r3, r2
 80017e6:	687a      	ldr	r2, [r7, #4]
 80017e8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80017ea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d111      	bne.n	8001814 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017fa:	085b      	lsrs	r3, r3, #1
 80017fc:	3b01      	subs	r3, #1
 80017fe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001800:	429a      	cmp	r2, r3
 8001802:	d107      	bne.n	8001814 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800180e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001810:	429a      	cmp	r2, r3
 8001812:	d001      	beq.n	8001818 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	e000      	b.n	800181a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001818:	2300      	movs	r3, #0
}
 800181a:	4618      	mov	r0, r3
 800181c:	3718      	adds	r7, #24
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	40023800 	.word	0x40023800

08001828 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d101      	bne.n	800183c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	e0cc      	b.n	80019d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800183c:	4b68      	ldr	r3, [pc, #416]	@ (80019e0 <HAL_RCC_ClockConfig+0x1b8>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f003 0307 	and.w	r3, r3, #7
 8001844:	683a      	ldr	r2, [r7, #0]
 8001846:	429a      	cmp	r2, r3
 8001848:	d90c      	bls.n	8001864 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800184a:	4b65      	ldr	r3, [pc, #404]	@ (80019e0 <HAL_RCC_ClockConfig+0x1b8>)
 800184c:	683a      	ldr	r2, [r7, #0]
 800184e:	b2d2      	uxtb	r2, r2
 8001850:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001852:	4b63      	ldr	r3, [pc, #396]	@ (80019e0 <HAL_RCC_ClockConfig+0x1b8>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f003 0307 	and.w	r3, r3, #7
 800185a:	683a      	ldr	r2, [r7, #0]
 800185c:	429a      	cmp	r2, r3
 800185e:	d001      	beq.n	8001864 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001860:	2301      	movs	r3, #1
 8001862:	e0b8      	b.n	80019d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f003 0302 	and.w	r3, r3, #2
 800186c:	2b00      	cmp	r3, #0
 800186e:	d020      	beq.n	80018b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f003 0304 	and.w	r3, r3, #4
 8001878:	2b00      	cmp	r3, #0
 800187a:	d005      	beq.n	8001888 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800187c:	4b59      	ldr	r3, [pc, #356]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	4a58      	ldr	r2, [pc, #352]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001882:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001886:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f003 0308 	and.w	r3, r3, #8
 8001890:	2b00      	cmp	r3, #0
 8001892:	d005      	beq.n	80018a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001894:	4b53      	ldr	r3, [pc, #332]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	4a52      	ldr	r2, [pc, #328]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 800189a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800189e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018a0:	4b50      	ldr	r3, [pc, #320]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	494d      	ldr	r1, [pc, #308]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 80018ae:	4313      	orrs	r3, r2
 80018b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f003 0301 	and.w	r3, r3, #1
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d044      	beq.n	8001948 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	2b01      	cmp	r3, #1
 80018c4:	d107      	bne.n	80018d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018c6:	4b47      	ldr	r3, [pc, #284]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d119      	bne.n	8001906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	e07f      	b.n	80019d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	2b02      	cmp	r3, #2
 80018dc:	d003      	beq.n	80018e6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018e2:	2b03      	cmp	r3, #3
 80018e4:	d107      	bne.n	80018f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018e6:	4b3f      	ldr	r3, [pc, #252]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d109      	bne.n	8001906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	e06f      	b.n	80019d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018f6:	4b3b      	ldr	r3, [pc, #236]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0302 	and.w	r3, r3, #2
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d101      	bne.n	8001906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	e067      	b.n	80019d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001906:	4b37      	ldr	r3, [pc, #220]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	f023 0203 	bic.w	r2, r3, #3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	4934      	ldr	r1, [pc, #208]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001914:	4313      	orrs	r3, r2
 8001916:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001918:	f7ff fbf8 	bl	800110c <HAL_GetTick>
 800191c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800191e:	e00a      	b.n	8001936 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001920:	f7ff fbf4 	bl	800110c <HAL_GetTick>
 8001924:	4602      	mov	r2, r0
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800192e:	4293      	cmp	r3, r2
 8001930:	d901      	bls.n	8001936 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001932:	2303      	movs	r3, #3
 8001934:	e04f      	b.n	80019d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001936:	4b2b      	ldr	r3, [pc, #172]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 8001938:	689b      	ldr	r3, [r3, #8]
 800193a:	f003 020c 	and.w	r2, r3, #12
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	009b      	lsls	r3, r3, #2
 8001944:	429a      	cmp	r2, r3
 8001946:	d1eb      	bne.n	8001920 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001948:	4b25      	ldr	r3, [pc, #148]	@ (80019e0 <HAL_RCC_ClockConfig+0x1b8>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f003 0307 	and.w	r3, r3, #7
 8001950:	683a      	ldr	r2, [r7, #0]
 8001952:	429a      	cmp	r2, r3
 8001954:	d20c      	bcs.n	8001970 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001956:	4b22      	ldr	r3, [pc, #136]	@ (80019e0 <HAL_RCC_ClockConfig+0x1b8>)
 8001958:	683a      	ldr	r2, [r7, #0]
 800195a:	b2d2      	uxtb	r2, r2
 800195c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800195e:	4b20      	ldr	r3, [pc, #128]	@ (80019e0 <HAL_RCC_ClockConfig+0x1b8>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f003 0307 	and.w	r3, r3, #7
 8001966:	683a      	ldr	r2, [r7, #0]
 8001968:	429a      	cmp	r2, r3
 800196a:	d001      	beq.n	8001970 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800196c:	2301      	movs	r3, #1
 800196e:	e032      	b.n	80019d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f003 0304 	and.w	r3, r3, #4
 8001978:	2b00      	cmp	r3, #0
 800197a:	d008      	beq.n	800198e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800197c:	4b19      	ldr	r3, [pc, #100]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	4916      	ldr	r1, [pc, #88]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 800198a:	4313      	orrs	r3, r2
 800198c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f003 0308 	and.w	r3, r3, #8
 8001996:	2b00      	cmp	r3, #0
 8001998:	d009      	beq.n	80019ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800199a:	4b12      	ldr	r3, [pc, #72]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	691b      	ldr	r3, [r3, #16]
 80019a6:	00db      	lsls	r3, r3, #3
 80019a8:	490e      	ldr	r1, [pc, #56]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 80019aa:	4313      	orrs	r3, r2
 80019ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80019ae:	f000 f821 	bl	80019f4 <HAL_RCC_GetSysClockFreq>
 80019b2:	4602      	mov	r2, r0
 80019b4:	4b0b      	ldr	r3, [pc, #44]	@ (80019e4 <HAL_RCC_ClockConfig+0x1bc>)
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	091b      	lsrs	r3, r3, #4
 80019ba:	f003 030f 	and.w	r3, r3, #15
 80019be:	490a      	ldr	r1, [pc, #40]	@ (80019e8 <HAL_RCC_ClockConfig+0x1c0>)
 80019c0:	5ccb      	ldrb	r3, [r1, r3]
 80019c2:	fa22 f303 	lsr.w	r3, r2, r3
 80019c6:	4a09      	ldr	r2, [pc, #36]	@ (80019ec <HAL_RCC_ClockConfig+0x1c4>)
 80019c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80019ca:	4b09      	ldr	r3, [pc, #36]	@ (80019f0 <HAL_RCC_ClockConfig+0x1c8>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7ff fb58 	bl	8001084 <HAL_InitTick>

  return HAL_OK;
 80019d4:	2300      	movs	r3, #0
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3710      	adds	r7, #16
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	40023c00 	.word	0x40023c00
 80019e4:	40023800 	.word	0x40023800
 80019e8:	08001c70 	.word	0x08001c70
 80019ec:	20000000 	.word	0x20000000
 80019f0:	20000004 	.word	0x20000004

080019f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80019f8:	b094      	sub	sp, #80	@ 0x50
 80019fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80019fc:	2300      	movs	r3, #0
 80019fe:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001a00:	2300      	movs	r3, #0
 8001a02:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001a04:	2300      	movs	r3, #0
 8001a06:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a0c:	4b79      	ldr	r3, [pc, #484]	@ (8001bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	f003 030c 	and.w	r3, r3, #12
 8001a14:	2b08      	cmp	r3, #8
 8001a16:	d00d      	beq.n	8001a34 <HAL_RCC_GetSysClockFreq+0x40>
 8001a18:	2b08      	cmp	r3, #8
 8001a1a:	f200 80e1 	bhi.w	8001be0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d002      	beq.n	8001a28 <HAL_RCC_GetSysClockFreq+0x34>
 8001a22:	2b04      	cmp	r3, #4
 8001a24:	d003      	beq.n	8001a2e <HAL_RCC_GetSysClockFreq+0x3a>
 8001a26:	e0db      	b.n	8001be0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a28:	4b73      	ldr	r3, [pc, #460]	@ (8001bf8 <HAL_RCC_GetSysClockFreq+0x204>)
 8001a2a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001a2c:	e0db      	b.n	8001be6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a2e:	4b73      	ldr	r3, [pc, #460]	@ (8001bfc <HAL_RCC_GetSysClockFreq+0x208>)
 8001a30:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001a32:	e0d8      	b.n	8001be6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a34:	4b6f      	ldr	r3, [pc, #444]	@ (8001bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a3c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a3e:	4b6d      	ldr	r3, [pc, #436]	@ (8001bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d063      	beq.n	8001b12 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a4a:	4b6a      	ldr	r3, [pc, #424]	@ (8001bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	099b      	lsrs	r3, r3, #6
 8001a50:	2200      	movs	r2, #0
 8001a52:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001a54:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001a56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8001a5e:	2300      	movs	r3, #0
 8001a60:	637b      	str	r3, [r7, #52]	@ 0x34
 8001a62:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001a66:	4622      	mov	r2, r4
 8001a68:	462b      	mov	r3, r5
 8001a6a:	f04f 0000 	mov.w	r0, #0
 8001a6e:	f04f 0100 	mov.w	r1, #0
 8001a72:	0159      	lsls	r1, r3, #5
 8001a74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a78:	0150      	lsls	r0, r2, #5
 8001a7a:	4602      	mov	r2, r0
 8001a7c:	460b      	mov	r3, r1
 8001a7e:	4621      	mov	r1, r4
 8001a80:	1a51      	subs	r1, r2, r1
 8001a82:	6139      	str	r1, [r7, #16]
 8001a84:	4629      	mov	r1, r5
 8001a86:	eb63 0301 	sbc.w	r3, r3, r1
 8001a8a:	617b      	str	r3, [r7, #20]
 8001a8c:	f04f 0200 	mov.w	r2, #0
 8001a90:	f04f 0300 	mov.w	r3, #0
 8001a94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001a98:	4659      	mov	r1, fp
 8001a9a:	018b      	lsls	r3, r1, #6
 8001a9c:	4651      	mov	r1, sl
 8001a9e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001aa2:	4651      	mov	r1, sl
 8001aa4:	018a      	lsls	r2, r1, #6
 8001aa6:	4651      	mov	r1, sl
 8001aa8:	ebb2 0801 	subs.w	r8, r2, r1
 8001aac:	4659      	mov	r1, fp
 8001aae:	eb63 0901 	sbc.w	r9, r3, r1
 8001ab2:	f04f 0200 	mov.w	r2, #0
 8001ab6:	f04f 0300 	mov.w	r3, #0
 8001aba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001abe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ac2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001ac6:	4690      	mov	r8, r2
 8001ac8:	4699      	mov	r9, r3
 8001aca:	4623      	mov	r3, r4
 8001acc:	eb18 0303 	adds.w	r3, r8, r3
 8001ad0:	60bb      	str	r3, [r7, #8]
 8001ad2:	462b      	mov	r3, r5
 8001ad4:	eb49 0303 	adc.w	r3, r9, r3
 8001ad8:	60fb      	str	r3, [r7, #12]
 8001ada:	f04f 0200 	mov.w	r2, #0
 8001ade:	f04f 0300 	mov.w	r3, #0
 8001ae2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001ae6:	4629      	mov	r1, r5
 8001ae8:	024b      	lsls	r3, r1, #9
 8001aea:	4621      	mov	r1, r4
 8001aec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001af0:	4621      	mov	r1, r4
 8001af2:	024a      	lsls	r2, r1, #9
 8001af4:	4610      	mov	r0, r2
 8001af6:	4619      	mov	r1, r3
 8001af8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001afa:	2200      	movs	r2, #0
 8001afc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001afe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001b00:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001b04:	f7fe fd1c 	bl	8000540 <__aeabi_uldivmod>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001b10:	e058      	b.n	8001bc4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b12:	4b38      	ldr	r3, [pc, #224]	@ (8001bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	099b      	lsrs	r3, r3, #6
 8001b18:	2200      	movs	r2, #0
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	4611      	mov	r1, r2
 8001b1e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001b22:	623b      	str	r3, [r7, #32]
 8001b24:	2300      	movs	r3, #0
 8001b26:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b28:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001b2c:	4642      	mov	r2, r8
 8001b2e:	464b      	mov	r3, r9
 8001b30:	f04f 0000 	mov.w	r0, #0
 8001b34:	f04f 0100 	mov.w	r1, #0
 8001b38:	0159      	lsls	r1, r3, #5
 8001b3a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b3e:	0150      	lsls	r0, r2, #5
 8001b40:	4602      	mov	r2, r0
 8001b42:	460b      	mov	r3, r1
 8001b44:	4641      	mov	r1, r8
 8001b46:	ebb2 0a01 	subs.w	sl, r2, r1
 8001b4a:	4649      	mov	r1, r9
 8001b4c:	eb63 0b01 	sbc.w	fp, r3, r1
 8001b50:	f04f 0200 	mov.w	r2, #0
 8001b54:	f04f 0300 	mov.w	r3, #0
 8001b58:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001b5c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001b60:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001b64:	ebb2 040a 	subs.w	r4, r2, sl
 8001b68:	eb63 050b 	sbc.w	r5, r3, fp
 8001b6c:	f04f 0200 	mov.w	r2, #0
 8001b70:	f04f 0300 	mov.w	r3, #0
 8001b74:	00eb      	lsls	r3, r5, #3
 8001b76:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b7a:	00e2      	lsls	r2, r4, #3
 8001b7c:	4614      	mov	r4, r2
 8001b7e:	461d      	mov	r5, r3
 8001b80:	4643      	mov	r3, r8
 8001b82:	18e3      	adds	r3, r4, r3
 8001b84:	603b      	str	r3, [r7, #0]
 8001b86:	464b      	mov	r3, r9
 8001b88:	eb45 0303 	adc.w	r3, r5, r3
 8001b8c:	607b      	str	r3, [r7, #4]
 8001b8e:	f04f 0200 	mov.w	r2, #0
 8001b92:	f04f 0300 	mov.w	r3, #0
 8001b96:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b9a:	4629      	mov	r1, r5
 8001b9c:	028b      	lsls	r3, r1, #10
 8001b9e:	4621      	mov	r1, r4
 8001ba0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001ba4:	4621      	mov	r1, r4
 8001ba6:	028a      	lsls	r2, r1, #10
 8001ba8:	4610      	mov	r0, r2
 8001baa:	4619      	mov	r1, r3
 8001bac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001bae:	2200      	movs	r2, #0
 8001bb0:	61bb      	str	r3, [r7, #24]
 8001bb2:	61fa      	str	r2, [r7, #28]
 8001bb4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bb8:	f7fe fcc2 	bl	8000540 <__aeabi_uldivmod>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	460b      	mov	r3, r1
 8001bc0:	4613      	mov	r3, r2
 8001bc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	0c1b      	lsrs	r3, r3, #16
 8001bca:	f003 0303 	and.w	r3, r3, #3
 8001bce:	3301      	adds	r3, #1
 8001bd0:	005b      	lsls	r3, r3, #1
 8001bd2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001bd4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001bd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001bd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bdc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001bde:	e002      	b.n	8001be6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001be0:	4b05      	ldr	r3, [pc, #20]	@ (8001bf8 <HAL_RCC_GetSysClockFreq+0x204>)
 8001be2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001be4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001be6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3750      	adds	r7, #80	@ 0x50
 8001bec:	46bd      	mov	sp, r7
 8001bee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001bf2:	bf00      	nop
 8001bf4:	40023800 	.word	0x40023800
 8001bf8:	00f42400 	.word	0x00f42400
 8001bfc:	007a1200 	.word	0x007a1200

08001c00 <memset>:
 8001c00:	4402      	add	r2, r0
 8001c02:	4603      	mov	r3, r0
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d100      	bne.n	8001c0a <memset+0xa>
 8001c08:	4770      	bx	lr
 8001c0a:	f803 1b01 	strb.w	r1, [r3], #1
 8001c0e:	e7f9      	b.n	8001c04 <memset+0x4>

08001c10 <__libc_init_array>:
 8001c10:	b570      	push	{r4, r5, r6, lr}
 8001c12:	4d0d      	ldr	r5, [pc, #52]	@ (8001c48 <__libc_init_array+0x38>)
 8001c14:	4c0d      	ldr	r4, [pc, #52]	@ (8001c4c <__libc_init_array+0x3c>)
 8001c16:	1b64      	subs	r4, r4, r5
 8001c18:	10a4      	asrs	r4, r4, #2
 8001c1a:	2600      	movs	r6, #0
 8001c1c:	42a6      	cmp	r6, r4
 8001c1e:	d109      	bne.n	8001c34 <__libc_init_array+0x24>
 8001c20:	4d0b      	ldr	r5, [pc, #44]	@ (8001c50 <__libc_init_array+0x40>)
 8001c22:	4c0c      	ldr	r4, [pc, #48]	@ (8001c54 <__libc_init_array+0x44>)
 8001c24:	f000 f818 	bl	8001c58 <_init>
 8001c28:	1b64      	subs	r4, r4, r5
 8001c2a:	10a4      	asrs	r4, r4, #2
 8001c2c:	2600      	movs	r6, #0
 8001c2e:	42a6      	cmp	r6, r4
 8001c30:	d105      	bne.n	8001c3e <__libc_init_array+0x2e>
 8001c32:	bd70      	pop	{r4, r5, r6, pc}
 8001c34:	f855 3b04 	ldr.w	r3, [r5], #4
 8001c38:	4798      	blx	r3
 8001c3a:	3601      	adds	r6, #1
 8001c3c:	e7ee      	b.n	8001c1c <__libc_init_array+0xc>
 8001c3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001c42:	4798      	blx	r3
 8001c44:	3601      	adds	r6, #1
 8001c46:	e7f2      	b.n	8001c2e <__libc_init_array+0x1e>
 8001c48:	08001c88 	.word	0x08001c88
 8001c4c:	08001c88 	.word	0x08001c88
 8001c50:	08001c88 	.word	0x08001c88
 8001c54:	08001c8c 	.word	0x08001c8c

08001c58 <_init>:
 8001c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c5a:	bf00      	nop
 8001c5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c5e:	bc08      	pop	{r3}
 8001c60:	469e      	mov	lr, r3
 8001c62:	4770      	bx	lr

08001c64 <_fini>:
 8001c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c66:	bf00      	nop
 8001c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c6a:	bc08      	pop	{r3}
 8001c6c:	469e      	mov	lr, r3
 8001c6e:	4770      	bx	lr
