Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec  6 11:04:20 2023
| Host         : DESKTOP-3CA2G8O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OscopeWithZynq_wrapper_control_sets_placed.rpt
| Design       : OscopeWithZynq_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    86 |
|    Minimum number of control sets                        |    86 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   175 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    86 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    34 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     3 |
| >= 16              |    21 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             230 |           78 |
| No           | No                    | Yes                    |              42 |           14 |
| No           | Yes                   | No                     |              96 |           45 |
| Yes          | No                    | No                     |             395 |           96 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             574 |          151 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                      Clock Signal                                                      |                                                                             Enable Signal                                                                            |                                                                       Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                             |                1 |              2 |         2.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                             |                1 |              4 |         4.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                      | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                4 |              4 |         1.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                      | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                             |                1 |              4 |         4.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                             |                3 |              4 |         1.33 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                      | OscopeWithZynq_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                2 |              4 |         2.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                             |                3 |              4 |         1.33 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | OscopeWithZynq_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |         6.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/resetn_ext_0[0]                                                  |                                                                                                                                                             |                3 |              6 |         2.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                      | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0]                                      |                3 |              7 |         2.33 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/p_1_in[15]                                                                                           | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                2 |              8 |         4.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                 | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                1 |              8 |         8.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                 | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                1 |              8 |         8.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                  | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                2 |              8 |         4.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                 | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                1 |              8 |         8.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                             | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/p_0_in                                                                                  |                1 |              8 |         8.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                             | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/p_0_in                                                                                  |                2 |              8 |         4.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                              | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/p_0_in                                                                                  |                3 |              8 |         2.67 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                  | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                1 |              8 |         8.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/p_1_in[23]                                                                                           | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                1 |              8 |         8.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/p_1_in[31]                                                                                           | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                1 |              8 |         8.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                 | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                1 |              8 |         8.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                  | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                2 |              8 |         4.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                             | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/p_0_in                                                                                  |                2 |              8 |         4.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                 | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                1 |              8 |         8.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                 | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                2 |              8 |         4.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                 | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                2 |              8 |         4.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                  | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                1 |              8 |         8.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                 | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                1 |              8 |         8.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/p_1_in[7]                                                                                            | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                1 |              8 |         8.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/p_1_in[15]                                                                                           | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                2 |              8 |         4.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/p_1_in[7]                                                                                            | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                1 |              8 |         8.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/p_1_in[23]                                                                                           | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                1 |              8 |         8.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/p_1_in[31]                                                                                           | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                2 |              8 |         4.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | enb_ext_1_IBUF                                                                                                                                                       | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                2 |              8 |         4.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | enb_ext_1_IBUF                                                                                                                                                       | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                2 |              8 |         4.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                 | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                1 |              8 |         8.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                4 |              8 |         2.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                 | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                1 |              8 |         8.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                 | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                1 |              8 |         8.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                 | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                2 |              8 |         4.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[18]_1[0]                                    | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0]                                      |                2 |              8 |         4.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/counter_inst/E[0]                                                                   | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                2 |              9 |         4.50 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/counter_inst/E[0]                                                                   | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                2 |              9 |         4.50 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                      | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                      | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/p_0_in                                                                                  |                4 |             10 |         2.50 |
|  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1 |                                                                                                                                                                      | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/h_cnt[10]_i_1_n_0                          |                4 |             11 |         2.75 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                      | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                4 |             11 |         2.75 |
|  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1 |                                                                                                                                                                      | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0]                                      |                7 |             11 |         1.57 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/FSM_onehot_state_reg[0]_0[0]                                     | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0]                                      |                5 |             11 |         2.20 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                      | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |                4 |             11 |         2.75 |
|  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1 | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert[10]_i_1_n_0                               | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0]                                      |                3 |             11 |         3.67 |
|  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1 | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/geqOp                                               | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0]                                      |                4 |             11 |         2.75 |
|  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1 | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/eqOp3_in                                            | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/v_cnt[10]_i_1_n_0                          |                5 |             11 |         2.20 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                             |                4 |             13 |         3.25 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                      | OscopeWithZynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                5 |             13 |         2.60 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                             |                7 |             13 |         1.86 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                             |                2 |             14 |         7.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                             |                2 |             14 |         7.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                             |                4 |             15 |         3.75 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                             |                3 |             16 |         5.33 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                             |                8 |             16 |         2.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | OscopeWithZynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                7 |             18 |         2.57 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/longCounter/tmp_reg[23]_1[0]                                    | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0]                                      |                6 |             21 |         3.50 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/slv_reg_rden                                                                                     | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/p_0_in                                                                                  |               11 |             32 |         2.91 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/Q[9]                                                             | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0]                                      |                9 |             32 |         3.56 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg_rden                                                                                         | OscopeWithZynq_i/enhancedPWM_1/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |               12 |             32 |         2.67 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/slv_reg_rden                                                                                         | OscopeWithZynq_i/enhancedPWM_0/U0/enhancedPWM_v1_0_S00_AXI_inst/enhancedPwm_inst/register_int/SR[0]                                                         |               11 |             32 |         2.91 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/Q[6]                                                             | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0]                                      |               10 |             32 |         3.20 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                             |               10 |             34 |         3.40 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                             |                8 |             35 |         4.38 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/control_inst/E[0]                                                             | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0]                                      |                7 |             36 |         5.14 |
|  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1 |                                                                                                                                                                      | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/AR[0]                                |               14 |             42 |         3.00 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                             |                8 |             43 |         5.38 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                             |                9 |             43 |         4.78 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                             |               10 |             43 |         4.30 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                             |                9 |             43 |         4.78 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                             |                8 |             47 |         5.88 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  | OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                             |               10 |             47 |         4.70 |
|  OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clk_out1 |                                                                                                                                                                      |                                                                                                                                                             |               41 |            116 |         2.83 |
|  OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK0                                                                  |                                                                                                                                                                      |                                                                                                                                                             |               41 |            143 |         3.49 |
+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


