<p align="center">
  <img src="https://github.com/AnderMendoza/AnderMendoza/raw/main/assets/line-neon.gif" width="100%">
</p>

<h1>
<p align="center">
  <b>Hello, I'm </b><a href="https://github.com/JuanCantu1"><b>Juan Cantu</b></a> 
  <img src="https://media.giphy.com/media/hvRJCLFzcasrR4ia7z/giphy.gif" width="30">
</p>
</h1>

<p align="center">
  <img src="https://user-images.githubusercontent.com/73097560/115834477-dbab4500-a447-11eb-908a-139a6edaec5c.gif" width="100%">
</p>

<img src="https://github.com/7oSkaaa/7oSkaaa/blob/main/Images/about_me.gif?raw=true" width="35">&nbsp;***About Me***

<img align="right" width="200px" alt="Profile Photo" src="https://media.licdn.com/dms/image/v2/D5603AQH-8Wa2nzHa5Q/profile-displayphoto-shrink_800_800/B56ZPyK2H4G4Ac-/0/1734934750466?e=1745452800&v=beta&t=F5vDRrJHCas10nLcb7tgmI5B-NJxrccqdfvQbLHlrus"/>

I am a **Computer Engineer** and **Research Assistant** pursuing advanced studies in **Electrical Engineering** at the University of Texas Rio Grande Valley. My interests lie in **FPGA Design**, **Embedded Systems**, and **Machine Learning**, with a focus on bridging hardware and intelligent systems. I thrive on tackling complex technical challengesâ€”whether designing digital systems, optimizing ML models for real-world applications, or developing efficient embedded solutions. With a detail-oriented mindset and a passion for innovation, I aim to drive advancements in **semiconductors**, **hardware acceleration**, and **AI-driven embedded computing**. Iâ€™m always looking for opportunities to apply my skills to **high-impact**, **real-world projects**.


- ðŸš€ Iâ€™m eager to collaborate on challenging research and engineering projects.
- âœ” Feel free to ask me anythingâ€”I'm always ready to help!
- ðŸŽ¯ My interests include Machine Learning, FPGA Design, and Embedded Systems.
- ðŸ“« Reach out to me at: <a href="mailto:Juan.Cantu01@outlook.com">Juan.Cantu01@outlook.com</a>

<br>    
<!-- Social Links -->
<div align="center">
  <a href="mailto:Juan.Cantu01@outlook.com"><img src="https://img.shields.io/badge/Outlook-0078D4?style=for-the-badge&logo=microsoft-outlook&logoColor=white&color=black" /></a>
  <a href="https://www.linkedin.com/in/juancantu1"><img src="https://img.shields.io/badge/LinkedIn-%230A66C2.svg?style=for-the-badge&logo=linkedin&logoColor=white&color=black" /></a>
  <a href="https://github.com/JuanCantu1"><img src="https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white&color=black" /></a>
</div>

<br>

<!-- Skills Section Header -->
<img src="https://media2.giphy.com/media/QssGEmpkyEOhBCb7e1/giphy.gif?cid=ecf05e47a0n3gi1bfqntqmob8g9aid1oyj2wr3ds3mg700bl&rid=giphy.gif" width="30">&nbsp; ***Skills***
<img src="https://user-images.githubusercontent.com/73097560/115834477-dbab4500-a447-11eb-908a-139a6edaec5c.gif">

### Programming Languages:
![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)&nbsp;
![C++](https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=c%2B%2B&logoColor=white)&nbsp;
![Python](https://img.shields.io/badge/Python-3670A0?style=for-the-badge&logo=python&logoColor=ffdd54)
![Java](https://img.shields.io/badge/Java-ED8B00?style=for-the-badge&logo=openjdk&logoColor=white)&nbsp;
![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white)&nbsp;

### Machine Learning:
![PyTorch](https://img.shields.io/badge/PyTorch-EE4C2C?style=for-the-badge&logo=pytorch&logoColor=white)&nbsp;
![TensorFlow](https://img.shields.io/badge/TensorFlow-FF6F00?style=for-the-badge&logo=tensorflow&logoColor=white)&nbsp;
![Keras](https://img.shields.io/badge/Keras-D00000?style=for-the-badge&logo=keras&logoColor=white)
![Scikit-Learn](https://img.shields.io/badge/scikit--learn-F7931E?style=for-the-badge&logo=scikit-learn&logoColor=white)&nbsp;
![OpenCV](https://img.shields.io/badge/OpenCV-5C3EE8?style=for-the-badge&logo=opencv&logoColor=white)&nbsp;
![Pandas](https://img.shields.io/badge/Pandas-150458?style=for-the-badge&logo=pandas&logoColor=white)&nbsp;
![NumPy](https://img.shields.io/badge/NumPy-013243?style=for-the-badge&logo=numpy&logoColor=white)

<!-- Neural Network Image (Between Programming and ML) -->
<img align="right" width="170" alt="AI/ML Concept" 
     src="https://upload.wikimedia.org/wikipedia/commons/thumb/e/e4/Artificial_neural_network.svg/220px-Artificial_neural_network.svg.png" 
     style="margin-right: -30px; margin-top: 5px;">

### Hardware Design:
![Verilog](https://img.shields.io/badge/Verilog-ED8B00?style=for-the-badge&logo=verilog&logoColor=white)&nbsp;
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-ED8B00?style=for-the-badge&logo=verilog&logoColor=white)
![FPGA](https://img.shields.io/badge/FPGA-8C1CAB?style=for-the-badge&logo=xilinx&logoColor=white)
![Arduino](https://img.shields.io/badge/Arduino-00979D?style=for-the-badge&logo=arduino&logoColor=white)&nbsp;
![Raspberry Pi](https://img.shields.io/badge/Raspberry_Pi-C51A4A?style=for-the-badge&logo=raspberry-pi&logoColor=white)

<!-- Circuit Image (Between ML and Hardware Design) -->
<img align="right" width="180" alt="FPGA Board" 
     src="https://upload.wikimedia.org/wikipedia/commons/c/ca/CLB_Block_Diagram.png" 
     style="margin-right: -20px; margin-top: 5px;">
     
### EDA Tools:
![Xilinx Vivado](https://img.shields.io/badge/Xilinx%20Vivado-007ACC?style=for-the-badge&logo=xilinx&logoColor=white) 
![Intel Quartus](https://img.shields.io/badge/Intel%20Quartus-007ACC?style=for-the-badge&logo=intel&logoColor=white) 
![Cadence Virtuoso](https://img.shields.io/badge/Cadence%20Virtuoso-FF5733?style=for-the-badge&logoColor=white)
     
     
### Development Tools:
![Git](https://img.shields.io/badge/Git-F05032?style=for-the-badge&logo=git&logoColor=white)&nbsp;
![Docker](https://img.shields.io/badge/Docker-2496ED?style=for-the-badge&logo=docker&logoColor=white)&nbsp;
![Linux](https://img.shields.io/badge/Linux-FCC624?style=for-the-badge&logo=linux&logoColor=black)


<br>
<br>

<!-- Experience & Projects Section with a Different Unique Gif -->
<img src="https://media.giphy.com/media/jf5gwoMZViu3QOlDmQ/giphy.gif?cid=ecf05e47svgpo92qwyheucoiojwzhbj2bufu4dg253a5n817&ep=v1_stickers_search&rid=giphy.gif&ct=s" width="30">&nbsp; ***Experience & Projects***
<img src="https://user-images.githubusercontent.com/73097560/115834477-dbab4500-a447-11eb-908a-139a6edaec5c.gif">

### Experience:
- **Research Assistant** at UTRGV *(Jan 2025 â€“ Present)*  
  - Leading research on Federated Ensemble Learning for decentralized and online learning, exploring both regression and classification tasks.
  - Investigating and implementing Incremental Ensemble Gaussian Processes (IE-GP) in a Federated Learning (FL) framework.
  - Collaborating with researchers to develop and evaluate Federated IE-GP for Gaussian Process Regression (GPR) and other machine learning models.
  
- **Undergraduate Researcher** at UTRGV *(Jan 2024 â€“ Dec 2024)*  
  - Designed and deployed a real-time facial recognition system to monitor student attentiveness during class sessions.
  - Engineered a program that loads a CNN to analyze live video feeds, generating automated PDF reports for instructors.
  - Demonstrated exceptional performance with a validation accuracy exceeding 90% in classifying student attentiveness.
  
- **Undergraduate Researcher** at CREST (MECIS) *(Jun 2023 â€“ Aug 2023)*  
  - Developed machine learning algorithms for autonomous vehicle conflict detection, reducing collision rates by 50%.
  - Conducted experiments to validate algorithms, ensuring real-world applicability in dynamic driving environments.
  - Collaborated with a team of researchers, fostering an innovative and solution-driven research environment.

### Projects:
- **[FPGA-Accelerated-Real-Time-Image-Classification-System](https://github.com/JuanCantu1/FPGA-Accelerated-Real-Time-Image-Classification-System) (In Progress):**  
  - Developing a hardware/software co-design system using the DE1-SoC FPGA to accelerate image preprocessing, aiming to improve real-time image classification speed and accuracy, and planning to integrate machine learning models for enhanced performance.
  <p style="text-align: center;"><img src="https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcTdpMHmaSaM7hRCxDeyaKw1s-E_B47aq5KfbQ&s" width="350"></p>

- **[DSP-System-for-Trumpet-Audio-Enhancement](https://github.com/JuanCantu1/DSP-System-for-Trumpet-Audio-Enhancement) (In Progress):**  
  - Creating an FPGA-based real-time audio processing system that implements pitch correction (autotune) and noise reduction for trumpet sounds, focusing on optimizing audio for live performance and musical accuracy.
  <p style="text-align: center;"><img src="https://upload.wikimedia.org/wikipedia/commons/thumb/8/88/Sampled.signal.svg/220px-Sampled.signal.svg.png" width="350"></p>

- **[CPU-Design](https://github.com/JuanCantu1/CPU-Design) (In Progress):**  
  - Designing a 32-bit pipelined CPU with hazard detection and forwarding mechanisms in Verilog, focusing on performance optimization, functional simulation, and efficient implementation for academic and professional applications.
  <p style="text-align: center;"><img src="https://user-images.githubusercontent.com/84727176/138549829-0a1ef365-6fe0-4a3b-8472-10c10c33a75e.png" width="350"></p>

- **[Network-Controlled-LED-System](https://github.com/JuanCantu1/Network-Controlled-LED-System):**  
  - Developed a client-server architecture using FPGA and TCP/IP communication to remotely control LEDs over a network, emphasizing low-latency control for real-time applications and providing flexible system integration.
  <p style="text-align: center;"><img src="https://private-user-images.githubusercontent.com/109363196/345648255-c78a42fc-fe66-4a27-9c4d-8e626ba68765.png?jwt=eyJhbGciOiJIUzI1NiIsInR5cCI6IkpXVCJ9.eyJpc3MiOiJnaXRodWIuY29tIiwiYXVkIjoicmF3LmdpdGh1YnVzZXJjb250ZW50LmNvbSIsImtleSI6ImtleTUiLCJleHAiOjE3NDAyNTk4MjYsIm5iZiI6MTc0MDI1OTUyNiwicGF0aCI6Ii8xMDkzNjMxOTYvMzQ1NjQ4MjU1LWM3OGE0MmZjLWZlNjYtNGEyNy05YzRkLThlNjI2YmE2ODc2NS5wbmc_WC1BbXotQWxnb3JpdGhtPUFXUzQtSE1BQy1TSEEyNTYmWC1BbXotQ3JlZGVudGlhbD1BS0lBVkNPRFlMU0E1M1BRSzRaQSUyRjIwMjUwMjIyJTJGdXMtZWFzdC0xJTJGczMlMkZhd3M0X3JlcXVlc3QmWC1BbXotRGF0ZT0yMDI1MDIyMlQyMTI1MjZaJlgtQW16LUV4cGlyZXM9MzAwJlgtQW16LVNpZ25hdHVyZT0zY2RjZWIxYmNhOGI1Yzk4YjZjNzNhZjM5NjZlYjExZTk5YzU3NDhjYTNkMDRjYTczNTc0ZTQ5NjdlMjkyZGQwJlgtQW16LVNpZ25lZEhlYWRlcnM9aG9zdCJ9.jFdf6dVJwPS51otsmN0_jMs6Fkzimvi366HDdulUyeU" width="350"></p>

- **[Interactive-Memory-Game](https://github.com/JuanCantu1/Interactive-Memory-Game):**  
  - Implemented a memory game on the Nexys A7-100T FPGA using a 12-state Moore machine for efficient state management, demonstrating FPGA capabilities in creating interactive, state-driven games.
  <p style="text-align: center;"><img src="https://github.com/JuanCantu1/Interactive-Memory-Game/blob/main/Design/Schematic.png?raw=true" width="350"></p>

- **[VLSI-Projects](https://github.com/JuanCantu1/VLSI-Projects):**  
  - Designed an 8-bit full adder as part of a VLSI Design course. This project built upon various digital circuits designed throughout the class, applying VLSI principles to create an efficient, functional project.
  <p style="text-align: center;"><img src="https://github.com/JuanCantu1/VLSI-Projects/blob/main/8BitFullAdder/schematic.PNG?raw=true" width="350"></p>
