{E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/decoder_2to4.v} {1 {vlog -work CA4 -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/decoder_2to4.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module decoder_2to4

Top level modules:
	decoder_2to4

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/main_module_tb.v} {1 {vlog -work CA4 -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/main_module_tb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module main_module_tb

Top level modules:
	main_module_tb

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/multiplier.v} {1 {vlog -work CA4 -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/multiplier.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module multiplier

Top level modules:
	multiplier

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/mux_2to1.v} {1 {vlog -work CA4 -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/mux_2to1.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_2to1

Top level modules:
	mux_2to1

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/ROM/ROM_tb.v} {1 {vlog -work CA4 -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/ROM/ROM_tb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ROM_TB

Top level modules:
	ROM_TB

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/subtractor.v} {1 {vlog -work CA4 -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/subtractor.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module subtractor

Top level modules:
	subtractor

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/register_16bit.v} {1 {vlog -work CA4 -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/register_16bit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module register_16bit

Top level modules:
	register_16bit

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/ROM/ROM.v} {1 {vlog -work CA4 -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/ROM/ROM.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ROM

Top level modules:
	ROM

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/decoder_1to2.v} {1 {vlog -work CA4 -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/decoder_1to2.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module decoder_1to2

Top level modules:
	decoder_1to2

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/register_8bit.v} {1 {vlog -work CA4 -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/register_8bit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module register_8bit

Top level modules:
	register_8bit

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/controller.v} {1 {vlog -work CA4 -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/controller.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module controller

Top level modules:
	controller

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/determinant_calculator.v} {1 {vlog -work CA4 -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/determinant_calculator.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module determinant_calculator

Top level modules:
	determinant_calculator

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/datapath_tb.v} {1 {vlog -work work -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/datapath_tb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module datapath_tb

Top level modules:
	datapath_tb

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/datapath.v} {1 {vlog -work CA4 -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/datapath.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module datapath

Top level modules:
	datapath

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/counter_2bit.v} {1 {vlog -work CA4 -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/counter_2bit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module counter_2bit

Top level modules:
	counter_2bit

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/main_module.v} {1 {vlog -work CA4 -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/main_module.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module main_module

Top level modules:
	main_module

} {} {}} {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/counter_4bit.v} {1 {vlog -work CA4 -stats=none {E:/UT Programming/Digital-Logic-Design-Course-Fall-2024/CA4/counter_4bit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module counter_4bit

Top level modules:
	counter_4bit

} {} {}}
