
Loading design for application trce from file lab6_impl1.ncd.
Design name: TemperatureSensor
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Sun Dec 22 22:56:45 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o lab6_impl1.twr -gui -msgset C:/labcode6/promote.xml lab6_impl1.ncd lab6_impl1.prf 
Design file:     lab6_impl1.ncd
Preference file: lab6_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_c" 44.901000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 10.416ns (weighted slack = -1588.868ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DE/temp_4__31__I_31_i1  (from mode_1 -)
   Destination:    FF         Data in        DT/din_62  (to clk_c +)

   Delay:               7.929ns  (48.9% logic, 51.1% route), 7 logic levels.

 Constraint Details:

      7.929ns physical path delay DE/SLICE_594 to DT/SLICE_515 exceeds
      (delay constraint based on source clock period of 8.850ns and destination clock period of 22.271ns)
      0.146ns delay constraint less
      2.467ns skew and
      0.166ns DIN_SET requirement (totaling -2.487ns) by 10.416ns

 Physical Path Details:

      Data path DE/SLICE_594 to DT/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C22A.CLK to     R13C22A.Q0 DE/SLICE_594 (from mode_1)
ROUTE         8     0.798     R13C22A.Q0 to     R13C20B.C1 temp_4_3
CTOF_DEL    ---     0.495     R13C20B.C1 to     R13C20B.F1 DE/SLICE_706
ROUTE         2     0.756     R13C20B.F1 to     R13C20A.C0 n20561
CTOF_DEL    ---     0.495     R13C20A.C0 to     R13C20A.F0 DE/SLICE_658
ROUTE         1     0.626     R13C20A.F0 to     R13C20D.D1 n6
CTOOFX_DEL  ---     0.721     R13C20D.D1 to   R13C20D.OFX0 DT/i8556/SLICE_604
ROUTE         1     0.623   R13C20D.OFX0 to     R13C21D.D0 DT/n20279
CTOF_DEL    ---     0.495     R13C21D.D0 to     R13C21D.F0 DT/SLICE_631
ROUTE         1     0.626     R13C21D.F0 to     R13C21A.D0 DT/n20281
CTOOFX_DEL  ---     0.721     R13C21A.D0 to   R13C21A.OFX0 DT/i8345/SLICE_600
ROUTE         1     0.626   R13C21A.OFX0 to     R13C21B.D0 DT/n19981
CTOF_DEL    ---     0.495     R13C21B.D0 to     R13C21B.F0 DT/SLICE_515
ROUTE         1     0.000     R13C21B.F0 to    R13C21B.DI0 DT/din_N_3179 (to clk_c)
                  --------
                    7.929   (48.9% logic, 51.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     2.015     R10C14A.Q1 to    R13C22A.CLK mode_1
                  --------
                    6.643   (23.8% logic, 76.2% route), 2 logic levels.

      Destination Clock Path clk to DT/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R13C21B.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 10.393ns (weighted slack = -1585.360ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DE/temp_4__31__I_31_i1  (from mode_1 -)
   Destination:    FF         Data in        DT/din_62  (to clk_c +)

   Delay:               7.906ns  (51.9% logic, 48.1% route), 7 logic levels.

 Constraint Details:

      7.906ns physical path delay DE/SLICE_594 to DT/SLICE_515 exceeds
      (delay constraint based on source clock period of 8.850ns and destination clock period of 22.271ns)
      0.146ns delay constraint less
      2.467ns skew and
      0.166ns DIN_SET requirement (totaling -2.487ns) by 10.393ns

 Physical Path Details:

      Data path DE/SLICE_594 to DT/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C22A.CLK to     R13C22A.Q0 DE/SLICE_594 (from mode_1)
ROUTE         8     0.660     R13C22A.Q0 to     R13C22D.D1 temp_4_3
CTOOFX_DEL  ---     0.721     R13C22D.D1 to   R13C22D.OFX0 DT/i8719/SLICE_611
ROUTE         1     0.645   R13C22D.OFX0 to     R13C20A.D0 n20623
CTOF_DEL    ---     0.495     R13C20A.D0 to     R13C20A.F0 DE/SLICE_658
ROUTE         1     0.626     R13C20A.F0 to     R13C20D.D1 n6
CTOOFX_DEL  ---     0.721     R13C20D.D1 to   R13C20D.OFX0 DT/i8556/SLICE_604
ROUTE         1     0.623   R13C20D.OFX0 to     R13C21D.D0 DT/n20279
CTOF_DEL    ---     0.495     R13C21D.D0 to     R13C21D.F0 DT/SLICE_631
ROUTE         1     0.626     R13C21D.F0 to     R13C21A.D0 DT/n20281
CTOOFX_DEL  ---     0.721     R13C21A.D0 to   R13C21A.OFX0 DT/i8345/SLICE_600
ROUTE         1     0.626   R13C21A.OFX0 to     R13C21B.D0 DT/n19981
CTOF_DEL    ---     0.495     R13C21B.D0 to     R13C21B.F0 DT/SLICE_515
ROUTE         1     0.000     R13C21B.F0 to    R13C21B.DI0 DT/din_N_3179 (to clk_c)
                  --------
                    7.906   (51.9% logic, 48.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     2.015     R10C14A.Q1 to    R13C22A.CLK mode_1
                  --------
                    6.643   (23.8% logic, 76.2% route), 2 logic levels.

      Destination Clock Path clk to DT/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R13C21B.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 10.393ns (weighted slack = -1585.360ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DE/temp_4__31__I_31_i1  (from mode_1 -)
   Destination:    FF         Data in        DT/din_62  (to clk_c +)

   Delay:               7.906ns  (51.9% logic, 48.1% route), 7 logic levels.

 Constraint Details:

      7.906ns physical path delay DE/SLICE_594 to DT/SLICE_515 exceeds
      (delay constraint based on source clock period of 8.850ns and destination clock period of 22.271ns)
      0.146ns delay constraint less
      2.467ns skew and
      0.166ns DIN_SET requirement (totaling -2.487ns) by 10.393ns

 Physical Path Details:

      Data path DE/SLICE_594 to DT/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C22A.CLK to     R13C22A.Q0 DE/SLICE_594 (from mode_1)
ROUTE         8     0.660     R13C22A.Q0 to     R13C22D.D0 temp_4_3
CTOOFX_DEL  ---     0.721     R13C22D.D0 to   R13C22D.OFX0 DT/i8719/SLICE_611
ROUTE         1     0.645   R13C22D.OFX0 to     R13C20A.D0 n20623
CTOF_DEL    ---     0.495     R13C20A.D0 to     R13C20A.F0 DE/SLICE_658
ROUTE         1     0.626     R13C20A.F0 to     R13C20D.D1 n6
CTOOFX_DEL  ---     0.721     R13C20D.D1 to   R13C20D.OFX0 DT/i8556/SLICE_604
ROUTE         1     0.623   R13C20D.OFX0 to     R13C21D.D0 DT/n20279
CTOF_DEL    ---     0.495     R13C21D.D0 to     R13C21D.F0 DT/SLICE_631
ROUTE         1     0.626     R13C21D.F0 to     R13C21A.D0 DT/n20281
CTOOFX_DEL  ---     0.721     R13C21A.D0 to   R13C21A.OFX0 DT/i8345/SLICE_600
ROUTE         1     0.626   R13C21A.OFX0 to     R13C21B.D0 DT/n19981
CTOF_DEL    ---     0.495     R13C21B.D0 to     R13C21B.F0 DT/SLICE_515
ROUTE         1     0.000     R13C21B.F0 to    R13C21B.DI0 DT/din_N_3179 (to clk_c)
                  --------
                    7.906   (51.9% logic, 48.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     2.015     R10C14A.Q1 to    R13C22A.CLK mode_1
                  --------
                    6.643   (23.8% logic, 76.2% route), 2 logic levels.

      Destination Clock Path clk to DT/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R13C21B.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 10.353ns (weighted slack = -1579.258ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DE/temp_4__31__I_31_i1  (from mode_1 -)
   Destination:    FF         Data in        DT/din_62  (to clk_c +)

   Delay:               7.866ns  (49.2% logic, 50.8% route), 7 logic levels.

 Constraint Details:

      7.866ns physical path delay DE/SLICE_594 to DT/SLICE_515 exceeds
      (delay constraint based on source clock period of 8.850ns and destination clock period of 22.271ns)
      0.146ns delay constraint less
      2.467ns skew and
      0.166ns DIN_SET requirement (totaling -2.487ns) by 10.353ns

 Physical Path Details:

      Data path DE/SLICE_594 to DT/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C22A.CLK to     R13C22A.Q0 DE/SLICE_594 (from mode_1)
ROUTE         8     0.798     R13C22A.Q0 to     R13C20A.C1 temp_4_3
CTOF_DEL    ---     0.495     R13C20A.C1 to     R13C20A.F1 DE/SLICE_658
ROUTE         1     0.693     R13C20A.F1 to     R13C20A.B0 DE/linecode_7_N_2688_7
CTOF_DEL    ---     0.495     R13C20A.B0 to     R13C20A.F0 DE/SLICE_658
ROUTE         1     0.626     R13C20A.F0 to     R13C20D.D1 n6
CTOOFX_DEL  ---     0.721     R13C20D.D1 to   R13C20D.OFX0 DT/i8556/SLICE_604
ROUTE         1     0.623   R13C20D.OFX0 to     R13C21D.D0 DT/n20279
CTOF_DEL    ---     0.495     R13C21D.D0 to     R13C21D.F0 DT/SLICE_631
ROUTE         1     0.626     R13C21D.F0 to     R13C21A.D0 DT/n20281
CTOOFX_DEL  ---     0.721     R13C21A.D0 to   R13C21A.OFX0 DT/i8345/SLICE_600
ROUTE         1     0.626   R13C21A.OFX0 to     R13C21B.D0 DT/n19981
CTOF_DEL    ---     0.495     R13C21B.D0 to     R13C21B.F0 DT/SLICE_515
ROUTE         1     0.000     R13C21B.F0 to    R13C21B.DI0 DT/din_N_3179 (to clk_c)
                  --------
                    7.866   (49.2% logic, 50.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     2.015     R10C14A.Q1 to    R13C22A.CLK mode_1
                  --------
                    6.643   (23.8% logic, 76.2% route), 2 logic levels.

      Destination Clock Path clk to DT/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R13C21B.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 20.694ns (weighted slack = -1578.343ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DE/temp_1__4__I_48_i3  (from DE/temp_4__2__N_2772 +)
   Destination:    FF         Data in        DT/din_62  (to clk_c +)

   Delay:              14.198ns  (42.6% logic, 57.4% route), 11 logic levels.

 Constraint Details:

     14.198ns physical path delay DE/SLICE_581 to DT/SLICE_515 exceeds
      (delay constraint based on source clock period of 8.850ns and destination clock period of 22.271ns)
      0.292ns delay constraint less
      6.622ns skew and
      0.166ns DIN_SET requirement (totaling -6.496ns) by 20.694ns

 Physical Path Details:

      Data path DE/SLICE_581 to DT/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C18A.CLK to      R7C18A.Q0 DE/SLICE_581 (from DE/temp_4__2__N_2772)
ROUTE        10     1.451      R7C18A.Q0 to      R7C19B.A0 temp_1_2
CTOOFX_DEL  ---     0.721      R7C19B.A0 to    R7C19B.OFX0 DT/SLICE_595
ROUTE         1     0.000    R7C19B.OFX0 to     R7C19A.FXA DT/n20502
FXTOOFX_DE  ---     0.241     R7C19A.FXA to    R7C19A.OFX1 DE/SLICE_596
ROUTE         1     0.626    R7C19A.OFX1 to      R7C19C.D0 DT/n19966
CTOF_DEL    ---     0.495      R7C19C.D0 to      R7C19C.F0 SLICE_640
ROUTE         1     0.964      R7C19C.F0 to      R7C18B.A0 DT/n20240
CTOF_DEL    ---     0.495      R7C18B.A0 to      R7C18B.F0 SLICE_628
ROUTE         1     1.004      R7C18B.F0 to      R7C18D.B0 DT/n20241
CTOOFX_DEL  ---     0.721      R7C18D.B0 to    R7C18D.OFX0 DT/i8538/SLICE_614
ROUTE         1     0.744    R7C18D.OFX0 to      R6C18B.C0 DT/n20243
CTOOFX_DEL  ---     0.721      R6C18B.C0 to    R6C18B.OFX0 DT/i127/SLICE_603
ROUTE         1     1.793    R6C18B.OFX0 to     R14C21B.C1 DT/n138_adj_3547
CTOF_DEL    ---     0.495     R14C21B.C1 to     R14C21B.F1 DT/SLICE_727
ROUTE         1     0.315     R14C21B.F1 to     R14C21C.D1 DT/n134_adj_3548
CTOF_DEL    ---     0.495     R14C21C.D1 to     R14C21C.F1 DT/SLICE_636
ROUTE         1     0.623     R14C21C.F1 to     R13C21A.D1 DT/n19836
CTOOFX_DEL  ---     0.721     R13C21A.D1 to   R13C21A.OFX0 DT/i8345/SLICE_600
ROUTE         1     0.626   R13C21A.OFX0 to     R13C21B.D0 DT/n19981
CTOF_DEL    ---     0.495     R13C21B.D0 to     R13C21B.F0 DT/SLICE_515
ROUTE         1     0.000     R13C21B.F0 to    R13C21B.DI0 DT/din_N_3179 (to clk_c)
                  --------
                   14.198   (42.6% logic, 57.4% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to DE/SLICE_581:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     2.336     R10C14A.Q1 to      R12C2A.D0 mode_1
CTOF_DEL    ---     0.495      R12C2A.D0 to      R12C2A.F0 DE/SLICE_720
ROUTE        20     3.339      R12C2A.F0 to     R7C18A.CLK DE/temp_4__2__N_2772
                  --------
                   10.798   (19.3% logic, 80.7% route), 3 logic levels.

      Destination Clock Path clk to DT/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R13C21B.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 20.694ns (weighted slack = -1578.343ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DE/temp_1__4__I_48_i3  (from DE/temp_4__2__N_2772 +)
   Destination:    FF         Data in        DT/din_62  (to clk_c +)

   Delay:              14.198ns  (42.6% logic, 57.4% route), 11 logic levels.

 Constraint Details:

     14.198ns physical path delay DE/SLICE_581 to DT/SLICE_515 exceeds
      (delay constraint based on source clock period of 8.850ns and destination clock period of 22.271ns)
      0.292ns delay constraint less
      6.622ns skew and
      0.166ns DIN_SET requirement (totaling -6.496ns) by 20.694ns

 Physical Path Details:

      Data path DE/SLICE_581 to DT/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C18A.CLK to      R7C18A.Q0 DE/SLICE_581 (from DE/temp_4__2__N_2772)
ROUTE        10     1.451      R7C18A.Q0 to      R7C19A.A0 temp_1_2
CTOOFX_DEL  ---     0.721      R7C19A.A0 to    R7C19A.OFX0 DE/SLICE_596
ROUTE         1     0.000    R7C19A.OFX0 to     R7C19A.FXB n20504
FXTOOFX_DE  ---     0.241     R7C19A.FXB to    R7C19A.OFX1 DE/SLICE_596
ROUTE         1     0.626    R7C19A.OFX1 to      R7C19C.D0 DT/n19966
CTOF_DEL    ---     0.495      R7C19C.D0 to      R7C19C.F0 SLICE_640
ROUTE         1     0.964      R7C19C.F0 to      R7C18B.A0 DT/n20240
CTOF_DEL    ---     0.495      R7C18B.A0 to      R7C18B.F0 SLICE_628
ROUTE         1     1.004      R7C18B.F0 to      R7C18D.B0 DT/n20241
CTOOFX_DEL  ---     0.721      R7C18D.B0 to    R7C18D.OFX0 DT/i8538/SLICE_614
ROUTE         1     0.744    R7C18D.OFX0 to      R6C18B.C0 DT/n20243
CTOOFX_DEL  ---     0.721      R6C18B.C0 to    R6C18B.OFX0 DT/i127/SLICE_603
ROUTE         1     1.793    R6C18B.OFX0 to     R14C21B.C1 DT/n138_adj_3547
CTOF_DEL    ---     0.495     R14C21B.C1 to     R14C21B.F1 DT/SLICE_727
ROUTE         1     0.315     R14C21B.F1 to     R14C21C.D1 DT/n134_adj_3548
CTOF_DEL    ---     0.495     R14C21C.D1 to     R14C21C.F1 DT/SLICE_636
ROUTE         1     0.623     R14C21C.F1 to     R13C21A.D1 DT/n19836
CTOOFX_DEL  ---     0.721     R13C21A.D1 to   R13C21A.OFX0 DT/i8345/SLICE_600
ROUTE         1     0.626   R13C21A.OFX0 to     R13C21B.D0 DT/n19981
CTOF_DEL    ---     0.495     R13C21B.D0 to     R13C21B.F0 DT/SLICE_515
ROUTE         1     0.000     R13C21B.F0 to    R13C21B.DI0 DT/din_N_3179 (to clk_c)
                  --------
                   14.198   (42.6% logic, 57.4% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to DE/SLICE_581:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     2.336     R10C14A.Q1 to      R12C2A.D0 mode_1
CTOF_DEL    ---     0.495      R12C2A.D0 to      R12C2A.F0 DE/SLICE_720
ROUTE        20     3.339      R12C2A.F0 to     R7C18A.CLK DE/temp_4__2__N_2772
                  --------
                   10.798   (19.3% logic, 80.7% route), 3 logic levels.

      Destination Clock Path clk to DT/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R13C21B.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 20.311ns (weighted slack = -1549.131ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DE/temp_1__4__I_48_i2  (from DE/temp_4__2__N_2772 +)
   Destination:    FF         Data in        DT/din_62  (to clk_c +)

   Delay:              13.815ns  (43.8% logic, 56.2% route), 11 logic levels.

 Constraint Details:

     13.815ns physical path delay DE/SLICE_580 to DT/SLICE_515 exceeds
      (delay constraint based on source clock period of 8.850ns and destination clock period of 22.271ns)
      0.292ns delay constraint less
      6.622ns skew and
      0.166ns DIN_SET requirement (totaling -6.496ns) by 20.311ns

 Physical Path Details:

      Data path DE/SLICE_580 to DT/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C19D.CLK to      R7C19D.Q0 DE/SLICE_580 (from DE/temp_4__2__N_2772)
ROUTE        10     1.068      R7C19D.Q0 to      R7C19B.B0 temp_1_1
CTOOFX_DEL  ---     0.721      R7C19B.B0 to    R7C19B.OFX0 DT/SLICE_595
ROUTE         1     0.000    R7C19B.OFX0 to     R7C19A.FXA DT/n20502
FXTOOFX_DE  ---     0.241     R7C19A.FXA to    R7C19A.OFX1 DE/SLICE_596
ROUTE         1     0.626    R7C19A.OFX1 to      R7C19C.D0 DT/n19966
CTOF_DEL    ---     0.495      R7C19C.D0 to      R7C19C.F0 SLICE_640
ROUTE         1     0.964      R7C19C.F0 to      R7C18B.A0 DT/n20240
CTOF_DEL    ---     0.495      R7C18B.A0 to      R7C18B.F0 SLICE_628
ROUTE         1     1.004      R7C18B.F0 to      R7C18D.B0 DT/n20241
CTOOFX_DEL  ---     0.721      R7C18D.B0 to    R7C18D.OFX0 DT/i8538/SLICE_614
ROUTE         1     0.744    R7C18D.OFX0 to      R6C18B.C0 DT/n20243
CTOOFX_DEL  ---     0.721      R6C18B.C0 to    R6C18B.OFX0 DT/i127/SLICE_603
ROUTE         1     1.793    R6C18B.OFX0 to     R14C21B.C1 DT/n138_adj_3547
CTOF_DEL    ---     0.495     R14C21B.C1 to     R14C21B.F1 DT/SLICE_727
ROUTE         1     0.315     R14C21B.F1 to     R14C21C.D1 DT/n134_adj_3548
CTOF_DEL    ---     0.495     R14C21C.D1 to     R14C21C.F1 DT/SLICE_636
ROUTE         1     0.623     R14C21C.F1 to     R13C21A.D1 DT/n19836
CTOOFX_DEL  ---     0.721     R13C21A.D1 to   R13C21A.OFX0 DT/i8345/SLICE_600
ROUTE         1     0.626   R13C21A.OFX0 to     R13C21B.D0 DT/n19981
CTOF_DEL    ---     0.495     R13C21B.D0 to     R13C21B.F0 DT/SLICE_515
ROUTE         1     0.000     R13C21B.F0 to    R13C21B.DI0 DT/din_N_3179 (to clk_c)
                  --------
                   13.815   (43.8% logic, 56.2% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to DE/SLICE_580:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     2.336     R10C14A.Q1 to      R12C2A.D0 mode_1
CTOF_DEL    ---     0.495      R12C2A.D0 to      R12C2A.F0 DE/SLICE_720
ROUTE        20     3.339      R12C2A.F0 to     R7C19D.CLK DE/temp_4__2__N_2772
                  --------
                   10.798   (19.3% logic, 80.7% route), 3 logic levels.

      Destination Clock Path clk to DT/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R13C21B.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 20.311ns (weighted slack = -1549.131ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DE/temp_1__4__I_48_i2  (from DE/temp_4__2__N_2772 +)
   Destination:    FF         Data in        DT/din_62  (to clk_c +)

   Delay:              13.815ns  (43.8% logic, 56.2% route), 11 logic levels.

 Constraint Details:

     13.815ns physical path delay DE/SLICE_580 to DT/SLICE_515 exceeds
      (delay constraint based on source clock period of 8.850ns and destination clock period of 22.271ns)
      0.292ns delay constraint less
      6.622ns skew and
      0.166ns DIN_SET requirement (totaling -6.496ns) by 20.311ns

 Physical Path Details:

      Data path DE/SLICE_580 to DT/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C19D.CLK to      R7C19D.Q0 DE/SLICE_580 (from DE/temp_4__2__N_2772)
ROUTE        10     1.068      R7C19D.Q0 to      R7C19A.B0 temp_1_1
CTOOFX_DEL  ---     0.721      R7C19A.B0 to    R7C19A.OFX0 DE/SLICE_596
ROUTE         1     0.000    R7C19A.OFX0 to     R7C19A.FXB n20504
FXTOOFX_DE  ---     0.241     R7C19A.FXB to    R7C19A.OFX1 DE/SLICE_596
ROUTE         1     0.626    R7C19A.OFX1 to      R7C19C.D0 DT/n19966
CTOF_DEL    ---     0.495      R7C19C.D0 to      R7C19C.F0 SLICE_640
ROUTE         1     0.964      R7C19C.F0 to      R7C18B.A0 DT/n20240
CTOF_DEL    ---     0.495      R7C18B.A0 to      R7C18B.F0 SLICE_628
ROUTE         1     1.004      R7C18B.F0 to      R7C18D.B0 DT/n20241
CTOOFX_DEL  ---     0.721      R7C18D.B0 to    R7C18D.OFX0 DT/i8538/SLICE_614
ROUTE         1     0.744    R7C18D.OFX0 to      R6C18B.C0 DT/n20243
CTOOFX_DEL  ---     0.721      R6C18B.C0 to    R6C18B.OFX0 DT/i127/SLICE_603
ROUTE         1     1.793    R6C18B.OFX0 to     R14C21B.C1 DT/n138_adj_3547
CTOF_DEL    ---     0.495     R14C21B.C1 to     R14C21B.F1 DT/SLICE_727
ROUTE         1     0.315     R14C21B.F1 to     R14C21C.D1 DT/n134_adj_3548
CTOF_DEL    ---     0.495     R14C21C.D1 to     R14C21C.F1 DT/SLICE_636
ROUTE         1     0.623     R14C21C.F1 to     R13C21A.D1 DT/n19836
CTOOFX_DEL  ---     0.721     R13C21A.D1 to   R13C21A.OFX0 DT/i8345/SLICE_600
ROUTE         1     0.626   R13C21A.OFX0 to     R13C21B.D0 DT/n19981
CTOF_DEL    ---     0.495     R13C21B.D0 to     R13C21B.F0 DT/SLICE_515
ROUTE         1     0.000     R13C21B.F0 to    R13C21B.DI0 DT/din_N_3179 (to clk_c)
                  --------
                   13.815   (43.8% logic, 56.2% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to DE/SLICE_580:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     2.336     R10C14A.Q1 to      R12C2A.D0 mode_1
CTOF_DEL    ---     0.495      R12C2A.D0 to      R12C2A.F0 DE/SLICE_720
ROUTE        20     3.339      R12C2A.F0 to     R7C19D.CLK DE/temp_4__2__N_2772
                  --------
                   10.798   (19.3% logic, 80.7% route), 3 logic levels.

      Destination Clock Path clk to DT/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R13C21B.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 20.039ns (weighted slack = -1528.386ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DE/temp_1__4__I_48_i1  (from DE/temp_4__2__N_2772 +)
   Destination:    FF         Data in        DT/din_62  (to clk_c +)

   Delay:              13.543ns  (44.7% logic, 55.3% route), 11 logic levels.

 Constraint Details:

     13.543ns physical path delay DE/SLICE_579 to DT/SLICE_515 exceeds
      (delay constraint based on source clock period of 8.850ns and destination clock period of 22.271ns)
      0.292ns delay constraint less
      6.622ns skew and
      0.166ns DIN_SET requirement (totaling -6.496ns) by 20.039ns

 Physical Path Details:

      Data path DE/SLICE_579 to DT/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C18C.CLK to      R7C18C.Q0 DE/SLICE_579 (from DE/temp_4__2__N_2772)
ROUTE        10     0.796      R7C18C.Q0 to      R7C19A.C0 temp_1_0
CTOOFX_DEL  ---     0.721      R7C19A.C0 to    R7C19A.OFX0 DE/SLICE_596
ROUTE         1     0.000    R7C19A.OFX0 to     R7C19A.FXB n20504
FXTOOFX_DE  ---     0.241     R7C19A.FXB to    R7C19A.OFX1 DE/SLICE_596
ROUTE         1     0.626    R7C19A.OFX1 to      R7C19C.D0 DT/n19966
CTOF_DEL    ---     0.495      R7C19C.D0 to      R7C19C.F0 SLICE_640
ROUTE         1     0.964      R7C19C.F0 to      R7C18B.A0 DT/n20240
CTOF_DEL    ---     0.495      R7C18B.A0 to      R7C18B.F0 SLICE_628
ROUTE         1     1.004      R7C18B.F0 to      R7C18D.B0 DT/n20241
CTOOFX_DEL  ---     0.721      R7C18D.B0 to    R7C18D.OFX0 DT/i8538/SLICE_614
ROUTE         1     0.744    R7C18D.OFX0 to      R6C18B.C0 DT/n20243
CTOOFX_DEL  ---     0.721      R6C18B.C0 to    R6C18B.OFX0 DT/i127/SLICE_603
ROUTE         1     1.793    R6C18B.OFX0 to     R14C21B.C1 DT/n138_adj_3547
CTOF_DEL    ---     0.495     R14C21B.C1 to     R14C21B.F1 DT/SLICE_727
ROUTE         1     0.315     R14C21B.F1 to     R14C21C.D1 DT/n134_adj_3548
CTOF_DEL    ---     0.495     R14C21C.D1 to     R14C21C.F1 DT/SLICE_636
ROUTE         1     0.623     R14C21C.F1 to     R13C21A.D1 DT/n19836
CTOOFX_DEL  ---     0.721     R13C21A.D1 to   R13C21A.OFX0 DT/i8345/SLICE_600
ROUTE         1     0.626   R13C21A.OFX0 to     R13C21B.D0 DT/n19981
CTOF_DEL    ---     0.495     R13C21B.D0 to     R13C21B.F0 DT/SLICE_515
ROUTE         1     0.000     R13C21B.F0 to    R13C21B.DI0 DT/din_N_3179 (to clk_c)
                  --------
                   13.543   (44.7% logic, 55.3% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to DE/SLICE_579:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     2.336     R10C14A.Q1 to      R12C2A.D0 mode_1
CTOF_DEL    ---     0.495      R12C2A.D0 to      R12C2A.F0 DE/SLICE_720
ROUTE        20     3.339      R12C2A.F0 to     R7C18C.CLK DE/temp_4__2__N_2772
                  --------
                   10.798   (19.3% logic, 80.7% route), 3 logic levels.

      Destination Clock Path clk to DT/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R13C21B.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 20.037ns (weighted slack = -1528.233ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DE/temp_1__4__I_48_i3  (from DE/temp_4__2__N_2772 +)
   Destination:    FF         Data in        DT/din_62  (to clk_c +)

   Delay:              13.541ns  (41.2% logic, 58.8% route), 10 logic levels.

 Constraint Details:

     13.541ns physical path delay DE/SLICE_581 to DT/SLICE_515 exceeds
      (delay constraint based on source clock period of 8.850ns and destination clock period of 22.271ns)
      0.292ns delay constraint less
      6.622ns skew and
      0.166ns DIN_SET requirement (totaling -6.496ns) by 20.037ns

 Physical Path Details:

      Data path DE/SLICE_581 to DT/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C18A.CLK to      R7C18A.Q0 DE/SLICE_581 (from DE/temp_4__2__N_2772)
ROUTE        10     1.451      R7C18A.Q0 to      R7C19C.A1 temp_1_2
CTOF_DEL    ---     0.495      R7C19C.A1 to      R7C19C.F1 SLICE_640
ROUTE         1     0.436      R7C19C.F1 to      R7C19C.C0 n15_adj_3553
CTOF_DEL    ---     0.495      R7C19C.C0 to      R7C19C.F0 SLICE_640
ROUTE         1     0.964      R7C19C.F0 to      R7C18B.A0 DT/n20240
CTOF_DEL    ---     0.495      R7C18B.A0 to      R7C18B.F0 SLICE_628
ROUTE         1     1.004      R7C18B.F0 to      R7C18D.B0 DT/n20241
CTOOFX_DEL  ---     0.721      R7C18D.B0 to    R7C18D.OFX0 DT/i8538/SLICE_614
ROUTE         1     0.744    R7C18D.OFX0 to      R6C18B.C0 DT/n20243
CTOOFX_DEL  ---     0.721      R6C18B.C0 to    R6C18B.OFX0 DT/i127/SLICE_603
ROUTE         1     1.793    R6C18B.OFX0 to     R14C21B.C1 DT/n138_adj_3547
CTOF_DEL    ---     0.495     R14C21B.C1 to     R14C21B.F1 DT/SLICE_727
ROUTE         1     0.315     R14C21B.F1 to     R14C21C.D1 DT/n134_adj_3548
CTOF_DEL    ---     0.495     R14C21C.D1 to     R14C21C.F1 DT/SLICE_636
ROUTE         1     0.623     R14C21C.F1 to     R13C21A.D1 DT/n19836
CTOOFX_DEL  ---     0.721     R13C21A.D1 to   R13C21A.OFX0 DT/i8345/SLICE_600
ROUTE         1     0.626   R13C21A.OFX0 to     R13C21B.D0 DT/n19981
CTOF_DEL    ---     0.495     R13C21B.D0 to     R13C21B.F0 DT/SLICE_515
ROUTE         1     0.000     R13C21B.F0 to    R13C21B.DI0 DT/din_N_3179 (to clk_c)
                  --------
                   13.541   (41.2% logic, 58.8% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to DE/SLICE_581:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     2.336     R10C14A.Q1 to      R12C2A.D0 mode_1
CTOF_DEL    ---     0.495      R12C2A.D0 to      R12C2A.F0 DE/SLICE_720
ROUTE        20     3.339      R12C2A.F0 to     R7C18A.CLK DE/temp_4__2__N_2772
                  --------
                   10.798   (19.3% logic, 80.7% route), 3 logic levels.

      Destination Clock Path clk to DT/SLICE_515:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R13C21B.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

Warning:   0.621MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "mode_1" 112.994000 MHz ;
            6 items scored, 2 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.437ns (weighted slack = -0.936ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MC/tmpmpde_i0_i1  (from clk_c +)
   Destination:    FF         Data in        DE/temp_4__31__I_31_i1  (to mode_1 -)

   Delay:               6.304ns  (15.0% logic, 85.0% route), 2 logic levels.

 Constraint Details:

      6.304ns physical path delay SLICE_519 to DE/SLICE_594 exceeds
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
      4.133ns delay constraint less
     -2.467ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.867ns) by 0.437ns

 Physical Path Details:

      Data path SLICE_519 to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q1 SLICE_519 (from clk_c)
ROUTE        33     2.336     R10C14A.Q1 to      R12C2A.D1 mode_1
CTOF_DEL    ---     0.495      R12C2A.D1 to      R12C2A.F1 DE/SLICE_720
ROUTE         2     3.021      R12C2A.F1 to    R13C22A.LSR DE/temp_4__31__N_2727 (to mode_1)
                  --------
                    6.304   (15.0% logic, 85.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     2.015     R10C14A.Q1 to    R13C22A.CLK mode_1
                  --------
                    6.643   (23.8% logic, 76.2% route), 2 logic levels.


Error: The following path exceeds requirements by 0.037ns (weighted slack = -0.079ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MC/tmpmpde_i0_i0  (from clk_c +)
   Destination:    FF         Data in        DE/temp_4__31__I_31_i1  (to mode_1 -)

   Delay:               5.904ns  (16.0% logic, 84.0% route), 2 logic levels.

 Constraint Details:

      5.904ns physical path delay SLICE_519 to DE/SLICE_594 exceeds
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
      4.133ns delay constraint less
     -2.467ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.867ns) by 0.037ns

 Physical Path Details:

      Data path SLICE_519 to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q0 SLICE_519 (from clk_c)
ROUTE        33     1.936     R10C14A.Q0 to      R12C2A.C1 mode_0
CTOF_DEL    ---     0.495      R12C2A.C1 to      R12C2A.F1 DE/SLICE_720
ROUTE         2     3.021      R12C2A.F1 to    R13C22A.LSR DE/temp_4__31__N_2727 (to mode_1)
                  --------
                    5.904   (16.0% logic, 84.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     2.015     R10C14A.Q1 to    R13C22A.CLK mode_1
                  --------
                    6.643   (23.8% logic, 76.2% route), 2 logic levels.


Passed: The following path meets requirements by 2.945ns (weighted slack = 6.306ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MC/tmpmpde_i0_i0  (from clk_c +)
   Destination:    FF         Data in        DE/temp_4__31__I_31_i1  (to mode_1 -)

   Delay:               3.489ns  (27.1% logic, 72.9% route), 2 logic levels.

 Constraint Details:

      3.489ns physical path delay SLICE_519 to DE/SLICE_594 meets
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
      4.133ns delay constraint less
     -2.467ns skew and
      0.166ns DIN_SET requirement (totaling 6.434ns) by 2.945ns

 Physical Path Details:

      Data path SLICE_519 to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q0 SLICE_519 (from clk_c)
ROUTE        33     2.542     R10C14A.Q0 to     R13C22A.A0 mode_0
CTOF_DEL    ---     0.495     R13C22A.A0 to     R13C22A.F0 DE/SLICE_594
ROUTE         1     0.000     R13C22A.F0 to    R13C22A.DI0 DE/temp_4__31__N_2726 (to mode_1)
                  --------
                    3.489   (27.1% logic, 72.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     2.015     R10C14A.Q1 to    R13C22A.CLK mode_1
                  --------
                    6.643   (23.8% logic, 76.2% route), 2 logic levels.


Passed: The following path meets requirements by 3.078ns (weighted slack = 6.591ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MC/tmpmpde_i0_i1  (from clk_c +)
   Destination:    FF         Data in        DE/temp_4__31__I_31_i1  (to mode_1 -)

   Delay:               3.356ns  (28.2% logic, 71.8% route), 2 logic levels.

 Constraint Details:

      3.356ns physical path delay SLICE_519 to DE/SLICE_594 meets
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
      4.133ns delay constraint less
     -2.467ns skew and
      0.166ns DIN_SET requirement (totaling 6.434ns) by 3.078ns

 Physical Path Details:

      Data path SLICE_519 to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q1 SLICE_519 (from clk_c)
ROUTE        33     2.409     R10C14A.Q1 to     R13C22A.B0 mode_1
CTOF_DEL    ---     0.495     R13C22A.B0 to     R13C22A.F0 DE/SLICE_594
ROUTE         1     0.000     R13C22A.F0 to    R13C22A.DI0 DE/temp_4__31__N_2726 (to mode_1)
                  --------
                    3.356   (28.2% logic, 71.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     2.015     R10C14A.Q1 to    R13C22A.CLK mode_1
                  --------
                    6.643   (23.8% logic, 76.2% route), 2 logic levels.


Passed: The following path meets requirements by 3.283ns (weighted slack = 7.030ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CF/DataF_4___i4  (from clk_c +)
   Destination:    FF         Data in        DE/temp_4__31__I_31_i1  (to mode_1 -)

   Delay:               3.151ns  (30.1% logic, 69.9% route), 2 logic levels.

 Constraint Details:

      3.151ns physical path delay SLICE_573 to DE/SLICE_594 meets
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
      4.133ns delay constraint less
     -2.467ns skew and
      0.166ns DIN_SET requirement (totaling 6.434ns) by 3.283ns

 Physical Path Details:

      Data path SLICE_573 to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R18C17A.CLK to     R18C17A.Q1 SLICE_573 (from clk_c)
ROUTE         1     2.204     R18C17A.Q1 to     R13C22A.C0 tempF_4_3
CTOF_DEL    ---     0.495     R13C22A.C0 to     R13C22A.F0 DE/SLICE_594
ROUTE         1     0.000     R13C22A.F0 to    R13C22A.DI0 DE/temp_4__31__N_2726 (to mode_1)
                  --------
                    3.151   (30.1% logic, 69.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_573:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R18C17A.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     2.015     R10C14A.Q1 to    R13C22A.CLK mode_1
                  --------
                    6.643   (23.8% logic, 76.2% route), 2 logic levels.


Passed: The following path meets requirements by 3.911ns (weighted slack = 8.375ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CC/DataOut_4__rep_5__i3  (from clk_c +)
   Destination:    FF         Data in        DE/temp_4__31__I_31_i1  (to mode_1 -)

   Delay:               2.523ns  (37.5% logic, 62.5% route), 2 logic levels.

 Constraint Details:

      2.523ns physical path delay CC/SLICE_381 to DE/SLICE_594 meets
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
      4.133ns delay constraint less
     -2.467ns skew and
      0.166ns DIN_SET requirement (totaling 6.434ns) by 3.911ns

 Physical Path Details:

      Data path CC/SLICE_381 to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C16C.CLK to     R14C16C.Q0 CC/SLICE_381 (from clk_c)
ROUTE         9     1.576     R14C16C.Q0 to     R13C22A.D0 n6558
CTOF_DEL    ---     0.495     R13C22A.D0 to     R13C22A.F0 DE/SLICE_594
ROUTE         1     0.000     R13C22A.F0 to    R13C22A.DI0 DE/temp_4__31__N_2726 (to mode_1)
                  --------
                    2.523   (37.5% logic, 62.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CC/SLICE_381:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R14C16C.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     2.015     R10C14A.Q1 to    R13C22A.CLK mode_1
                  --------
                    6.643   (23.8% logic, 76.2% route), 2 logic levels.

Warning: 102.208MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "DE/temp_4__2__N_2772" 112.994000 MHz ;
            709 items scored, 135 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.377ns (weighted slack = -7.496ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CC/DataOut_1__rep_1__i2  (from clk_c +)
   Destination:    FF         Data in        DE/temp_3__4__I_0_2808_i3  (to DE/temp_4__2__N_2772 +)

   Delay:              13.420ns  (38.2% logic, 61.8% route), 10 logic levels.

 Constraint Details:

     13.420ns physical path delay CC/SLICE_356 to DE/SLICE_590 exceeds
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
      3.987ns delay constraint less
     -6.222ns skew and
      0.166ns DIN_SET requirement (totaling 10.043ns) by 3.377ns

 Physical Path Details:

      Data path CC/SLICE_356 to DE/SLICE_590:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C20A.CLK to     R10C20A.Q0 CC/SLICE_356 (from clk_c)
ROUTE         6     1.325     R10C20A.Q0 to     R10C18A.A1 n6293
CTOF_DEL    ---     0.495     R10C18A.A1 to     R10C18A.F1 DE/SLICE_716
ROUTE         3     0.984     R10C18A.F1 to     R10C18B.A1 DE/n20556
CTOF_DEL    ---     0.495     R10C18B.A1 to     R10C18B.F1 DE/SLICE_621
ROUTE         5     1.034     R10C18B.F1 to     R10C19C.B0 DE/n20547
CTOF_DEL    ---     0.495     R10C19C.B0 to     R10C19C.F0 DE/SLICE_654
ROUTE         2     0.445     R10C19C.F0 to     R10C19C.C1 DE/n20534
CTOF_DEL    ---     0.495     R10C19C.C1 to     R10C19C.F1 DE/SLICE_654
ROUTE        10     1.873     R10C19C.F1 to     R12C19C.B0 DE/n20530
CTOF_DEL    ---     0.495     R12C19C.B0 to     R12C19C.F0 DE/SLICE_656
ROUTE         1     0.436     R12C19C.F0 to     R12C19C.C1 DE/n20527
CTOF_DEL    ---     0.495     R12C19C.C1 to     R12C19C.F1 DE/SLICE_656
ROUTE         9     0.718     R12C19C.F1 to     R12C19D.B1 DE/temp_2__4__N_3061
CTOF_DEL    ---     0.495     R12C19D.B1 to     R12C19D.F1 DE/SLICE_653
ROUTE         1     0.436     R12C19D.F1 to     R12C19D.C0 DE/n20523
CTOF_DEL    ---     0.495     R12C19D.C0 to     R12C19D.F0 DE/SLICE_653
ROUTE         3     1.036     R12C19D.F0 to     R13C19A.B0 DE/temp_4_2_N_2768_0
CTOOFX_DEL  ---     0.721     R13C19A.B0 to   R13C19A.OFX0 DE/SLICE_590
ROUTE         1     0.000   R13C19A.OFX0 to    R13C19A.DI0 DE/temp_3__4__N_2779 (to DE/temp_4__2__N_2772)
                  --------
                   13.420   (38.2% logic, 61.8% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CC/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C20A.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_590:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q0 SLICE_519
ROUTE        33     1.936     R10C14A.Q0 to      R12C2A.C0 mode_0
CTOF_DEL    ---     0.495      R12C2A.C0 to      R12C2A.F0 DE/SLICE_720
ROUTE        20     3.339      R12C2A.F0 to    R13C19A.CLK DE/temp_4__2__N_2772
                  --------
                   10.398   (20.0% logic, 80.0% route), 3 logic levels.


Error: The following path exceeds requirements by 3.200ns (weighted slack = -7.103ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CC/DataOut_1__rep_1__i2  (from clk_c +)
   Destination:    FF         Data in        DE/temp_4__2__I_0_i1  (to DE/temp_4__2__N_2772 +)

   Delay:              13.243ns  (37.1% logic, 62.9% route), 10 logic levels.

 Constraint Details:

     13.243ns physical path delay CC/SLICE_356 to DE/SLICE_592 exceeds
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
      3.987ns delay constraint less
     -6.222ns skew and
      0.166ns DIN_SET requirement (totaling 10.043ns) by 3.200ns

 Physical Path Details:

      Data path CC/SLICE_356 to DE/SLICE_592:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C20A.CLK to     R10C20A.Q0 CC/SLICE_356 (from clk_c)
ROUTE         6     1.325     R10C20A.Q0 to     R10C18A.A1 n6293
CTOF_DEL    ---     0.495     R10C18A.A1 to     R10C18A.F1 DE/SLICE_716
ROUTE         3     0.984     R10C18A.F1 to     R10C18B.A1 DE/n20556
CTOF_DEL    ---     0.495     R10C18B.A1 to     R10C18B.F1 DE/SLICE_621
ROUTE         5     1.034     R10C18B.F1 to     R10C19C.B0 DE/n20547
CTOF_DEL    ---     0.495     R10C19C.B0 to     R10C19C.F0 DE/SLICE_654
ROUTE         2     0.445     R10C19C.F0 to     R10C19C.C1 DE/n20534
CTOF_DEL    ---     0.495     R10C19C.C1 to     R10C19C.F1 DE/SLICE_654
ROUTE        10     1.873     R10C19C.F1 to     R12C19C.B0 DE/n20530
CTOF_DEL    ---     0.495     R12C19C.B0 to     R12C19C.F0 DE/SLICE_656
ROUTE         1     0.436     R12C19C.F0 to     R12C19C.C1 DE/n20527
CTOF_DEL    ---     0.495     R12C19C.C1 to     R12C19C.F1 DE/SLICE_656
ROUTE         9     0.718     R12C19C.F1 to     R12C19D.B1 DE/temp_2__4__N_3061
CTOF_DEL    ---     0.495     R12C19D.B1 to     R12C19D.F1 DE/SLICE_653
ROUTE         1     0.436     R12C19D.F1 to     R12C19D.C0 DE/n20523
CTOF_DEL    ---     0.495     R12C19D.C0 to     R12C19D.F0 DE/SLICE_653
ROUTE         3     1.085     R12C19D.F0 to     R13C20C.D0 DE/temp_4_2_N_2768_0
CTOF_DEL    ---     0.495     R13C20C.D0 to     R13C20C.F0 DE/SLICE_592
ROUTE         1     0.000     R13C20C.F0 to    R13C20C.DI0 DE/temp_4__2__N_2769 (to DE/temp_4__2__N_2772)
                  --------
                   13.243   (37.1% logic, 62.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CC/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C20A.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_592:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q0 SLICE_519
ROUTE        33     1.936     R10C14A.Q0 to      R12C2A.C0 mode_0
CTOF_DEL    ---     0.495      R12C2A.C0 to      R12C2A.F0 DE/SLICE_720
ROUTE        20     3.339      R12C2A.F0 to    R13C20C.CLK DE/temp_4__2__N_2772
                  --------
                   10.398   (20.0% logic, 80.0% route), 3 logic levels.


Error: The following path exceeds requirements by 3.120ns (weighted slack = -6.926ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CC/DataOut_1__rep_1__i2  (from clk_c +)
   Destination:    FF         Data in        DE/temp_3__4__I_0_2808_i2  (to DE/temp_4__2__N_2772 +)

   Delay:              13.163ns  (39.0% logic, 61.0% route), 10 logic levels.

 Constraint Details:

     13.163ns physical path delay CC/SLICE_356 to DE/SLICE_589 exceeds
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
      3.987ns delay constraint less
     -6.222ns skew and
      0.166ns DIN_SET requirement (totaling 10.043ns) by 3.120ns

 Physical Path Details:

      Data path CC/SLICE_356 to DE/SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C20A.CLK to     R10C20A.Q0 CC/SLICE_356 (from clk_c)
ROUTE         6     1.325     R10C20A.Q0 to     R10C18A.A1 n6293
CTOF_DEL    ---     0.495     R10C18A.A1 to     R10C18A.F1 DE/SLICE_716
ROUTE         3     0.984     R10C18A.F1 to     R10C18B.A1 DE/n20556
CTOF_DEL    ---     0.495     R10C18B.A1 to     R10C18B.F1 DE/SLICE_621
ROUTE         5     1.034     R10C18B.F1 to     R10C19C.B0 DE/n20547
CTOF_DEL    ---     0.495     R10C19C.B0 to     R10C19C.F0 DE/SLICE_654
ROUTE         2     0.445     R10C19C.F0 to     R10C19C.C1 DE/n20534
CTOF_DEL    ---     0.495     R10C19C.C1 to     R10C19C.F1 DE/SLICE_654
ROUTE        10     1.873     R10C19C.F1 to     R12C19C.B0 DE/n20530
CTOF_DEL    ---     0.495     R12C19C.B0 to     R12C19C.F0 DE/SLICE_656
ROUTE         1     0.436     R12C19C.F0 to     R12C19C.C1 DE/n20527
CTOF_DEL    ---     0.495     R12C19C.C1 to     R12C19C.F1 DE/SLICE_656
ROUTE         9     0.718     R12C19C.F1 to     R12C19D.B1 DE/temp_2__4__N_3061
CTOF_DEL    ---     0.495     R12C19D.B1 to     R12C19D.F1 DE/SLICE_653
ROUTE         1     0.436     R12C19D.F1 to     R12C19D.C0 DE/n20523
CTOF_DEL    ---     0.495     R12C19D.C0 to     R12C19D.F0 DE/SLICE_653
ROUTE         3     0.779     R12C19D.F0 to     R13C19D.C0 DE/temp_4_2_N_2768_0
CTOOFX_DEL  ---     0.721     R13C19D.C0 to   R13C19D.OFX0 DE/SLICE_589
ROUTE         1     0.000   R13C19D.OFX0 to    R13C19D.DI0 DE/temp_3__4__N_2782 (to DE/temp_4__2__N_2772)
                  --------
                   13.163   (39.0% logic, 61.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CC/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C20A.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q0 SLICE_519
ROUTE        33     1.936     R10C14A.Q0 to      R12C2A.C0 mode_0
CTOF_DEL    ---     0.495      R12C2A.C0 to      R12C2A.F0 DE/SLICE_720
ROUTE        20     3.339      R12C2A.F0 to    R13C19D.CLK DE/temp_4__2__N_2772
                  --------
                   10.398   (20.0% logic, 80.0% route), 3 logic levels.


Error: The following path exceeds requirements by 3.100ns (weighted slack = -6.881ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CC/DataOut_1__rep_1__i1  (from clk_c +)
   Destination:    FF         Data in        DE/temp_3__4__I_0_2808_i3  (to DE/temp_4__2__N_2772 +)

   Delay:              13.143ns  (39.1% logic, 60.9% route), 10 logic levels.

 Constraint Details:

     13.143ns physical path delay CC/SLICE_696 to DE/SLICE_590 exceeds
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
      3.987ns delay constraint less
     -6.222ns skew and
      0.166ns DIN_SET requirement (totaling 10.043ns) by 3.100ns

 Physical Path Details:

      Data path CC/SLICE_696 to DE/SLICE_590:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C17D.CLK to     R10C17D.Q1 CC/SLICE_696 (from clk_c)
ROUTE         7     1.048     R10C17D.Q1 to     R10C18A.B1 n6294
CTOF_DEL    ---     0.495     R10C18A.B1 to     R10C18A.F1 DE/SLICE_716
ROUTE         3     0.984     R10C18A.F1 to     R10C18B.A1 DE/n20556
CTOF_DEL    ---     0.495     R10C18B.A1 to     R10C18B.F1 DE/SLICE_621
ROUTE         5     1.034     R10C18B.F1 to     R10C19C.B0 DE/n20547
CTOF_DEL    ---     0.495     R10C19C.B0 to     R10C19C.F0 DE/SLICE_654
ROUTE         2     0.445     R10C19C.F0 to     R10C19C.C1 DE/n20534
CTOF_DEL    ---     0.495     R10C19C.C1 to     R10C19C.F1 DE/SLICE_654
ROUTE        10     1.873     R10C19C.F1 to     R12C19C.B0 DE/n20530
CTOF_DEL    ---     0.495     R12C19C.B0 to     R12C19C.F0 DE/SLICE_656
ROUTE         1     0.436     R12C19C.F0 to     R12C19C.C1 DE/n20527
CTOF_DEL    ---     0.495     R12C19C.C1 to     R12C19C.F1 DE/SLICE_656
ROUTE         9     0.718     R12C19C.F1 to     R12C19D.B1 DE/temp_2__4__N_3061
CTOF_DEL    ---     0.495     R12C19D.B1 to     R12C19D.F1 DE/SLICE_653
ROUTE         1     0.436     R12C19D.F1 to     R12C19D.C0 DE/n20523
CTOF_DEL    ---     0.495     R12C19D.C0 to     R12C19D.F0 DE/SLICE_653
ROUTE         3     1.036     R12C19D.F0 to     R13C19A.B0 DE/temp_4_2_N_2768_0
CTOOFX_DEL  ---     0.721     R13C19A.B0 to   R13C19A.OFX0 DE/SLICE_590
ROUTE         1     0.000   R13C19A.OFX0 to    R13C19A.DI0 DE/temp_3__4__N_2779 (to DE/temp_4__2__N_2772)
                  --------
                   13.143   (39.1% logic, 60.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CC/SLICE_696:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C17D.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_590:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q0 SLICE_519
ROUTE        33     1.936     R10C14A.Q0 to      R12C2A.C0 mode_0
CTOF_DEL    ---     0.495      R12C2A.C0 to      R12C2A.F0 DE/SLICE_720
ROUTE        20     3.339      R12C2A.F0 to    R13C19A.CLK DE/temp_4__2__N_2772
                  --------
                   10.398   (20.0% logic, 80.0% route), 3 logic levels.


Error: The following path exceeds requirements by 2.923ns (weighted slack = -6.488ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CC/DataOut_1__rep_1__i1  (from clk_c +)
   Destination:    FF         Data in        DE/temp_4__2__I_0_i1  (to DE/temp_4__2__N_2772 +)

   Delay:              12.966ns  (37.8% logic, 62.2% route), 10 logic levels.

 Constraint Details:

     12.966ns physical path delay CC/SLICE_696 to DE/SLICE_592 exceeds
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
      3.987ns delay constraint less
     -6.222ns skew and
      0.166ns DIN_SET requirement (totaling 10.043ns) by 2.923ns

 Physical Path Details:

      Data path CC/SLICE_696 to DE/SLICE_592:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C17D.CLK to     R10C17D.Q1 CC/SLICE_696 (from clk_c)
ROUTE         7     1.048     R10C17D.Q1 to     R10C18A.B1 n6294
CTOF_DEL    ---     0.495     R10C18A.B1 to     R10C18A.F1 DE/SLICE_716
ROUTE         3     0.984     R10C18A.F1 to     R10C18B.A1 DE/n20556
CTOF_DEL    ---     0.495     R10C18B.A1 to     R10C18B.F1 DE/SLICE_621
ROUTE         5     1.034     R10C18B.F1 to     R10C19C.B0 DE/n20547
CTOF_DEL    ---     0.495     R10C19C.B0 to     R10C19C.F0 DE/SLICE_654
ROUTE         2     0.445     R10C19C.F0 to     R10C19C.C1 DE/n20534
CTOF_DEL    ---     0.495     R10C19C.C1 to     R10C19C.F1 DE/SLICE_654
ROUTE        10     1.873     R10C19C.F1 to     R12C19C.B0 DE/n20530
CTOF_DEL    ---     0.495     R12C19C.B0 to     R12C19C.F0 DE/SLICE_656
ROUTE         1     0.436     R12C19C.F0 to     R12C19C.C1 DE/n20527
CTOF_DEL    ---     0.495     R12C19C.C1 to     R12C19C.F1 DE/SLICE_656
ROUTE         9     0.718     R12C19C.F1 to     R12C19D.B1 DE/temp_2__4__N_3061
CTOF_DEL    ---     0.495     R12C19D.B1 to     R12C19D.F1 DE/SLICE_653
ROUTE         1     0.436     R12C19D.F1 to     R12C19D.C0 DE/n20523
CTOF_DEL    ---     0.495     R12C19D.C0 to     R12C19D.F0 DE/SLICE_653
ROUTE         3     1.085     R12C19D.F0 to     R13C20C.D0 DE/temp_4_2_N_2768_0
CTOF_DEL    ---     0.495     R13C20C.D0 to     R13C20C.F0 DE/SLICE_592
ROUTE         1     0.000     R13C20C.F0 to    R13C20C.DI0 DE/temp_4__2__N_2769 (to DE/temp_4__2__N_2772)
                  --------
                   12.966   (37.8% logic, 62.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CC/SLICE_696:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C17D.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_592:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q0 SLICE_519
ROUTE        33     1.936     R10C14A.Q0 to      R12C2A.C0 mode_0
CTOF_DEL    ---     0.495      R12C2A.C0 to      R12C2A.F0 DE/SLICE_720
ROUTE        20     3.339      R12C2A.F0 to    R13C20C.CLK DE/temp_4__2__N_2772
                  --------
                   10.398   (20.0% logic, 80.0% route), 3 logic levels.


Error: The following path exceeds requirements by 2.849ns (weighted slack = -6.324ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CC/DataOut_1__rep_1__i0  (from clk_c +)
   Destination:    FF         Data in        DE/temp_3__4__I_0_2808_i3  (to DE/temp_4__2__N_2772 +)

   Delay:              12.892ns  (39.8% logic, 60.2% route), 10 logic levels.

 Constraint Details:

     12.892ns physical path delay CC/SLICE_696 to DE/SLICE_590 exceeds
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
      3.987ns delay constraint less
     -6.222ns skew and
      0.166ns DIN_SET requirement (totaling 10.043ns) by 2.849ns

 Physical Path Details:

      Data path CC/SLICE_696 to DE/SLICE_590:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C17D.CLK to     R10C17D.Q0 CC/SLICE_696 (from clk_c)
ROUTE         8     0.797     R10C17D.Q0 to     R10C18A.C1 n6295
CTOF_DEL    ---     0.495     R10C18A.C1 to     R10C18A.F1 DE/SLICE_716
ROUTE         3     0.984     R10C18A.F1 to     R10C18B.A1 DE/n20556
CTOF_DEL    ---     0.495     R10C18B.A1 to     R10C18B.F1 DE/SLICE_621
ROUTE         5     1.034     R10C18B.F1 to     R10C19C.B0 DE/n20547
CTOF_DEL    ---     0.495     R10C19C.B0 to     R10C19C.F0 DE/SLICE_654
ROUTE         2     0.445     R10C19C.F0 to     R10C19C.C1 DE/n20534
CTOF_DEL    ---     0.495     R10C19C.C1 to     R10C19C.F1 DE/SLICE_654
ROUTE        10     1.873     R10C19C.F1 to     R12C19C.B0 DE/n20530
CTOF_DEL    ---     0.495     R12C19C.B0 to     R12C19C.F0 DE/SLICE_656
ROUTE         1     0.436     R12C19C.F0 to     R12C19C.C1 DE/n20527
CTOF_DEL    ---     0.495     R12C19C.C1 to     R12C19C.F1 DE/SLICE_656
ROUTE         9     0.718     R12C19C.F1 to     R12C19D.B1 DE/temp_2__4__N_3061
CTOF_DEL    ---     0.495     R12C19D.B1 to     R12C19D.F1 DE/SLICE_653
ROUTE         1     0.436     R12C19D.F1 to     R12C19D.C0 DE/n20523
CTOF_DEL    ---     0.495     R12C19D.C0 to     R12C19D.F0 DE/SLICE_653
ROUTE         3     1.036     R12C19D.F0 to     R13C19A.B0 DE/temp_4_2_N_2768_0
CTOOFX_DEL  ---     0.721     R13C19A.B0 to   R13C19A.OFX0 DE/SLICE_590
ROUTE         1     0.000   R13C19A.OFX0 to    R13C19A.DI0 DE/temp_3__4__N_2779 (to DE/temp_4__2__N_2772)
                  --------
                   12.892   (39.8% logic, 60.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CC/SLICE_696:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C17D.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_590:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q0 SLICE_519
ROUTE        33     1.936     R10C14A.Q0 to      R12C2A.C0 mode_0
CTOF_DEL    ---     0.495      R12C2A.C0 to      R12C2A.F0 DE/SLICE_720
ROUTE        20     3.339      R12C2A.F0 to    R13C19A.CLK DE/temp_4__2__N_2772
                  --------
                   10.398   (20.0% logic, 80.0% route), 3 logic levels.


Error: The following path exceeds requirements by 2.843ns (weighted slack = -6.311ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CC/DataOut_1__rep_1__i1  (from clk_c +)
   Destination:    FF         Data in        DE/temp_3__4__I_0_2808_i2  (to DE/temp_4__2__N_2772 +)

   Delay:              12.886ns  (39.8% logic, 60.2% route), 10 logic levels.

 Constraint Details:

     12.886ns physical path delay CC/SLICE_696 to DE/SLICE_589 exceeds
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
      3.987ns delay constraint less
     -6.222ns skew and
      0.166ns DIN_SET requirement (totaling 10.043ns) by 2.843ns

 Physical Path Details:

      Data path CC/SLICE_696 to DE/SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C17D.CLK to     R10C17D.Q1 CC/SLICE_696 (from clk_c)
ROUTE         7     1.048     R10C17D.Q1 to     R10C18A.B1 n6294
CTOF_DEL    ---     0.495     R10C18A.B1 to     R10C18A.F1 DE/SLICE_716
ROUTE         3     0.984     R10C18A.F1 to     R10C18B.A1 DE/n20556
CTOF_DEL    ---     0.495     R10C18B.A1 to     R10C18B.F1 DE/SLICE_621
ROUTE         5     1.034     R10C18B.F1 to     R10C19C.B0 DE/n20547
CTOF_DEL    ---     0.495     R10C19C.B0 to     R10C19C.F0 DE/SLICE_654
ROUTE         2     0.445     R10C19C.F0 to     R10C19C.C1 DE/n20534
CTOF_DEL    ---     0.495     R10C19C.C1 to     R10C19C.F1 DE/SLICE_654
ROUTE        10     1.873     R10C19C.F1 to     R12C19C.B0 DE/n20530
CTOF_DEL    ---     0.495     R12C19C.B0 to     R12C19C.F0 DE/SLICE_656
ROUTE         1     0.436     R12C19C.F0 to     R12C19C.C1 DE/n20527
CTOF_DEL    ---     0.495     R12C19C.C1 to     R12C19C.F1 DE/SLICE_656
ROUTE         9     0.718     R12C19C.F1 to     R12C19D.B1 DE/temp_2__4__N_3061
CTOF_DEL    ---     0.495     R12C19D.B1 to     R12C19D.F1 DE/SLICE_653
ROUTE         1     0.436     R12C19D.F1 to     R12C19D.C0 DE/n20523
CTOF_DEL    ---     0.495     R12C19D.C0 to     R12C19D.F0 DE/SLICE_653
ROUTE         3     0.779     R12C19D.F0 to     R13C19D.C0 DE/temp_4_2_N_2768_0
CTOOFX_DEL  ---     0.721     R13C19D.C0 to   R13C19D.OFX0 DE/SLICE_589
ROUTE         1     0.000   R13C19D.OFX0 to    R13C19D.DI0 DE/temp_3__4__N_2782 (to DE/temp_4__2__N_2772)
                  --------
                   12.886   (39.8% logic, 60.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CC/SLICE_696:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C17D.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q0 SLICE_519
ROUTE        33     1.936     R10C14A.Q0 to      R12C2A.C0 mode_0
CTOF_DEL    ---     0.495      R12C2A.C0 to      R12C2A.F0 DE/SLICE_720
ROUTE        20     3.339      R12C2A.F0 to    R13C19D.CLK DE/temp_4__2__N_2772
                  --------
                   10.398   (20.0% logic, 80.0% route), 3 logic levels.


Error: The following path exceeds requirements by 2.795ns (weighted slack = -6.204ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CC/DataOut_1__rep_1__i0  (from clk_c +)
   Destination:    FF         Data in        DE/temp_3__4__I_0_2808_i3  (to DE/temp_4__2__N_2772 +)

   Delay:              12.838ns  (40.0% logic, 60.0% route), 10 logic levels.

 Constraint Details:

     12.838ns physical path delay CC/SLICE_696 to DE/SLICE_590 exceeds
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
      3.987ns delay constraint less
     -6.222ns skew and
      0.166ns DIN_SET requirement (totaling 10.043ns) by 2.795ns

 Physical Path Details:

      Data path CC/SLICE_696 to DE/SLICE_590:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C17D.CLK to     R10C17D.Q0 CC/SLICE_696 (from clk_c)
ROUTE         8     1.017     R10C17D.Q0 to     R10C18D.A0 n6295
CTOF_DEL    ---     0.495     R10C18D.A0 to     R10C18D.F0 DE/SLICE_739
ROUTE         3     0.710     R10C18D.F0 to     R10C18B.B1 DE/temp_0_4_N_2865_1
CTOF_DEL    ---     0.495     R10C18B.B1 to     R10C18B.F1 DE/SLICE_621
ROUTE         5     1.034     R10C18B.F1 to     R10C19C.B0 DE/n20547
CTOF_DEL    ---     0.495     R10C19C.B0 to     R10C19C.F0 DE/SLICE_654
ROUTE         2     0.445     R10C19C.F0 to     R10C19C.C1 DE/n20534
CTOF_DEL    ---     0.495     R10C19C.C1 to     R10C19C.F1 DE/SLICE_654
ROUTE        10     1.873     R10C19C.F1 to     R12C19C.B0 DE/n20530
CTOF_DEL    ---     0.495     R12C19C.B0 to     R12C19C.F0 DE/SLICE_656
ROUTE         1     0.436     R12C19C.F0 to     R12C19C.C1 DE/n20527
CTOF_DEL    ---     0.495     R12C19C.C1 to     R12C19C.F1 DE/SLICE_656
ROUTE         9     0.718     R12C19C.F1 to     R12C19D.B1 DE/temp_2__4__N_3061
CTOF_DEL    ---     0.495     R12C19D.B1 to     R12C19D.F1 DE/SLICE_653
ROUTE         1     0.436     R12C19D.F1 to     R12C19D.C0 DE/n20523
CTOF_DEL    ---     0.495     R12C19D.C0 to     R12C19D.F0 DE/SLICE_653
ROUTE         3     1.036     R12C19D.F0 to     R13C19A.B0 DE/temp_4_2_N_2768_0
CTOOFX_DEL  ---     0.721     R13C19A.B0 to   R13C19A.OFX0 DE/SLICE_590
ROUTE         1     0.000   R13C19A.OFX0 to    R13C19A.DI0 DE/temp_3__4__N_2779 (to DE/temp_4__2__N_2772)
                  --------
                   12.838   (40.0% logic, 60.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CC/SLICE_696:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C17D.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_590:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q0 SLICE_519
ROUTE        33     1.936     R10C14A.Q0 to      R12C2A.C0 mode_0
CTOF_DEL    ---     0.495      R12C2A.C0 to      R12C2A.F0 DE/SLICE_720
ROUTE        20     3.339      R12C2A.F0 to    R13C19A.CLK DE/temp_4__2__N_2772
                  --------
                   10.398   (20.0% logic, 80.0% route), 3 logic levels.


Error: The following path exceeds requirements by 2.749ns (weighted slack = -6.102ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CC/DataOut_1__rep_1__i2  (from clk_c +)
   Destination:    FF         Data in        DE/temp_3__4__I_0_2808_i3  (to DE/temp_4__2__N_2772 +)

   Delay:              12.792ns  (40.1% logic, 59.9% route), 10 logic levels.

 Constraint Details:

     12.792ns physical path delay CC/SLICE_356 to DE/SLICE_590 exceeds
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
      3.987ns delay constraint less
     -6.222ns skew and
      0.166ns DIN_SET requirement (totaling 10.043ns) by 2.749ns

 Physical Path Details:

      Data path CC/SLICE_356 to DE/SLICE_590:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C20A.CLK to     R10C20A.Q0 CC/SLICE_356 (from clk_c)
ROUTE         6     1.325     R10C20A.Q0 to     R10C18C.A1 n6293
CTOF_DEL    ---     0.495     R10C18C.A1 to     R10C18C.F1 DE/SLICE_655
ROUTE         8     0.356     R10C18C.F1 to     R10C18B.D1 DE/n20557
CTOF_DEL    ---     0.495     R10C18B.D1 to     R10C18B.F1 DE/SLICE_621
ROUTE         5     1.034     R10C18B.F1 to     R10C19C.B0 DE/n20547
CTOF_DEL    ---     0.495     R10C19C.B0 to     R10C19C.F0 DE/SLICE_654
ROUTE         2     0.445     R10C19C.F0 to     R10C19C.C1 DE/n20534
CTOF_DEL    ---     0.495     R10C19C.C1 to     R10C19C.F1 DE/SLICE_654
ROUTE        10     1.873     R10C19C.F1 to     R12C19C.B0 DE/n20530
CTOF_DEL    ---     0.495     R12C19C.B0 to     R12C19C.F0 DE/SLICE_656
ROUTE         1     0.436     R12C19C.F0 to     R12C19C.C1 DE/n20527
CTOF_DEL    ---     0.495     R12C19C.C1 to     R12C19C.F1 DE/SLICE_656
ROUTE         9     0.718     R12C19C.F1 to     R12C19D.B1 DE/temp_2__4__N_3061
CTOF_DEL    ---     0.495     R12C19D.B1 to     R12C19D.F1 DE/SLICE_653
ROUTE         1     0.436     R12C19D.F1 to     R12C19D.C0 DE/n20523
CTOF_DEL    ---     0.495     R12C19D.C0 to     R12C19D.F0 DE/SLICE_653
ROUTE         3     1.036     R12C19D.F0 to     R13C19A.B0 DE/temp_4_2_N_2768_0
CTOOFX_DEL  ---     0.721     R13C19A.B0 to   R13C19A.OFX0 DE/SLICE_590
ROUTE         1     0.000   R13C19A.OFX0 to    R13C19A.DI0 DE/temp_3__4__N_2779 (to DE/temp_4__2__N_2772)
                  --------
                   12.792   (40.1% logic, 59.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CC/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C20A.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_590:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q0 SLICE_519
ROUTE        33     1.936     R10C14A.Q0 to      R12C2A.C0 mode_0
CTOF_DEL    ---     0.495      R12C2A.C0 to      R12C2A.F0 DE/SLICE_720
ROUTE        20     3.339      R12C2A.F0 to    R13C19A.CLK DE/temp_4__2__N_2772
                  --------
                   10.398   (20.0% logic, 80.0% route), 3 logic levels.


Error: The following path exceeds requirements by 2.672ns (weighted slack = -5.931ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CC/DataOut_1__rep_1__i0  (from clk_c +)
   Destination:    FF         Data in        DE/temp_4__2__I_0_i1  (to DE/temp_4__2__N_2772 +)

   Delay:              12.715ns  (38.6% logic, 61.4% route), 10 logic levels.

 Constraint Details:

     12.715ns physical path delay CC/SLICE_696 to DE/SLICE_592 exceeds
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
      3.987ns delay constraint less
     -6.222ns skew and
      0.166ns DIN_SET requirement (totaling 10.043ns) by 2.672ns

 Physical Path Details:

      Data path CC/SLICE_696 to DE/SLICE_592:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C17D.CLK to     R10C17D.Q0 CC/SLICE_696 (from clk_c)
ROUTE         8     0.797     R10C17D.Q0 to     R10C18A.C1 n6295
CTOF_DEL    ---     0.495     R10C18A.C1 to     R10C18A.F1 DE/SLICE_716
ROUTE         3     0.984     R10C18A.F1 to     R10C18B.A1 DE/n20556
CTOF_DEL    ---     0.495     R10C18B.A1 to     R10C18B.F1 DE/SLICE_621
ROUTE         5     1.034     R10C18B.F1 to     R10C19C.B0 DE/n20547
CTOF_DEL    ---     0.495     R10C19C.B0 to     R10C19C.F0 DE/SLICE_654
ROUTE         2     0.445     R10C19C.F0 to     R10C19C.C1 DE/n20534
CTOF_DEL    ---     0.495     R10C19C.C1 to     R10C19C.F1 DE/SLICE_654
ROUTE        10     1.873     R10C19C.F1 to     R12C19C.B0 DE/n20530
CTOF_DEL    ---     0.495     R12C19C.B0 to     R12C19C.F0 DE/SLICE_656
ROUTE         1     0.436     R12C19C.F0 to     R12C19C.C1 DE/n20527
CTOF_DEL    ---     0.495     R12C19C.C1 to     R12C19C.F1 DE/SLICE_656
ROUTE         9     0.718     R12C19C.F1 to     R12C19D.B1 DE/temp_2__4__N_3061
CTOF_DEL    ---     0.495     R12C19D.B1 to     R12C19D.F1 DE/SLICE_653
ROUTE         1     0.436     R12C19D.F1 to     R12C19D.C0 DE/n20523
CTOF_DEL    ---     0.495     R12C19D.C0 to     R12C19D.F0 DE/SLICE_653
ROUTE         3     1.085     R12C19D.F0 to     R13C20C.D0 DE/temp_4_2_N_2768_0
CTOF_DEL    ---     0.495     R13C20C.D0 to     R13C20C.F0 DE/SLICE_592
ROUTE         1     0.000     R13C20C.F0 to    R13C20C.DI0 DE/temp_4__2__N_2769 (to DE/temp_4__2__N_2772)
                  --------
                   12.715   (38.6% logic, 61.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CC/SLICE_696:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C17D.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_592:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE       277     3.044       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.452    R10C14A.CLK to     R10C14A.Q0 SLICE_519
ROUTE        33     1.936     R10C14A.Q0 to      R12C2A.C0 mode_0
CTOF_DEL    ---     0.495      R12C2A.C0 to      R12C2A.F0 DE/SLICE_720
ROUTE        20     3.339      R12C2A.F0 to    R13C20C.CLK DE/temp_4__2__N_2772
                  --------
                   10.398   (20.0% logic, 80.0% route), 3 logic levels.

Warning:  61.170MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "CB/overflow" 131.458000 MHz ;
            2509 items scored, 1314 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.826ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CB/us_cnt_1601__i9  (from CB/overflow +)
   Destination:    FF         Data in        CB/num_1599__i4  (to CB/overflow +)

   Delay:              12.159ns  (36.3% logic, 63.7% route), 9 logic levels.

 Constraint Details:

     12.159ns physical path delay CB/SLICE_401 to CB/SLICE_391 exceeds
      7.607ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 7.333ns) by 4.826ns

 Physical Path Details:

      Data path CB/SLICE_401 to CB/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C14A.CLK to      R7C14A.Q0 CB/SLICE_401 (from CB/overflow)
ROUTE         6     1.413      R7C14A.Q0 to      R7C13A.D1 CB/us_cnt_9
CTOF_DEL    ---     0.495      R7C13A.D1 to      R7C13A.F1 CB/SLICE_730
ROUTE         1     0.766      R7C13A.F1 to      R7C15D.C1 CB/n4_adj_3518
CTOF_DEL    ---     0.495      R7C15D.C1 to      R7C15D.F1 CB/SLICE_677
ROUTE         3     0.453      R7C15D.F1 to      R7C15D.C0 CB/n26_adj_3512
CTOF_DEL    ---     0.495      R7C15D.C0 to      R7C15D.F0 CB/SLICE_677
ROUTE         2     1.013      R7C15D.F0 to      R7C15A.B1 CB/n20548
CTOF_DEL    ---     0.495      R7C15A.B1 to      R7C15A.F1 CB/SLICE_684
ROUTE         5     0.710      R7C15A.F1 to      R7C15A.B0 CB/n21
CTOF_DEL    ---     0.495      R7C15A.B0 to      R7C15A.F0 CB/SLICE_684
ROUTE         1     0.693      R7C15A.F0 to      R7C14C.B1 CB/n12
CTOF_DEL    ---     0.495      R7C14C.B1 to      R7C14C.F1 CB/SLICE_682
ROUTE         2     0.995      R7C14C.F1 to      R7C13C.A0 CB/n2083
CTOF_DEL    ---     0.495      R7C13C.A0 to      R7C13C.F0 CB/SLICE_683
ROUTE         1     0.626      R7C13C.F0 to      R7C13C.D1 CB/n19902
CTOF_DEL    ---     0.495      R7C13C.D1 to      R7C13C.F1 CB/SLICE_683
ROUTE         3     1.078      R7C13C.F1 to     R7C12B.LSR CB/n15867 (to CB/overflow)
                  --------
                   12.159   (36.3% logic, 63.7% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_392 to CB/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     2.949      R2C16A.Q0 to     R7C14A.CLK CB/overflow
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_392 to CB/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     2.949      R2C16A.Q0 to     R7C12B.CLK CB/overflow
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.796ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CB/us_cnt_1601__i9  (from CB/overflow +)
   Destination:    FF         Data in        CB/num_1599__i4  (to CB/overflow +)

   Delay:              12.129ns  (36.4% logic, 63.6% route), 9 logic levels.

 Constraint Details:

     12.129ns physical path delay CB/SLICE_401 to CB/SLICE_391 exceeds
      7.607ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 7.333ns) by 4.796ns

 Physical Path Details:

      Data path CB/SLICE_401 to CB/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C14A.CLK to      R7C14A.Q0 CB/SLICE_401 (from CB/overflow)
ROUTE         6     1.413      R7C14A.Q0 to      R7C13A.D1 CB/us_cnt_9
CTOF_DEL    ---     0.495      R7C13A.D1 to      R7C13A.F1 CB/SLICE_730
ROUTE         1     0.766      R7C13A.F1 to      R7C15D.C1 CB/n4_adj_3518
CTOF_DEL    ---     0.495      R7C15D.C1 to      R7C15D.F1 CB/SLICE_677
ROUTE         3     0.453      R7C15D.F1 to      R7C15D.C0 CB/n26_adj_3512
CTOF_DEL    ---     0.495      R7C15D.C0 to      R7C15D.F0 CB/SLICE_677
ROUTE         2     1.013      R7C15D.F0 to      R7C15A.B1 CB/n20548
CTOF_DEL    ---     0.495      R7C15A.B1 to      R7C15A.F1 CB/SLICE_684
ROUTE         5     0.790      R7C15A.F1 to      R9C15A.C1 CB/n21
CTOF_DEL    ---     0.495      R9C15A.C1 to      R9C15A.F1 CB/SLICE_686
ROUTE         3     0.782      R9C15A.F1 to      R9C13B.C1 CB/n20532
CTOF_DEL    ---     0.495      R9C13B.C1 to      R9C13B.F1 CB/SLICE_669
ROUTE         1     0.436      R9C13B.F1 to      R9C13A.C1 CB/n20531
CTOF_DEL    ---     0.495      R9C13A.C1 to      R9C13A.F1 CB/SLICE_724
ROUTE         1     0.986      R9C13A.F1 to      R7C13C.A1 CB/n29_adj_3515
CTOF_DEL    ---     0.495      R7C13C.A1 to      R7C13C.F1 CB/SLICE_683
ROUTE         3     1.078      R7C13C.F1 to     R7C12B.LSR CB/n15867 (to CB/overflow)
                  --------
                   12.129   (36.4% logic, 63.6% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_392 to CB/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     2.949      R2C16A.Q0 to     R7C14A.CLK CB/overflow
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_392 to CB/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     2.949      R2C16A.Q0 to     R7C12B.CLK CB/overflow
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.676ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CB/us_cnt_1601__i9  (from CB/overflow +)
   Destination:    FF         Data in        CB/num_1599__i4  (to CB/overflow +)

   Delay:              12.009ns  (36.7% logic, 63.3% route), 9 logic levels.

 Constraint Details:

     12.009ns physical path delay CB/SLICE_401 to CB/SLICE_391 exceeds
      7.607ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 7.333ns) by 4.676ns

 Physical Path Details:

      Data path CB/SLICE_401 to CB/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C14A.CLK to      R7C14A.Q0 CB/SLICE_401 (from CB/overflow)
ROUTE         6     1.413      R7C14A.Q0 to      R7C13A.D1 CB/us_cnt_9
CTOF_DEL    ---     0.495      R7C13A.D1 to      R7C13A.F1 CB/SLICE_730
ROUTE         1     0.766      R7C13A.F1 to      R7C15D.C1 CB/n4_adj_3518
CTOF_DEL    ---     0.495      R7C15D.C1 to      R7C15D.F1 CB/SLICE_677
ROUTE         3     0.764      R7C15D.F1 to      R7C15B.C0 CB/n26_adj_3512
CTOF_DEL    ---     0.495      R7C15B.C0 to      R7C15B.F0 CB/SLICE_723
ROUTE         2     1.032      R7C15B.F0 to      R9C15C.B0 CB/n20544
CTOF_DEL    ---     0.495      R9C15C.B0 to      R9C15C.F0 CB/SLICE_667
ROUTE         6     0.340      R9C15C.F0 to      R9C15A.D1 CB/n20543
CTOF_DEL    ---     0.495      R9C15A.D1 to      R9C15A.F1 CB/SLICE_686
ROUTE         3     0.782      R9C15A.F1 to      R9C13B.C1 CB/n20532
CTOF_DEL    ---     0.495      R9C13B.C1 to      R9C13B.F1 CB/SLICE_669
ROUTE         1     0.436      R9C13B.F1 to      R9C13A.C1 CB/n20531
CTOF_DEL    ---     0.495      R9C13A.C1 to      R9C13A.F1 CB/SLICE_724
ROUTE         1     0.986      R9C13A.F1 to      R7C13C.A1 CB/n29_adj_3515
CTOF_DEL    ---     0.495      R7C13C.A1 to      R7C13C.F1 CB/SLICE_683
ROUTE         3     1.078      R7C13C.F1 to     R7C12B.LSR CB/n15867 (to CB/overflow)
                  --------
                   12.009   (36.7% logic, 63.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_392 to CB/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     2.949      R2C16A.Q0 to     R7C14A.CLK CB/overflow
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_392 to CB/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     2.949      R2C16A.Q0 to     R7C12B.CLK CB/overflow
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.660ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CB/us_cnt_1601__i9  (from CB/overflow +)
   Destination:    FF         Data in        CB/num_1599__i4  (to CB/overflow +)

   Delay:              11.993ns  (36.8% logic, 63.2% route), 9 logic levels.

 Constraint Details:

     11.993ns physical path delay CB/SLICE_401 to CB/SLICE_391 exceeds
      7.607ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 7.333ns) by 4.660ns

 Physical Path Details:

      Data path CB/SLICE_401 to CB/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C14A.CLK to      R7C14A.Q0 CB/SLICE_401 (from CB/overflow)
ROUTE         6     1.413      R7C14A.Q0 to      R7C13A.D1 CB/us_cnt_9
CTOF_DEL    ---     0.495      R7C13A.D1 to      R7C13A.F1 CB/SLICE_730
ROUTE         1     0.766      R7C13A.F1 to      R7C15D.C1 CB/n4_adj_3518
CTOF_DEL    ---     0.495      R7C15D.C1 to      R7C15D.F1 CB/SLICE_677
ROUTE         3     0.453      R7C15D.F1 to      R7C15D.C0 CB/n26_adj_3512
CTOF_DEL    ---     0.495      R7C15D.C0 to      R7C15D.F0 CB/SLICE_677
ROUTE         2     1.013      R7C15D.F0 to      R7C15A.B1 CB/n20548
CTOF_DEL    ---     0.495      R7C15A.B1 to      R7C15A.F1 CB/SLICE_684
ROUTE         5     0.710      R7C15A.F1 to      R7C15A.B0 CB/n21
CTOF_DEL    ---     0.495      R7C15A.B0 to      R7C15A.F0 CB/SLICE_684
ROUTE         1     0.693      R7C15A.F0 to      R7C14C.B1 CB/n12
CTOF_DEL    ---     0.495      R7C14C.B1 to      R7C14C.F1 CB/SLICE_682
ROUTE         2     0.445      R7C14C.F1 to      R7C14C.C0 CB/n2083
CTOF_DEL    ---     0.495      R7C14C.C0 to      R7C14C.F0 CB/SLICE_682
ROUTE         2     1.010      R7C14C.F0 to      R7C13C.B1 CB/n15374
CTOF_DEL    ---     0.495      R7C13C.B1 to      R7C13C.F1 CB/SLICE_683
ROUTE         3     1.078      R7C13C.F1 to     R7C12B.LSR CB/n15867 (to CB/overflow)
                  --------
                   11.993   (36.8% logic, 63.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_392 to CB/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     2.949      R2C16A.Q0 to     R7C14A.CLK CB/overflow
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_392 to CB/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     2.949      R2C16A.Q0 to     R7C12B.CLK CB/overflow
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.425ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CB/us_cnt_1601__i9  (from CB/overflow +)
   Destination:    FF         Data in        CB/num_1599__i3  (to CB/overflow +)
                   FF                        CB/num_1599__i2

   Delay:              11.758ns  (37.5% logic, 62.5% route), 9 logic levels.

 Constraint Details:

     11.758ns physical path delay CB/SLICE_401 to CB/SLICE_390 exceeds
      7.607ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 7.333ns) by 4.425ns

 Physical Path Details:

      Data path CB/SLICE_401 to CB/SLICE_390:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C14A.CLK to      R7C14A.Q0 CB/SLICE_401 (from CB/overflow)
ROUTE         6     1.413      R7C14A.Q0 to      R7C13A.D1 CB/us_cnt_9
CTOF_DEL    ---     0.495      R7C13A.D1 to      R7C13A.F1 CB/SLICE_730
ROUTE         1     0.766      R7C13A.F1 to      R7C15D.C1 CB/n4_adj_3518
CTOF_DEL    ---     0.495      R7C15D.C1 to      R7C15D.F1 CB/SLICE_677
ROUTE         3     0.453      R7C15D.F1 to      R7C15D.C0 CB/n26_adj_3512
CTOF_DEL    ---     0.495      R7C15D.C0 to      R7C15D.F0 CB/SLICE_677
ROUTE         2     1.013      R7C15D.F0 to      R7C15A.B1 CB/n20548
CTOF_DEL    ---     0.495      R7C15A.B1 to      R7C15A.F1 CB/SLICE_684
ROUTE         5     0.710      R7C15A.F1 to      R7C15A.B0 CB/n21
CTOF_DEL    ---     0.495      R7C15A.B0 to      R7C15A.F0 CB/SLICE_684
ROUTE         1     0.693      R7C15A.F0 to      R7C14C.B1 CB/n12
CTOF_DEL    ---     0.495      R7C14C.B1 to      R7C14C.F1 CB/SLICE_682
ROUTE         2     0.995      R7C14C.F1 to      R7C13C.A0 CB/n2083
CTOF_DEL    ---     0.495      R7C13C.A0 to      R7C13C.F0 CB/SLICE_683
ROUTE         1     0.626      R7C13C.F0 to      R7C13C.D1 CB/n19902
CTOF_DEL    ---     0.495      R7C13C.D1 to      R7C13C.F1 CB/SLICE_683
ROUTE         3     0.677      R7C13C.F1 to     R7C13B.LSR CB/n15867 (to CB/overflow)
                  --------
                   11.758   (37.5% logic, 62.5% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_392 to CB/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     2.949      R2C16A.Q0 to     R7C14A.CLK CB/overflow
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_392 to CB/SLICE_390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     2.949      R2C16A.Q0 to     R7C13B.CLK CB/overflow
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.425ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CB/us_cnt_1601__i9  (from CB/overflow +)
   Destination:    FF         Data in        CB/num_1599__i1  (to CB/overflow +)
                   FF                        CB/num_1599__i0

   Delay:              11.758ns  (37.5% logic, 62.5% route), 9 logic levels.

 Constraint Details:

     11.758ns physical path delay CB/SLICE_401 to CB/SLICE_389 exceeds
      7.607ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 7.333ns) by 4.425ns

 Physical Path Details:

      Data path CB/SLICE_401 to CB/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C14A.CLK to      R7C14A.Q0 CB/SLICE_401 (from CB/overflow)
ROUTE         6     1.413      R7C14A.Q0 to      R7C13A.D1 CB/us_cnt_9
CTOF_DEL    ---     0.495      R7C13A.D1 to      R7C13A.F1 CB/SLICE_730
ROUTE         1     0.766      R7C13A.F1 to      R7C15D.C1 CB/n4_adj_3518
CTOF_DEL    ---     0.495      R7C15D.C1 to      R7C15D.F1 CB/SLICE_677
ROUTE         3     0.453      R7C15D.F1 to      R7C15D.C0 CB/n26_adj_3512
CTOF_DEL    ---     0.495      R7C15D.C0 to      R7C15D.F0 CB/SLICE_677
ROUTE         2     1.013      R7C15D.F0 to      R7C15A.B1 CB/n20548
CTOF_DEL    ---     0.495      R7C15A.B1 to      R7C15A.F1 CB/SLICE_684
ROUTE         5     0.710      R7C15A.F1 to      R7C15A.B0 CB/n21
CTOF_DEL    ---     0.495      R7C15A.B0 to      R7C15A.F0 CB/SLICE_684
ROUTE         1     0.693      R7C15A.F0 to      R7C14C.B1 CB/n12
CTOF_DEL    ---     0.495      R7C14C.B1 to      R7C14C.F1 CB/SLICE_682
ROUTE         2     0.995      R7C14C.F1 to      R7C13C.A0 CB/n2083
CTOF_DEL    ---     0.495      R7C13C.A0 to      R7C13C.F0 CB/SLICE_683
ROUTE         1     0.626      R7C13C.F0 to      R7C13C.D1 CB/n19902
CTOF_DEL    ---     0.495      R7C13C.D1 to      R7C13C.F1 CB/SLICE_683
ROUTE         3     0.677      R7C13C.F1 to     R7C13D.LSR CB/n15867 (to CB/overflow)
                  --------
                   11.758   (37.5% logic, 62.5% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_392 to CB/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     2.949      R2C16A.Q0 to     R7C14A.CLK CB/overflow
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_392 to CB/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     2.949      R2C16A.Q0 to     R7C13D.CLK CB/overflow
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.395ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CB/us_cnt_1601__i9  (from CB/overflow +)
   Destination:    FF         Data in        CB/num_1599__i3  (to CB/overflow +)
                   FF                        CB/num_1599__i2

   Delay:              11.728ns  (37.6% logic, 62.4% route), 9 logic levels.

 Constraint Details:

     11.728ns physical path delay CB/SLICE_401 to CB/SLICE_390 exceeds
      7.607ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 7.333ns) by 4.395ns

 Physical Path Details:

      Data path CB/SLICE_401 to CB/SLICE_390:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C14A.CLK to      R7C14A.Q0 CB/SLICE_401 (from CB/overflow)
ROUTE         6     1.413      R7C14A.Q0 to      R7C13A.D1 CB/us_cnt_9
CTOF_DEL    ---     0.495      R7C13A.D1 to      R7C13A.F1 CB/SLICE_730
ROUTE         1     0.766      R7C13A.F1 to      R7C15D.C1 CB/n4_adj_3518
CTOF_DEL    ---     0.495      R7C15D.C1 to      R7C15D.F1 CB/SLICE_677
ROUTE         3     0.453      R7C15D.F1 to      R7C15D.C0 CB/n26_adj_3512
CTOF_DEL    ---     0.495      R7C15D.C0 to      R7C15D.F0 CB/SLICE_677
ROUTE         2     1.013      R7C15D.F0 to      R7C15A.B1 CB/n20548
CTOF_DEL    ---     0.495      R7C15A.B1 to      R7C15A.F1 CB/SLICE_684
ROUTE         5     0.790      R7C15A.F1 to      R9C15A.C1 CB/n21
CTOF_DEL    ---     0.495      R9C15A.C1 to      R9C15A.F1 CB/SLICE_686
ROUTE         3     0.782      R9C15A.F1 to      R9C13B.C1 CB/n20532
CTOF_DEL    ---     0.495      R9C13B.C1 to      R9C13B.F1 CB/SLICE_669
ROUTE         1     0.436      R9C13B.F1 to      R9C13A.C1 CB/n20531
CTOF_DEL    ---     0.495      R9C13A.C1 to      R9C13A.F1 CB/SLICE_724
ROUTE         1     0.986      R9C13A.F1 to      R7C13C.A1 CB/n29_adj_3515
CTOF_DEL    ---     0.495      R7C13C.A1 to      R7C13C.F1 CB/SLICE_683
ROUTE         3     0.677      R7C13C.F1 to     R7C13B.LSR CB/n15867 (to CB/overflow)
                  --------
                   11.728   (37.6% logic, 62.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_392 to CB/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     2.949      R2C16A.Q0 to     R7C14A.CLK CB/overflow
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_392 to CB/SLICE_390:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     2.949      R2C16A.Q0 to     R7C13B.CLK CB/overflow
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.395ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CB/us_cnt_1601__i9  (from CB/overflow +)
   Destination:    FF         Data in        CB/num_1599__i1  (to CB/overflow +)
                   FF                        CB/num_1599__i0

   Delay:              11.728ns  (37.6% logic, 62.4% route), 9 logic levels.

 Constraint Details:

     11.728ns physical path delay CB/SLICE_401 to CB/SLICE_389 exceeds
      7.607ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 7.333ns) by 4.395ns

 Physical Path Details:

      Data path CB/SLICE_401 to CB/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C14A.CLK to      R7C14A.Q0 CB/SLICE_401 (from CB/overflow)
ROUTE         6     1.413      R7C14A.Q0 to      R7C13A.D1 CB/us_cnt_9
CTOF_DEL    ---     0.495      R7C13A.D1 to      R7C13A.F1 CB/SLICE_730
ROUTE         1     0.766      R7C13A.F1 to      R7C15D.C1 CB/n4_adj_3518
CTOF_DEL    ---     0.495      R7C15D.C1 to      R7C15D.F1 CB/SLICE_677
ROUTE         3     0.453      R7C15D.F1 to      R7C15D.C0 CB/n26_adj_3512
CTOF_DEL    ---     0.495      R7C15D.C0 to      R7C15D.F0 CB/SLICE_677
ROUTE         2     1.013      R7C15D.F0 to      R7C15A.B1 CB/n20548
CTOF_DEL    ---     0.495      R7C15A.B1 to      R7C15A.F1 CB/SLICE_684
ROUTE         5     0.790      R7C15A.F1 to      R9C15A.C1 CB/n21
CTOF_DEL    ---     0.495      R9C15A.C1 to      R9C15A.F1 CB/SLICE_686
ROUTE         3     0.782      R9C15A.F1 to      R9C13B.C1 CB/n20532
CTOF_DEL    ---     0.495      R9C13B.C1 to      R9C13B.F1 CB/SLICE_669
ROUTE         1     0.436      R9C13B.F1 to      R9C13A.C1 CB/n20531
CTOF_DEL    ---     0.495      R9C13A.C1 to      R9C13A.F1 CB/SLICE_724
ROUTE         1     0.986      R9C13A.F1 to      R7C13C.A1 CB/n29_adj_3515
CTOF_DEL    ---     0.495      R7C13C.A1 to      R7C13C.F1 CB/SLICE_683
ROUTE         3     0.677      R7C13C.F1 to     R7C13D.LSR CB/n15867 (to CB/overflow)
                  --------
                   11.728   (37.6% logic, 62.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_392 to CB/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     2.949      R2C16A.Q0 to     R7C14A.CLK CB/overflow
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_392 to CB/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     2.949      R2C16A.Q0 to     R7C13D.CLK CB/overflow
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.372ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CB/us_cnt_1601__i10  (from CB/overflow +)
   Destination:    FF         Data in        CB/num_1599__i4  (to CB/overflow +)

   Delay:              11.705ns  (33.5% logic, 66.5% route), 8 logic levels.

 Constraint Details:

     11.705ns physical path delay CB/SLICE_271 to CB/SLICE_391 exceeds
      7.607ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 7.333ns) by 4.372ns

 Physical Path Details:

      Data path CB/SLICE_271 to CB/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C13B.CLK to      R6C13B.Q1 CB/SLICE_271 (from CB/overflow)
ROUTE         9     2.220      R6C13B.Q1 to      R7C15D.B1 CB/us_cnt_10
CTOF_DEL    ---     0.495      R7C15D.B1 to      R7C15D.F1 CB/SLICE_677
ROUTE         3     0.453      R7C15D.F1 to      R7C15D.C0 CB/n26_adj_3512
CTOF_DEL    ---     0.495      R7C15D.C0 to      R7C15D.F0 CB/SLICE_677
ROUTE         2     1.013      R7C15D.F0 to      R7C15A.B1 CB/n20548
CTOF_DEL    ---     0.495      R7C15A.B1 to      R7C15A.F1 CB/SLICE_684
ROUTE         5     0.710      R7C15A.F1 to      R7C15A.B0 CB/n21
CTOF_DEL    ---     0.495      R7C15A.B0 to      R7C15A.F0 CB/SLICE_684
ROUTE         1     0.693      R7C15A.F0 to      R7C14C.B1 CB/n12
CTOF_DEL    ---     0.495      R7C14C.B1 to      R7C14C.F1 CB/SLICE_682
ROUTE         2     0.995      R7C14C.F1 to      R7C13C.A0 CB/n2083
CTOF_DEL    ---     0.495      R7C13C.A0 to      R7C13C.F0 CB/SLICE_683
ROUTE         1     0.626      R7C13C.F0 to      R7C13C.D1 CB/n19902
CTOF_DEL    ---     0.495      R7C13C.D1 to      R7C13C.F1 CB/SLICE_683
ROUTE         3     1.078      R7C13C.F1 to     R7C12B.LSR CB/n15867 (to CB/overflow)
                  --------
                   11.705   (33.5% logic, 66.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_392 to CB/SLICE_271:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     2.949      R2C16A.Q0 to     R6C13B.CLK CB/overflow
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_392 to CB/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     2.949      R2C16A.Q0 to     R7C12B.CLK CB/overflow
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.342ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CB/us_cnt_1601__i10  (from CB/overflow +)
   Destination:    FF         Data in        CB/num_1599__i4  (to CB/overflow +)

   Delay:              11.675ns  (33.6% logic, 66.4% route), 8 logic levels.

 Constraint Details:

     11.675ns physical path delay CB/SLICE_271 to CB/SLICE_391 exceeds
      7.607ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 7.333ns) by 4.342ns

 Physical Path Details:

      Data path CB/SLICE_271 to CB/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C13B.CLK to      R6C13B.Q1 CB/SLICE_271 (from CB/overflow)
ROUTE         9     2.220      R6C13B.Q1 to      R7C15D.B1 CB/us_cnt_10
CTOF_DEL    ---     0.495      R7C15D.B1 to      R7C15D.F1 CB/SLICE_677
ROUTE         3     0.453      R7C15D.F1 to      R7C15D.C0 CB/n26_adj_3512
CTOF_DEL    ---     0.495      R7C15D.C0 to      R7C15D.F0 CB/SLICE_677
ROUTE         2     1.013      R7C15D.F0 to      R7C15A.B1 CB/n20548
CTOF_DEL    ---     0.495      R7C15A.B1 to      R7C15A.F1 CB/SLICE_684
ROUTE         5     0.790      R7C15A.F1 to      R9C15A.C1 CB/n21
CTOF_DEL    ---     0.495      R9C15A.C1 to      R9C15A.F1 CB/SLICE_686
ROUTE         3     0.782      R9C15A.F1 to      R9C13B.C1 CB/n20532
CTOF_DEL    ---     0.495      R9C13B.C1 to      R9C13B.F1 CB/SLICE_669
ROUTE         1     0.436      R9C13B.F1 to      R9C13A.C1 CB/n20531
CTOF_DEL    ---     0.495      R9C13A.C1 to      R9C13A.F1 CB/SLICE_724
ROUTE         1     0.986      R9C13A.F1 to      R7C13C.A1 CB/n29_adj_3515
CTOF_DEL    ---     0.495      R7C13C.A1 to      R7C13C.F1 CB/SLICE_683
ROUTE         3     1.078      R7C13C.F1 to     R7C12B.LSR CB/n15867 (to CB/overflow)
                  --------
                   11.675   (33.6% logic, 66.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_392 to CB/SLICE_271:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     2.949      R2C16A.Q0 to     R6C13B.CLK CB/overflow
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_392 to CB/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     2.949      R2C16A.Q0 to     R7C12B.CLK CB/overflow
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  80.431MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 44.901000 MHz ;   |   44.901 MHz|    0.621 MHz|   7 *
                                        |             |             |
FREQUENCY NET "mode_1" 112.994000 MHz ; |  112.994 MHz|  102.208 MHz|   2 *
                                        |             |             |
FREQUENCY NET "DE/temp_4__2__N_2772"    |             |             |
112.994000 MHz ;                        |  112.994 MHz|   61.170 MHz|  10 *
                                        |             |             |
FREQUENCY NET "CB/overflow" 131.458000  |             |             |
MHz ;                                   |  131.458 MHz|   80.431 MHz|   9 *
                                        |             |             |
----------------------------------------------------------------------------


4 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
CF/n18434                               |       1|    3900|     70.31%
                                        |        |        |
CF/n2252                                |      17|    3900|     70.31%
                                        |        |        |
CF/clk_c_enable_150                     |      51|    3900|     70.31%
                                        |        |        |
CF/n18433                               |       1|    3458|     62.34%
                                        |        |        |
n270                                    |       1|    3271|     58.97%
                                        |        |        |
CF/n18512                               |       1|    3271|     58.97%
                                        |        |        |
CF/n18532                               |       1|    3252|     58.63%
                                        |        |        |
CF/n18533                               |       1|    3184|     57.40%
                                        |        |        |
CF/n18505                               |       1|    2693|     48.55%
                                        |        |        |
CF/n18457                               |       1|    2523|     45.48%
                                        |        |        |
CF/n18432                               |       1|    2503|     45.12%
                                        |        |        |
CF/n18446                               |       1|    2231|     40.22%
                                        |        |        |
CF/n18447                               |       1|    2231|     40.22%
                                        |        |        |
CF/n18504                               |       1|    2054|     37.03%
                                        |        |        |
CF/n18534                               |       1|    2045|     36.87%
                                        |        |        |
CF/n12315                               |       1|    1996|     35.98%
                                        |        |        |
CF/n18448                               |       1|    1916|     34.54%
                                        |        |        |
CF/n14290                               |       1|    1916|     34.54%
                                        |        |        |
CF/n18431                               |       1|    1855|     33.44%
                                        |        |        |
CF/n18531                               |       1|    1712|     30.86%
                                        |        |        |
CF/n18513                               |       1|    1693|     30.52%
                                        |        |        |
CF/n18458                               |       1|    1632|     29.42%
                                        |        |        |
CF/n18445                               |       1|    1545|     27.85%
                                        |        |        |
CF/n11661                               |       1|    1435|     25.87%
                                        |        |        |
CF/n18535                               |       1|    1397|     25.18%
                                        |        |        |
CF/n11659                               |       1|    1370|     24.70%
                                        |        |        |
CF/n14292                               |       1|    1253|     22.59%
                                        |        |        |
CF/Fahrenheit_25                        |       1|    1139|     20.53%
                                        |        |        |
CF/n18459                               |       1|     978|     17.63%
                                        |        |        |
CF/Fahrenheit_29                        |       1|     955|     17.22%
                                        |        |        |
CF/n14128                               |       1|     938|     16.91%
                                        |        |        |
CF/n18461                               |       1|     938|     16.91%
                                        |        |        |
CF/n18443                               |       1|     731|     13.18%
                                        |        |        |
CF/n14138                               |       1|     731|     13.18%
                                        |        |        |
CF/n18456                               |       1|     731|     13.18%
                                        |        |        |
CF/n14301                               |       1|     731|     13.18%
                                        |        |        |
CF/n18527                               |       1|     731|     13.18%
                                        |        |        |
CF/n18430                               |       1|     716|     12.91%
                                        |        |        |
CF/n14132                               |       1|     686|     12.37%
                                        |        |        |
CF/n18528                               |       1|     663|     11.95%
                                        |        |        |
CF/n14134                               |       1|     654|     11.79%
                                        |        |        |
CF/n18444                               |       1|     653|     11.77%
                                        |        |        |
CF/n14136                               |       1|     653|     11.77%
                                        |        |        |
CF/n18429                               |       1|     648|     11.68%
                                        |        |        |
CF/Fahrenheit_27                        |       1|     648|     11.68%
                                        |        |        |
CF/n18509                               |       1|     646|     11.65%
                                        |        |        |
CF/n12307                               |       1|     646|     11.65%
                                        |        |        |
CF/n11660                               |       1|     619|     11.16%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 4 clocks:

Clock Domain: mode_1   Source: SLICE_519.Q1   Loads: 33
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "mode_1" 112.994000 MHz ;   Transfers: 4

Clock Domain: clk_c   Source: clk.PAD   Loads: 277
   Covered under: FREQUENCY NET "clk_c" 44.901000 MHz ;

   Data transfers from:
   Clock Domain: mode_1   Source: SLICE_519.Q1
      Covered under: FREQUENCY NET "clk_c" 44.901000 MHz ;   Transfers: 1

   Clock Domain: DE/temp_4__2__N_2772   Source: DE/SLICE_720.F0
      Covered under: FREQUENCY NET "clk_c" 44.901000 MHz ;   Transfers: 21

   Clock Domain: CB/overflow   Source: SLICE_392.Q0
      Covered under: FREQUENCY NET "clk_c" 44.901000 MHz ;   Transfers: 11

Clock Domain: DE/temp_4__2__N_2772   Source: DE/SLICE_720.F0   Loads: 20
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "DE/temp_4__2__N_2772" 112.994000 MHz ;   Transfers: 41

Clock Domain: CB/overflow   Source: SLICE_392.Q0   Loads: 38
   Covered under: FREQUENCY NET "CB/overflow" 131.458000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 5547  Score: 257585739
Cumulative negative slack: 257585739

Constraints cover 70539772 paths, 41 nets, and 4064 connections (98.45% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Sun Dec 22 22:56:45 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o lab6_impl1.twr -gui -msgset C:/labcode6/promote.xml lab6_impl1.ncd lab6_impl1.prf 
Design file:     lab6_impl1.ncd
Preference file: lab6_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_c" 44.901000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CF/df0_347  (from clk_c +)
   Destination:    FF         Data in        CF/df01__i1  (to clk_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay CF/SLICE_646 to CF/SLICE_646 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path CF/SLICE_646 to CF/SLICE_646:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C22A.CLK to     R16C22A.Q1 CF/SLICE_646 (from clk_c)
ROUTE         1     0.152     R16C22A.Q1 to     R16C22A.M0 CF/df0 (to clk_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CF/SLICE_646:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       277     1.116       C1.PADDI to    R16C22A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to CF/SLICE_646:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       277     1.116       C1.PADDI to    R16C22A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CF/dd2_359  (from clk_c +)
   Destination:    FF         Data in        CF/dd21__i1  (to clk_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay CF/SLICE_645 to CF/SLICE_645 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path CF/SLICE_645 to CF/SLICE_645:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C23B.CLK to     R16C23B.Q1 CF/SLICE_645 (from clk_c)
ROUTE         1     0.152     R16C23B.Q1 to     R16C23B.M0 CF/dd2 (to clk_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CF/SLICE_645:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       277     1.116       C1.PADDI to    R16C23B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to CF/SLICE_645:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       277     1.116       C1.PADDI to    R16C23B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CF/de2_351  (from clk_c +)
   Destination:    FF         Data in        CF/de21__i1  (to clk_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay CF/SLICE_643 to CF/SLICE_643 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path CF/SLICE_643 to CF/SLICE_643:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C23D.CLK to     R13C23D.Q1 CF/SLICE_643 (from clk_c)
ROUTE         1     0.152     R13C23D.Q1 to     R13C23D.M0 CF/de2 (to clk_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CF/SLICE_643:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       277     1.116       C1.PADDI to    R13C23D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to CF/SLICE_643:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       277     1.116       C1.PADDI to    R13C23D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CF/dd0_363  (from clk_c +)
   Destination:    FF         Data in        CF/dd01__i1  (to clk_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay CF/SLICE_647 to CF/SLICE_647 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path CF/SLICE_647 to CF/SLICE_647:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C22D.CLK to     R14C22D.Q1 CF/SLICE_647 (from clk_c)
ROUTE         1     0.152     R14C22D.Q1 to     R14C22D.M0 CF/dd0 (to clk_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CF/SLICE_647:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       277     1.116       C1.PADDI to    R14C22D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to CF/SLICE_647:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       277     1.116       C1.PADDI to    R14C22D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CF/de3_349  (from clk_c +)
   Destination:    FF         Data in        CF/de31__i1  (to clk_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay CF/SLICE_642 to CF/SLICE_642 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path CF/SLICE_642 to CF/SLICE_642:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C23D.CLK to     R14C23D.Q1 CF/SLICE_642 (from clk_c)
ROUTE         1     0.152     R14C23D.Q1 to     R14C23D.M0 CF/de3 (to clk_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CF/SLICE_642:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       277     1.116       C1.PADDI to    R14C23D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to CF/SLICE_642:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       277     1.116       C1.PADDI to    R14C23D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CF/dd1_361  (from clk_c +)
   Destination:    FF         Data in        CF/dd11__i1  (to clk_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay CF/SLICE_650 to CF/SLICE_650 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path CF/SLICE_650 to CF/SLICE_650:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C22B.CLK to     R15C22B.Q1 CF/SLICE_650 (from clk_c)
ROUTE         1     0.152     R15C22B.Q1 to     R15C22B.M0 CF/dd1 (to clk_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CF/SLICE_650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       277     1.116       C1.PADDI to    R15C22B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to CF/SLICE_650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       277     1.116       C1.PADDI to    R15C22B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CF/df1_345  (from clk_c +)
   Destination:    FF         Data in        CF/df11__i1  (to clk_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay CF/SLICE_649 to CF/SLICE_649 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path CF/SLICE_649 to CF/SLICE_649:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C23A.CLK to     R13C23A.Q1 CF/SLICE_649 (from clk_c)
ROUTE         1     0.152     R13C23A.Q1 to     R13C23A.M0 CF/df1 (to clk_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CF/SLICE_649:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       277     1.116       C1.PADDI to    R13C23A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to CF/SLICE_649:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       277     1.116       C1.PADDI to    R13C23A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CF/de1_353  (from clk_c +)
   Destination:    FF         Data in        CF/de11__i1  (to clk_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay CF/SLICE_713 to CF/SLICE_713 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path CF/SLICE_713 to CF/SLICE_713:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C13A.CLK to     R10C13A.Q1 CF/SLICE_713 (from clk_c)
ROUTE         1     0.152     R10C13A.Q1 to     R10C13A.M0 CF/de1 (to clk_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CF/SLICE_713:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       277     1.116       C1.PADDI to    R10C13A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to CF/SLICE_713:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       277     1.116       C1.PADDI to    R10C13A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CF/dd3_357  (from clk_c +)
   Destination:    FF         Data in        CF/dd31__i1  (to clk_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay CF/SLICE_648 to CF/SLICE_648 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path CF/SLICE_648 to CF/SLICE_648:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C22C.CLK to     R14C22C.Q1 CF/SLICE_648 (from clk_c)
ROUTE         1     0.152     R14C22C.Q1 to     R14C22C.M0 CF/dd3 (to clk_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CF/SLICE_648:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       277     1.116       C1.PADDI to    R14C22C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to CF/SLICE_648:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       277     1.116       C1.PADDI to    R14C22C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CC/db2_312  (from clk_c +)
   Destination:    FF         Data in        CC/No_Name__i3  (to clk_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay CC/SLICE_694 to SLICE_563 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path CC/SLICE_694 to SLICE_563:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C16A.CLK to     R16C16A.Q0 CC/SLICE_694 (from clk_c)
ROUTE         1     0.152     R16C16A.Q0 to     R16C16D.M0 CC/db2 (to clk_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CC/SLICE_694:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       277     1.116       C1.PADDI to    R16C16A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_563:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       277     1.116       C1.PADDI to    R16C16D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "mode_1" 112.994000 MHz ;
            6 items scored, 1 timing error detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.023ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CC/DataOut_4__rep_5__i3  (from clk_c +)
   Destination:    FF         Data in        DE/temp_4__31__I_31_i1  (to mode_1 -)

   Delay:               0.624ns  (37.5% logic, 62.5% route), 2 logic levels.

 Constraint Details:

      0.624ns physical path delay CC/SLICE_381 to DE/SLICE_594 exceeds
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
     -0.013ns DIN_HLD and
     -0.146ns delay constraint less
     -0.806ns skew requirement (totaling 0.647ns) by 0.023ns

 Physical Path Details:

      Data path CC/SLICE_381 to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16C.CLK to     R14C16C.Q0 CC/SLICE_381 (from clk_c)
ROUTE         9     0.390     R14C16C.Q0 to     R13C22A.D0 n6558
CTOF_DEL    ---     0.101     R13C22A.D0 to     R13C22A.F0 DE/SLICE_594
ROUTE         1     0.000     R13C22A.F0 to    R13C22A.DI0 DE/temp_4__31__N_2726 (to mode_1)
                  --------
                    0.624   (37.5% logic, 62.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CC/SLICE_381:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R14C16C.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.154    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     0.652     R10C14A.Q1 to    R13C22A.CLK mode_1
                  --------
                    2.371   (25.4% logic, 74.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.107ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CF/DataF_4___i4  (from clk_c +)
   Destination:    FF         Data in        DE/temp_4__31__I_31_i1  (to mode_1 -)

   Delay:               0.754ns  (31.0% logic, 69.0% route), 2 logic levels.

 Constraint Details:

      0.754ns physical path delay SLICE_573 to DE/SLICE_594 meets
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
     -0.013ns DIN_HLD and
     -0.146ns delay constraint less
     -0.806ns skew requirement (totaling 0.647ns) by 0.107ns

 Physical Path Details:

      Data path SLICE_573 to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C17A.CLK to     R18C17A.Q1 SLICE_573 (from clk_c)
ROUTE         1     0.520     R18C17A.Q1 to     R13C22A.C0 tempF_4_3
CTOF_DEL    ---     0.101     R13C22A.C0 to     R13C22A.F0 DE/SLICE_594
ROUTE         1     0.000     R13C22A.F0 to    R13C22A.DI0 DE/temp_4__31__N_2726 (to mode_1)
                  --------
                    0.754   (31.0% logic, 69.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_573:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R18C17A.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.154    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     0.652     R10C14A.Q1 to    R13C22A.CLK mode_1
                  --------
                    2.371   (25.4% logic, 74.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.189ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MC/tmpmpde_i0_i1  (from clk_c +)
   Destination:    FF         Data in        DE/temp_4__31__I_31_i1  (to mode_1 -)

   Delay:               0.836ns  (28.0% logic, 72.0% route), 2 logic levels.

 Constraint Details:

      0.836ns physical path delay SLICE_519 to DE/SLICE_594 meets
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
     -0.013ns DIN_HLD and
     -0.146ns delay constraint less
     -0.806ns skew requirement (totaling 0.647ns) by 0.189ns

 Physical Path Details:

      Data path SLICE_519 to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C14A.CLK to     R10C14A.Q1 SLICE_519 (from clk_c)
ROUTE        33     0.602     R10C14A.Q1 to     R13C22A.B0 mode_1
CTOF_DEL    ---     0.101     R13C22A.B0 to     R13C22A.F0 DE/SLICE_594
ROUTE         1     0.000     R13C22A.F0 to    R13C22A.DI0 DE/temp_4__31__N_2726 (to mode_1)
                  --------
                    0.836   (28.0% logic, 72.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R10C14A.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.154    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     0.652     R10C14A.Q1 to    R13C22A.CLK mode_1
                  --------
                    2.371   (25.4% logic, 74.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.205ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MC/tmpmpde_i0_i0  (from clk_c +)
   Destination:    FF         Data in        DE/temp_4__31__I_31_i1  (to mode_1 -)

   Delay:               0.852ns  (27.5% logic, 72.5% route), 2 logic levels.

 Constraint Details:

      0.852ns physical path delay SLICE_519 to DE/SLICE_594 meets
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
     -0.013ns DIN_HLD and
     -0.146ns delay constraint less
     -0.806ns skew requirement (totaling 0.647ns) by 0.205ns

 Physical Path Details:

      Data path SLICE_519 to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C14A.CLK to     R10C14A.Q0 SLICE_519 (from clk_c)
ROUTE        33     0.618     R10C14A.Q0 to     R13C22A.A0 mode_0
CTOF_DEL    ---     0.101     R13C22A.A0 to     R13C22A.F0 DE/SLICE_594
ROUTE         1     0.000     R13C22A.F0 to    R13C22A.DI0 DE/temp_4__31__N_2726 (to mode_1)
                  --------
                    0.852   (27.5% logic, 72.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R10C14A.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.154    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     0.652     R10C14A.Q1 to    R13C22A.CLK mode_1
                  --------
                    2.371   (25.4% logic, 74.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.822ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MC/tmpmpde_i0_i0  (from clk_c +)
   Destination:    FF         Data in        DE/temp_4__31__I_31_i1  (to mode_1 -)

   Delay:               1.482ns  (15.8% logic, 84.2% route), 2 logic levels.

 Constraint Details:

      1.482ns physical path delay SLICE_519 to DE/SLICE_594 meets
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
      0.000ns LSRREC_HLD and
     -0.146ns delay constraint less
     -0.806ns skew requirement (totaling 0.660ns) by 0.822ns

 Physical Path Details:

      Data path SLICE_519 to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C14A.CLK to     R10C14A.Q0 SLICE_519 (from clk_c)
ROUTE        33     0.464     R10C14A.Q0 to      R12C2A.C1 mode_0
CTOF_DEL    ---     0.101      R12C2A.C1 to      R12C2A.F1 DE/SLICE_720
ROUTE         2     0.784      R12C2A.F1 to    R13C22A.LSR DE/temp_4__31__N_2727 (to mode_1)
                  --------
                    1.482   (15.8% logic, 84.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R10C14A.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.154    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     0.652     R10C14A.Q1 to    R13C22A.CLK mode_1
                  --------
                    2.371   (25.4% logic, 74.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.964ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MC/tmpmpde_i0_i1  (from clk_c +)
   Destination:    FF         Data in        DE/temp_4__31__I_31_i1  (to mode_1 -)

   Delay:               1.624ns  (14.4% logic, 85.6% route), 2 logic levels.

 Constraint Details:

      1.624ns physical path delay SLICE_519 to DE/SLICE_594 meets
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
      0.000ns LSRREC_HLD and
     -0.146ns delay constraint less
     -0.806ns skew requirement (totaling 0.660ns) by 0.964ns

 Physical Path Details:

      Data path SLICE_519 to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C14A.CLK to     R10C14A.Q1 SLICE_519 (from clk_c)
ROUTE        33     0.606     R10C14A.Q1 to      R12C2A.D1 mode_1
CTOF_DEL    ---     0.101      R12C2A.D1 to      R12C2A.F1 DE/SLICE_720
ROUTE         2     0.784      R12C2A.F1 to    R13C22A.LSR DE/temp_4__31__N_2727 (to mode_1)
                  --------
                    1.624   (14.4% logic, 85.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R10C14A.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_594:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.154    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     0.652     R10C14A.Q1 to    R13C22A.CLK mode_1
                  --------
                    2.371   (25.4% logic, 74.6% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "DE/temp_4__2__N_2772" 112.994000 MHz ;
            710 items scored, 612 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.861ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CF/DataF_3___i2  (from clk_c +)
   Destination:    FF         Data in        DE/temp_3__4__I_0_2808_i2  (to DE/temp_4__2__N_2772 +)

   Delay:               0.423ns  (68.3% logic, 31.7% route), 2 logic levels.

 Constraint Details:

      0.423ns physical path delay SLICE_570 to DE/SLICE_589 exceeds
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.297ns skew requirement (totaling 2.284ns) by 1.861ns

 Physical Path Details:

      Data path SLICE_570 to DE/SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C18D.CLK to     R13C18D.Q1 SLICE_570 (from clk_c)
ROUTE         1     0.134     R13C18D.Q1 to     R13C19D.D1 tempF_3_1
CTOOFX_DEL  ---     0.156     R13C19D.D1 to   R13C19D.OFX0 DE/SLICE_589
ROUTE         1     0.000   R13C19D.OFX0 to    R13C19D.DI0 DE/temp_3__4__N_2782 (to DE/temp_4__2__N_2772)
                  --------
                    0.423   (68.3% logic, 31.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_570:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R13C18D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.154    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     0.748     R10C14A.Q1 to      R12C2A.D0 mode_1
CTOF_DEL    ---     0.177      R12C2A.D0 to      R12C2A.F0 DE/SLICE_720
ROUTE        20     1.218      R12C2A.F0 to    R13C19D.CLK DE/temp_4__2__N_2772
                  --------
                    3.862   (20.2% logic, 79.8% route), 3 logic levels.


Error: The following path exceeds requirements by 1.860ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CF/DataF_0___i3  (from clk_c +)
   Destination:    FF         Data in        DE/temp_0__4__I_54_i3  (to DE/temp_4__2__N_2772 +)

   Delay:               0.424ns  (68.2% logic, 31.8% route), 2 logic levels.

 Constraint Details:

      0.424ns physical path delay SLICE_565 to DE/SLICE_576 exceeds
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.297ns skew requirement (totaling 2.284ns) by 1.860ns

 Physical Path Details:

      Data path SLICE_565 to DE/SLICE_576:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C22D.CLK to     R15C22D.Q0 SLICE_565 (from clk_c)
ROUTE         1     0.135     R15C22D.Q0 to     R15C20B.D1 tempF_0_2
CTOOFX_DEL  ---     0.156     R15C20B.D1 to   R15C20B.OFX0 DE/SLICE_576
ROUTE         1     0.000   R15C20B.OFX0 to    R15C20B.DI0 DE/temp_0__4__N_2824 (to DE/temp_4__2__N_2772)
                  --------
                    0.424   (68.2% logic, 31.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_565:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R15C22D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_576:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.154    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     0.748     R10C14A.Q1 to      R12C2A.D0 mode_1
CTOF_DEL    ---     0.177      R12C2A.D0 to      R12C2A.F0 DE/SLICE_720
ROUTE        20     1.218      R12C2A.F0 to    R15C20B.CLK DE/temp_4__2__N_2772
                  --------
                    3.862   (20.2% logic, 79.8% route), 3 logic levels.


Error: The following path exceeds requirements by 1.860ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CF/DataF_0___i4  (from clk_c +)
   Destination:    FF         Data in        DE/temp_0__4__I_54_i4  (to DE/temp_4__2__N_2772 +)

   Delay:               0.424ns  (68.2% logic, 31.8% route), 2 logic levels.

 Constraint Details:

      0.424ns physical path delay SLICE_565 to DE/SLICE_577 exceeds
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.297ns skew requirement (totaling 2.284ns) by 1.860ns

 Physical Path Details:

      Data path SLICE_565 to DE/SLICE_577:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C22D.CLK to     R15C22D.Q1 SLICE_565 (from clk_c)
ROUTE         1     0.135     R15C22D.Q1 to     R15C20D.D1 tempF_0_3
CTOOFX_DEL  ---     0.156     R15C20D.D1 to   R15C20D.OFX0 DE/SLICE_577
ROUTE         1     0.000   R15C20D.OFX0 to    R15C20D.DI0 DE/temp_0__4__N_2821 (to DE/temp_4__2__N_2772)
                  --------
                    0.424   (68.2% logic, 31.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_565:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R15C22D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_577:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.154    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     0.748     R10C14A.Q1 to      R12C2A.D0 mode_1
CTOF_DEL    ---     0.177      R12C2A.D0 to      R12C2A.F0 DE/SLICE_720
ROUTE        20     1.218      R12C2A.F0 to    R15C20D.CLK DE/temp_4__2__N_2772
                  --------
                    3.862   (20.2% logic, 79.8% route), 3 logic levels.


Error: The following path exceeds requirements by 1.860ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CF/DataF_3___i1  (from clk_c +)
   Destination:    FF         Data in        DE/temp_3__4__I_0_2808_i1  (to DE/temp_4__2__N_2772 +)

   Delay:               0.424ns  (68.2% logic, 31.8% route), 2 logic levels.

 Constraint Details:

      0.424ns physical path delay SLICE_570 to DE/SLICE_588 exceeds
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.297ns skew requirement (totaling 2.284ns) by 1.860ns

 Physical Path Details:

      Data path SLICE_570 to DE/SLICE_588:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C18D.CLK to     R13C18D.Q0 SLICE_570 (from clk_c)
ROUTE         1     0.135     R13C18D.Q0 to     R13C19C.D0 tempF_3_0
CTOOFX_DEL  ---     0.156     R13C19C.D0 to   R13C19C.OFX0 DE/SLICE_588
ROUTE         1     0.000   R13C19C.OFX0 to    R13C19C.DI0 DE/temp_3__4__N_2785 (to DE/temp_4__2__N_2772)
                  --------
                    0.424   (68.2% logic, 31.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_570:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R13C18D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_588:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.154    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     0.748     R10C14A.Q1 to      R12C2A.D0 mode_1
CTOF_DEL    ---     0.177      R12C2A.D0 to      R12C2A.F0 DE/SLICE_720
ROUTE        20     1.218      R12C2A.F0 to    R13C19C.CLK DE/temp_4__2__N_2772
                  --------
                    3.862   (20.2% logic, 79.8% route), 3 logic levels.


Error: The following path exceeds requirements by 1.776ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CC/DataOut_3__rep_3__i3  (from clk_c +)
   Destination:    FF         Data in        DE/temp_2__4__I_0_2810_i4  (to DE/temp_4__2__N_2772 +)

   Delay:               0.508ns  (56.9% logic, 43.1% route), 2 logic levels.

 Constraint Details:

      0.508ns physical path delay CC/SLICE_345 to DE/SLICE_587 exceeds
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.297ns skew requirement (totaling 2.284ns) by 1.776ns

 Physical Path Details:

      Data path CC/SLICE_345 to DE/SLICE_587:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17C.CLK to     R12C17C.Q0 CC/SLICE_345 (from clk_c)
ROUTE         4     0.219     R12C17C.Q0 to     R12C18C.A0 n6408
CTOOFX_DEL  ---     0.156     R12C18C.A0 to   R12C18C.OFX0 DE/SLICE_587
ROUTE         1     0.000   R12C18C.OFX0 to    R12C18C.DI0 DE/temp_2__4__N_2791 (to DE/temp_4__2__N_2772)
                  --------
                    0.508   (56.9% logic, 43.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CC/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R12C17C.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_587:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.154    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     0.748     R10C14A.Q1 to      R12C2A.D0 mode_1
CTOF_DEL    ---     0.177      R12C2A.D0 to      R12C2A.F0 DE/SLICE_720
ROUTE        20     1.218      R12C2A.F0 to    R12C18C.CLK DE/temp_4__2__N_2772
                  --------
                    3.862   (20.2% logic, 79.8% route), 3 logic levels.


Error: The following path exceeds requirements by 1.748ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CC/DataOut_3__rep_3__i3  (from clk_c +)
   Destination:    FF         Data in        DE/temp_3__4__I_0_2808_i4  (to DE/temp_4__2__N_2772 +)

   Delay:               0.536ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.536ns physical path delay CC/SLICE_345 to DE/SLICE_591 exceeds
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.297ns skew requirement (totaling 2.284ns) by 1.748ns

 Physical Path Details:

      Data path CC/SLICE_345 to DE/SLICE_591:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17C.CLK to     R12C17C.Q0 CC/SLICE_345 (from clk_c)
ROUTE         4     0.247     R12C17C.Q0 to     R13C19B.D1 n6408
CTOOFX_DEL  ---     0.156     R13C19B.D1 to   R13C19B.OFX0 DE/SLICE_591
ROUTE         1     0.000   R13C19B.OFX0 to    R13C19B.DI0 DE/temp_3__4__N_2776 (to DE/temp_4__2__N_2772)
                  --------
                    0.536   (53.9% logic, 46.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CC/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R12C17C.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_591:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.154    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     0.748     R10C14A.Q1 to      R12C2A.D0 mode_1
CTOF_DEL    ---     0.177      R12C2A.D0 to      R12C2A.F0 DE/SLICE_720
ROUTE        20     1.218      R12C2A.F0 to    R13C19B.CLK DE/temp_4__2__N_2772
                  --------
                    3.862   (20.2% logic, 79.8% route), 3 logic levels.


Error: The following path exceeds requirements by 1.720ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CC/DataOut_1__rep_1__i0  (from clk_c +)
   Destination:    FF         Data in        DE/temp_1__4__I_48_i1  (to DE/temp_4__2__N_2772 +)

   Delay:               0.564ns  (51.2% logic, 48.8% route), 2 logic levels.

 Constraint Details:

      0.564ns physical path delay CC/SLICE_696 to DE/SLICE_579 exceeds
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.297ns skew requirement (totaling 2.284ns) by 1.720ns

 Physical Path Details:

      Data path CC/SLICE_696 to DE/SLICE_579:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C17D.CLK to     R10C17D.Q0 CC/SLICE_696 (from clk_c)
ROUTE         8     0.275     R10C17D.Q0 to      R7C18C.D1 n6295
CTOOFX_DEL  ---     0.156      R7C18C.D1 to    R7C18C.OFX0 DE/SLICE_579
ROUTE         1     0.000    R7C18C.OFX0 to     R7C18C.DI0 DE/temp_1__4__N_2815 (to DE/temp_4__2__N_2772)
                  --------
                    0.564   (51.2% logic, 48.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CC/SLICE_696:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R10C17D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_579:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.154    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     0.748     R10C14A.Q1 to      R12C2A.D0 mode_1
CTOF_DEL    ---     0.177      R12C2A.D0 to      R12C2A.F0 DE/SLICE_720
ROUTE        20     1.218      R12C2A.F0 to     R7C18C.CLK DE/temp_4__2__N_2772
                  --------
                    3.862   (20.2% logic, 79.8% route), 3 logic levels.


Error: The following path exceeds requirements by 1.718ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CC/DataOut_2__rep_4__i3  (from clk_c +)
   Destination:    FF         Data in        DE/temp_1__4__I_48_i2  (to DE/temp_4__2__N_2772 +)

   Delay:               0.566ns  (51.1% logic, 48.9% route), 2 logic levels.

 Constraint Details:

      0.566ns physical path delay CC/SLICE_352 to DE/SLICE_580 exceeds
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.297ns skew requirement (totaling 2.284ns) by 1.718ns

 Physical Path Details:

      Data path CC/SLICE_352 to DE/SLICE_580:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C21A.CLK to     R10C21A.Q0 CC/SLICE_352 (from clk_c)
ROUTE         5     0.277     R10C21A.Q0 to      R7C19D.C0 n6483
CTOOFX_DEL  ---     0.156      R7C19D.C0 to    R7C19D.OFX0 DE/SLICE_580
ROUTE         1     0.000    R7C19D.OFX0 to     R7C19D.DI0 DE/temp_1__4__N_2812 (to DE/temp_4__2__N_2772)
                  --------
                    0.566   (51.1% logic, 48.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CC/SLICE_352:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R10C21A.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_580:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.154    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     0.748     R10C14A.Q1 to      R12C2A.D0 mode_1
CTOF_DEL    ---     0.177      R12C2A.D0 to      R12C2A.F0 DE/SLICE_720
ROUTE        20     1.218      R12C2A.F0 to     R7C19D.CLK DE/temp_4__2__N_2772
                  --------
                    3.862   (20.2% logic, 79.8% route), 3 logic levels.


Error: The following path exceeds requirements by 1.710ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CC/DataOut_1__rep_1__i2  (from clk_c +)
   Destination:    FF         Data in        DE/temp_0__4__I_54_i3  (to DE/temp_4__2__N_2772 +)

   Delay:               0.574ns  (50.3% logic, 49.7% route), 2 logic levels.

 Constraint Details:

      0.574ns physical path delay CC/SLICE_356 to DE/SLICE_576 exceeds
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.297ns skew requirement (totaling 2.284ns) by 1.710ns

 Physical Path Details:

      Data path CC/SLICE_356 to DE/SLICE_576:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C20A.CLK to     R10C20A.Q0 CC/SLICE_356 (from clk_c)
ROUTE         6     0.285     R10C20A.Q0 to     R15C20B.C0 n6293
CTOOFX_DEL  ---     0.156     R15C20B.C0 to   R15C20B.OFX0 DE/SLICE_576
ROUTE         1     0.000   R15C20B.OFX0 to    R15C20B.DI0 DE/temp_0__4__N_2824 (to DE/temp_4__2__N_2772)
                  --------
                    0.574   (50.3% logic, 49.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CC/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R10C20A.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_576:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.154    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     0.748     R10C14A.Q1 to      R12C2A.D0 mode_1
CTOF_DEL    ---     0.177      R12C2A.D0 to      R12C2A.F0 DE/SLICE_720
ROUTE        20     1.218      R12C2A.F0 to    R15C20B.CLK DE/temp_4__2__N_2772
                  --------
                    3.862   (20.2% logic, 79.8% route), 3 logic levels.


Error: The following path exceeds requirements by 1.709ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CC/DataOut_4__rep_5__i0  (from clk_c +)
   Destination:    FF         Data in        DE/temp_3__4__I_0_2808_i2  (to DE/temp_4__2__N_2772 +)

   Delay:               0.575ns  (50.3% logic, 49.7% route), 2 logic levels.

 Constraint Details:

      0.575ns physical path delay CC/SLICE_383 to DE/SLICE_589 exceeds
      (delay constraint based on source clock period of 22.271ns and destination clock period of 8.850ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.297ns skew requirement (totaling 2.284ns) by 1.709ns

 Physical Path Details:

      Data path CC/SLICE_383 to DE/SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16A.CLK to     R14C16A.Q1 CC/SLICE_383 (from clk_c)
ROUTE        13     0.286     R14C16A.Q1 to     R13C19D.D0 n6561
CTOOFX_DEL  ---     0.156     R13C19D.D0 to   R13C19D.OFX0 DE/SLICE_589
ROUTE         1     0.000   R13C19D.OFX0 to    R13C19D.DI0 DE/temp_3__4__N_2782 (to DE/temp_4__2__N_2772)
                  --------
                    0.575   (50.3% logic, 49.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to CC/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R14C16A.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to DE/SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE       277     1.116       C1.PADDI to    R10C14A.CLK clk_c
REG_DEL     ---     0.154    R10C14A.CLK to     R10C14A.Q1 SLICE_519
ROUTE        33     0.748     R10C14A.Q1 to      R12C2A.D0 mode_1
CTOF_DEL    ---     0.177      R12C2A.D0 to      R12C2A.F0 DE/SLICE_720
ROUTE        20     1.218      R12C2A.F0 to    R13C19D.CLK DE/temp_4__2__N_2772
                  --------
                    3.862   (20.2% logic, 79.8% route), 3 logic levels.


================================================================================
Preference: FREQUENCY NET "CB/overflow" 131.458000 MHz ;
            2509 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CB/s_devide_i11  (from CB/overflow +)
   Destination:    FF         Data in        CB/s_devide_i11  (to CB/overflow +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay CB/SLICE_278 to CB/SLICE_278 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path CB/SLICE_278 to CB/SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C23C.CLK to      R7C23C.Q0 CB/SLICE_278 (from CB/overflow)
ROUTE         2     0.132      R7C23C.Q0 to      R7C23C.A0 CB/s_devide_11
CTOF_DEL    ---     0.101      R7C23C.A0 to      R7C23C.F0 CB/SLICE_278
ROUTE         1     0.000      R7C23C.F0 to     R7C23C.DI0 CB/s_devide_19_N_147_11 (to CB/overflow)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_392 to CB/SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     1.094      R2C16A.Q0 to     R7C23C.CLK CB/overflow
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_392 to CB/SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     1.094      R2C16A.Q0 to     R7C23C.CLK CB/overflow
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CB/s_devide_i2  (from CB/overflow +)
   Destination:    FF         Data in        CB/s_devide_i2  (to CB/overflow +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay CB/SLICE_284 to CB/SLICE_284 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path CB/SLICE_284 to CB/SLICE_284:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C22B.CLK to      R7C22B.Q1 CB/SLICE_284 (from CB/overflow)
ROUTE         2     0.132      R7C22B.Q1 to      R7C22B.A1 CB/s_devide_2
CTOF_DEL    ---     0.101      R7C22B.A1 to      R7C22B.F1 CB/SLICE_284
ROUTE         1     0.000      R7C22B.F1 to     R7C22B.DI1 CB/s_devide_19_N_147_2 (to CB/overflow)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_392 to CB/SLICE_284:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     1.094      R2C16A.Q0 to     R7C22B.CLK CB/overflow
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_392 to CB/SLICE_284:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     1.094      R2C16A.Q0 to     R7C22B.CLK CB/overflow
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CB/s_devide_i10  (from CB/overflow +)
   Destination:    FF         Data in        CB/s_devide_i10  (to CB/overflow +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay CB/SLICE_279 to CB/SLICE_279 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path CB/SLICE_279 to CB/SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C23B.CLK to      R7C23B.Q1 CB/SLICE_279 (from CB/overflow)
ROUTE         2     0.132      R7C23B.Q1 to      R7C23B.A1 CB/s_devide_10
CTOF_DEL    ---     0.101      R7C23B.A1 to      R7C23B.F1 CB/SLICE_279
ROUTE         1     0.000      R7C23B.F1 to     R7C23B.DI1 CB/s_devide_19_N_147_10 (to CB/overflow)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_392 to CB/SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     1.094      R2C16A.Q0 to     R7C23B.CLK CB/overflow
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_392 to CB/SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     1.094      R2C16A.Q0 to     R7C23B.CLK CB/overflow
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CB/s_devide_i4  (from CB/overflow +)
   Destination:    FF         Data in        CB/s_devide_i4  (to CB/overflow +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay CB/SLICE_283 to CB/SLICE_283 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path CB/SLICE_283 to CB/SLICE_283:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C22C.CLK to      R7C22C.Q1 CB/SLICE_283 (from CB/overflow)
ROUTE         2     0.132      R7C22C.Q1 to      R7C22C.A1 CB/s_devide_4
CTOF_DEL    ---     0.101      R7C22C.A1 to      R7C22C.F1 CB/SLICE_283
ROUTE         1     0.000      R7C22C.F1 to     R7C22C.DI1 CB/s_devide_19_N_147_4 (to CB/overflow)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_392 to CB/SLICE_283:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     1.094      R2C16A.Q0 to     R7C22C.CLK CB/overflow
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_392 to CB/SLICE_283:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     1.094      R2C16A.Q0 to     R7C22C.CLK CB/overflow
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CB/s_devide_i6  (from CB/overflow +)
   Destination:    FF         Data in        CB/s_devide_i6  (to CB/overflow +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay CB/SLICE_282 to CB/SLICE_282 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path CB/SLICE_282 to CB/SLICE_282:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C22D.CLK to      R7C22D.Q1 CB/SLICE_282 (from CB/overflow)
ROUTE         2     0.132      R7C22D.Q1 to      R7C22D.A1 CB/s_devide_6
CTOF_DEL    ---     0.101      R7C22D.A1 to      R7C22D.F1 CB/SLICE_282
ROUTE         1     0.000      R7C22D.F1 to     R7C22D.DI1 CB/s_devide_19_N_147_6 (to CB/overflow)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_392 to CB/SLICE_282:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     1.094      R2C16A.Q0 to     R7C22D.CLK CB/overflow
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_392 to CB/SLICE_282:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     1.094      R2C16A.Q0 to     R7C22D.CLK CB/overflow
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CB/s_devide_i15  (from CB/overflow +)
   Destination:    FF         Data in        CB/s_devide_i15  (to CB/overflow +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay CB/SLICE_275 to CB/SLICE_275 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path CB/SLICE_275 to CB/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C24A.CLK to      R7C24A.Q0 CB/SLICE_275 (from CB/overflow)
ROUTE         2     0.132      R7C24A.Q0 to      R7C24A.A0 CB/s_devide_15
CTOF_DEL    ---     0.101      R7C24A.A0 to      R7C24A.F0 CB/SLICE_275
ROUTE         1     0.000      R7C24A.F0 to     R7C24A.DI0 CB/s_devide_19_N_147_15 (to CB/overflow)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_392 to CB/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     1.094      R2C16A.Q0 to     R7C24A.CLK CB/overflow
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_392 to CB/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     1.094      R2C16A.Q0 to     R7C24A.CLK CB/overflow
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CB/s_devide_i13  (from CB/overflow +)
   Destination:    FF         Data in        CB/s_devide_i13  (to CB/overflow +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay CB/SLICE_277 to CB/SLICE_277 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path CB/SLICE_277 to CB/SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C23D.CLK to      R7C23D.Q0 CB/SLICE_277 (from CB/overflow)
ROUTE         2     0.132      R7C23D.Q0 to      R7C23D.A0 CB/s_devide_13
CTOF_DEL    ---     0.101      R7C23D.A0 to      R7C23D.F0 CB/SLICE_277
ROUTE         1     0.000      R7C23D.F0 to     R7C23D.DI0 CB/s_devide_19_N_147_13 (to CB/overflow)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_392 to CB/SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     1.094      R2C16A.Q0 to     R7C23D.CLK CB/overflow
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_392 to CB/SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     1.094      R2C16A.Q0 to     R7C23D.CLK CB/overflow
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CB/s_devide_i7  (from CB/overflow +)
   Destination:    FF         Data in        CB/s_devide_i7  (to CB/overflow +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay CB/SLICE_281 to CB/SLICE_281 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path CB/SLICE_281 to CB/SLICE_281:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C23A.CLK to      R7C23A.Q0 CB/SLICE_281 (from CB/overflow)
ROUTE         2     0.132      R7C23A.Q0 to      R7C23A.A0 CB/s_devide_7
CTOF_DEL    ---     0.101      R7C23A.A0 to      R7C23A.F0 CB/SLICE_281
ROUTE         1     0.000      R7C23A.F0 to     R7C23A.DI0 CB/s_devide_19_N_147_7 (to CB/overflow)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_392 to CB/SLICE_281:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     1.094      R2C16A.Q0 to     R7C23A.CLK CB/overflow
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_392 to CB/SLICE_281:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     1.094      R2C16A.Q0 to     R7C23A.CLK CB/overflow
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CB/s_devide_i17  (from CB/overflow +)
   Destination:    FF         Data in        CB/s_devide_i17  (to CB/overflow +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay CB/SLICE_273 to CB/SLICE_273 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path CB/SLICE_273 to CB/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C24B.CLK to      R7C24B.Q0 CB/SLICE_273 (from CB/overflow)
ROUTE         2     0.132      R7C24B.Q0 to      R7C24B.A0 CB/s_devide_17
CTOF_DEL    ---     0.101      R7C24B.A0 to      R7C24B.F0 CB/SLICE_273
ROUTE         1     0.000      R7C24B.F0 to     R7C24B.DI0 CB/s_devide_19_N_147_17 (to CB/overflow)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_392 to CB/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     1.094      R2C16A.Q0 to     R7C24B.CLK CB/overflow
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_392 to CB/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     1.094      R2C16A.Q0 to     R7C24B.CLK CB/overflow
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CB/s_devide_i12  (from CB/overflow +)
   Destination:    FF         Data in        CB/s_devide_i12  (to CB/overflow +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay CB/SLICE_278 to CB/SLICE_278 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path CB/SLICE_278 to CB/SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C23C.CLK to      R7C23C.Q1 CB/SLICE_278 (from CB/overflow)
ROUTE         2     0.132      R7C23C.Q1 to      R7C23C.A1 CB/s_devide_12
CTOF_DEL    ---     0.101      R7C23C.A1 to      R7C23C.F1 CB/SLICE_278
ROUTE         1     0.000      R7C23C.F1 to     R7C23C.DI1 CB/s_devide_19_N_147_12 (to CB/overflow)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_392 to CB/SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     1.094      R2C16A.Q0 to     R7C23C.CLK CB/overflow
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_392 to CB/SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     1.094      R2C16A.Q0 to     R7C23C.CLK CB/overflow
                  --------
                    1.094   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 44.901000 MHz ;   |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
FREQUENCY NET "mode_1" 112.994000 MHz ; |     0.000 ns|    -0.023 ns|   2 *
                                        |             |             |
FREQUENCY NET "DE/temp_4__2__N_2772"    |             |             |
112.994000 MHz ;                        |     0.000 ns|    -1.861 ns|   2 *
                                        |             |             |
FREQUENCY NET "CB/overflow" 131.458000  |             |             |
MHz ;                                   |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


2 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
DE/n20530                               |      10|     242|     39.48%
                                        |        |        |
DE/n20534                               |       2|     200|     32.63%
                                        |        |        |
DE/n20547                               |       5|     143|     23.33%
                                        |        |        |
DE/n20557                               |       8|     142|     23.16%
                                        |        |        |
DE/temp_2__4__N_3061                    |       9|     140|     22.84%
                                        |        |        |
DE/n20527                               |       1|     107|     17.46%
                                        |        |        |
n6295                                   |       8|     100|     16.31%
                                        |        |        |
n6294                                   |       7|      98|     15.99%
                                        |        |        |
n6293                                   |       6|      67|     10.93%
                                        |        |        |
DE/temp_1__4__N_2809                    |       1|      64|     10.44%
                                        |        |        |
DE/n20539                               |       7|      63|     10.28%
                                        |        |        |
DE/temp_2__4__N_2791                    |       1|      63|     10.28%
                                        |        |        |
DE/n20556                               |       3|      62|     10.11%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 4 clocks:

Clock Domain: mode_1   Source: SLICE_519.Q1   Loads: 33
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "mode_1" 112.994000 MHz ;   Transfers: 4

Clock Domain: clk_c   Source: clk.PAD   Loads: 277
   Covered under: FREQUENCY NET "clk_c" 44.901000 MHz ;

   Data transfers from:
   Clock Domain: mode_1   Source: SLICE_519.Q1
      Covered under: FREQUENCY NET "clk_c" 44.901000 MHz ;   Transfers: 1

   Clock Domain: DE/temp_4__2__N_2772   Source: DE/SLICE_720.F0
      Covered under: FREQUENCY NET "clk_c" 44.901000 MHz ;   Transfers: 21

   Clock Domain: CB/overflow   Source: SLICE_392.Q0
      Covered under: FREQUENCY NET "clk_c" 44.901000 MHz ;   Transfers: 11

Clock Domain: DE/temp_4__2__N_2772   Source: DE/SLICE_720.F0   Loads: 20
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "DE/temp_4__2__N_2772" 112.994000 MHz ;   Transfers: 41

Clock Domain: CB/overflow   Source: SLICE_392.Q0   Loads: 38
   Covered under: FREQUENCY NET "CB/overflow" 131.458000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 613  Score: 540569
Cumulative negative slack: 540569

Constraints cover 70539772 paths, 41 nets, and 4063 connections (98.43% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 5547 (setup), 613 (hold)
Score: 257585739 (setup), 540569 (hold)
Cumulative negative slack: 258126308 (257585739+540569)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

