*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: /home/student/mwalek/Vivado/UEC2_spi_servo
INFO: Auto-config - VLOG: /home/student/mwalek/Vivado/UEC2_spi_servo
INFO: Auto-config - VHDL: /home/student/mwalek/Vivado/UEC2_spi_servo
INFO: Auto-config - Wrote:
    .dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/student/mwalek/Vivado/UEC2_spi_servo/.dvt/default.build
    -f /home/student/mwalek/Vivado/UEC2_spi_servo/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/student/mwalek/Vivado/UEC2_spi_servo/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [409 ms] ***
*** Start VHDL build ***
Total number of lines [0]
Performing post full build step 1 (VHDL - RU) [6 ms] ...
*** Done VHDL build [508 ms] ***
*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/mwalek/Vivado/UEC2_spi_servo/sim/vga_timing/vga_timing_tb.sv ...
Done /home/student/mwalek/Vivado/UEC2_spi_servo/sim/vga_timing/vga_timing_tb.sv [208 ms, 104 lines, SystemVerilog_2012] ...
Loading (2) /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/clk_wiz_0.v ...
Done /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/clk_wiz_0.v [3 ms, 94 lines, Verilog_2001] ...
Loading (3) /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/clk_wiz_0_clk_wiz.v ...
Done /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/clk_wiz_0_clk_wiz.v [20 ms, 235 lines, Verilog_2001] ...
Loading (4) /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/top_vga_basys3.sv ...
Done /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/top_vga_basys3.sv [7 ms, 105 lines, SystemVerilog_2012] ...
Loading (5) /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/Clk_Div.sv ...
Done /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/Clk_Div.sv [4 ms, 91 lines, SystemVerilog_2012] ...
Loading (6) /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/Counter_X.sv ...
Done /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/Counter_X.sv [4 ms, 55 lines, SystemVerilog_2012] ...
Loading (7) /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/JSTK2_SPI_interface.sv ...
Done /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/JSTK2_SPI_interface.sv [5 ms, 66 lines, SystemVerilog_2012] ...
Loading (8) /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/Left_Ctrl.sv ...
Done /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/Left_Ctrl.sv [3 ms, 49 lines, SystemVerilog_2012] ...
Loading (9) /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/Right_Ctrl.sv ...
Done /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/Right_Ctrl.sv [2 ms, 49 lines, SystemVerilog_2012] ...
Loading (10) /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/SPI_Ctrl.sv ...
Done /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/SPI_Ctrl.sv [10 ms, 97 lines, SystemVerilog_2012] ...
Loading (11) /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/SPI_Steering_top.sv ...
Done /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/SPI_Steering_top.sv [6 ms, 65 lines, SystemVerilog_2012] ...
Loading (12) /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/Steering_X.sv ...
Done /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/Steering_X.sv [3 ms, 56 lines, SystemVerilog_2012] ...
Loading (13) /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/Steering_Y.sv ...
Done /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/Steering_Y.sv [0 ms, 33 lines, SystemVerilog_2012] ...
Loading (14) /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/tiff_writer.sv ...
Done /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/tiff_writer.sv [68 ms, 405 lines, SystemVerilog_2012] ...
Loading (15) /home/student/mwalek/Vivado/UEC2_spi_servo/sim/top_fpga/top_fpga_tb.sv ...
Done /home/student/mwalek/Vivado/UEC2_spi_servo/sim/top_fpga/top_fpga_tb.sv [6 ms, 106 lines, SystemVerilog_2012] ...
Loading (16) /home/student/mwalek/Vivado/UEC2_spi_servo/sim/top_vga/top_vga_tb.sv ...
Done /home/student/mwalek/Vivado/UEC2_spi_servo/sim/top_vga/top_vga_tb.sv [7 ms, 114 lines, SystemVerilog_2012] ...
Loading (17) /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v ...
Done /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [5 ms, 85 lines, Verilog_2001] ...
*** Done invocation #1 [186 ms] ***
*** Total number of lines [1 809] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [1 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [373 ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step (VHDL - RU) [5 ms] ...
Performing mixed post full build step (VHDL - RT) [100 ms] ...
Performing mixed post full build step (VHDL - RD) [5 ms] ...
Performing mixed post full build step (VHDL - FSC) [103 ms] ...
Performing mixed post full build step (VLOG - RI) [4 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.vga_timing_tb, work.clk_wiz_0, work.SPI_Sterring_top, work.top_fpga_tb, work.top_vga_tb
Performing mixed post full build step (MIXED - ELAB) [310 ms] ...
Performing mixed post full build step (MIXED - UNEL) [52 ms] ...
*** Error: NON_EXISTING_TYPE: Non existing type 'vga_if'
    at line 16 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/vga_timing/vga_timing_tb.sv [compile index 1]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'vsync' is not a member of 'vga_tim' (type 'vga_if' is undeclared)
    at line 96 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/vga_timing/vga_timing_tb.sv [compile index 1]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'vsync' is not a member of 'vga_tim' (type 'vga_if' is undeclared)
    at line 97 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/vga_timing/vga_timing_tb.sv [compile index 1]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'vsync' is not a member of 'vga_tim' (type 'vga_if' is undeclared)
    at line 98 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/vga_timing/vga_timing_tb.sv [compile index 1]
*** Warning: UNDECLARED_MODULE: Module 'vga_timing' is not declared
    at line 63 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/vga_timing/vga_timing_tb.sv [compile index 1]
*** Warning: UNDECLARED_MODULE: Module 'IBUF' is not declared
    at line 83 in /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 3]
*** Warning: UNDECLARED_MODULE: Module 'MMCME2_ADV' is not declared
    at line 130 in /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 3]
*** Warning: UNDECLARED_MODULE: Module 'BUFG' is not declared
    at line 196 in /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 3]
*** Warning: UNDECLARED_MODULE: Module 'BUFGCE' is not declared
    at line 206 in /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 3]
*** Warning: UNDECLARED_MODULE: Module 'BUFH' is not declared
    at line 211 in /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 3]
*** Warning: UNDECLARED_MODULE: Module 'BUFGCE' is not declared
    at line 218 in /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 3]
*** Warning: UNDECLARED_MODULE: Module 'BUFH' is not declared
    at line 223 in /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 3]
*** Warning: UNDECLARED_MODULE: Module 'ODDR' is not declared
    at line 76 in /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/top_vga_basys3.sv [compile index 4]
*** Warning: UNDECLARED_MODULE: Module 'top_vga' is not declared
    at line 91 in /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/top_vga_basys3.sv [compile index 4]
*** Warning: UNDECLARED_MODULE: Module 'top_vga' is not declared
    at line 67 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/top_vga/top_vga_tb.sv [compile index 16]
*** Warning: MISSING_PORT_CONNECTION: Instance 'dut' of module 'top_vga_basys3' is missing port connection to inout 'PS2Clk, PS2Data'
    at line 59 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/top_fpga/top_fpga_tb.sv [compile index 15]
*** Warning: MISSING_PORT_CONNECTION: Instance 'dut' of module 'top_vga_basys3' is missing port connection to output 'JA1'
    at line 59 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/top_fpga/top_fpga_tb.sv [compile index 15]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'x_val' of '1-bit' type from 'x_val_servo' of '10-bit' type
    at line 51 in /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/SPI_Steering_top.sv [compile index 11]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'y_val' of '1-bit' type from 'y_val' of '10-bit' type
    at line 59 in /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/SPI_Steering_top.sv [compile index 11]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'cntr_val' of '1-bit' type from 'cntr_out' of '12-bit' type
    at line 36 in /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/Steering_X.sv [compile index 12]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'cntr_val' of '1-bit' type from 'cntr_out' of '12-bit' type
    at line 44 in /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/Steering_X.sv [compile index 12]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'cntr_out' of '12-bit' type from 'cntd_val' of '1-bit' type
    at line 52 in /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/Steering_X.sv [compile index 12]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'cntd_val' of '1-bit' type from 'value' of '12-bit' type
    at line 32 in /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/Counter_X.sv [compile index 6]
*** Warning: UNELABORATED_MODULE: Module 'work.glbl' is not elaborated
    at line 6 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
Performing mixed post full build step (VHDL - ELPC) [0 ms] ...
Performing mixed post full build step (VHDL - US) [0 ms] ...
Performing mixed post full build step (VHDL - USBD) [51 ms] ...
*** Error: NON_EXISTING_PACKAGE: Non existing package 'vga_pkg'
    at line 14 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/vga_timing/vga_timing_tb.sv [compile index 1]
Performing mixed post full build step (VLOG - RD) [1 ms] ...
Performing mixed post full build step (VLOG - FSC) [51 ms] ...
Performing mixed post full build step (VLOG - EV) [51 ms] ...
Performing mixed post full build step (VLOG - ELPC) [1 ms] ...
Performing mixed post full build step (VLOG - US) [50 ms] ...
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_in2_clk_wiz_0' is never used
    at line 82 in /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 3]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_out3_clk_wiz_0' is never used
    at line 99 in /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 3]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_out4_clk_wiz_0' is never used
    at line 100 in /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 3]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_out5_clk_wiz_0' is never used
    at line 101 in /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 3]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_out6_clk_wiz_0' is never used
    at line 102 in /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 3]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_out7_clk_wiz_0' is never used
    at line 103 in /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 3]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'clk100Mhz_clk_wiz_0_en_clk' using `default_nettype set to wire
    at line 212 in /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 3]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk100Mhz_clk_wiz_0_en_clk' is not an input port
    at line 214 in /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 3]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'clk40Mhz_clk_wiz_0_en_clk' using `default_nettype set to wire
    at line 224 in /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 3]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk40Mhz_clk_wiz_0_en_clk' is not an input port
    at line 227 in /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 3]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_in' is never used
    at line 35 in /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/top_vga_basys3.sv [compile index 4]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_fb' is never used
    at line 35 in /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/top_vga_basys3.sv [compile index 4]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_ss' is never used
    at line 35 in /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/top_vga_basys3.sv [compile index 4]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_out' is never used
    at line 35 in /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/top_vga_basys3.sv [compile index 4]
*** Warning: SIGNAL_NEVER_READ: Signal 'locked' is never read (connected to sub-instance output port)
    at line 36 in /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/top_vga_basys3.sv [compile index 4]
*** Warning: SIGNAL_NEVER_READ: Signal 'safe_start' is never read
    at line 43 in /home/student/mwalek/Vivado/UEC2_spi_servo/fpga/rtl/top_vga_basys3.sv [compile index 4]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk' is never used
    at line 24 in /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/Steering_Y.sv [compile index 13]
*** Warning: SIGNAL_NEVER_USED: Signal 'rst' is never used
    at line 25 in /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/Steering_Y.sv [compile index 13]
*** Warning: SIGNAL_NEVER_USED: Signal 'y_val' is never used
    at line 26 in /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/Steering_Y.sv [compile index 13]
*** Warning: SIGNAL_NEVER_USED: Signal 'PWM_y' is never used
    at line 27 in /home/student/mwalek/Vivado/UEC2_spi_servo/rtl/Steering_Y.sv [compile index 13]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'file_open' is not an input port
    at line 388 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/tiff_writer.sv [compile index 14]
*** Warning: MULTIPLE_CLOCKS_BLOCK: Procedural block driven by multiple clocks (go_delayed, go)
    at line 395 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/tiff_writer.sv [compile index 14]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'pclk' is never written (connected to sub-instance input port)
    at line 40 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/top_fpga/top_fpga_tb.sv [compile index 15]
*** Warning: SIGNAL_NEVER_READ: Signal 'hs' is never read (connected to sub-instance output port)
    at line 41 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/top_fpga/top_fpga_tb.sv [compile index 15]
*** Warning: SIGNAL_NEVER_READ: Signal 'GSR' is never read
    at line 14 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'GTS' is never read
    at line 15 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'GWE' is never used
    at line 16 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'PRLD' is never read
    at line 17 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'GRESTORE' is never read
    at line 18 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'p_up_tmp' is never written
    at line 19 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'PLL_LOCKG' is never read
    at line 20 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'PROGB_GLBL' is never used
    at line 22 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'CCLKO_GLBL' is never used
    at line 23 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'FCSBO_GLBL' is never used
    at line 24 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'DO_GLBL' is never used
    at line 25 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'DI_GLBL' is never used
    at line 26 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TDO_GLBL' is never used
    at line 34 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TCK_GLBL' is never used
    at line 35 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TDI_GLBL' is never used
    at line 36 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TMS_GLBL' is never used
    at line 37 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TRST_GLBL' is never used
    at line 38 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_CAPTURE_GLBL' is never used
    at line 40 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_RESET_GLBL' is never used
    at line 41 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_SHIFT_GLBL' is never used
    at line 42 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_UPDATE_GLBL' is never used
    at line 43 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_RUNTEST_GLBL' is never used
    at line 44 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_SEL1_GLBL' is never read
    at line 46 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_SEL2_GLBL' is never read
    at line 47 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_SEL3_GLBL' is never read
    at line 48 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_SEL4_GLBL' is never read
    at line 49 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_USER_TDO1_GLBL' is never read
    at line 51 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_USER_TDO2_GLBL' is never read
    at line 52 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_USER_TDO3_GLBL' is never read
    at line 53 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_USER_TDO4_GLBL' is never read
    at line 54 in /home/student/mwalek/Vivado/UEC2_spi_servo/sim/common/glbl.v [compile index 17]
*** Done mixed mode extension build [799 ms] ***
*** Total build time [2s.097ms] ***
