{"Source Block": ["zipcpu/rtl/peripherals/zipmmu.v@531:558@HdlStmProcess", "\n\tinitial\ts_tlb_miss = 1'b0;\n\tinitial\ts_tlb_hit  = 1'b0;\n\tgenerate\n\t\tinteger i;\n\talways @(posedge i_clk)\n\tbegin // valid when s_ becomes valid\n\t\ts_tlb_addr <= {(LGTBL){1'b0}};\n\t\t/*\n\t\tfor(k=0; k<TBL_SIZE; k=k+1)\n\t\t\tfor(s=0; s<LGTBL; s=s+1)\n\t\t\t\tif (((k&(1<<s))!=0)&&(r_tlb_match[k]))\n\t\t\t\t\ts_tlb_addr[s] <= 1'b1;\n\t\t*/\n\t\tfor(i=0; i<TBL_SIZE; i=i+1)\n\t\t\tif (r_tlb_match[i])\n\t\t\t\ts_tlb_addr <= i[(LGTBL-1):0];\n\t\ts_tlb_miss <= (r_pending)&&(r_tlb_match == 0);\n\t\ts_tlb_hit <= 1'b0;\n\t\tfor(i=0; i<TBL_SIZE; i=i+1)\n\t\t\tif (r_tlb_match == (1<<i))\n\t\t\t\ts_tlb_hit <= (r_pending)&&(!r_valid)&&(i_wbm_cyc);\n\tend endgenerate\n\n\t// Third clock: Read from the address the virtual table offset,\n\t// whether read-only, etc.\n\tassign\tro_flag     = tlb_flags[s_tlb_addr][3];\n\tassign\tsimple_miss = (s_pending)&&(s_tlb_miss);\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[539, "\t\t/*\n"], [540, "\t\tfor(k=0; k<TBL_SIZE; k=k+1)\n"], [541, "\t\t\tfor(s=0; s<LGTBL; s=s+1)\n"], [542, "\t\t\t\tif (((k&(1<<s))!=0)&&(r_tlb_match[k]))\n"], [543, "\t\t\t\t\ts_tlb_addr[s] <= 1'b1;\n"], [544, "\t\t*/\n"]], "Add": []}}