<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p796" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_796{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_796{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_796{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_796{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_796{left:80px;bottom:874px;letter-spacing:0.18px;}
#t6_796{left:145px;bottom:874px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t7_796{left:145px;bottom:847px;letter-spacing:-0.12px;word-spacing:-0.9px;}
#t8_796{left:548px;bottom:847px;letter-spacing:-0.19px;word-spacing:-0.89px;}
#t9_796{left:651px;bottom:847px;letter-spacing:-0.12px;word-spacing:-0.95px;}
#ta_796{left:696px;bottom:847px;letter-spacing:-0.1px;}
#tb_796{left:145px;bottom:830px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tc_796{left:145px;bottom:814px;letter-spacing:-0.13px;word-spacing:0.01px;}
#td_796{left:145px;bottom:797px;letter-spacing:-0.12px;word-spacing:-0.19px;}
#te_796{left:145px;bottom:780px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tf_796{left:145px;bottom:763px;letter-spacing:-0.14px;}
#tg_796{left:145px;bottom:734px;}
#th_796{left:182px;bottom:734px;letter-spacing:-0.11px;word-spacing:0.05px;}
#ti_796{left:145px;bottom:705px;}
#tj_796{left:182px;bottom:705px;letter-spacing:-0.14px;word-spacing:0.04px;}
#tk_796{left:145px;bottom:678px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tl_796{left:145px;bottom:661px;letter-spacing:-0.12px;word-spacing:-0.9px;}
#tm_796{left:145px;bottom:644px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tn_796{left:145px;bottom:627px;letter-spacing:-0.14px;word-spacing:0.03px;}
#to_796{left:145px;bottom:610px;letter-spacing:-0.16px;word-spacing:0.05px;}
#tp_796{left:145px;bottom:594px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tq_796{left:145px;bottom:566px;letter-spacing:-0.12px;}
#tr_796{left:145px;bottom:549px;letter-spacing:-0.13px;word-spacing:-0.36px;}
#ts_796{left:145px;bottom:533px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#tt_796{left:145px;bottom:505px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tu_796{left:290px;bottom:505px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_796{left:145px;bottom:488px;letter-spacing:-0.12px;word-spacing:-0.43px;}
#tw_796{left:145px;bottom:471px;letter-spacing:-0.14px;word-spacing:0.04px;}
#tx_796{left:145px;bottom:455px;letter-spacing:-0.12px;}
#ty_796{left:145px;bottom:439px;letter-spacing:-0.01px;}
#tz_796{left:247px;bottom:439px;letter-spacing:-0.06px;}
#t10_796{left:297px;bottom:438px;letter-spacing:-0.23px;}
#t11_796{left:145px;bottom:410px;letter-spacing:-0.12px;word-spacing:-0.62px;}
#t12_796{left:571px;bottom:410px;letter-spacing:-0.12px;word-spacing:-0.64px;}
#t13_796{left:713px;bottom:410px;letter-spacing:-0.17px;}
#t14_796{left:145px;bottom:394px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t15_796{left:145px;bottom:366px;letter-spacing:-0.12px;word-spacing:-0.85px;}
#t16_796{left:145px;bottom:349px;letter-spacing:-0.12px;word-spacing:0.04px;}

.s1_796{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_796{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_796{font-size:18px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_796{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_796{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s6_796{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts796" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg796Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg796" style="-webkit-user-select: none;"><object width="825" height="990" data="796/796.svg" type="image/svg+xml" id="pdf796" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_796" class="t s1_796">Caches and Write Buffers </span>
<span id="t2_796" class="t s2_796">B6-12 </span><span id="t3_796" class="t s1_796">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_796" class="t s2_796">ARM DDI 0100I </span>
<span id="t5_796" class="t s3_796">B6.5 </span><span id="t6_796" class="t s3_796">Considerations for additional levels of cache </span>
<span id="t7_796" class="t s4_796">Additional levels of cache can be implemented in a system, as described in </span><span id="t8_796" class="t s5_796">Memory hierarchy </span><span id="t9_796" class="t s4_796">on page </span><span id="ta_796" class="t s4_796">B1-4. </span>
<span id="tb_796" class="t s4_796">ARMv6 defines the level 1 memory system in detail, but other cache-level architectures are not defined to </span>
<span id="tc_796" class="t s4_796">the same level of detail. However, standard practices are recommended to encourage adoption and </span>
<span id="td_796" class="t s4_796">portability across the increasing number of ARM systems that are aiming to provide level 2 cache support. </span>
<span id="te_796" class="t s4_796">It is recommended that all levels of cache have control functions that provide the following features as a </span>
<span id="tf_796" class="t s4_796">minimum: </span>
<span id="tg_796" class="t s4_796">• </span><span id="th_796" class="t s4_796">cache cleaning support </span>
<span id="ti_796" class="t s4_796">• </span><span id="tj_796" class="t s4_796">cache invalidation support. </span>
<span id="tk_796" class="t s4_796">Level 2 caches can be closely coupled to the core, or treated as a memory-mapped peripheral. In the </span>
<span id="tl_796" class="t s4_796">memory-mapped case, where cache control functions require an address parameter, for example, clean entry </span>
<span id="tm_796" class="t s4_796">by address, the address must be inherently a physical address (PA). Level 2 caches that are more closely </span>
<span id="tn_796" class="t s4_796">coupled to the core can use virtual or physical addresses. In this case, a VA or PA parameter can be used. </span>
<span id="to_796" class="t s4_796">Where PA parameters are used, the implementation must support the VA =&gt; PA address translation </span>
<span id="tp_796" class="t s4_796">operations defined for the System Control coprocessor. </span>
<span id="tq_796" class="t s4_796">ARMv6 introduces the concept of Inner and Outer attributes to memory management, as a means of </span>
<span id="tr_796" class="t s4_796">supporting two cache policies across the memory hierarchy, for example, a write-through level 1 cache and </span>
<span id="ts_796" class="t s4_796">a write-back level 2 cache. </span>
<span id="tt_796" class="t s5_796">C, B, and TEX Encodings </span><span id="tu_796" class="t s4_796">on page B4-11 describes the Inner and Outer attributes in the MMU. These </span>
<span id="tv_796" class="t s4_796">attributes are defined for each page. They are used to control the caching policy at different cache levels for </span>
<span id="tw_796" class="t s4_796">different regions of memory. The Inner attributes are used to define the caching policy at Level 1. </span>
<span id="tx_796" class="t s4_796">Implementations may use the Inner and Outer attributes to describe caching policy at other levels in an </span>
<span id="ty_796" class="t s6_796">IMPLEMENTATION </span><span id="tz_796" class="t s6_796">DEFINED </span><span id="t10_796" class="t s4_796">manner. </span>
<span id="t11_796" class="t s4_796">The System Control coprocessor provisions for level 2 caches are described in </span><span id="t12_796" class="t s5_796">Additional levels of cache </span><span id="t13_796" class="t s4_796">on </span>
<span id="t14_796" class="t s4_796">page B6-29. </span>
<span id="t15_796" class="t s4_796">It is recommended that anyone who is considering implementation of a level 2 (or beyond) cache in a system </span>
<span id="t16_796" class="t s4_796">design should work closely with ARM, as it is an area of ongoing development. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
