TimeQuest Timing Analyzer report for VGA
Mon Jun 18 19:13:12 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'control:inst10|vga_clk'
 12. Slow 1200mV 85C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'VGA:inst|vga_clk'
 15. Slow 1200mV 85C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Hold: 'control:inst10|vga_clk'
 17. Slow 1200mV 85C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'VGA:inst|vga_clk'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'control:inst10|vga_clk'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'VGA:inst|vga_clk'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[2]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Slow 1200mV 85C Model Metastability Report
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'control:inst10|vga_clk'
 36. Slow 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[2]'
 38. Slow 1200mV 0C Model Setup: 'VGA:inst|vga_clk'
 39. Slow 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[2]'
 40. Slow 1200mV 0C Model Hold: 'control:inst10|vga_clk'
 41. Slow 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Hold: 'VGA:inst|vga_clk'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'control:inst10|vga_clk'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'VGA:inst|vga_clk'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[2]'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Slow 1200mV 0C Model Metastability Report
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'control:inst10|vga_clk'
 59. Fast 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[2]'
 61. Fast 1200mV 0C Model Setup: 'VGA:inst|vga_clk'
 62. Fast 1200mV 0C Model Hold: 'control:inst10|vga_clk'
 63. Fast 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[2]'
 64. Fast 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Hold: 'VGA:inst|vga_clk'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'control:inst10|vga_clk'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'VGA:inst|vga_clk'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[2]'
 69. Fast 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'
 70. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. Fast 1200mV 0C Model Metastability Report
 76. Multicorner Timing Analysis Summary
 77. Setup Times
 78. Hold Times
 79. Clock to Output Times
 80. Minimum Clock to Output Times
 81. Board Trace Model Assignments
 82. Input Transition Times
 83. Slow Corner Signal Integrity Metrics
 84. Fast Corner Signal Integrity Metrics
 85. Setup Transfers
 86. Hold Transfers
 87. Report TCCS
 88. Report RSKM
 89. Unconstrained Paths
 90. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name      ; VGA                                              ;
; Device Family      ; Cyclone III                                      ;
; Device Name        ; EP3C10E144C8                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; CLK                                               ; Base      ; 50.000 ; 20.0 MHz   ; 0.000 ; 25.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { CLK }                                               ;
; control:inst10|vga_clk                            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { control:inst10|vga_clk }                            ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 4         ; 5           ;       ;        ;           ;            ; false    ; CLK    ; inst3|altpll_component|auto_generated|pll1|inclk[0] ; { inst3|altpll_component|auto_generated|pll1|clk[0] } ;
; inst3|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 5           ;       ;        ;           ;            ; false    ; CLK    ; inst3|altpll_component|auto_generated|pll1|inclk[0] ; { inst3|altpll_component|auto_generated|pll1|clk[2] } ;
; VGA:inst|vga_clk                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { VGA:inst|vga_clk }                                  ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 109.3 MHz  ; 109.3 MHz       ; control:inst10|vga_clk                            ;                                                ;
; 135.34 MHz ; 135.34 MHz      ; inst3|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 219.01 MHz ; 219.01 MHz      ; VGA:inst|vga_clk                                  ;                                                ;
; 275.1 MHz  ; 238.04 MHz      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; control:inst10|vga_clk                            ; -13.113 ; -947.074      ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -5.542  ; -216.640      ;
; inst3|altpll_component|auto_generated|pll1|clk[2] ; -5.279  ; -384.267      ;
; VGA:inst|vga_clk                                  ; -3.566  ; -50.066       ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[2] ; -0.251 ; -0.502        ;
; control:inst10|vga_clk                            ; -0.250 ; -0.445        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.678  ; 0.000         ;
; VGA:inst|vga_clk                                  ; 0.745  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; control:inst10|vga_clk                            ; -1.487 ; -141.265      ;
; VGA:inst|vga_clk                                  ; -1.487 ; -29.740       ;
; inst3|altpll_component|auto_generated|pll1|clk[2] ; 4.718  ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 19.722 ; 0.000         ;
; CLK                                               ; 24.916 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'control:inst10|vga_clk'                                                                                         ;
+---------+--------------------+---------------------------+------------------+------------------------+--------------+------------+------------+
; Slack   ; From Node          ; To Node                   ; Launch Clock     ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------+---------------------------+------------------+------------------------+--------------+------------+------------+
; -13.113 ; VGA:inst|vcount[2] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 14.024     ;
; -13.083 ; VGA:inst|vcount[2] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.994     ;
; -13.047 ; VGA:inst|vcount[1] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.958     ;
; -12.987 ; VGA:inst|vcount[1] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.898     ;
; -12.948 ; VGA:inst|vcount[3] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.859     ;
; -12.849 ; VGA:inst|vcount[2] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.760     ;
; -12.828 ; VGA:inst|vcount[4] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.739     ;
; -12.819 ; VGA:inst|vcount[2] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.730     ;
; -12.801 ; VGA:inst|vcount[3] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.712     ;
; -12.749 ; VGA:inst|vcount[5] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.660     ;
; -12.723 ; VGA:inst|vcount[1] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.634     ;
; -12.721 ; VGA:inst|vcount[4] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.632     ;
; -12.693 ; VGA:inst|vcount[1] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.604     ;
; -12.673 ; VGA:inst|vcount[2] ; control:inst10|addr_G[8]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.584     ;
; -12.631 ; VGA:inst|hcount[1] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.518     ;
; -12.629 ; VGA:inst|hcount[1] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.516     ;
; -12.612 ; VGA:inst|vcount[3] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.523     ;
; -12.582 ; VGA:inst|vcount[3] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.493     ;
; -12.578 ; VGA:inst|hcount[2] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.465     ;
; -12.565 ; VGA:inst|vcount[1] ; control:inst10|addr_G[7]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.476     ;
; -12.553 ; VGA:inst|hcount[0] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.440     ;
; -12.547 ; VGA:inst|vcount[1] ; control:inst10|addr_G[8]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.458     ;
; -12.530 ; VGA:inst|hcount[2] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.417     ;
; -12.519 ; VGA:inst|vcount[5] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.430     ;
; -12.505 ; VGA:inst|hcount[0] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.392     ;
; -12.494 ; VGA:inst|hcount[3] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.381     ;
; -12.492 ; VGA:inst|hcount[3] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.379     ;
; -12.485 ; VGA:inst|hcount[1] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.372     ;
; -12.483 ; VGA:inst|hcount[1] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.370     ;
; -12.466 ; VGA:inst|vcount[3] ; control:inst10|addr_G[7]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.377     ;
; -12.451 ; VGA:inst|vcount[2] ; control:inst10|addr_G[7]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.362     ;
; -12.436 ; VGA:inst|vcount[3] ; control:inst10|addr_G[8]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.347     ;
; -12.432 ; VGA:inst|hcount[2] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.319     ;
; -12.419 ; VGA:inst|vcount[1] ; control:inst10|addr_G[5]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.330     ;
; -12.407 ; VGA:inst|hcount[0] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.294     ;
; -12.389 ; VGA:inst|vcount[1] ; control:inst10|addr_G[6]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.300     ;
; -12.386 ; VGA:inst|vcount[4] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.297     ;
; -12.384 ; VGA:inst|hcount[2] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.271     ;
; -12.360 ; VGA:inst|vcount[6] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.271     ;
; -12.359 ; VGA:inst|hcount[0] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.246     ;
; -12.356 ; VGA:inst|vcount[4] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.267     ;
; -12.348 ; VGA:inst|hcount[3] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.235     ;
; -12.346 ; VGA:inst|hcount[3] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.233     ;
; -12.339 ; VGA:inst|hcount[1] ; control:inst10|addr_G[7]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.226     ;
; -12.337 ; VGA:inst|hcount[1] ; control:inst10|addr_G[8]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.224     ;
; -12.336 ; VGA:inst|vcount[6] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.247     ;
; -12.320 ; VGA:inst|vcount[3] ; control:inst10|addr_G[5]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.231     ;
; -12.305 ; VGA:inst|vcount[2] ; control:inst10|addr_G[5]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.216     ;
; -12.290 ; VGA:inst|hcount[4] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.177     ;
; -12.290 ; VGA:inst|vcount[3] ; control:inst10|addr_G[6]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.201     ;
; -12.286 ; VGA:inst|hcount[2] ; control:inst10|addr_G[8]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.173     ;
; -12.275 ; VGA:inst|vcount[2] ; control:inst10|addr_G[6]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.186     ;
; -12.264 ; VGA:inst|hcount[5] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.151     ;
; -12.262 ; VGA:inst|hcount[5] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.149     ;
; -12.261 ; VGA:inst|hcount[0] ; control:inst10|addr_G[8]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.148     ;
; -12.260 ; VGA:inst|hcount[4] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.147     ;
; -12.240 ; VGA:inst|vcount[4] ; control:inst10|addr_G[7]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.151     ;
; -12.238 ; VGA:inst|hcount[2] ; control:inst10|addr_G[7]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.125     ;
; -12.233 ; VGA:inst|hcount[7] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.120     ;
; -12.214 ; VGA:inst|vcount[6] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.125     ;
; -12.213 ; VGA:inst|hcount[0] ; control:inst10|addr_G[7]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.100     ;
; -12.210 ; VGA:inst|vcount[4] ; control:inst10|addr_G[8]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.121     ;
; -12.209 ; VGA:inst|hcount[1] ; control:inst10|data[1]    ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.113     ; 13.097     ;
; -12.202 ; VGA:inst|hcount[3] ; control:inst10|addr_G[7]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.089     ;
; -12.200 ; VGA:inst|hcount[3] ; control:inst10|addr_G[8]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.087     ;
; -12.194 ; VGA:inst|vcount[5] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.105     ;
; -12.193 ; VGA:inst|hcount[1] ; control:inst10|addr_G[5]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.080     ;
; -12.184 ; VGA:inst|vcount[6] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.095     ;
; -12.164 ; VGA:inst|vcount[5] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.075     ;
; -12.163 ; VGA:inst|hcount[1] ; control:inst10|addr_G[6]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.050     ;
; -12.155 ; VGA:inst|hcount[7] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.042     ;
; -12.150 ; VGA:inst|hcount[6] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.037     ;
; -12.144 ; VGA:inst|hcount[4] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.031     ;
; -12.120 ; VGA:inst|hcount[6] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.007     ;
; -12.118 ; VGA:inst|hcount[5] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.005     ;
; -12.116 ; VGA:inst|hcount[5] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.003     ;
; -12.114 ; VGA:inst|hcount[4] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 13.001     ;
; -12.094 ; VGA:inst|vcount[4] ; control:inst10|addr_G[5]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 13.005     ;
; -12.092 ; VGA:inst|hcount[2] ; control:inst10|addr_G[5]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 12.979     ;
; -12.087 ; VGA:inst|hcount[7] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 12.974     ;
; -12.072 ; VGA:inst|hcount[3] ; control:inst10|data[1]    ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.113     ; 12.960     ;
; -12.068 ; VGA:inst|vcount[6] ; control:inst10|addr_G[7]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 12.979     ;
; -12.067 ; VGA:inst|hcount[0] ; control:inst10|addr_G[5]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 12.954     ;
; -12.064 ; VGA:inst|vcount[4] ; control:inst10|addr_G[6]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 12.975     ;
; -12.062 ; VGA:inst|hcount[2] ; control:inst10|addr_G[6]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 12.949     ;
; -12.056 ; VGA:inst|hcount[3] ; control:inst10|addr_G[5]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 12.943     ;
; -12.051 ; VGA:inst|hcount[2] ; control:inst10|data[1]    ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.113     ; 12.939     ;
; -12.048 ; VGA:inst|vcount[5] ; control:inst10|addr_G[7]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 12.959     ;
; -12.044 ; VGA:inst|hcount[0] ; control:inst10|data[1]    ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.113     ; 12.932     ;
; -12.038 ; VGA:inst|vcount[6] ; control:inst10|addr_G[8]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 12.949     ;
; -12.037 ; VGA:inst|hcount[0] ; control:inst10|addr_G[6]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 12.924     ;
; -12.026 ; VGA:inst|hcount[3] ; control:inst10|addr_G[6]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 12.913     ;
; -12.025 ; VGA:inst|vcount[1] ; control:inst10|data[1]    ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.089     ; 12.937     ;
; -12.018 ; VGA:inst|vcount[5] ; control:inst10|addr_G[8]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 12.929     ;
; -12.009 ; VGA:inst|hcount[7] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 12.896     ;
; -12.004 ; VGA:inst|vcount[7] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.090     ; 12.915     ;
; -12.004 ; VGA:inst|hcount[6] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 12.891     ;
; -11.998 ; VGA:inst|hcount[4] ; control:inst10|addr_G[7]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 12.885     ;
; -11.974 ; VGA:inst|hcount[6] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 12.861     ;
; -11.972 ; VGA:inst|hcount[5] ; control:inst10|addr_G[7]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.114     ; 12.859     ;
+---------+--------------------+---------------------------+------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                         ; Launch Clock           ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------------------------+--------------+------------+------------+
; -5.542 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a23~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.934     ; 4.606      ;
; -5.492 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a13~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.950     ; 4.540      ;
; -5.460 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a23~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.934     ; 4.524      ;
; -5.440 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a22~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.947     ; 4.491      ;
; -5.368 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a21~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.958     ; 4.408      ;
; -5.358 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a22~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.947     ; 4.409      ;
; -5.292 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a1~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.935     ; 4.355      ;
; -5.288 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a23~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.934     ; 4.352      ;
; -5.286 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a21~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.958     ; 4.326      ;
; -5.269 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a13~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.950     ; 4.317      ;
; -5.201 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a0~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.939     ; 4.260      ;
; -5.196 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a16~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.934     ; 4.260      ;
; -5.186 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a22~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.947     ; 4.237      ;
; -5.181 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a15~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.938     ; 4.241      ;
; -5.166 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a1~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.935     ; 4.229      ;
; -5.126 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a19~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.928     ; 4.196      ;
; -5.124 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a20~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.953     ; 4.169      ;
; -5.121 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a13~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.950     ; 4.169      ;
; -5.119 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a16~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.934     ; 4.183      ;
; -5.118 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a19~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.928     ; 4.188      ;
; -5.116 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a20~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.953     ; 4.161      ;
; -5.114 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a21~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.958     ; 4.154      ;
; -5.104 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a15~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.938     ; 4.164      ;
; -5.098 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a18~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.953     ; 4.143      ;
; -5.091 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a8~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.947     ; 4.142      ;
; -5.091 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a7~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.952     ; 4.137      ;
; -5.090 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a18~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.953     ; 4.135      ;
; -5.075 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a0~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.939     ; 4.134      ;
; -5.074 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a12~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.957     ; 4.115      ;
; -5.064 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a9~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.940     ; 4.122      ;
; -5.055 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a4~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.954     ; 4.099      ;
; -5.003 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a9~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.940     ; 4.061      ;
; -4.986 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a4~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.954     ; 4.030      ;
; -4.932 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a14~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.938     ; 3.992      ;
; -4.903 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a8~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.947     ; 3.954      ;
; -4.903 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a7~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.952     ; 3.949      ;
; -4.884 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a1~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.935     ; 3.947      ;
; -4.868 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a5~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.957     ; 3.909      ;
; -4.851 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a19~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.928     ; 3.921      ;
; -4.851 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a12~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.957     ; 3.892      ;
; -4.849 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a20~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.953     ; 3.894      ;
; -4.823 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a18~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.953     ; 3.868      ;
; -4.813 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a17~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.939     ; 3.872      ;
; -4.811 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a3~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.960     ; 3.849      ;
; -4.805 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a8~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.947     ; 3.856      ;
; -4.805 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a7~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.952     ; 3.851      ;
; -4.799 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a5~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.957     ; 3.840      ;
; -4.793 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a0~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.939     ; 3.852      ;
; -4.773 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a16~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.934     ; 3.837      ;
; -4.758 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a15~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.938     ; 3.818      ;
; -4.746 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.957     ; 3.787      ;
; -4.742 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a3~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.960     ; 3.780      ;
; -4.736 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a17~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.939     ; 3.795      ;
; -4.709 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a9~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.940     ; 3.767      ;
; -4.709 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a14~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.938     ; 3.769      ;
; -4.703 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a12~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.957     ; 3.744      ;
; -4.693 ; control:inst10|addr_BEGIN[0]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a4~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.959     ; 3.732      ;
; -4.647 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|address_reg_a[0]                 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.339     ; 3.259      ;
; -4.643 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a10~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.959     ; 3.682      ;
; -4.632 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a4~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.954     ; 3.676      ;
; -4.582 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a10~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.959     ; 3.621      ;
; -4.561 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a14~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.938     ; 3.621      ;
; -4.558 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.957     ; 3.599      ;
; -4.460 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.957     ; 3.501      ;
; -4.445 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a5~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.957     ; 3.486      ;
; -4.414 ; control:inst10|addr_GG[13]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a6~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.948     ; 3.464      ;
; -4.412 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a2~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.957     ; 3.453      ;
; -4.390 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a17~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.939     ; 3.449      ;
; -4.388 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a3~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.960     ; 3.426      ;
; -4.383 ; control:inst10|addr_GG[13]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a2~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.949     ; 3.432      ;
; -4.337 ; control:inst10|addr_BEGIN[0]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a20~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.958     ; 3.377      ;
; -4.288 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a10~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.959     ; 3.327      ;
; -4.286 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a2~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.957     ; 3.327      ;
; -4.281 ; control:inst10|addr_GG[13]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a7~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.934     ; 3.345      ;
; -4.266 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a11~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.958     ; 3.306      ;
; -4.246 ; control:inst10|addr_GG[14]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a2~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.949     ; 3.295      ;
; -4.239 ; control:inst10|addr_GG[13]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a3~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.942     ; 3.295      ;
; -4.235 ; control:inst10|addr_GG[13]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a4~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.929     ; 3.304      ;
; -4.224 ; control:inst10|addr_GG[13]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a5~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.929     ; 3.293      ;
; -4.213 ; control:inst10|addr_GG[14]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a6~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.948     ; 3.263      ;
; -4.210 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a11~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.958     ; 3.250      ;
; -4.153 ; control:inst10|addr_GG[14]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a3~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.942     ; 3.209      ;
; -4.152 ; control:inst10|addr_GG[14]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a4~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.929     ; 3.221      ;
; -4.151 ; control:inst10|addr_BEGIN[5]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a2~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.957     ; 3.192      ;
; -4.151 ; control:inst10|addr_BEGIN[5]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a12~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.957     ; 3.192      ;
; -4.141 ; control:inst10|addr_GG[14]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a5~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.929     ; 3.210      ;
; -4.080 ; control:inst10|addr_GG[14]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a7~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.934     ; 3.144      ;
; -4.074 ; control:inst10|addr_BEGIN[6]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a1~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.935     ; 3.137      ;
; -4.068 ; control:inst10|addr_BEGIN[0]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a3~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.965     ; 3.101      ;
; -4.054 ; control:inst10|addr_GG[13]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a0~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.949     ; 3.103      ;
; -4.033 ; control:inst10|addr_BEGIN[5]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a8~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.947     ; 3.084      ;
; -4.028 ; control:inst10|addr_BEGIN[3]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a20~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.958     ; 3.068      ;
; -4.027 ; control:inst10|addr_GG[1]     ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a6~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.961     ; 3.064      ;
; -4.022 ; control:inst10|addr_GG[1]     ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a2~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.962     ; 3.058      ;
; -4.021 ; control:inst10|addr_BEGIN[11] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a23~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.934     ; 3.085      ;
; -4.018 ; control:inst10|addr_BEGIN[4]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a20~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.958     ; 3.058      ;
; -4.009 ; control:inst10|addr_SCORE[13] ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a5~porta_address_reg0      ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.954     ; 3.053      ;
; -4.004 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a2~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.957     ; 3.045      ;
; -3.994 ; control:inst10|addr_BEGIN[0]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a18~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.958     ; 3.034      ;
; -3.988 ; control:inst10|addr_BEGIN[4]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a18~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.958     ; 3.028      ;
+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[2]'                                                                                                ;
+--------+---------------------+----------------------------+------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                    ; Launch Clock           ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+----------------------------+------------------------+---------------------------------------------------+--------------+------------+------------+
; -5.279 ; control:inst10|GG   ; control:inst10|push2[10]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.343     ; 3.887      ;
; -5.278 ; control:inst10|GG   ; control:inst10|push2[4]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.343     ; 3.886      ;
; -5.273 ; control:inst10|GG   ; control:inst10|push2[6]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.343     ; 3.881      ;
; -5.270 ; control:inst10|GG   ; control:inst10|push2[3]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.343     ; 3.878      ;
; -5.250 ; control:inst10|Bg   ; control:inst10|push[9]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.355     ; 3.846      ;
; -5.221 ; control:inst10|Bg   ; control:inst10|push1[7]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.374     ; 3.798      ;
; -5.221 ; control:inst10|Bg   ; control:inst10|push1[9]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.374     ; 3.798      ;
; -5.100 ; control:inst10|Bg   ; control:inst10|push[1]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.356     ; 3.695      ;
; -5.099 ; control:inst10|Bg   ; control:inst10|push[3]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.356     ; 3.694      ;
; -5.099 ; control:inst10|Bg   ; control:inst10|push[2]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.356     ; 3.694      ;
; -5.098 ; control:inst10|Bg   ; control:inst10|push[5]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.356     ; 3.693      ;
; -5.092 ; control:inst10|Bg   ; control:inst10|push[4]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.356     ; 3.687      ;
; -5.079 ; control:inst10|Bg   ; control:inst10|move_y[8]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.378     ; 3.652      ;
; -5.071 ; control:inst10|Bg   ; control:inst10|push2[10]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.349     ; 3.673      ;
; -5.070 ; control:inst10|Bg   ; control:inst10|push2[4]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.349     ; 3.672      ;
; -5.068 ; control:inst10|GG   ; control:inst10|push2[9]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.361     ; 3.658      ;
; -5.068 ; control:inst10|GG   ; control:inst10|push2[7]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.361     ; 3.658      ;
; -5.068 ; control:inst10|GG   ; control:inst10|push[9]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.349     ; 3.670      ;
; -5.064 ; control:inst10|Bg   ; control:inst10|push3[10]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.374     ; 3.641      ;
; -5.064 ; control:inst10|Bg   ; control:inst10|move_y[9]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.378     ; 3.637      ;
; -5.062 ; control:inst10|Bg   ; control:inst10|push2[3]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.349     ; 3.664      ;
; -5.056 ; control:inst10|Bg   ; control:inst10|push[0]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.355     ; 3.652      ;
; -5.055 ; control:inst10|Bg   ; control:inst10|push[6]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.355     ; 3.651      ;
; -5.055 ; control:inst10|Bg   ; control:inst10|push[8]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.355     ; 3.651      ;
; -5.054 ; control:inst10|Bg   ; control:inst10|push[10]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.355     ; 3.650      ;
; -5.045 ; control:inst10|Bg   ; control:inst10|push2[6]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.349     ; 3.647      ;
; -5.026 ; control:inst10|Bg   ; control:inst10|push1[0]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.374     ; 3.603      ;
; -5.025 ; control:inst10|Bg   ; control:inst10|push1[6]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.374     ; 3.602      ;
; -5.021 ; control:inst10|Bg   ; control:inst10|push1[10]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.374     ; 3.598      ;
; -4.994 ; control:inst10|Bg   ; control:inst10|push1[8]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.374     ; 3.571      ;
; -4.985 ; control:inst10|Bg   ; control:inst10|push1[5]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.375     ; 3.561      ;
; -4.981 ; control:inst10|Bg   ; control:inst10|push1[1]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.375     ; 3.557      ;
; -4.980 ; control:inst10|Bg   ; control:inst10|push1[2]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.375     ; 3.556      ;
; -4.979 ; control:inst10|Bg   ; control:inst10|push1[4]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.375     ; 3.555      ;
; -4.979 ; control:inst10|Bg   ; control:inst10|push1[3]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.375     ; 3.555      ;
; -4.948 ; control:inst10|GG   ; control:inst10|push2[0]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.362     ; 3.537      ;
; -4.941 ; control:inst10|GG   ; control:inst10|push2[5]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.361     ; 3.531      ;
; -4.939 ; control:inst10|GG   ; control:inst10|push2[1]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.350     ; 3.540      ;
; -4.939 ; control:inst10|GG   ; control:inst10|push2[2]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.350     ; 3.540      ;
; -4.933 ; control:inst10|Bg   ; control:inst10|move_y[6]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.378     ; 3.506      ;
; -4.918 ; control:inst10|Bg   ; control:inst10|move_y[7]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.378     ; 3.491      ;
; -4.918 ; control:inst10|GG   ; control:inst10|push[1]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.350     ; 3.519      ;
; -4.917 ; control:inst10|GG   ; control:inst10|push[3]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.350     ; 3.518      ;
; -4.917 ; control:inst10|GG   ; control:inst10|push[2]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.350     ; 3.518      ;
; -4.916 ; control:inst10|GG   ; control:inst10|push[5]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.350     ; 3.517      ;
; -4.914 ; control:inst10|Bg   ; control:inst10|push3[1]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.376     ; 3.489      ;
; -4.910 ; control:inst10|GG   ; control:inst10|push[4]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.350     ; 3.511      ;
; -4.898 ; control:inst10|GG   ; control:inst10|push2[8]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.361     ; 3.488      ;
; -4.879 ; control:inst10|Bg   ; control:inst10|push3[2]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.376     ; 3.454      ;
; -4.879 ; control:inst10|Bg   ; control:inst10|push3[3]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.376     ; 3.454      ;
; -4.874 ; control:inst10|GG   ; control:inst10|push[0]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.349     ; 3.476      ;
; -4.873 ; control:inst10|GG   ; control:inst10|push[6]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.349     ; 3.475      ;
; -4.873 ; control:inst10|GG   ; control:inst10|push[8]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.349     ; 3.475      ;
; -4.872 ; control:inst10|GG   ; control:inst10|push[10]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.349     ; 3.474      ;
; -4.858 ; control:inst10|Bg   ; control:inst10|push2[9]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.367     ; 3.442      ;
; -4.858 ; control:inst10|Bg   ; control:inst10|push2[7]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.367     ; 3.442      ;
; -4.814 ; control:inst10|Bg   ; control:inst10|push3[9]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.374     ; 3.391      ;
; -4.814 ; control:inst10|Bg   ; control:inst10|push3[7]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.374     ; 3.391      ;
; -4.787 ; control:inst10|Bg   ; control:inst10|move_y[4]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.378     ; 3.360      ;
; -4.772 ; control:inst10|Bg   ; control:inst10|move_y[5]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.378     ; 3.345      ;
; -4.740 ; control:inst10|Bg   ; control:inst10|push2[0]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.368     ; 3.323      ;
; -4.733 ; control:inst10|Bg   ; control:inst10|push2[5]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.367     ; 3.317      ;
; -4.728 ; control:inst10|Bg   ; control:inst10|push2[2]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.356     ; 3.323      ;
; -4.727 ; control:inst10|Bg   ; control:inst10|push2[1]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.356     ; 3.322      ;
; -4.676 ; control:inst10|GG   ; control:inst10|push1[7]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.368     ; 3.259      ;
; -4.676 ; control:inst10|GG   ; control:inst10|push1[9]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.368     ; 3.259      ;
; -4.653 ; control:inst10|Bg   ; control:inst10|push3[6]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.374     ; 3.230      ;
; -4.652 ; control:inst10|Bg   ; control:inst10|push3[4]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.374     ; 3.229      ;
; -4.652 ; control:inst10|Bg   ; control:inst10|push3[0]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.374     ; 3.229      ;
; -4.647 ; control:inst10|Bg   ; control:inst10|push3[8]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.374     ; 3.224      ;
; -4.641 ; control:inst10|Bg   ; control:inst10|move_y[2]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.378     ; 3.214      ;
; -4.640 ; control:inst10|Bg   ; control:inst10|push[7]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.368     ; 3.223      ;
; -4.626 ; control:inst10|Bg   ; control:inst10|push3[5]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.374     ; 3.203      ;
; -4.626 ; control:inst10|Bg   ; control:inst10|move_y[3]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.378     ; 3.199      ;
; -4.614 ; control:inst10|Bg   ; control:inst10|push2[8]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.367     ; 3.198      ;
; -4.515 ; control:inst10|GG   ; control:inst10|push[7]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.362     ; 3.104      ;
; -4.513 ; control:inst10|Bg   ; control:inst10|move_y[0]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.378     ; 3.086      ;
; -4.513 ; control:inst10|Bg   ; control:inst10|move_y[1]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.378     ; 3.086      ;
; -4.481 ; control:inst10|GG   ; control:inst10|push1[0]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.368     ; 3.064      ;
; -4.480 ; control:inst10|GG   ; control:inst10|push1[6]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.368     ; 3.063      ;
; -4.476 ; control:inst10|GG   ; control:inst10|push1[10]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.368     ; 3.059      ;
; -4.449 ; control:inst10|GG   ; control:inst10|push1[8]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.368     ; 3.032      ;
; -4.442 ; control:inst10|GG   ; control:inst10|push1[1]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.369     ; 3.024      ;
; -4.441 ; control:inst10|GG   ; control:inst10|push1[2]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.369     ; 3.023      ;
; -4.440 ; control:inst10|GG   ; control:inst10|push1[5]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.369     ; 3.022      ;
; -4.440 ; control:inst10|GG   ; control:inst10|push1[4]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.369     ; 3.022      ;
; -4.440 ; control:inst10|GG   ; control:inst10|push1[3]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.369     ; 3.022      ;
; -4.373 ; control:inst10|GG   ; control:inst10|push3[10]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.368     ; 2.956      ;
; -4.223 ; control:inst10|GG   ; control:inst10|push3[1]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.370     ; 2.804      ;
; -4.188 ; control:inst10|GG   ; control:inst10|push3[2]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.370     ; 2.769      ;
; -4.188 ; control:inst10|GG   ; control:inst10|push3[3]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.370     ; 2.769      ;
; -4.126 ; control:inst10|GG   ; control:inst10|push3[9]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.368     ; 2.709      ;
; -4.126 ; control:inst10|GG   ; control:inst10|push3[7]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.368     ; 2.709      ;
; -3.965 ; control:inst10|GG   ; control:inst10|push3[6]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.368     ; 2.548      ;
; -3.964 ; control:inst10|GG   ; control:inst10|push3[4]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.368     ; 2.547      ;
; -3.964 ; control:inst10|GG   ; control:inst10|push3[0]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.368     ; 2.547      ;
; -3.959 ; control:inst10|GG   ; control:inst10|push3[8]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.368     ; 2.542      ;
; -3.938 ; control:inst10|GG   ; control:inst10|push3[5]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.368     ; 2.521      ;
; -3.690 ; control:inst10|stop ; control:inst10|counter[23] ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.363     ; 2.278      ;
; -3.690 ; control:inst10|stop ; control:inst10|counter[22] ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.363     ; 2.278      ;
+--------+---------------------+----------------------------+------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'VGA:inst|vga_clk'                                                                                 ;
+--------+--------------------+--------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+------------------+------------------+--------------+------------+------------+
; -3.566 ; VGA:inst|hcount[5] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.463      ;
; -3.566 ; VGA:inst|hcount[5] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.463      ;
; -3.566 ; VGA:inst|hcount[5] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.463      ;
; -3.566 ; VGA:inst|hcount[5] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.463      ;
; -3.566 ; VGA:inst|hcount[5] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.463      ;
; -3.566 ; VGA:inst|hcount[5] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.463      ;
; -3.566 ; VGA:inst|hcount[5] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.463      ;
; -3.566 ; VGA:inst|hcount[5] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.463      ;
; -3.566 ; VGA:inst|hcount[5] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.463      ;
; -3.566 ; VGA:inst|hcount[5] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.463      ;
; -3.326 ; VGA:inst|hcount[8] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.223      ;
; -3.326 ; VGA:inst|hcount[8] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.223      ;
; -3.326 ; VGA:inst|hcount[8] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.223      ;
; -3.326 ; VGA:inst|hcount[8] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.223      ;
; -3.326 ; VGA:inst|hcount[8] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.223      ;
; -3.326 ; VGA:inst|hcount[8] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.223      ;
; -3.326 ; VGA:inst|hcount[8] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.223      ;
; -3.326 ; VGA:inst|hcount[8] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.223      ;
; -3.326 ; VGA:inst|hcount[8] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.223      ;
; -3.326 ; VGA:inst|hcount[8] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.223      ;
; -3.322 ; VGA:inst|hcount[0] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.219      ;
; -3.322 ; VGA:inst|hcount[0] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.219      ;
; -3.322 ; VGA:inst|hcount[0] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.219      ;
; -3.322 ; VGA:inst|hcount[0] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.219      ;
; -3.322 ; VGA:inst|hcount[0] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.219      ;
; -3.322 ; VGA:inst|hcount[0] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.219      ;
; -3.322 ; VGA:inst|hcount[0] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.219      ;
; -3.322 ; VGA:inst|hcount[0] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.219      ;
; -3.322 ; VGA:inst|hcount[0] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.219      ;
; -3.322 ; VGA:inst|hcount[0] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.219      ;
; -3.169 ; VGA:inst|hcount[9] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.066      ;
; -3.169 ; VGA:inst|hcount[9] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.066      ;
; -3.169 ; VGA:inst|hcount[9] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.066      ;
; -3.169 ; VGA:inst|hcount[9] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.066      ;
; -3.169 ; VGA:inst|hcount[9] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.066      ;
; -3.169 ; VGA:inst|hcount[9] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.066      ;
; -3.169 ; VGA:inst|hcount[9] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.066      ;
; -3.169 ; VGA:inst|hcount[9] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.066      ;
; -3.169 ; VGA:inst|hcount[9] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.066      ;
; -3.169 ; VGA:inst|hcount[9] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.066      ;
; -3.137 ; VGA:inst|hcount[3] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.034      ;
; -3.137 ; VGA:inst|hcount[3] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.034      ;
; -3.137 ; VGA:inst|hcount[3] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.034      ;
; -3.137 ; VGA:inst|hcount[3] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.034      ;
; -3.137 ; VGA:inst|hcount[3] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.034      ;
; -3.137 ; VGA:inst|hcount[3] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.034      ;
; -3.137 ; VGA:inst|hcount[3] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.034      ;
; -3.137 ; VGA:inst|hcount[3] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.034      ;
; -3.137 ; VGA:inst|hcount[3] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.034      ;
; -3.137 ; VGA:inst|hcount[3] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 4.034      ;
; -3.070 ; VGA:inst|hcount[6] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.967      ;
; -3.070 ; VGA:inst|hcount[6] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.967      ;
; -3.070 ; VGA:inst|hcount[6] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.967      ;
; -3.070 ; VGA:inst|hcount[6] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.967      ;
; -3.070 ; VGA:inst|hcount[6] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.967      ;
; -3.070 ; VGA:inst|hcount[6] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.967      ;
; -3.070 ; VGA:inst|hcount[6] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.967      ;
; -3.070 ; VGA:inst|hcount[6] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.967      ;
; -3.070 ; VGA:inst|hcount[6] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.967      ;
; -3.070 ; VGA:inst|hcount[6] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.967      ;
; -3.017 ; VGA:inst|hcount[1] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.914      ;
; -3.017 ; VGA:inst|hcount[1] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.914      ;
; -3.017 ; VGA:inst|hcount[1] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.914      ;
; -3.017 ; VGA:inst|hcount[1] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.914      ;
; -3.017 ; VGA:inst|hcount[1] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.914      ;
; -3.017 ; VGA:inst|hcount[1] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.914      ;
; -3.017 ; VGA:inst|hcount[1] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.914      ;
; -3.017 ; VGA:inst|hcount[1] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.914      ;
; -3.017 ; VGA:inst|hcount[1] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.914      ;
; -3.017 ; VGA:inst|hcount[1] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.914      ;
; -2.926 ; VGA:inst|hcount[4] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.823      ;
; -2.926 ; VGA:inst|hcount[4] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.823      ;
; -2.926 ; VGA:inst|hcount[4] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.823      ;
; -2.926 ; VGA:inst|hcount[4] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.823      ;
; -2.926 ; VGA:inst|hcount[4] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.823      ;
; -2.926 ; VGA:inst|hcount[4] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.823      ;
; -2.926 ; VGA:inst|hcount[4] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.823      ;
; -2.926 ; VGA:inst|hcount[4] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.823      ;
; -2.926 ; VGA:inst|hcount[4] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.823      ;
; -2.926 ; VGA:inst|hcount[4] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.823      ;
; -2.888 ; VGA:inst|hcount[2] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.785      ;
; -2.888 ; VGA:inst|hcount[2] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.785      ;
; -2.888 ; VGA:inst|hcount[2] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.785      ;
; -2.888 ; VGA:inst|hcount[2] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.785      ;
; -2.888 ; VGA:inst|hcount[2] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.785      ;
; -2.888 ; VGA:inst|hcount[2] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.785      ;
; -2.888 ; VGA:inst|hcount[2] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.785      ;
; -2.888 ; VGA:inst|hcount[2] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.785      ;
; -2.888 ; VGA:inst|hcount[2] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.785      ;
; -2.888 ; VGA:inst|hcount[2] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.785      ;
; -2.819 ; VGA:inst|hcount[7] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.716      ;
; -2.819 ; VGA:inst|hcount[7] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.716      ;
; -2.819 ; VGA:inst|hcount[7] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.716      ;
; -2.819 ; VGA:inst|hcount[7] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.716      ;
; -2.819 ; VGA:inst|hcount[7] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.716      ;
; -2.819 ; VGA:inst|hcount[7] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.716      ;
; -2.819 ; VGA:inst|hcount[7] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.716      ;
; -2.819 ; VGA:inst|hcount[7] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.716      ;
; -2.819 ; VGA:inst|hcount[7] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.716      ;
; -2.819 ; VGA:inst|hcount[7] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.104     ; 3.716      ;
+--------+--------------------+--------------------+------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                   ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.251 ; VGA:inst|vga_clk           ; VGA:inst|vga_clk           ; VGA:inst|vga_clk                                  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.463      ; 0.785      ;
; -0.251 ; control:inst10|vga_clk     ; control:inst10|vga_clk     ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.463      ; 0.785      ;
; 0.222  ; VGA:inst|vga_clk           ; VGA:inst|vga_clk           ; VGA:inst|vga_clk                                  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.463      ; 0.758      ;
; 0.222  ; control:inst10|vga_clk     ; control:inst10|vga_clk     ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.463      ; 0.758      ;
; 0.431  ; control:inst10|push2[4]    ; control:inst10|push2[4]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.431  ; control:inst10|push2[6]    ; control:inst10|push2[6]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.431  ; control:inst10|push2[3]    ; control:inst10|push2[3]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.431  ; control:inst10|push2[10]   ; control:inst10|push2[10]   ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.431  ; control:inst10|rand_num[7] ; control:inst10|rand_num[7] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.432  ; control:inst10|push[4]     ; control:inst10|push[4]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432  ; control:inst10|push[5]     ; control:inst10|push[5]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432  ; control:inst10|push2[1]    ; control:inst10|push2[1]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432  ; control:inst10|push2[2]    ; control:inst10|push2[2]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432  ; control:inst10|push[0]     ; control:inst10|push[0]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432  ; control:inst10|push[3]     ; control:inst10|push[3]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432  ; control:inst10|push[2]     ; control:inst10|push[2]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432  ; control:inst10|push[1]     ; control:inst10|push[1]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432  ; control:inst10|push[6]     ; control:inst10|push[6]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432  ; control:inst10|push[8]     ; control:inst10|push[8]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432  ; control:inst10|push[10]    ; control:inst10|push[10]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.433  ; control:inst10|push2[5]    ; control:inst10|push2[5]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; control:inst10|push1[5]    ; control:inst10|push1[5]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; control:inst10|push1[4]    ; control:inst10|push1[4]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; control:inst10|push3[4]    ; control:inst10|push3[4]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; control:inst10|push3[5]    ; control:inst10|push3[5]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; control:inst10|push2[0]    ; control:inst10|push2[0]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; control:inst10|push1[6]    ; control:inst10|push1[6]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; control:inst10|push1[0]    ; control:inst10|push1[0]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; control:inst10|push1[1]    ; control:inst10|push1[1]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; control:inst10|push1[2]    ; control:inst10|push1[2]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; control:inst10|push1[3]    ; control:inst10|push1[3]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; control:inst10|push3[1]    ; control:inst10|push3[1]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; control:inst10|push3[2]    ; control:inst10|push3[2]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; control:inst10|push3[0]    ; control:inst10|push3[0]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; control:inst10|push3[3]    ; control:inst10|push3[3]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; control:inst10|push3[6]    ; control:inst10|push3[6]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; control:inst10|push2[8]    ; control:inst10|push2[8]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; control:inst10|push1[8]    ; control:inst10|push1[8]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; control:inst10|push1[10]   ; control:inst10|push1[10]   ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; control:inst10|push3[10]   ; control:inst10|push3[10]   ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; control:inst10|push3[8]    ; control:inst10|push3[8]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433  ; control:inst10|T_move[1]   ; control:inst10|T_move[1]   ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.445  ; control:inst10|cnt_clk     ; control:inst10|cnt_clk     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.461  ; control:inst10|rand_num[0] ; control:inst10|rand_num[7] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.776      ;
; 0.465  ; control:inst10|rand_num[5] ; control:inst10|rand_num[4] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.778      ;
; 0.482  ; control:inst10|rand_num[4] ; control:inst10|rand_num[3] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.795      ;
; 0.522  ; control:inst10|rand_num[2] ; control:inst10|type[6]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.835      ;
; 0.523  ; control:inst10|rand_num[2] ; control:inst10|type[8]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.836      ;
; 0.523  ; control:inst10|rand_num[2] ; control:inst10|type[5]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.836      ;
; 0.523  ; control:inst10|rand_num[2] ; control:inst10|rand_num[1] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.836      ;
; 0.541  ; control:inst10|rand_num[2] ; control:inst10|type[7]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.854      ;
; 0.636  ; control:inst10|rand_num[3] ; control:inst10|type[5]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.949      ;
; 0.637  ; control:inst10|rand_num[6] ; control:inst10|type[8]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.950      ;
; 0.638  ; control:inst10|rand_num[6] ; control:inst10|type[4]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.951      ;
; 0.639  ; control:inst10|rand_num[3] ; control:inst10|type[6]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.952      ;
; 0.640  ; control:inst10|rand_num[3] ; control:inst10|type[7]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.953      ;
; 0.683  ; key:inst1|counter[30]      ; key:inst1|counter[30]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.997      ;
; 0.684  ; key:inst1|counter2[30]     ; key:inst1|counter2[30]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.997      ;
; 0.693  ; control:inst10|T_move[30]  ; control:inst10|T_move[30]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.006      ;
; 0.724  ; key:inst1|counter2[3]      ; key:inst1|counter2[3]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.038      ;
; 0.724  ; key:inst1|counter2[4]      ; key:inst1|counter2[4]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.038      ;
; 0.724  ; key:inst1|counter2[2]      ; key:inst1|counter2[2]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.038      ;
; 0.724  ; key:inst1|counter[3]       ; key:inst1|counter[3]       ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.038      ;
; 0.724  ; key:inst1|counter[4]       ; key:inst1|counter[4]       ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.038      ;
; 0.724  ; key:inst1|counter[2]       ; key:inst1|counter[2]       ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.038      ;
; 0.726  ; key:inst1|counter[24]      ; key:inst1|counter[24]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.040      ;
; 0.726  ; key:inst1|counter[27]      ; key:inst1|counter[27]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.040      ;
; 0.727  ; key:inst1|counter2[24]     ; key:inst1|counter2[24]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.727  ; key:inst1|counter2[27]     ; key:inst1|counter2[27]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.727  ; key:inst1|counter2[26]     ; key:inst1|counter2[26]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.729  ; key:inst1|counter[25]      ; key:inst1|counter[25]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.043      ;
; 0.739  ; key:inst1|counter[16]      ; key:inst1|counter[16]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.053      ;
; 0.739  ; key:inst1|counter2[6]      ; key:inst1|counter2[6]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.053      ;
; 0.739  ; key:inst1|counter[6]       ; key:inst1|counter[6]       ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.053      ;
; 0.739  ; control:inst10|T_move[15]  ; control:inst10|T_move[15]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.052      ;
; 0.739  ; control:inst10|counter[11] ; control:inst10|counter[11] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.052      ;
; 0.739  ; control:inst10|counter[7]  ; control:inst10|counter[7]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.052      ;
; 0.739  ; control:inst10|counter[5]  ; control:inst10|counter[5]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.052      ;
; 0.739  ; control:inst10|counter[3]  ; control:inst10|counter[3]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.052      ;
; 0.740  ; key:inst1|counter2[16]     ; key:inst1|counter2[16]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.053      ;
; 0.740  ; key:inst1|counter2[14]     ; key:inst1|counter2[14]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.054      ;
; 0.740  ; key:inst1|counter2[15]     ; key:inst1|counter2[15]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.054      ;
; 0.740  ; key:inst1|counter2[13]     ; key:inst1|counter2[13]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.054      ;
; 0.740  ; key:inst1|counter2[12]     ; key:inst1|counter2[12]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.054      ;
; 0.740  ; key:inst1|counter2[11]     ; key:inst1|counter2[11]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.054      ;
; 0.740  ; key:inst1|counter[15]      ; key:inst1|counter[15]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.054      ;
; 0.740  ; key:inst1|counter[14]      ; key:inst1|counter[14]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.054      ;
; 0.740  ; key:inst1|counter[18]      ; key:inst1|counter[18]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.054      ;
; 0.740  ; key:inst1|counter[22]      ; key:inst1|counter[22]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.054      ;
; 0.740  ; key:inst1|counter[12]      ; key:inst1|counter[12]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.054      ;
; 0.740  ; key:inst1|counter[13]      ; key:inst1|counter[13]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.054      ;
; 0.740  ; key:inst1|counter[11]      ; key:inst1|counter[11]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.054      ;
; 0.740  ; control:inst10|counter[27] ; control:inst10|counter[27] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.053      ;
; 0.740  ; control:inst10|T_move[19]  ; control:inst10|T_move[19]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.053      ;
; 0.740  ; control:inst10|T_move[5]   ; control:inst10|T_move[5]   ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.053      ;
; 0.740  ; control:inst10|counter[23] ; control:inst10|counter[23] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.053      ;
; 0.740  ; control:inst10|counter[21] ; control:inst10|counter[21] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.053      ;
; 0.740  ; control:inst10|counter[19] ; control:inst10|counter[19] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.053      ;
; 0.740  ; control:inst10|counter[13] ; control:inst10|counter[13] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.053      ;
; 0.740  ; control:inst10|counter[9]  ; control:inst10|counter[9]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.053      ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'control:inst10|vga_clk'                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                   ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -0.250 ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|q_a[1]                     ; control:inst10|data[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 2.010      ; 2.042      ;
; -0.138 ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[0]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.354      ; 2.498      ;
; -0.057 ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|out_address_reg_a[0]     ; control:inst10|data[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 2.355      ; 2.580      ;
; -0.031 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[1] ; control:inst10|data[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 2.368      ; 2.619      ;
; -0.021 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[2] ; control:inst10|data[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 2.391      ; 2.652      ;
; 0.050  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[0] ; control:inst10|data[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 2.368      ; 2.700      ;
; 0.078  ; control:inst10|push2[7]                                                                             ; control:inst10|addr_G[7]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.366      ; 2.726      ;
; 0.103  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[2] ; control:inst10|data[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 2.375      ; 2.760      ;
; 0.111  ; control:inst10|push2[3]                                                                             ; control:inst10|addr_G[3]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.348      ; 2.741      ;
; 0.171  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[1]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.354      ; 2.807      ;
; 0.238  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[2]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.354      ; 2.874      ;
; 0.245  ; control:inst10|push3[3]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.374      ; 2.901      ;
; 0.265  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[1] ; control:inst10|data[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 2.354      ; 2.901      ;
; 0.268  ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|q_a[0]                     ; control:inst10|data[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.994      ; 2.544      ;
; 0.276  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[2] ; control:inst10|data[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 2.377      ; 2.935      ;
; 0.283  ; control:inst10|push[4]                                                                              ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.354      ; 2.919      ;
; 0.311  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[3]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.354      ; 2.947      ;
; 0.313  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[0] ; control:inst10|data[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 2.352      ; 2.947      ;
; 0.378  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[4]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.354      ; 3.014      ;
; 0.387  ; control:inst10|push3[4]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.372      ; 3.041      ;
; 0.393  ; control:inst10|push1[4]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.373      ; 3.048      ;
; 0.396  ; control:inst10|push3[5]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.372      ; 3.050      ;
; 0.406  ; control:inst10|push[3]                                                                              ; control:inst10|addr_G[3]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.355      ; 3.043      ;
; 0.410  ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|q_a[2]                     ; control:inst10|data[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.996      ; 2.688      ;
; 0.428  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[1] ; control:inst10|data[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 2.352      ; 3.062      ;
; 0.431  ; control:inst10|push2[7]                                                                             ; control:inst10|addr_G[8]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.366      ; 3.079      ;
; 0.432  ; control:inst10|win                                                                                  ; control:inst10|win        ; control:inst10|vga_clk                            ; control:inst10|vga_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.432  ; control:inst10|GG                                                                                   ; control:inst10|GG         ; control:inst10|vga_clk                            ; control:inst10|vga_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.433  ; control:inst10|Bg                                                                                   ; control:inst10|Bg         ; control:inst10|vga_clk                            ; control:inst10|vga_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.434  ; control:inst10|stop                                                                                 ; control:inst10|stop       ; control:inst10|vga_clk                            ; control:inst10|vga_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.443  ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|out_address_reg_a[0]     ; control:inst10|data[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 2.357      ; 3.082      ;
; 0.451  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[5]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.354      ; 3.087      ;
; 0.458  ; control:inst10|push[1]                                                                              ; control:inst10|addr_G[1]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.355      ; 3.095      ;
; 0.462  ; control:inst10|push[2]                                                                              ; control:inst10|addr_G[2]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.355      ; 3.099      ;
; 0.464  ; control:inst10|push2[3]                                                                             ; control:inst10|addr_G[4]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.348      ; 3.094      ;
; 0.473  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[0] ; control:inst10|data[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 2.354      ; 3.109      ;
; 0.492  ; control:inst10|push1[3]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.373      ; 3.147      ;
; 0.500  ; control:inst10|push2[5]                                                                             ; control:inst10|addr_G[5]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.366      ; 3.148      ;
; 0.506  ; control:inst10|push2[4]                                                                             ; control:inst10|addr_G[4]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.348      ; 3.136      ;
; 0.514  ; control:inst10|push[6]                                                                              ; control:inst10|addr_G[6]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.354      ; 3.150      ;
; 0.518  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[6]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.354      ; 3.154      ;
; 0.544  ; control:inst10|push2[3]                                                                             ; control:inst10|addr_G[5]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.348      ; 3.174      ;
; 0.547  ; control:inst10|push[4]                                                                              ; control:inst10|addr_G[4]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.355      ; 3.184      ;
; 0.550  ; control:inst10|push3[2]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.374      ; 3.206      ;
; 0.557  ; control:inst10|push2[7]                                                                             ; control:inst10|addr_G[9]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.366      ; 3.205      ;
; 0.571  ; control:inst10|push2[7]                                                                             ; control:inst10|addr_G[10] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.366      ; 3.219      ;
; 0.574  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a19        ; control:inst10|data[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 2.000      ; 2.856      ;
; 0.591  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[7]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.354      ; 3.227      ;
; 0.604  ; control:inst10|push2[3]                                                                             ; control:inst10|addr_G[6]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.348      ; 3.234      ;
; 0.658  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[8]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.354      ; 3.294      ;
; 0.661  ; control:inst10|push[5]                                                                              ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.354      ; 3.297      ;
; 0.667  ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a0             ; control:inst10|data[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 2.006      ; 2.955      ;
; 0.684  ; control:inst10|push2[3]                                                                             ; control:inst10|addr_G[7]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.348      ; 3.314      ;
; 0.697  ; control:inst10|push2[7]                                                                             ; control:inst10|addr_G[11] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.366      ; 3.345      ;
; 0.704  ; control:inst10|push1[2]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.373      ; 3.359      ;
; 0.711  ; control:inst10|push2[7]                                                                             ; control:inst10|addr_G[12] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.366      ; 3.359      ;
; 0.724  ; control:inst10|score[4]                                                                             ; control:inst10|win        ; control:inst10|vga_clk                            ; control:inst10|vga_clk ; 0.000        ; 0.082      ; 1.038      ;
; 0.731  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[9]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.354      ; 3.367      ;
; 0.744  ; control:inst10|push2[3]                                                                             ; control:inst10|addr_G[8]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.348      ; 3.374      ;
; 0.764  ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|out_address_reg_a[1]        ; control:inst10|data[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 2.356      ; 3.402      ;
; 0.768  ; control:inst10|push2[0]                                                                             ; control:inst10|addr_G[0]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.367      ; 3.417      ;
; 0.775  ; control:inst10|score[3]                                                                             ; control:inst10|score[3]   ; control:inst10|vga_clk                            ; control:inst10|vga_clk ; 0.000        ; 0.081      ; 1.088      ;
; 0.775  ; control:inst10|score[1]                                                                             ; control:inst10|score[1]   ; control:inst10|vga_clk                            ; control:inst10|vga_clk ; 0.000        ; 0.081      ; 1.088      ;
; 0.775  ; control:inst10|score[2]                                                                             ; control:inst10|score[2]   ; control:inst10|vga_clk                            ; control:inst10|vga_clk ; 0.000        ; 0.081      ; 1.088      ;
; 0.777  ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a1             ; control:inst10|data[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 2.004      ; 3.063      ;
; 0.777  ; control:inst10|score[4]                                                                             ; control:inst10|score[4]   ; control:inst10|vga_clk                            ; control:inst10|vga_clk ; 0.000        ; 0.081      ; 1.090      ;
; 0.786  ; control:inst10|score[0]                                                                             ; control:inst10|score[0]   ; control:inst10|vga_clk                            ; control:inst10|vga_clk ; 0.000        ; 0.081      ; 1.099      ;
; 0.789  ; control:inst10|push[2]                                                                              ; control:inst10|addr_G[3]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.355      ; 3.426      ;
; 0.793  ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|out_address_reg_a[0]     ; control:inst10|data[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 2.371      ; 3.446      ;
; 0.798  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[10] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.354      ; 3.434      ;
; 0.802  ; control:inst10|push3[0]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.372      ; 3.456      ;
; 0.806  ; control:inst10|push3[1]                                                                             ; control:inst10|addr_G[1]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.375      ; 3.463      ;
; 0.810  ; control:inst10|push[3]                                                                              ; control:inst10|addr_G[4]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.355      ; 3.447      ;
; 0.816  ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a3             ; control:inst10|data[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 2.006      ; 3.104      ;
; 0.819  ; control:inst10|push[3]                                                                              ; control:inst10|addr_G[5]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.355      ; 3.456      ;
; 0.824  ; control:inst10|push2[3]                                                                             ; control:inst10|addr_G[9]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.348      ; 3.454      ;
; 0.829  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a16        ; control:inst10|data[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 2.006      ; 3.117      ;
; 0.834  ; control:inst10|push[8]                                                                              ; control:inst10|addr_G[8]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.354      ; 3.470      ;
; 0.839  ; control:inst10|push2[4]                                                                             ; control:inst10|addr_G[5]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.348      ; 3.469      ;
; 0.847  ; control:inst10|push[6]                                                                              ; control:inst10|addr_G[7]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.354      ; 3.483      ;
; 0.857  ; control:inst10|push2[4]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.347      ; 3.486      ;
; 0.862  ; control:inst10|push[1]                                                                              ; control:inst10|addr_G[2]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.355      ; 3.499      ;
; 0.871  ; control:inst10|push[1]                                                                              ; control:inst10|addr_G[3]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.355      ; 3.508      ;
; 0.871  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[11] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.354      ; 3.507      ;
; 0.880  ; control:inst10|push[4]                                                                              ; control:inst10|addr_G[5]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.355      ; 3.517      ;
; 0.884  ; control:inst10|push2[3]                                                                             ; control:inst10|addr_G[10] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.348      ; 3.514      ;
; 0.885  ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|out_address_reg_a[0]        ; control:inst10|data[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 2.356      ; 3.523      ;
; 0.914  ; control:inst10|push1[1]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.373      ; 3.569      ;
; 0.920  ; control:inst10|push[2]                                                                              ; control:inst10|addr_G[4]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.355      ; 3.557      ;
; 0.920  ; control:inst10|push2[5]                                                                             ; control:inst10|addr_G[6]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.366      ; 3.568      ;
; 0.929  ; control:inst10|push[2]                                                                              ; control:inst10|addr_G[5]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.355      ; 3.566      ;
; 0.929  ; control:inst10|push2[5]                                                                             ; control:inst10|addr_G[7]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.366      ; 3.577      ;
; 0.938  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[12] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.354      ; 3.574      ;
; 0.941  ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|q_a[0]                   ; control:inst10|data[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.988      ; 3.211      ;
; 0.946  ; control:inst10|push2[4]                                                                             ; control:inst10|addr_G[6]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.348      ; 3.576      ;
; 0.950  ; control:inst10|push[3]                                                                              ; control:inst10|addr_G[6]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.355      ; 3.587      ;
; 0.959  ; control:inst10|push[3]                                                                              ; control:inst10|addr_G[7]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.355      ; 3.596      ;
; 0.964  ; control:inst10|push2[3]                                                                             ; control:inst10|addr_G[11] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.348      ; 3.594      ;
; 0.973  ; control:inst10|push3[1]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.374      ; 3.629      ;
; 0.978  ; control:inst10|push[6]                                                                              ; control:inst10|addr_G[8]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 2.354      ; 3.614      ;
+--------+-----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.678 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|address_reg_a[0] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[0]             ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.679 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|address_reg_a[2] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[2]             ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.680 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|address_reg_a[1] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[1]             ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.994      ;
; 0.681 ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|address_reg_a[0]     ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|out_address_reg_a[0]                 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.994      ;
; 1.918 ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|address_reg_a[1]        ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|out_address_reg_a[1]                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.241      ;
; 2.224 ; control:inst10|addr_GG[5]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.387     ; 1.191      ;
; 2.224 ; control:inst10|addr_BIRD[9]                                                                     ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.404     ; 1.174      ;
; 2.225 ; control:inst10|addr_BIRD[4]                                                                     ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.404     ; 1.175      ;
; 2.226 ; control:inst10|addr_BIRD[8]                                                                     ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.404     ; 1.176      ;
; 2.228 ; control:inst10|addr_GG[9]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.387     ; 1.195      ;
; 2.229 ; control:inst10|addr_GG[12]                                                                      ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.387     ; 1.196      ;
; 2.238 ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|address_reg_a[0]        ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|out_address_reg_a[0]                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.561      ;
; 2.245 ; control:inst10|addr_GG[11]                                                                      ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.387     ; 1.212      ;
; 2.248 ; control:inst10|addr_WIN[7]                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a0~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.427     ; 1.175      ;
; 2.249 ; control:inst10|addr_WIN[3]                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a2~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.427     ; 1.176      ;
; 2.251 ; control:inst10|addr_BEGIN[10]                                                                   ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6~porta_address_reg0  ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.414     ; 1.191      ;
; 2.253 ; control:inst10|addr_GG[8]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.387     ; 1.220      ;
; 2.259 ; control:inst10|addr_WIN[10]                                                                     ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a0~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.427     ; 1.186      ;
; 2.261 ; control:inst10|addr_G[1]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.420     ; 1.195      ;
; 2.262 ; control:inst10|addr_BIRD[5]                                                                     ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.404     ; 1.212      ;
; 2.266 ; control:inst10|addr_BIRD[10]                                                                    ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.404     ; 1.216      ;
; 2.273 ; control:inst10|addr_WIN[9]                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.427     ; 1.200      ;
; 2.273 ; control:inst10|addr_BIRD[3]                                                                     ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.404     ; 1.223      ;
; 2.276 ; control:inst10|addr_G[1]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a1~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.417     ; 1.213      ;
; 2.277 ; control:inst10|addr_WIN[10]                                                                     ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.427     ; 1.204      ;
; 2.282 ; control:inst10|addr_G[1]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.419     ; 1.217      ;
; 2.282 ; control:inst10|addr_BEGIN[8]                                                                    ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6~porta_address_reg0  ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.414     ; 1.222      ;
; 2.282 ; control:inst10|addr_G[3]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.420     ; 1.216      ;
; 2.284 ; control:inst10|addr_WIN[6]                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.427     ; 1.211      ;
; 2.286 ; control:inst10|addr_G[4]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.420     ; 1.220      ;
; 2.289 ; control:inst10|addr_BEGIN[12]                                                                   ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6~porta_address_reg0  ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.414     ; 1.229      ;
; 2.290 ; control:inst10|addr_G[12]                                                                       ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.419     ; 1.225      ;
; 2.291 ; control:inst10|addr_WIN[5]                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a0~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.427     ; 1.218      ;
; 2.291 ; control:inst10|addr_WIN[9]                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a0~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.427     ; 1.218      ;
; 2.296 ; control:inst10|addr_WIN[5]                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.427     ; 1.223      ;
; 2.300 ; control:inst10|addr_G[5]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.419     ; 1.235      ;
; 2.301 ; control:inst10|addr_WIN[11]                                                                     ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.427     ; 1.228      ;
; 2.302 ; control:inst10|addr_WIN[7]                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.427     ; 1.229      ;
; 2.303 ; control:inst10|addr_G[8]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.419     ; 1.238      ;
; 2.304 ; control:inst10|addr_WIN[1]                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.389     ; 1.269      ;
; 2.308 ; control:inst10|addr_WIN[11]                                                                     ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a0~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.427     ; 1.235      ;
; 2.308 ; control:inst10|addr_BIRD[0]                                                                     ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.403     ; 1.259      ;
; 2.311 ; control:inst10|addr_G[7]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.419     ; 1.246      ;
; 2.329 ; control:inst10|addr_G[10]                                                                       ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.419     ; 1.264      ;
; 2.335 ; control:inst10|addr_GG[2]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.387     ; 1.302      ;
; 2.339 ; control:inst10|addr_GG[4]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.387     ; 1.306      ;
; 2.341 ; control:inst10|addr_G[4]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.419     ; 1.276      ;
; 2.365 ; control:inst10|addr_G[2]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.419     ; 1.300      ;
; 2.372 ; control:inst10|addr_GG[7]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.387     ; 1.339      ;
; 2.376 ; control:inst10|addr_G[9]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.419     ; 1.311      ;
; 2.395 ; control:inst10|addr_BEGIN[0]                                                                    ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a12~porta_address_reg0 ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.420     ; 1.329      ;
; 2.404 ; control:inst10|addr_GG[2]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a2~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.406     ; 1.352      ;
; 2.440 ; control:inst10|addr_SCORE[4]                                                                    ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.422     ; 1.372      ;
; 2.442 ; control:inst10|addr_GG[3]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a0~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.407     ; 1.389      ;
; 2.454 ; control:inst10|addr_SCORE[8]                                                                    ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.422     ; 1.386      ;
; 2.459 ; control:inst10|addr_SCORE[10]                                                                   ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.422     ; 1.391      ;
; 2.461 ; control:inst10|addr_BEGIN[4]                                                                    ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a12~porta_address_reg0 ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.420     ; 1.395      ;
; 2.467 ; control:inst10|addr_SCORE[3]                                                                    ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.422     ; 1.399      ;
; 2.467 ; control:inst10|addr_GG[2]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a0~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.407     ; 1.414      ;
; 2.476 ; control:inst10|addr_GG[4]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a0~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.407     ; 1.423      ;
; 2.478 ; control:inst10|addr_BEGIN[6]                                                                    ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6~porta_address_reg0  ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.414     ; 1.418      ;
; 2.478 ; control:inst10|addr_G[0]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.420     ; 1.412      ;
; 2.486 ; control:inst10|addr_SCORE[12]                                                                   ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.422     ; 1.418      ;
; 2.490 ; control:inst10|addr_G[0]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.419     ; 1.425      ;
; 2.493 ; control:inst10|addr_SCORE[7]                                                                    ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.422     ; 1.425      ;
; 2.494 ; control:inst10|addr_GG[9]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a0~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.407     ; 1.441      ;
; 2.495 ; control:inst10|addr_SCORE[4]                                                                    ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a4~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.426     ; 1.423      ;
; 2.495 ; control:inst10|addr_SCORE[4]                                                                    ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.425     ; 1.424      ;
; 2.495 ; control:inst10|addr_GG[12]                                                                      ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a0~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.407     ; 1.442      ;
; 2.497 ; control:inst10|addr_BIRD[1]                                                                     ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.404     ; 1.447      ;
; 2.499 ; control:inst10|addr_GG[7]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a0~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.407     ; 1.446      ;
; 2.500 ; control:inst10|addr_SCORE[5]                                                                    ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.422     ; 1.432      ;
; 2.503 ; control:inst10|addr_G[3]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.419     ; 1.438      ;
; 2.507 ; control:inst10|addr_SCORE[9]                                                                    ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.422     ; 1.439      ;
; 2.509 ; control:inst10|addr_SCORE[3]                                                                    ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.425     ; 1.438      ;
; 2.516 ; control:inst10|addr_SCORE[3]                                                                    ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a3~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.425     ; 1.445      ;
; 2.517 ; control:inst10|addr_GG[11]                                                                      ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a7~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.391     ; 1.480      ;
; 2.520 ; control:inst10|addr_SCORE[11]                                                                   ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.422     ; 1.452      ;
; 2.528 ; control:inst10|addr_GG[11]                                                                      ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a4~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.386     ; 1.496      ;
; 2.537 ; control:inst10|addr_WIN[3]                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a0~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.427     ; 1.464      ;
; 2.537 ; control:inst10|addr_GG[13]                                                                      ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|address_reg_a[0]                        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.810     ; 1.039      ;
; 2.540 ; control:inst10|addr_SCORE[3]                                                                    ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a4~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.426     ; 1.468      ;
; 2.541 ; control:inst10|addr_GG[14]                                                                      ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|address_reg_a[1]                        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.810     ; 1.043      ;
; 2.542 ; control:inst10|addr_WIN[12]                                                                     ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a0~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.427     ; 1.469      ;
; 2.543 ; control:inst10|addr_G[6]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.420     ; 1.477      ;
; 2.545 ; control:inst10|addr_GG[9]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a4~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.386     ; 1.513      ;
; 2.550 ; control:inst10|addr_GG[8]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a5~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.386     ; 1.518      ;
; 2.550 ; control:inst10|addr_GG[12]                                                                      ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a4~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.386     ; 1.518      ;
; 2.550 ; control:inst10|addr_GG[8]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a7~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.391     ; 1.513      ;
; 2.551 ; control:inst10|addr_WIN[2]                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a2~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.427     ; 1.478      ;
; 2.551 ; control:inst10|addr_SCORE[0]                                                                    ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a5~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.418     ; 1.487      ;
; 2.553 ; control:inst10|addr_GG[11]                                                                      ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a5~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.386     ; 1.521      ;
; 2.553 ; control:inst10|addr_GG[12]                                                                      ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a5~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.386     ; 1.521      ;
; 2.555 ; control:inst10|addr_GG[8]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a3~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.399     ; 1.510      ;
; 2.557 ; control:inst10|addr_GG[9]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a7~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.391     ; 1.520      ;
; 2.561 ; control:inst10|addr_GG[8]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a4~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.386     ; 1.529      ;
; 2.561 ; control:inst10|addr_G[9]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.420     ; 1.495      ;
; 2.562 ; control:inst10|addr_BIRD[2]                                                                     ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.404     ; 1.512      ;
; 2.562 ; control:inst10|addr_BIRD[7]                                                                     ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.404     ; 1.512      ;
; 2.564 ; control:inst10|addr_WIN[0]                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.389     ; 1.529      ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'VGA:inst|vga_clk'                                                                                 ;
+-------+--------------------+--------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+------------------+------------------+--------------+------------+------------+
; 0.745 ; VGA:inst|hcount[4] ; VGA:inst|hcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.058      ;
; 0.750 ; VGA:inst|hcount[1] ; VGA:inst|hcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.063      ;
; 0.753 ; VGA:inst|vcount[4] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.065      ;
; 0.753 ; VGA:inst|vcount[7] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.065      ;
; 0.753 ; VGA:inst|vcount[6] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.065      ;
; 0.754 ; VGA:inst|vcount[8] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.066      ;
; 0.774 ; VGA:inst|vcount[1] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.086      ;
; 0.774 ; VGA:inst|vcount[5] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.086      ;
; 0.870 ; VGA:inst|vcount[9] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.182      ;
; 0.966 ; VGA:inst|hcount[0] ; VGA:inst|hcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.279      ;
; 0.969 ; VGA:inst|hcount[3] ; VGA:inst|hcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.282      ;
; 0.975 ; VGA:inst|hcount[2] ; VGA:inst|hcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.288      ;
; 0.981 ; VGA:inst|hcount[6] ; VGA:inst|hcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.294      ;
; 0.987 ; VGA:inst|hcount[7] ; VGA:inst|hcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.300      ;
; 1.104 ; VGA:inst|hcount[1] ; VGA:inst|hcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.417      ;
; 1.107 ; VGA:inst|vcount[7] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.419      ;
; 1.114 ; VGA:inst|vcount[6] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.426      ;
; 1.114 ; VGA:inst|vcount[4] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.426      ;
; 1.115 ; VGA:inst|hcount[4] ; VGA:inst|hcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.428      ;
; 1.123 ; VGA:inst|vcount[3] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.435      ;
; 1.123 ; VGA:inst|vcount[4] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.435      ;
; 1.123 ; VGA:inst|vcount[6] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.435      ;
; 1.129 ; VGA:inst|vcount[5] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.441      ;
; 1.131 ; VGA:inst|vcount[0] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.443      ;
; 1.140 ; VGA:inst|vcount[2] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.452      ;
; 1.171 ; VGA:inst|hcount[9] ; VGA:inst|hcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.484      ;
; 1.235 ; VGA:inst|hcount[1] ; VGA:inst|hcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.548      ;
; 1.237 ; VGA:inst|vcount[5] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.549      ;
; 1.239 ; VGA:inst|vcount[5] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.551      ;
; 1.240 ; VGA:inst|vcount[5] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.552      ;
; 1.244 ; VGA:inst|hcount[1] ; VGA:inst|hcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.557      ;
; 1.246 ; VGA:inst|hcount[4] ; VGA:inst|hcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.559      ;
; 1.254 ; VGA:inst|vcount[4] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.566      ;
; 1.254 ; VGA:inst|vcount[3] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.566      ;
; 1.260 ; VGA:inst|vcount[5] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.572      ;
; 1.263 ; VGA:inst|vcount[3] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.575      ;
; 1.263 ; VGA:inst|vcount[4] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.575      ;
; 1.268 ; VGA:inst|vcount[1] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.580      ;
; 1.269 ; VGA:inst|vcount[5] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.581      ;
; 1.271 ; VGA:inst|vcount[2] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.583      ;
; 1.274 ; VGA:inst|vcount[5] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.586      ;
; 1.274 ; VGA:inst|hcount[0] ; VGA:inst|hcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.587      ;
; 1.280 ; VGA:inst|vcount[2] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.592      ;
; 1.280 ; VGA:inst|vcount[0] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.592      ;
; 1.301 ; VGA:inst|hcount[5] ; VGA:inst|hcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.614      ;
; 1.302 ; VGA:inst|hcount[2] ; VGA:inst|hcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.615      ;
; 1.311 ; VGA:inst|vcount[2] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.623      ;
; 1.313 ; VGA:inst|hcount[0] ; VGA:inst|hcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.626      ;
; 1.323 ; VGA:inst|hcount[3] ; VGA:inst|hcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.636      ;
; 1.332 ; VGA:inst|hcount[6] ; VGA:inst|hcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.645      ;
; 1.345 ; VGA:inst|hcount[5] ; VGA:inst|hcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.658      ;
; 1.351 ; VGA:inst|hcount[2] ; VGA:inst|hcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.664      ;
; 1.353 ; VGA:inst|vcount[4] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.665      ;
; 1.355 ; VGA:inst|vcount[4] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.667      ;
; 1.356 ; VGA:inst|vcount[4] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.668      ;
; 1.384 ; VGA:inst|hcount[1] ; VGA:inst|hcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.697      ;
; 1.390 ; VGA:inst|vcount[4] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.702      ;
; 1.392 ; VGA:inst|hcount[5] ; VGA:inst|hcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.705      ;
; 1.394 ; VGA:inst|vcount[3] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.706      ;
; 1.399 ; VGA:inst|hcount[7] ; VGA:inst|hcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.712      ;
; 1.399 ; VGA:inst|vcount[1] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.711      ;
; 1.399 ; VGA:inst|hcount[7] ; VGA:inst|hcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.712      ;
; 1.403 ; VGA:inst|vcount[3] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.715      ;
; 1.408 ; VGA:inst|vcount[1] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.720      ;
; 1.411 ; VGA:inst|vcount[2] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.723      ;
; 1.411 ; VGA:inst|vcount[0] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.723      ;
; 1.414 ; VGA:inst|hcount[0] ; VGA:inst|hcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.727      ;
; 1.420 ; VGA:inst|vcount[2] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.732      ;
; 1.420 ; VGA:inst|vcount[0] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.732      ;
; 1.427 ; VGA:inst|vcount[3] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.739      ;
; 1.453 ; VGA:inst|hcount[0] ; VGA:inst|hcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.766      ;
; 1.463 ; VGA:inst|hcount[3] ; VGA:inst|hcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.776      ;
; 1.486 ; VGA:inst|hcount[4] ; VGA:inst|hcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.799      ;
; 1.491 ; VGA:inst|hcount[2] ; VGA:inst|hcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.804      ;
; 1.495 ; VGA:inst|vcount[8] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.807      ;
; 1.515 ; VGA:inst|hcount[1] ; VGA:inst|hcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.828      ;
; 1.517 ; VGA:inst|hcount[2] ; VGA:inst|hcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.830      ;
; 1.517 ; VGA:inst|hcount[2] ; VGA:inst|hcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.830      ;
; 1.539 ; VGA:inst|vcount[1] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.851      ;
; 1.543 ; VGA:inst|hcount[7] ; VGA:inst|hcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.856      ;
; 1.548 ; VGA:inst|vcount[1] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.860      ;
; 1.551 ; VGA:inst|vcount[0] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.863      ;
; 1.552 ; VGA:inst|hcount[3] ; VGA:inst|hcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.865      ;
; 1.553 ; VGA:inst|hcount[4] ; VGA:inst|hcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.866      ;
; 1.560 ; VGA:inst|vcount[0] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.872      ;
; 1.575 ; VGA:inst|hcount[8] ; VGA:inst|hcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.888      ;
; 1.582 ; VGA:inst|hcount[2] ; VGA:inst|hcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.895      ;
; 1.593 ; VGA:inst|hcount[0] ; VGA:inst|hcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.906      ;
; 1.602 ; VGA:inst|vcount[1] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.914      ;
; 1.604 ; VGA:inst|vcount[1] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.916      ;
; 1.605 ; VGA:inst|vcount[1] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.917      ;
; 1.618 ; VGA:inst|vcount[7] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.930      ;
; 1.634 ; VGA:inst|vcount[6] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.946      ;
; 1.639 ; VGA:inst|vcount[1] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.951      ;
; 1.641 ; VGA:inst|hcount[1] ; VGA:inst|hcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.954      ;
; 1.641 ; VGA:inst|hcount[1] ; VGA:inst|hcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.954      ;
; 1.652 ; VGA:inst|hcount[2] ; VGA:inst|hcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.965      ;
; 1.653 ; VGA:inst|hcount[6] ; VGA:inst|hcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.966      ;
; 1.653 ; VGA:inst|hcount[6] ; VGA:inst|hcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.081      ; 1.966      ;
; 1.681 ; VGA:inst|vcount[0] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.080      ; 1.993      ;
+-------+--------------------+--------------------+------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'control:inst10|vga_clk'                                                             ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|Bg             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|GG             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|ad             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[10]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[2]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[3]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[4]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[5]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[6]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[7]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[8]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[9]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[10]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[11]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[12]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[13]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[14]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[7]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[8]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[9]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[0]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[10]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[11]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[12]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[1]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[2]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[3]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[4]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[5]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[6]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[7]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[8]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[9]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[10]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[11]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[12]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[8]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[9]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|data[0]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|data[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|data[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|score[0]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|score[1]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|score[2]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|score[3]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|score[4]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|stop           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|win            ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[10]  ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[1]   ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[2]   ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[3]   ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[4]   ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'VGA:inst|vga_clk'                                                             ;
+--------+--------------+----------------+------------------+------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+------------------+------------+-------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[0]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[1]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[2]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[3]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[4]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[5]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[6]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[7]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[8]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[9]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[0]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[1]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[2]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[3]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[4]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[5]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[6]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[7]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[8]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[9]            ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[0]            ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[1]            ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[2]            ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[3]            ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[4]            ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[5]            ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[6]            ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[7]            ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[8]            ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[9]            ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[0]            ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[1]            ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[2]            ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[3]            ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[4]            ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[5]            ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[6]            ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[7]            ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[8]            ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[9]            ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[0]            ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[1]            ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[2]            ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[3]            ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[4]            ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[5]            ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[6]            ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[7]            ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[8]            ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[9]            ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[0]            ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[1]            ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[2]            ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[3]            ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[4]            ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[5]            ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[6]            ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[7]            ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[8]            ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[9]            ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[0]|clk            ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[1]|clk            ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[2]|clk            ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[3]|clk            ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[4]|clk            ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[5]|clk            ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[6]|clk            ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[7]|clk            ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[8]|clk            ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[9]|clk            ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[0]|clk            ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[1]|clk            ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[2]|clk            ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[3]|clk            ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[4]|clk            ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[5]|clk            ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[6]|clk            ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[7]|clk            ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[8]|clk            ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[9]|clk            ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vga_clk~clkctrl|inclk[0] ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vga_clk~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|vga_clk|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vga_clk|q                ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|vga_clk~clkctrl|inclk[0] ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|vga_clk~clkctrl|outclk   ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[0]|clk            ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[1]|clk            ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[2]|clk            ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[3]|clk            ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[4]|clk            ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[5]|clk            ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[6]|clk            ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[7]|clk            ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[8]|clk            ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[9]|clk            ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|vcount[0]|clk            ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|vcount[1]|clk            ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|vcount[2]|clk            ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|vcount[3]|clk            ;
+--------+--------------+----------------+------------------+------------------+------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[2]'                                                         ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------+
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[0]   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[1]   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[2]   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[3]   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[4]   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[5]   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[6]   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[7]   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[8]   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[9]   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[10]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[11]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[12]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[13]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[14]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[15]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[16]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[17]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[18]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[19]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[1]       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[20]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[21]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[22]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[23]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[24]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[25]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[26]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[27]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[28]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[29]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[2]       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[30]      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[3]       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[4]       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[5]       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[6]       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[7]       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[8]       ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[9]       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[16]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[17]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[18]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[19]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[20]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[21]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[22]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[23]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[24]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[25]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[26]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[27]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[28]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[29]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[30]     ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|down_key_press   ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|up_key_press     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA:inst|vga_clk           ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[16]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[17]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[18]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[19]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[20]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[21]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[22]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[23]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[24]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[25]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[26]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[27]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[28]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[29]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[30]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|cnt_clk     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[10] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[11] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[12] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[13] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[14] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[15] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[16] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[17] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[18] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[19] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[20] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[21] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[22] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[23] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[8]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[9]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|vga_clk     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[10]     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[11]     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[12]     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[13]     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[14]     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[15]     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[1]      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[2]      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[3]      ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|address_reg_a[0]                 ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|address_reg_a[1]                 ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[0]             ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[1]             ;
; 19.722 ; 19.957       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a10~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a10                    ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a11~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a12~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a13~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a21~porta_address_reg0 ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a2~porta_address_reg0  ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a3~porta_address_reg0  ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a5~porta_address_reg0  ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6~porta_address_reg0  ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a0~porta_address_reg0      ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a0~porta_address_reg0      ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a3~porta_address_reg0      ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a6~porta_address_reg0         ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a11                    ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a12                    ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a13                    ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a2                     ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a21                    ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a22~porta_address_reg0 ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a3                     ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a5                     ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6                     ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|q_a[0]                               ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a0                         ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a3                         ;
; 19.724 ; 19.959       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a4~porta_address_reg0      ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|address_reg_a[0]                        ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|address_reg_a[1]                        ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|out_address_reg_a[0]                    ;
; 19.725 ; 19.945       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|out_address_reg_a[1]                    ;
; 19.725 ; 19.960       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a0~porta_address_reg0         ;
; 19.725 ; 19.960       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a2~porta_address_reg0         ;
; 19.725 ; 19.960       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a6                            ;
; 19.725 ; 19.960       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a7~porta_address_reg0         ;
; 19.725 ; 19.960       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a17~porta_address_reg0 ;
; 19.725 ; 19.960       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a18~porta_address_reg0 ;
; 19.725 ; 19.960       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a20~porta_address_reg0 ;
; 19.725 ; 19.960       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a22                    ;
; 19.725 ; 19.960       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a4~porta_address_reg0  ;
; 19.725 ; 19.960       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a7~porta_address_reg0  ;
; 19.725 ; 19.960       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a8~porta_address_reg0  ;
; 19.725 ; 19.960       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|q_a[2]                               ;
; 19.725 ; 19.960       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a2~porta_address_reg0      ;
; 19.725 ; 19.960       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a4                         ;
; 19.725 ; 19.960       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a5~porta_address_reg0      ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a0                            ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a2                            ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a7                            ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a8                            ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a0~porta_address_reg0  ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a14~porta_address_reg0 ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a15~porta_address_reg0 ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a17                    ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a18                    ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a20                    ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a4                     ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a7                     ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a8                     ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a9~porta_address_reg0  ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|address_reg_a[0]                     ;
; 19.726 ; 19.946       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|out_address_reg_a[0]                 ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a2                         ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a5                         ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a0~porta_address_reg0        ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ;
; 19.726 ; 19.961       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a2~porta_address_reg0        ;
; 19.727 ; 19.962       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a4~porta_address_reg0         ;
; 19.727 ; 19.962       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 19.727 ; 19.947       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|address_reg_a[2]                 ;
; 19.727 ; 19.947       ; 0.220          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[2]             ;
; 19.727 ; 19.962       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a0                     ;
; 19.727 ; 19.962       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a14                    ;
; 19.727 ; 19.962       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a15                    ;
; 19.727 ; 19.962       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a19~porta_address_reg0 ;
; 19.727 ; 19.962       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a9                     ;
; 19.727 ; 19.962       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a1~porta_address_reg0      ;
; 19.727 ; 19.962       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|q_a[0]                                 ;
; 19.727 ; 19.962       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|q_a[1]                                 ;
; 19.727 ; 19.962       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|q_a[2]                                 ;
; 19.728 ; 19.963       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ;
; 19.728 ; 19.963       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a4                            ;
; 19.728 ; 19.963       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a5~porta_address_reg0         ;
; 19.728 ; 19.963       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|q_a[0]                               ;
; 19.728 ; 19.963       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|q_a[1]                               ;
; 19.728 ; 19.963       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|q_a[2]                               ;
; 19.728 ; 19.963       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a16~porta_address_reg0 ;
; 19.728 ; 19.963       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a19                    ;
; 19.728 ; 19.963       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.728 ; 19.963       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a23~porta_address_reg0 ;
; 19.728 ; 19.963       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a1~porta_address_reg0      ;
; 19.728 ; 19.963       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a1                         ;
; 19.729 ; 19.964       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1                            ;
; 19.729 ; 19.964       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a5                            ;
; 19.729 ; 19.964       ; 0.235          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a1                     ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 24.916 ; 24.916       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 24.916 ; 24.916       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[2]           ;
; 24.916 ; 24.916       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 24.949 ; 24.949       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                                 ;
; 24.972 ; 24.972       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 25.000 ; 25.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                                 ;
; 25.000 ; 25.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                                 ;
; 25.027 ; 25.027       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 25.051 ; 25.051       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                                 ;
; 25.083 ; 25.083       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 25.083 ; 25.083       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[2]           ;
; 25.083 ; 25.083       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 46.000 ; 50.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; Begin     ; control:inst10|vga_clk ; 3.422 ; 3.695 ; Rise       ; control:inst10|vga_clk                            ;
; RST       ; control:inst10|vga_clk ; 4.991 ; 5.118 ; Rise       ; control:inst10|vga_clk                            ;
; RST       ; CLK                    ; 8.161 ; 8.272 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[2] ;
; UP        ; CLK                    ; 6.131 ; 6.374 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Begin     ; control:inst10|vga_clk ; -2.813 ; -3.099 ; Rise       ; control:inst10|vga_clk                            ;
; RST       ; control:inst10|vga_clk ; -2.748 ; -3.149 ; Rise       ; control:inst10|vga_clk                            ;
; RST       ; CLK                    ; -6.290 ; -6.496 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[2] ;
; UP        ; CLK                    ; -5.056 ; -5.326 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+------------------------+--------+--------+------------+------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+--------+--------+------------+------------------------+
; HS        ; VGA:inst|vga_clk       ; 8.983  ; 8.730  ; Rise       ; VGA:inst|vga_clk       ;
; RGB[*]    ; VGA:inst|vga_clk       ; 15.152 ; 14.450 ; Rise       ; VGA:inst|vga_clk       ;
;  RGB[0]   ; VGA:inst|vga_clk       ; 13.859 ; 13.225 ; Rise       ; VGA:inst|vga_clk       ;
;  RGB[1]   ; VGA:inst|vga_clk       ; 15.152 ; 14.450 ; Rise       ; VGA:inst|vga_clk       ;
;  RGB[2]   ; VGA:inst|vga_clk       ; 14.067 ; 13.385 ; Rise       ; VGA:inst|vga_clk       ;
; VS        ; VGA:inst|vga_clk       ; 10.384 ; 10.458 ; Rise       ; VGA:inst|vga_clk       ;
; RGB[*]    ; control:inst10|vga_clk ; 10.714 ; 10.389 ; Rise       ; control:inst10|vga_clk ;
;  RGB[0]   ; control:inst10|vga_clk ; 8.735  ; 8.419  ; Rise       ; control:inst10|vga_clk ;
;  RGB[1]   ; control:inst10|vga_clk ; 10.714 ; 10.389 ; Rise       ; control:inst10|vga_clk ;
;  RGB[2]   ; control:inst10|vga_clk ; 9.202  ; 8.933  ; Rise       ; control:inst10|vga_clk ;
+-----------+------------------------+--------+--------+------------+------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+------------------------+--------+--------+------------+------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+--------+--------+------------+------------------------+
; HS        ; VGA:inst|vga_clk       ; 8.341  ; 8.116  ; Rise       ; VGA:inst|vga_clk       ;
; RGB[*]    ; VGA:inst|vga_clk       ; 10.722 ; 10.347 ; Rise       ; VGA:inst|vga_clk       ;
;  RGB[0]   ; VGA:inst|vga_clk       ; 10.722 ; 10.347 ; Rise       ; VGA:inst|vga_clk       ;
;  RGB[1]   ; VGA:inst|vga_clk       ; 11.957 ; 11.519 ; Rise       ; VGA:inst|vga_clk       ;
;  RGB[2]   ; VGA:inst|vga_clk       ; 10.919 ; 10.501 ; Rise       ; VGA:inst|vga_clk       ;
; VS        ; VGA:inst|vga_clk       ; 7.716  ; 7.464  ; Rise       ; VGA:inst|vga_clk       ;
; RGB[*]    ; control:inst10|vga_clk ; 8.472  ; 8.167  ; Rise       ; control:inst10|vga_clk ;
;  RGB[0]   ; control:inst10|vga_clk ; 8.472  ; 8.167  ; Rise       ; control:inst10|vga_clk ;
;  RGB[1]   ; control:inst10|vga_clk ; 10.302 ; 9.975  ; Rise       ; control:inst10|vga_clk ;
;  RGB[2]   ; control:inst10|vga_clk ; 8.854  ; 8.582  ; Rise       ; control:inst10|vga_clk ;
+-----------+------------------------+--------+--------+------------+------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 118.19 MHz ; 118.19 MHz      ; control:inst10|vga_clk                            ;                                                ;
; 148.41 MHz ; 148.41 MHz      ; inst3|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 234.63 MHz ; 234.63 MHz      ; VGA:inst|vga_clk                                  ;                                                ;
; 302.57 MHz ; 238.04 MHz      ; inst3|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; control:inst10|vga_clk                            ; -12.096 ; -879.962      ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -4.957  ; -188.418      ;
; inst3|altpll_component|auto_generated|pll1|clk[2] ; -4.677  ; -335.824      ;
; VGA:inst|vga_clk                                  ; -3.262  ; -44.949       ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst3|altpll_component|auto_generated|pll1|clk[2] ; -0.401 ; -0.802        ;
; control:inst10|vga_clk                            ; -0.117 ; -0.117        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.625  ; 0.000         ;
; VGA:inst|vga_clk                                  ; 0.692  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; control:inst10|vga_clk                            ; -1.487 ; -141.265      ;
; VGA:inst|vga_clk                                  ; -1.487 ; -29.740       ;
; inst3|altpll_component|auto_generated|pll1|clk[2] ; 4.715  ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 19.717 ; 0.000         ;
; CLK                                               ; 24.900 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'control:inst10|vga_clk'                                                                                          ;
+---------+--------------------+---------------------------+------------------+------------------------+--------------+------------+------------+
; Slack   ; From Node          ; To Node                   ; Launch Clock     ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------+---------------------------+------------------+------------------------+--------------+------------+------------+
; -12.096 ; VGA:inst|vcount[1] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 13.017     ;
; -12.092 ; VGA:inst|vcount[2] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 13.013     ;
; -12.053 ; VGA:inst|vcount[2] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.974     ;
; -12.020 ; VGA:inst|vcount[3] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.941     ;
; -11.981 ; VGA:inst|vcount[1] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.902     ;
; -11.899 ; VGA:inst|vcount[2] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.820     ;
; -11.860 ; VGA:inst|vcount[2] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.781     ;
; -11.856 ; VGA:inst|vcount[4] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.777     ;
; -11.846 ; VGA:inst|vcount[3] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.767     ;
; -11.839 ; VGA:inst|vcount[5] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.760     ;
; -11.788 ; VGA:inst|vcount[1] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.709     ;
; -11.752 ; VGA:inst|hcount[1] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.651     ;
; -11.749 ; VGA:inst|vcount[1] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.670     ;
; -11.740 ; VGA:inst|hcount[2] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.639     ;
; -11.734 ; VGA:inst|vcount[2] ; control:inst10|addr_G[8]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.655     ;
; -11.723 ; VGA:inst|hcount[0] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.622     ;
; -11.713 ; VGA:inst|hcount[1] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.612     ;
; -11.701 ; VGA:inst|hcount[2] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.600     ;
; -11.684 ; VGA:inst|hcount[0] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.583     ;
; -11.666 ; VGA:inst|vcount[4] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.587     ;
; -11.646 ; VGA:inst|vcount[3] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.567     ;
; -11.638 ; VGA:inst|hcount[3] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.537     ;
; -11.626 ; VGA:inst|hcount[1] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.525     ;
; -11.623 ; VGA:inst|vcount[1] ; control:inst10|addr_G[8]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.544     ;
; -11.617 ; VGA:inst|vcount[5] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.538     ;
; -11.614 ; VGA:inst|hcount[2] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.513     ;
; -11.607 ; VGA:inst|vcount[3] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.528     ;
; -11.599 ; VGA:inst|hcount[3] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.498     ;
; -11.597 ; VGA:inst|hcount[0] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.496     ;
; -11.596 ; VGA:inst|vcount[1] ; control:inst10|addr_G[7]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.517     ;
; -11.587 ; VGA:inst|hcount[1] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.486     ;
; -11.575 ; VGA:inst|hcount[2] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.474     ;
; -11.558 ; VGA:inst|hcount[0] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.457     ;
; -11.533 ; VGA:inst|hcount[4] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.432     ;
; -11.520 ; VGA:inst|vcount[3] ; control:inst10|addr_G[7]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.441     ;
; -11.512 ; VGA:inst|hcount[3] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.411     ;
; -11.507 ; VGA:inst|vcount[2] ; control:inst10|addr_G[7]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.428     ;
; -11.500 ; VGA:inst|hcount[1] ; control:inst10|addr_G[7]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.399     ;
; -11.494 ; VGA:inst|hcount[4] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.393     ;
; -11.488 ; VGA:inst|hcount[2] ; control:inst10|addr_G[7]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.387     ;
; -11.481 ; VGA:inst|vcount[3] ; control:inst10|addr_G[8]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.402     ;
; -11.473 ; VGA:inst|hcount[3] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.372     ;
; -11.471 ; VGA:inst|hcount[0] ; control:inst10|addr_G[7]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.370     ;
; -11.470 ; VGA:inst|vcount[1] ; control:inst10|addr_G[5]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.391     ;
; -11.461 ; VGA:inst|hcount[1] ; control:inst10|addr_G[8]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.360     ;
; -11.449 ; VGA:inst|hcount[2] ; control:inst10|addr_G[8]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.348     ;
; -11.432 ; VGA:inst|hcount[5] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.331     ;
; -11.432 ; VGA:inst|hcount[0] ; control:inst10|addr_G[8]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.331     ;
; -11.431 ; VGA:inst|vcount[1] ; control:inst10|addr_G[6]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.352     ;
; -11.420 ; VGA:inst|hcount[6] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.319     ;
; -11.407 ; VGA:inst|hcount[4] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.306     ;
; -11.394 ; VGA:inst|vcount[3] ; control:inst10|addr_G[5]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.315     ;
; -11.393 ; VGA:inst|hcount[5] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.292     ;
; -11.391 ; VGA:inst|hcount[1] ; control:inst10|data[1]    ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.104     ; 12.289     ;
; -11.386 ; VGA:inst|hcount[3] ; control:inst10|addr_G[7]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.285     ;
; -11.381 ; VGA:inst|hcount[6] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.280     ;
; -11.381 ; VGA:inst|vcount[2] ; control:inst10|addr_G[5]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.302     ;
; -11.374 ; VGA:inst|hcount[1] ; control:inst10|addr_G[5]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.273     ;
; -11.368 ; VGA:inst|vcount[6] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.289     ;
; -11.368 ; VGA:inst|hcount[4] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.267     ;
; -11.367 ; VGA:inst|vcount[4] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.288     ;
; -11.362 ; VGA:inst|hcount[2] ; control:inst10|addr_G[5]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.261     ;
; -11.355 ; VGA:inst|vcount[3] ; control:inst10|addr_G[6]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.276     ;
; -11.350 ; VGA:inst|vcount[5] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.271     ;
; -11.347 ; VGA:inst|hcount[3] ; control:inst10|addr_G[8]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.246     ;
; -11.345 ; VGA:inst|hcount[0] ; control:inst10|addr_G[5]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.244     ;
; -11.342 ; VGA:inst|vcount[2] ; control:inst10|addr_G[6]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.263     ;
; -11.335 ; VGA:inst|hcount[1] ; control:inst10|addr_G[6]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.234     ;
; -11.328 ; VGA:inst|hcount[7] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.227     ;
; -11.328 ; VGA:inst|vcount[4] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.249     ;
; -11.325 ; VGA:inst|vcount[6] ; control:inst10|addr_G[11] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.246     ;
; -11.323 ; VGA:inst|hcount[2] ; control:inst10|addr_G[6]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.222     ;
; -11.311 ; VGA:inst|vcount[5] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.232     ;
; -11.306 ; VGA:inst|hcount[5] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.205     ;
; -11.306 ; VGA:inst|hcount[0] ; control:inst10|addr_G[6]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.205     ;
; -11.301 ; VGA:inst|hcount[2] ; control:inst10|data[1]    ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.104     ; 12.199     ;
; -11.294 ; VGA:inst|hcount[6] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.193     ;
; -11.289 ; VGA:inst|hcount[7] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.188     ;
; -11.284 ; VGA:inst|hcount[0] ; control:inst10|data[1]    ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.104     ; 12.182     ;
; -11.281 ; VGA:inst|hcount[4] ; control:inst10|addr_G[7]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.180     ;
; -11.277 ; VGA:inst|hcount[3] ; control:inst10|data[1]    ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.104     ; 12.175     ;
; -11.267 ; VGA:inst|hcount[5] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.166     ;
; -11.260 ; VGA:inst|hcount[3] ; control:inst10|addr_G[5]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.159     ;
; -11.255 ; VGA:inst|hcount[6] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.154     ;
; -11.243 ; VGA:inst|vcount[7] ; control:inst10|addr_G[12] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.164     ;
; -11.242 ; VGA:inst|hcount[4] ; control:inst10|addr_G[8]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.141     ;
; -11.241 ; VGA:inst|vcount[4] ; control:inst10|addr_G[7]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.162     ;
; -11.224 ; VGA:inst|vcount[5] ; control:inst10|addr_G[7]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.145     ;
; -11.221 ; VGA:inst|hcount[3] ; control:inst10|addr_G[6]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.120     ;
; -11.202 ; VGA:inst|hcount[7] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.101     ;
; -11.202 ; VGA:inst|vcount[4] ; control:inst10|addr_G[8]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.123     ;
; -11.199 ; VGA:inst|vcount[6] ; control:inst10|addr_G[9]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.120     ;
; -11.185 ; VGA:inst|vcount[5] ; control:inst10|addr_G[8]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.106     ;
; -11.180 ; VGA:inst|hcount[5] ; control:inst10|addr_G[7]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.079     ;
; -11.168 ; VGA:inst|hcount[6] ; control:inst10|addr_G[7]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.067     ;
; -11.163 ; VGA:inst|hcount[7] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.062     ;
; -11.160 ; VGA:inst|vcount[6] ; control:inst10|addr_G[10] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.081     ; 12.081     ;
; -11.155 ; VGA:inst|hcount[4] ; control:inst10|addr_G[5]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.054     ;
; -11.141 ; VGA:inst|hcount[5] ; control:inst10|addr_G[8]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.040     ;
; -11.129 ; VGA:inst|hcount[6] ; control:inst10|addr_G[8]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.103     ; 12.028     ;
+---------+--------------------+---------------------------+------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                         ; Launch Clock           ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------------------------+--------------+------------+------------+
; -4.957 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a23~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.599     ; 4.347      ;
; -4.874 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a23~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.599     ; 4.264      ;
; -4.846 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a22~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.610     ; 4.225      ;
; -4.811 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a13~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.612     ; 4.188      ;
; -4.794 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a21~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 4.163      ;
; -4.763 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a22~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.610     ; 4.142      ;
; -4.721 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a23~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.599     ; 4.111      ;
; -4.711 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a21~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 4.080      ;
; -4.704 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a13~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.612     ; 4.081      ;
; -4.635 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a1~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.600     ; 4.024      ;
; -4.610 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a22~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.610     ; 3.989      ;
; -4.561 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a16~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.598     ; 3.952      ;
; -4.558 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a21~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 3.927      ;
; -4.557 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a0~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.603     ; 3.943      ;
; -4.550 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a19~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.593     ; 3.946      ;
; -4.549 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a16~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.598     ; 3.940      ;
; -4.541 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a15~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.601     ; 3.929      ;
; -4.533 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a1~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.600     ; 3.922      ;
; -4.531 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a19~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.593     ; 3.927      ;
; -4.529 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a15~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.601     ; 3.917      ;
; -4.525 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a20~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.617     ; 3.897      ;
; -4.506 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a20~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.617     ; 3.878      ;
; -4.490 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a18~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 3.864      ;
; -4.479 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a13~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.612     ; 3.856      ;
; -4.471 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a18~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 3.845      ;
; -4.455 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a0~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.603     ; 3.841      ;
; -4.448 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a9~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.605     ; 3.832      ;
; -4.438 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a7~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 3.812      ;
; -4.427 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a9~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.605     ; 3.811      ;
; -4.415 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a12~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 3.785      ;
; -4.414 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a8~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.611     ; 3.792      ;
; -4.410 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a4~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.617     ; 3.782      ;
; -4.360 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a4~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.617     ; 3.732      ;
; -4.308 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a12~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 3.678      ;
; -4.281 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a7~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 3.655      ;
; -4.280 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a1~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.600     ; 3.669      ;
; -4.274 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a7~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 3.648      ;
; -4.264 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a14~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.602     ; 3.651      ;
; -4.257 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a8~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.611     ; 3.635      ;
; -4.255 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a19~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.593     ; 3.651      ;
; -4.250 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a8~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.611     ; 3.628      ;
; -4.230 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a20~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.617     ; 3.602      ;
; -4.219 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a5~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 3.589      ;
; -4.209 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a16~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.598     ; 3.600      ;
; -4.202 ; control:inst10|addr_BEGIN[0]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a4~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.623     ; 3.568      ;
; -4.202 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a0~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.603     ; 3.588      ;
; -4.198 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a17~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.604     ; 3.583      ;
; -4.195 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a18~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 3.569      ;
; -4.189 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a15~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.601     ; 3.577      ;
; -4.186 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a17~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.604     ; 3.571      ;
; -4.169 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a5~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 3.539      ;
; -4.168 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a3~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 3.535      ;
; -4.157 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a14~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.602     ; 3.544      ;
; -4.147 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a9~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.605     ; 3.531      ;
; -4.120 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|address_reg_a[0]                 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.959     ; 3.113      ;
; -4.118 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a3~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 3.485      ;
; -4.095 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 3.465      ;
; -4.083 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a12~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 3.453      ;
; -4.058 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a4~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.617     ; 3.430      ;
; -4.031 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a10~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.621     ; 3.399      ;
; -4.010 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a10~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.621     ; 3.378      ;
; -3.938 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 3.308      ;
; -3.932 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a14~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.602     ; 3.319      ;
; -3.931 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 3.301      ;
; -3.867 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a5~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 3.237      ;
; -3.858 ; control:inst10|addr_BEGIN[0]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a20~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.623     ; 3.224      ;
; -3.846 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a17~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.604     ; 3.231      ;
; -3.837 ; control:inst10|addr_GG[13]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a6~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.614     ; 3.212      ;
; -3.816 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a3~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 3.183      ;
; -3.809 ; control:inst10|addr_GG[13]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a2~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.612     ; 3.186      ;
; -3.801 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a2~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 3.171      ;
; -3.730 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a10~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.621     ; 3.098      ;
; -3.700 ; control:inst10|addr_GG[13]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a7~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.600     ; 3.089      ;
; -3.699 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a2~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 3.069      ;
; -3.681 ; control:inst10|addr_GG[14]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a2~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.612     ; 3.058      ;
; -3.679 ; control:inst10|addr_BEGIN[5]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a12~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 3.049      ;
; -3.678 ; control:inst10|addr_BEGIN[5]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a2~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 3.048      ;
; -3.672 ; control:inst10|addr_GG[13]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a4~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.596     ; 3.065      ;
; -3.670 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a11~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 3.039      ;
; -3.668 ; control:inst10|addr_GG[14]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a6~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.614     ; 3.043      ;
; -3.661 ; control:inst10|addr_GG[13]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a5~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.595     ; 3.055      ;
; -3.661 ; control:inst10|addr_GG[13]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a3~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.605     ; 3.045      ;
; -3.649 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a11~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.620     ; 3.018      ;
; -3.621 ; control:inst10|addr_BEGIN[0]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a3~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.628     ; 2.982      ;
; -3.618 ; control:inst10|addr_BEGIN[6]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a1~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.600     ; 3.007      ;
; -3.576 ; control:inst10|addr_GG[14]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a4~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.596     ; 2.969      ;
; -3.565 ; control:inst10|addr_BEGIN[3]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a20~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.623     ; 2.931      ;
; -3.565 ; control:inst10|addr_GG[14]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a5~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.595     ; 2.959      ;
; -3.565 ; control:inst10|addr_GG[14]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a3~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.605     ; 2.949      ;
; -3.563 ; control:inst10|addr_BEGIN[4]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a20~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.623     ; 2.929      ;
; -3.561 ; control:inst10|addr_BEGIN[11] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a23~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.599     ; 2.951      ;
; -3.556 ; control:inst10|addr_BEGIN[5]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a8~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.611     ; 2.934      ;
; -3.553 ; control:inst10|addr_GG[1]     ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a6~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.624     ; 2.918      ;
; -3.549 ; control:inst10|addr_BEGIN[1]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a16~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.604     ; 2.934      ;
; -3.545 ; control:inst10|addr_GG[1]     ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a2~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 2.912      ;
; -3.533 ; control:inst10|addr_BEGIN[0]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a18~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.621     ; 2.901      ;
; -3.531 ; control:inst10|addr_GG[14]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a7~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.600     ; 2.920      ;
; -3.528 ; control:inst10|addr_BEGIN[4]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a18~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.621     ; 2.896      ;
; -3.523 ; control:inst10|addr_BEGIN[11] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a1~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.600     ; 2.912      ;
; -3.520 ; control:inst10|addr_BEGIN[0]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a10~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.627     ; 2.882      ;
+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[2]'                                                                                                 ;
+--------+---------------------+----------------------------+------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                    ; Launch Clock           ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+----------------------------+------------------------+---------------------------------------------------+--------------+------------+------------+
; -4.677 ; control:inst10|Bg   ; control:inst10|push[9]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.972     ; 3.657      ;
; -4.663 ; control:inst10|Bg   ; control:inst10|push1[7]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.992     ; 3.623      ;
; -4.663 ; control:inst10|Bg   ; control:inst10|push1[9]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.992     ; 3.623      ;
; -4.642 ; control:inst10|GG   ; control:inst10|push2[6]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.962     ; 3.632      ;
; -4.621 ; control:inst10|GG   ; control:inst10|push2[10]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.962     ; 3.611      ;
; -4.619 ; control:inst10|GG   ; control:inst10|push2[4]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.962     ; 3.609      ;
; -4.612 ; control:inst10|GG   ; control:inst10|push2[3]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.962     ; 3.602      ;
; -4.549 ; control:inst10|Bg   ; control:inst10|push[1]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.972     ; 3.529      ;
; -4.548 ; control:inst10|Bg   ; control:inst10|push[3]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.972     ; 3.528      ;
; -4.548 ; control:inst10|Bg   ; control:inst10|push[2]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.972     ; 3.528      ;
; -4.547 ; control:inst10|Bg   ; control:inst10|push[5]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.972     ; 3.527      ;
; -4.539 ; control:inst10|Bg   ; control:inst10|push[4]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.972     ; 3.519      ;
; -4.511 ; control:inst10|Bg   ; control:inst10|push3[10]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.990     ; 3.473      ;
; -4.508 ; control:inst10|Bg   ; control:inst10|push2[10]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.968     ; 3.492      ;
; -4.507 ; control:inst10|Bg   ; control:inst10|push2[4]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.968     ; 3.491      ;
; -4.497 ; control:inst10|Bg   ; control:inst10|push2[3]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.968     ; 3.481      ;
; -4.492 ; control:inst10|Bg   ; control:inst10|push[0]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.972     ; 3.472      ;
; -4.492 ; control:inst10|Bg   ; control:inst10|push[6]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.972     ; 3.472      ;
; -4.491 ; control:inst10|Bg   ; control:inst10|push[8]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.972     ; 3.471      ;
; -4.489 ; control:inst10|Bg   ; control:inst10|push[10]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.972     ; 3.469      ;
; -4.487 ; control:inst10|Bg   ; control:inst10|push2[6]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.968     ; 3.471      ;
; -4.478 ; control:inst10|Bg   ; control:inst10|push1[0]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.992     ; 3.438      ;
; -4.477 ; control:inst10|Bg   ; control:inst10|push1[6]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.992     ; 3.437      ;
; -4.473 ; control:inst10|Bg   ; control:inst10|push1[10]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.992     ; 3.433      ;
; -4.472 ; control:inst10|GG   ; control:inst10|push2[9]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.978     ; 3.446      ;
; -4.472 ; control:inst10|GG   ; control:inst10|push2[7]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.978     ; 3.446      ;
; -4.452 ; control:inst10|Bg   ; control:inst10|push1[8]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.992     ; 3.412      ;
; -4.444 ; control:inst10|Bg   ; control:inst10|push1[5]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.992     ; 3.404      ;
; -4.443 ; control:inst10|Bg   ; control:inst10|push1[1]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.992     ; 3.403      ;
; -4.442 ; control:inst10|Bg   ; control:inst10|push1[2]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.992     ; 3.402      ;
; -4.441 ; control:inst10|Bg   ; control:inst10|push1[3]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.992     ; 3.401      ;
; -4.440 ; control:inst10|Bg   ; control:inst10|push1[4]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.992     ; 3.400      ;
; -4.433 ; control:inst10|GG   ; control:inst10|push[9]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.966     ; 3.419      ;
; -4.383 ; control:inst10|Bg   ; control:inst10|push3[1]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.992     ; 3.343      ;
; -4.383 ; control:inst10|Bg   ; control:inst10|move_y[9]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.995     ; 3.340      ;
; -4.347 ; control:inst10|Bg   ; control:inst10|push3[2]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.992     ; 3.307      ;
; -4.347 ; control:inst10|Bg   ; control:inst10|push3[3]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.992     ; 3.307      ;
; -4.342 ; control:inst10|GG   ; control:inst10|push2[0]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.979     ; 3.315      ;
; -4.337 ; control:inst10|GG   ; control:inst10|push2[1]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.969     ; 3.320      ;
; -4.337 ; control:inst10|GG   ; control:inst10|push2[2]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.969     ; 3.320      ;
; -4.320 ; control:inst10|GG   ; control:inst10|push2[5]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.978     ; 3.294      ;
; -4.310 ; control:inst10|Bg   ; control:inst10|move_y[8]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.995     ; 3.267      ;
; -4.300 ; control:inst10|Bg   ; control:inst10|push2[9]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.984     ; 3.268      ;
; -4.300 ; control:inst10|Bg   ; control:inst10|push2[7]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.984     ; 3.268      ;
; -4.288 ; control:inst10|GG   ; control:inst10|push[1]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.966     ; 3.274      ;
; -4.287 ; control:inst10|GG   ; control:inst10|push[3]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.966     ; 3.273      ;
; -4.287 ; control:inst10|GG   ; control:inst10|push[2]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.966     ; 3.273      ;
; -4.286 ; control:inst10|GG   ; control:inst10|push[5]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.966     ; 3.272      ;
; -4.278 ; control:inst10|GG   ; control:inst10|push[4]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.966     ; 3.264      ;
; -4.276 ; control:inst10|GG   ; control:inst10|push2[8]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.978     ; 3.250      ;
; -4.266 ; control:inst10|Bg   ; control:inst10|push3[9]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.991     ; 3.227      ;
; -4.266 ; control:inst10|Bg   ; control:inst10|push3[7]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.991     ; 3.227      ;
; -4.257 ; control:inst10|Bg   ; control:inst10|move_y[7]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.995     ; 3.214      ;
; -4.242 ; control:inst10|GG   ; control:inst10|push[0]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.966     ; 3.228      ;
; -4.241 ; control:inst10|GG   ; control:inst10|push[6]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.966     ; 3.227      ;
; -4.241 ; control:inst10|GG   ; control:inst10|push[8]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.966     ; 3.227      ;
; -4.239 ; control:inst10|GG   ; control:inst10|push[10]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.966     ; 3.225      ;
; -4.184 ; control:inst10|Bg   ; control:inst10|move_y[6]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.995     ; 3.141      ;
; -4.182 ; control:inst10|Bg   ; control:inst10|push2[5]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.984     ; 3.150      ;
; -4.180 ; control:inst10|Bg   ; control:inst10|push2[0]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.985     ; 3.147      ;
; -4.173 ; control:inst10|Bg   ; control:inst10|push2[1]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.975     ; 3.150      ;
; -4.173 ; control:inst10|Bg   ; control:inst10|push2[2]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.975     ; 3.150      ;
; -4.136 ; control:inst10|Bg   ; control:inst10|push3[6]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.991     ; 3.097      ;
; -4.131 ; control:inst10|Bg   ; control:inst10|move_y[5]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.995     ; 3.088      ;
; -4.123 ; control:inst10|Bg   ; control:inst10|push3[8]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.991     ; 3.084      ;
; -4.113 ; control:inst10|Bg   ; control:inst10|push3[4]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.991     ; 3.074      ;
; -4.109 ; control:inst10|Bg   ; control:inst10|push3[0]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.991     ; 3.070      ;
; -4.094 ; control:inst10|Bg   ; control:inst10|push3[5]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.991     ; 3.055      ;
; -4.079 ; control:inst10|Bg   ; control:inst10|push[7]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.985     ; 3.046      ;
; -4.075 ; control:inst10|GG   ; control:inst10|push1[7]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.986     ; 3.041      ;
; -4.075 ; control:inst10|GG   ; control:inst10|push1[9]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.986     ; 3.041      ;
; -4.060 ; control:inst10|Bg   ; control:inst10|push2[8]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.984     ; 3.028      ;
; -4.058 ; control:inst10|Bg   ; control:inst10|move_y[4]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.995     ; 3.015      ;
; -4.005 ; control:inst10|Bg   ; control:inst10|move_y[3]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.995     ; 2.962      ;
; -3.959 ; control:inst10|GG   ; control:inst10|push[7]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.979     ; 2.932      ;
; -3.943 ; control:inst10|Bg   ; control:inst10|move_y[0]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.995     ; 2.900      ;
; -3.943 ; control:inst10|Bg   ; control:inst10|move_y[2]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.995     ; 2.900      ;
; -3.943 ; control:inst10|Bg   ; control:inst10|move_y[1]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.995     ; 2.900      ;
; -3.890 ; control:inst10|GG   ; control:inst10|push1[0]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.986     ; 2.856      ;
; -3.889 ; control:inst10|GG   ; control:inst10|push1[6]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.986     ; 2.855      ;
; -3.885 ; control:inst10|GG   ; control:inst10|push1[10]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.986     ; 2.851      ;
; -3.864 ; control:inst10|GG   ; control:inst10|push1[8]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.986     ; 2.830      ;
; -3.861 ; control:inst10|GG   ; control:inst10|push1[1]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.986     ; 2.827      ;
; -3.860 ; control:inst10|GG   ; control:inst10|push1[2]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.986     ; 2.826      ;
; -3.859 ; control:inst10|GG   ; control:inst10|push1[3]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.986     ; 2.825      ;
; -3.858 ; control:inst10|GG   ; control:inst10|push1[4]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.986     ; 2.824      ;
; -3.856 ; control:inst10|GG   ; control:inst10|push1[5]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.986     ; 2.822      ;
; -3.802 ; control:inst10|GG   ; control:inst10|push3[10]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.984     ; 2.770      ;
; -3.674 ; control:inst10|GG   ; control:inst10|push3[1]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.986     ; 2.640      ;
; -3.638 ; control:inst10|GG   ; control:inst10|push3[2]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.986     ; 2.604      ;
; -3.638 ; control:inst10|GG   ; control:inst10|push3[3]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.986     ; 2.604      ;
; -3.559 ; control:inst10|GG   ; control:inst10|push3[9]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.985     ; 2.526      ;
; -3.559 ; control:inst10|GG   ; control:inst10|push3[7]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.985     ; 2.526      ;
; -3.429 ; control:inst10|GG   ; control:inst10|push3[6]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.985     ; 2.396      ;
; -3.416 ; control:inst10|GG   ; control:inst10|push3[8]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.985     ; 2.383      ;
; -3.406 ; control:inst10|GG   ; control:inst10|push3[4]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.985     ; 2.373      ;
; -3.402 ; control:inst10|GG   ; control:inst10|push3[0]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.985     ; 2.369      ;
; -3.387 ; control:inst10|GG   ; control:inst10|push3[5]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.985     ; 2.354      ;
; -3.186 ; control:inst10|stop ; control:inst10|counter[23] ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.983     ; 2.155      ;
; -3.186 ; control:inst10|stop ; control:inst10|counter[22] ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.983     ; 2.155      ;
+--------+---------------------+----------------------------+------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'VGA:inst|vga_clk'                                                                                  ;
+--------+--------------------+--------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+------------------+------------------+--------------+------------+------------+
; -3.262 ; VGA:inst|hcount[5] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 4.171      ;
; -3.262 ; VGA:inst|hcount[5] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 4.171      ;
; -3.262 ; VGA:inst|hcount[5] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 4.171      ;
; -3.262 ; VGA:inst|hcount[5] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 4.171      ;
; -3.262 ; VGA:inst|hcount[5] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 4.171      ;
; -3.262 ; VGA:inst|hcount[5] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 4.171      ;
; -3.262 ; VGA:inst|hcount[5] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 4.171      ;
; -3.262 ; VGA:inst|hcount[5] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 4.171      ;
; -3.262 ; VGA:inst|hcount[5] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 4.171      ;
; -3.262 ; VGA:inst|hcount[5] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 4.171      ;
; -3.095 ; VGA:inst|hcount[0] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 4.004      ;
; -3.095 ; VGA:inst|hcount[0] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 4.004      ;
; -3.095 ; VGA:inst|hcount[0] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 4.004      ;
; -3.095 ; VGA:inst|hcount[0] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 4.004      ;
; -3.095 ; VGA:inst|hcount[0] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 4.004      ;
; -3.095 ; VGA:inst|hcount[0] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 4.004      ;
; -3.095 ; VGA:inst|hcount[0] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 4.004      ;
; -3.095 ; VGA:inst|hcount[0] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 4.004      ;
; -3.095 ; VGA:inst|hcount[0] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 4.004      ;
; -3.095 ; VGA:inst|hcount[0] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 4.004      ;
; -3.079 ; VGA:inst|hcount[8] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.988      ;
; -3.079 ; VGA:inst|hcount[8] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.988      ;
; -3.079 ; VGA:inst|hcount[8] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.988      ;
; -3.079 ; VGA:inst|hcount[8] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.988      ;
; -3.079 ; VGA:inst|hcount[8] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.988      ;
; -3.079 ; VGA:inst|hcount[8] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.988      ;
; -3.079 ; VGA:inst|hcount[8] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.988      ;
; -3.079 ; VGA:inst|hcount[8] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.988      ;
; -3.079 ; VGA:inst|hcount[8] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.988      ;
; -3.079 ; VGA:inst|hcount[8] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.988      ;
; -2.930 ; VGA:inst|hcount[9] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.839      ;
; -2.930 ; VGA:inst|hcount[9] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.839      ;
; -2.930 ; VGA:inst|hcount[9] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.839      ;
; -2.930 ; VGA:inst|hcount[9] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.839      ;
; -2.930 ; VGA:inst|hcount[9] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.839      ;
; -2.930 ; VGA:inst|hcount[9] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.839      ;
; -2.930 ; VGA:inst|hcount[9] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.839      ;
; -2.930 ; VGA:inst|hcount[9] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.839      ;
; -2.930 ; VGA:inst|hcount[9] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.839      ;
; -2.930 ; VGA:inst|hcount[9] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.839      ;
; -2.900 ; VGA:inst|hcount[3] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.809      ;
; -2.900 ; VGA:inst|hcount[3] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.809      ;
; -2.900 ; VGA:inst|hcount[3] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.809      ;
; -2.900 ; VGA:inst|hcount[3] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.809      ;
; -2.900 ; VGA:inst|hcount[3] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.809      ;
; -2.900 ; VGA:inst|hcount[3] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.809      ;
; -2.900 ; VGA:inst|hcount[3] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.809      ;
; -2.900 ; VGA:inst|hcount[3] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.809      ;
; -2.900 ; VGA:inst|hcount[3] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.809      ;
; -2.900 ; VGA:inst|hcount[3] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.809      ;
; -2.823 ; VGA:inst|hcount[6] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.732      ;
; -2.823 ; VGA:inst|hcount[6] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.732      ;
; -2.823 ; VGA:inst|hcount[6] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.732      ;
; -2.823 ; VGA:inst|hcount[6] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.732      ;
; -2.823 ; VGA:inst|hcount[6] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.732      ;
; -2.823 ; VGA:inst|hcount[6] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.732      ;
; -2.823 ; VGA:inst|hcount[6] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.732      ;
; -2.823 ; VGA:inst|hcount[6] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.732      ;
; -2.823 ; VGA:inst|hcount[6] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.732      ;
; -2.823 ; VGA:inst|hcount[6] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.732      ;
; -2.791 ; VGA:inst|hcount[1] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.700      ;
; -2.791 ; VGA:inst|hcount[1] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.700      ;
; -2.791 ; VGA:inst|hcount[1] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.700      ;
; -2.791 ; VGA:inst|hcount[1] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.700      ;
; -2.791 ; VGA:inst|hcount[1] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.700      ;
; -2.791 ; VGA:inst|hcount[1] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.700      ;
; -2.791 ; VGA:inst|hcount[1] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.700      ;
; -2.791 ; VGA:inst|hcount[1] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.700      ;
; -2.791 ; VGA:inst|hcount[1] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.700      ;
; -2.791 ; VGA:inst|hcount[1] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.700      ;
; -2.720 ; VGA:inst|hcount[4] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.629      ;
; -2.720 ; VGA:inst|hcount[4] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.629      ;
; -2.720 ; VGA:inst|hcount[4] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.629      ;
; -2.720 ; VGA:inst|hcount[4] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.629      ;
; -2.720 ; VGA:inst|hcount[4] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.629      ;
; -2.720 ; VGA:inst|hcount[4] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.629      ;
; -2.720 ; VGA:inst|hcount[4] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.629      ;
; -2.720 ; VGA:inst|hcount[4] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.629      ;
; -2.720 ; VGA:inst|hcount[4] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.629      ;
; -2.720 ; VGA:inst|hcount[4] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.629      ;
; -2.672 ; VGA:inst|hcount[2] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.581      ;
; -2.672 ; VGA:inst|hcount[2] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.581      ;
; -2.672 ; VGA:inst|hcount[2] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.581      ;
; -2.672 ; VGA:inst|hcount[2] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.581      ;
; -2.672 ; VGA:inst|hcount[2] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.581      ;
; -2.672 ; VGA:inst|hcount[2] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.581      ;
; -2.672 ; VGA:inst|hcount[2] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.581      ;
; -2.672 ; VGA:inst|hcount[2] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.581      ;
; -2.672 ; VGA:inst|hcount[2] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.581      ;
; -2.672 ; VGA:inst|hcount[2] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.581      ;
; -2.568 ; VGA:inst|hcount[7] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.477      ;
; -2.568 ; VGA:inst|hcount[7] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.477      ;
; -2.568 ; VGA:inst|hcount[7] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.477      ;
; -2.568 ; VGA:inst|hcount[7] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.477      ;
; -2.568 ; VGA:inst|hcount[7] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.477      ;
; -2.568 ; VGA:inst|hcount[7] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.477      ;
; -2.568 ; VGA:inst|hcount[7] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.477      ;
; -2.568 ; VGA:inst|hcount[7] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.477      ;
; -2.568 ; VGA:inst|hcount[7] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.477      ;
; -2.568 ; VGA:inst|hcount[7] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.093     ; 3.477      ;
+--------+--------------------+--------------------+------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                    ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.401 ; VGA:inst|vga_clk           ; VGA:inst|vga_clk           ; VGA:inst|vga_clk                                  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.571      ; 0.705      ;
; -0.401 ; control:inst10|vga_clk     ; control:inst10|vga_clk     ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.571      ; 0.705      ;
; 0.078  ; VGA:inst|vga_clk           ; VGA:inst|vga_clk           ; VGA:inst|vga_clk                                  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.571      ; 0.684      ;
; 0.078  ; control:inst10|vga_clk     ; control:inst10|vga_clk     ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.571      ; 0.684      ;
; 0.380  ; control:inst10|push2[4]    ; control:inst10|push2[4]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380  ; control:inst10|push[4]     ; control:inst10|push[4]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380  ; control:inst10|push[5]     ; control:inst10|push[5]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380  ; control:inst10|push2[6]    ; control:inst10|push2[6]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380  ; control:inst10|push2[3]    ; control:inst10|push2[3]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380  ; control:inst10|push2[1]    ; control:inst10|push2[1]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380  ; control:inst10|push2[2]    ; control:inst10|push2[2]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380  ; control:inst10|push[0]     ; control:inst10|push[0]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380  ; control:inst10|push[3]     ; control:inst10|push[3]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380  ; control:inst10|push[2]     ; control:inst10|push[2]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380  ; control:inst10|push[1]     ; control:inst10|push[1]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380  ; control:inst10|push[6]     ; control:inst10|push[6]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380  ; control:inst10|push2[10]   ; control:inst10|push2[10]   ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380  ; control:inst10|push[8]     ; control:inst10|push[8]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.380  ; control:inst10|push[10]    ; control:inst10|push[10]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.381  ; control:inst10|push2[5]    ; control:inst10|push2[5]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381  ; control:inst10|push3[4]    ; control:inst10|push3[4]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381  ; control:inst10|push3[5]    ; control:inst10|push3[5]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381  ; control:inst10|push2[0]    ; control:inst10|push2[0]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381  ; control:inst10|push1[6]    ; control:inst10|push1[6]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381  ; control:inst10|push1[0]    ; control:inst10|push1[0]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381  ; control:inst10|push3[1]    ; control:inst10|push3[1]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381  ; control:inst10|push3[2]    ; control:inst10|push3[2]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381  ; control:inst10|push3[0]    ; control:inst10|push3[0]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381  ; control:inst10|push3[3]    ; control:inst10|push3[3]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381  ; control:inst10|push3[6]    ; control:inst10|push3[6]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381  ; control:inst10|push2[8]    ; control:inst10|push2[8]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381  ; control:inst10|push1[8]    ; control:inst10|push1[8]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381  ; control:inst10|push1[10]   ; control:inst10|push1[10]   ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381  ; control:inst10|push3[10]   ; control:inst10|push3[10]   ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381  ; control:inst10|push3[8]    ; control:inst10|push3[8]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381  ; control:inst10|rand_num[7] ; control:inst10|rand_num[7] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.382  ; control:inst10|push1[5]    ; control:inst10|push1[5]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382  ; control:inst10|push1[4]    ; control:inst10|push1[4]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382  ; control:inst10|push1[1]    ; control:inst10|push1[1]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382  ; control:inst10|push1[2]    ; control:inst10|push1[2]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382  ; control:inst10|push1[3]    ; control:inst10|push1[3]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382  ; control:inst10|T_move[1]   ; control:inst10|T_move[1]   ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.397  ; control:inst10|cnt_clk     ; control:inst10|cnt_clk     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.426  ; control:inst10|rand_num[0] ; control:inst10|rand_num[7] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.714      ;
; 0.428  ; control:inst10|rand_num[5] ; control:inst10|rand_num[4] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.716      ;
; 0.449  ; control:inst10|rand_num[4] ; control:inst10|rand_num[3] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.737      ;
; 0.478  ; control:inst10|rand_num[2] ; control:inst10|type[6]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.766      ;
; 0.478  ; control:inst10|rand_num[2] ; control:inst10|rand_num[1] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.766      ;
; 0.480  ; control:inst10|rand_num[2] ; control:inst10|type[8]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.768      ;
; 0.480  ; control:inst10|rand_num[2] ; control:inst10|type[5]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.768      ;
; 0.503  ; control:inst10|rand_num[2] ; control:inst10|type[7]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.791      ;
; 0.589  ; control:inst10|rand_num[3] ; control:inst10|type[5]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.877      ;
; 0.592  ; control:inst10|rand_num[3] ; control:inst10|type[6]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.880      ;
; 0.592  ; control:inst10|rand_num[6] ; control:inst10|type[8]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.880      ;
; 0.594  ; control:inst10|rand_num[6] ; control:inst10|type[4]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.882      ;
; 0.594  ; control:inst10|rand_num[3] ; control:inst10|type[7]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.882      ;
; 0.612  ; key:inst1|counter2[30]     ; key:inst1|counter2[30]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.900      ;
; 0.612  ; key:inst1|counter[30]      ; key:inst1|counter[30]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.900      ;
; 0.620  ; control:inst10|T_move[30]  ; control:inst10|T_move[30]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.908      ;
; 0.673  ; key:inst1|counter2[2]      ; key:inst1|counter2[2]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.961      ;
; 0.673  ; key:inst1|counter[2]       ; key:inst1|counter[2]       ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.961      ;
; 0.674  ; key:inst1|counter2[3]      ; key:inst1|counter2[3]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.962      ;
; 0.674  ; key:inst1|counter[3]       ; key:inst1|counter[3]       ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.962      ;
; 0.675  ; key:inst1|counter2[27]     ; key:inst1|counter2[27]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.963      ;
; 0.675  ; key:inst1|counter2[26]     ; key:inst1|counter2[26]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.963      ;
; 0.675  ; key:inst1|counter[27]      ; key:inst1|counter[27]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.963      ;
; 0.675  ; key:inst1|counter2[4]      ; key:inst1|counter2[4]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.963      ;
; 0.675  ; key:inst1|counter[4]       ; key:inst1|counter[4]       ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.963      ;
; 0.676  ; key:inst1|counter2[24]     ; key:inst1|counter2[24]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.964      ;
; 0.676  ; key:inst1|counter[24]      ; key:inst1|counter[24]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.964      ;
; 0.678  ; key:inst1|counter[25]      ; key:inst1|counter[25]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.966      ;
; 0.683  ; control:inst10|T_move[15]  ; control:inst10|T_move[15]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.971      ;
; 0.684  ; control:inst10|counter[7]  ; control:inst10|counter[7]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.971      ;
; 0.684  ; control:inst10|counter[5]  ; control:inst10|counter[5]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.971      ;
; 0.685  ; key:inst1|counter2[15]     ; key:inst1|counter2[15]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.685  ; key:inst1|counter[15]      ; key:inst1|counter[15]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.685  ; key:inst1|counter2[6]      ; key:inst1|counter2[6]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.685  ; key:inst1|counter[6]       ; key:inst1|counter[6]       ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.685  ; control:inst10|counter[27] ; control:inst10|counter[27] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.685  ; control:inst10|T_move[19]  ; control:inst10|T_move[19]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.685  ; control:inst10|T_move[5]   ; control:inst10|T_move[5]   ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.685  ; control:inst10|counter[23] ; control:inst10|counter[23] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.972      ;
; 0.685  ; control:inst10|counter[21] ; control:inst10|counter[21] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.972      ;
; 0.685  ; control:inst10|counter[11] ; control:inst10|counter[11] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.972      ;
; 0.685  ; control:inst10|counter[3]  ; control:inst10|counter[3]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.972      ;
; 0.686  ; key:inst1|counter2[16]     ; key:inst1|counter2[16]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.686  ; key:inst1|counter2[14]     ; key:inst1|counter2[14]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.686  ; key:inst1|counter2[22]     ; key:inst1|counter2[22]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.686  ; key:inst1|counter2[13]     ; key:inst1|counter2[13]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.686  ; key:inst1|counter[14]      ; key:inst1|counter[14]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.686  ; key:inst1|counter[16]      ; key:inst1|counter[16]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.686  ; key:inst1|counter[22]      ; key:inst1|counter[22]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.686  ; key:inst1|counter[13]      ; key:inst1|counter[13]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.686  ; control:inst10|counter[29] ; control:inst10|counter[29] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.686  ; control:inst10|T_move[3]   ; control:inst10|T_move[3]   ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.686  ; control:inst10|counter[19] ; control:inst10|counter[19] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.973      ;
; 0.686  ; control:inst10|counter[13] ; control:inst10|counter[13] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.973      ;
; 0.687  ; key:inst1|counter2[29]     ; key:inst1|counter2[29]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.687  ; key:inst1|counter2[19]     ; key:inst1|counter2[19]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.687  ; key:inst1|counter2[18]     ; key:inst1|counter2[18]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'control:inst10|vga_clk'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                   ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -0.117 ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|q_a[1]                     ; control:inst10|data[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.668      ; 1.816      ;
; 0.071  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[0]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 2.309      ;
; 0.092  ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|out_address_reg_a[0]     ; control:inst10|data[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.974      ; 2.331      ;
; 0.107  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[1] ; control:inst10|data[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.986      ; 2.358      ;
; 0.126  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[2] ; control:inst10|data[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 2.005      ; 2.396      ;
; 0.189  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[0] ; control:inst10|data[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.986      ; 2.440      ;
; 0.228  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[2] ; control:inst10|data[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.992      ; 2.485      ;
; 0.251  ; control:inst10|push2[7]                                                                             ; control:inst10|addr_G[7]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.985      ; 2.501      ;
; 0.284  ; control:inst10|push2[3]                                                                             ; control:inst10|addr_G[3]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.969      ; 2.518      ;
; 0.353  ; control:inst10|push3[3]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.992      ; 2.610      ;
; 0.353  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[1]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 2.591      ;
; 0.372  ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|q_a[0]                     ; control:inst10|data[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.656      ; 2.293      ;
; 0.382  ; control:inst10|win                                                                                  ; control:inst10|win        ; control:inst10|vga_clk                            ; control:inst10|vga_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.382  ; control:inst10|Bg                                                                                   ; control:inst10|Bg         ; control:inst10|vga_clk                            ; control:inst10|vga_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.382  ; control:inst10|GG                                                                                   ; control:inst10|GG         ; control:inst10|vga_clk                            ; control:inst10|vga_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.383  ; control:inst10|stop                                                                                 ; control:inst10|stop       ; control:inst10|vga_clk                            ; control:inst10|vga_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.397  ; control:inst10|push[4]                                                                              ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.972      ; 2.634      ;
; 0.400  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[2] ; control:inst10|data[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.992      ; 2.657      ;
; 0.407  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[2]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 2.645      ;
; 0.416  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[0] ; control:inst10|data[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 2.654      ;
; 0.417  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[1] ; control:inst10|data[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 2.655      ;
; 0.449  ; control:inst10|push1[4]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.992      ; 2.706      ;
; 0.458  ; control:inst10|push3[4]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.991      ; 2.714      ;
; 0.475  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[3]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 2.713      ;
; 0.488  ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|q_a[2]                     ; control:inst10|data[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.655      ; 2.408      ;
; 0.526  ; control:inst10|push[3]                                                                              ; control:inst10|addr_G[3]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 2.764      ;
; 0.529  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[4]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 2.767      ;
; 0.529  ; control:inst10|push[1]                                                                              ; control:inst10|addr_G[1]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 2.767      ;
; 0.530  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[0] ; control:inst10|data[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 2.768      ;
; 0.551  ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|out_address_reg_a[0]     ; control:inst10|data[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.974      ; 2.790      ;
; 0.555  ; control:inst10|push1[3]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.992      ; 2.812      ;
; 0.560  ; control:inst10|push3[5]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.991      ; 2.816      ;
; 0.561  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[1] ; control:inst10|data[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 2.799      ;
; 0.597  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[5]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 2.835      ;
; 0.604  ; control:inst10|push2[3]                                                                             ; control:inst10|addr_G[4]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.969      ; 2.838      ;
; 0.611  ; control:inst10|push2[7]                                                                             ; control:inst10|addr_G[8]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.985      ; 2.861      ;
; 0.613  ; control:inst10|push[2]                                                                              ; control:inst10|addr_G[2]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 2.851      ;
; 0.626  ; control:inst10|push2[7]                                                                             ; control:inst10|addr_G[9]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.985      ; 2.876      ;
; 0.630  ; control:inst10|push3[2]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.992      ; 2.887      ;
; 0.640  ; control:inst10|push2[5]                                                                             ; control:inst10|addr_G[5]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.985      ; 2.890      ;
; 0.640  ; control:inst10|score[4]                                                                             ; control:inst10|win        ; control:inst10|vga_clk                            ; control:inst10|vga_clk ; 0.000        ; 0.073      ; 0.928      ;
; 0.648  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a19        ; control:inst10|data[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.660      ; 2.573      ;
; 0.651  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[6]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 2.889      ;
; 0.661  ; control:inst10|push2[4]                                                                             ; control:inst10|addr_G[4]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.969      ; 2.895      ;
; 0.677  ; control:inst10|push[6]                                                                              ; control:inst10|addr_G[6]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 2.915      ;
; 0.696  ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a0             ; control:inst10|data[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.667      ; 2.628      ;
; 0.703  ; control:inst10|push[4]                                                                              ; control:inst10|addr_G[4]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 2.941      ;
; 0.711  ; control:inst10|push2[3]                                                                             ; control:inst10|addr_G[5]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.969      ; 2.945      ;
; 0.718  ; control:inst10|score[1]                                                                             ; control:inst10|score[1]   ; control:inst10|vga_clk                            ; control:inst10|vga_clk ; 0.000        ; 0.072      ; 1.005      ;
; 0.719  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[7]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 2.957      ;
; 0.719  ; control:inst10|score[3]                                                                             ; control:inst10|score[3]   ; control:inst10|vga_clk                            ; control:inst10|vga_clk ; 0.000        ; 0.072      ; 1.006      ;
; 0.719  ; control:inst10|score[2]                                                                             ; control:inst10|score[2]   ; control:inst10|vga_clk                            ; control:inst10|vga_clk ; 0.000        ; 0.072      ; 1.006      ;
; 0.720  ; control:inst10|score[4]                                                                             ; control:inst10|score[4]   ; control:inst10|vga_clk                            ; control:inst10|vga_clk ; 0.000        ; 0.072      ; 1.007      ;
; 0.724  ; control:inst10|push[5]                                                                              ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.972      ; 2.961      ;
; 0.726  ; control:inst10|push2[3]                                                                             ; control:inst10|addr_G[6]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.969      ; 2.960      ;
; 0.733  ; control:inst10|push2[7]                                                                             ; control:inst10|addr_G[10] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.985      ; 2.983      ;
; 0.733  ; control:inst10|score[0]                                                                             ; control:inst10|score[0]   ; control:inst10|vga_clk                            ; control:inst10|vga_clk ; 0.000        ; 0.072      ; 1.020      ;
; 0.743  ; control:inst10|push1[2]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.992      ; 3.000      ;
; 0.748  ; control:inst10|push2[7]                                                                             ; control:inst10|addr_G[11] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.985      ; 2.998      ;
; 0.773  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[8]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 3.011      ;
; 0.817  ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a1             ; control:inst10|data[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.663      ; 2.745      ;
; 0.819  ; control:inst10|push2[0]                                                                             ; control:inst10|addr_G[0]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.986      ; 3.070      ;
; 0.828  ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a3             ; control:inst10|data[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.666      ; 2.759      ;
; 0.833  ; control:inst10|push2[3]                                                                             ; control:inst10|addr_G[7]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.969      ; 3.067      ;
; 0.841  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[9]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 3.079      ;
; 0.843  ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|out_address_reg_a[0]     ; control:inst10|data[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.987      ; 3.095      ;
; 0.848  ; control:inst10|push3[0]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.991      ; 3.104      ;
; 0.848  ; control:inst10|push2[3]                                                                             ; control:inst10|addr_G[8]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.969      ; 3.082      ;
; 0.855  ; control:inst10|push2[7]                                                                             ; control:inst10|addr_G[12] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.985      ; 3.105      ;
; 0.861  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a16        ; control:inst10|data[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.665      ; 2.791      ;
; 0.873  ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|out_address_reg_a[1]        ; control:inst10|data[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 3.111      ;
; 0.886  ; control:inst10|push[3]                                                                              ; control:inst10|addr_G[4]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 3.124      ;
; 0.889  ; control:inst10|push[1]                                                                              ; control:inst10|addr_G[2]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 3.127      ;
; 0.895  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[10] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 3.133      ;
; 0.897  ; control:inst10|push2[4]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.968      ; 3.130      ;
; 0.897  ; control:inst10|push3[1]                                                                             ; control:inst10|addr_G[1]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.993      ; 3.155      ;
; 0.901  ; control:inst10|push[3]                                                                              ; control:inst10|addr_G[5]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 3.139      ;
; 0.904  ; control:inst10|push[1]                                                                              ; control:inst10|addr_G[3]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 3.142      ;
; 0.909  ; control:inst10|push[2]                                                                              ; control:inst10|addr_G[3]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 3.147      ;
; 0.933  ; control:inst10|push1[1]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.992      ; 3.190      ;
; 0.953  ; control:inst10|push[8]                                                                              ; control:inst10|addr_G[8]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 3.191      ;
; 0.955  ; control:inst10|push2[3]                                                                             ; control:inst10|addr_G[9]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.969      ; 3.189      ;
; 0.963  ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|out_address_reg_a[0]        ; control:inst10|data[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 3.201      ;
; 0.963  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[11] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 3.201      ;
; 0.965  ; control:inst10|push2[4]                                                                             ; control:inst10|addr_G[5]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.969      ; 3.199      ;
; 0.970  ; control:inst10|push2[3]                                                                             ; control:inst10|addr_G[10] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.969      ; 3.204      ;
; 0.972  ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|q_a[0]                   ; control:inst10|data[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.650      ; 2.887      ;
; 0.981  ; control:inst10|push[6]                                                                              ; control:inst10|addr_G[7]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 3.219      ;
; 0.999  ; control:inst10|push3[1]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.992      ; 3.256      ;
; 1.007  ; control:inst10|push[4]                                                                              ; control:inst10|addr_G[5]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 3.245      ;
; 1.008  ; control:inst10|push[3]                                                                              ; control:inst10|addr_G[6]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 3.246      ;
; 1.011  ; control:inst10|push[1]                                                                              ; control:inst10|addr_G[4]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 3.249      ;
; 1.012  ; control:inst10|push2[5]                                                                             ; control:inst10|addr_G[6]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.985      ; 3.262      ;
; 1.016  ; control:inst10|push[2]                                                                              ; control:inst10|addr_G[4]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 3.254      ;
; 1.017  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[12] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 3.255      ;
; 1.023  ; control:inst10|push[3]                                                                              ; control:inst10|addr_G[7]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 3.261      ;
; 1.026  ; control:inst10|push[1]                                                                              ; control:inst10|addr_G[5]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.973      ; 3.264      ;
; 1.027  ; control:inst10|push2[5]                                                                             ; control:inst10|addr_G[7]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.985      ; 3.277      ;
; 1.029  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a13        ; control:inst10|data[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.679      ; 2.973      ;
; 1.029  ; control:inst10|push1[9]                                                                             ; control:inst10|addr_G[9]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.993      ; 3.287      ;
+--------+-----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.625 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|address_reg_a[1] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[1]             ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.625 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|address_reg_a[0] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[0]             ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.627 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|address_reg_a[2] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[2]             ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.627 ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|address_reg_a[0]     ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|out_address_reg_a[0]                 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 1.746 ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|address_reg_a[1]        ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|out_address_reg_a[1]                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.043      ;
; 1.866 ; control:inst10|addr_GG[12]                                                                      ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.118     ; 1.078      ;
; 1.869 ; control:inst10|addr_BIRD[9]                                                                     ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.133     ; 1.066      ;
; 1.871 ; control:inst10|addr_BIRD[4]                                                                     ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.133     ; 1.068      ;
; 1.872 ; control:inst10|addr_BIRD[8]                                                                     ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.133     ; 1.069      ;
; 1.874 ; control:inst10|addr_GG[5]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.118     ; 1.086      ;
; 1.874 ; control:inst10|addr_GG[9]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.118     ; 1.086      ;
; 1.888 ; control:inst10|addr_GG[11]                                                                      ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.118     ; 1.100      ;
; 1.895 ; control:inst10|addr_GG[8]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.118     ; 1.107      ;
; 1.895 ; control:inst10|addr_WIN[7]                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a0~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.156     ; 1.069      ;
; 1.896 ; control:inst10|addr_WIN[3]                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a2~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.156     ; 1.070      ;
; 1.898 ; control:inst10|addr_BEGIN[10]                                                                   ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6~porta_address_reg0  ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.142     ; 1.086      ;
; 1.903 ; control:inst10|addr_BIRD[5]                                                                     ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.133     ; 1.100      ;
; 1.904 ; control:inst10|addr_WIN[10]                                                                     ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a0~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.156     ; 1.078      ;
; 1.904 ; control:inst10|addr_G[1]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.147     ; 1.087      ;
; 1.906 ; control:inst10|addr_BIRD[10]                                                                    ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.133     ; 1.103      ;
; 1.918 ; control:inst10|addr_WIN[9]                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.156     ; 1.092      ;
; 1.918 ; control:inst10|addr_BIRD[3]                                                                     ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.133     ; 1.115      ;
; 1.919 ; control:inst10|addr_WIN[10]                                                                     ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.156     ; 1.093      ;
; 1.920 ; control:inst10|addr_G[3]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.147     ; 1.103      ;
; 1.921 ; control:inst10|addr_G[4]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.147     ; 1.104      ;
; 1.924 ; control:inst10|addr_BEGIN[8]                                                                    ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6~porta_address_reg0  ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.142     ; 1.112      ;
; 1.925 ; control:inst10|addr_G[1]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.146     ; 1.109      ;
; 1.925 ; control:inst10|addr_WIN[6]                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.156     ; 1.099      ;
; 1.929 ; control:inst10|addr_BEGIN[12]                                                                   ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6~porta_address_reg0  ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.142     ; 1.117      ;
; 1.930 ; control:inst10|addr_G[1]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a1~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.148     ; 1.112      ;
; 1.933 ; control:inst10|addr_G[12]                                                                       ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.146     ; 1.117      ;
; 1.933 ; control:inst10|addr_WIN[5]                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a0~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.156     ; 1.107      ;
; 1.935 ; control:inst10|addr_WIN[9]                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a0~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.156     ; 1.109      ;
; 1.938 ; control:inst10|addr_WIN[5]                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.156     ; 1.112      ;
; 1.942 ; control:inst10|addr_G[5]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.146     ; 1.126      ;
; 1.943 ; control:inst10|addr_WIN[7]                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.156     ; 1.117      ;
; 1.943 ; control:inst10|addr_WIN[11]                                                                     ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.156     ; 1.117      ;
; 1.944 ; control:inst10|addr_G[8]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.146     ; 1.128      ;
; 1.947 ; control:inst10|addr_WIN[11]                                                                     ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a0~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.156     ; 1.121      ;
; 1.951 ; control:inst10|addr_G[7]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.146     ; 1.135      ;
; 1.954 ; control:inst10|addr_BIRD[0]                                                                     ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.132     ; 1.152      ;
; 1.962 ; control:inst10|addr_WIN[1]                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.119     ; 1.173      ;
; 1.965 ; control:inst10|addr_G[10]                                                                       ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.146     ; 1.149      ;
; 1.977 ; control:inst10|addr_G[4]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.146     ; 1.161      ;
; 1.984 ; control:inst10|addr_GG[4]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.118     ; 1.196      ;
; 1.985 ; control:inst10|addr_GG[2]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.118     ; 1.197      ;
; 1.999 ; control:inst10|addr_G[2]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.146     ; 1.183      ;
; 2.010 ; control:inst10|addr_G[9]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.146     ; 1.194      ;
; 2.022 ; control:inst10|addr_GG[7]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.118     ; 1.234      ;
; 2.022 ; control:inst10|addr_BEGIN[0]                                                                    ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a12~porta_address_reg0 ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.148     ; 1.204      ;
; 2.027 ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|address_reg_a[0]        ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|out_address_reg_a[0]                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.324      ;
; 2.030 ; control:inst10|addr_GG[2]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a2~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.136     ; 1.224      ;
; 2.070 ; control:inst10|addr_GG[3]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a0~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.136     ; 1.264      ;
; 2.084 ; control:inst10|addr_BEGIN[4]                                                                    ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a12~porta_address_reg0 ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.148     ; 1.266      ;
; 2.085 ; control:inst10|addr_SCORE[4]                                                                    ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.151     ; 1.264      ;
; 2.087 ; control:inst10|addr_SCORE[3]                                                                    ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.151     ; 1.266      ;
; 2.089 ; control:inst10|addr_GG[2]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a0~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.136     ; 1.283      ;
; 2.095 ; control:inst10|addr_SCORE[8]                                                                    ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.151     ; 1.274      ;
; 2.095 ; control:inst10|addr_SCORE[10]                                                                   ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.151     ; 1.274      ;
; 2.097 ; control:inst10|addr_BEGIN[6]                                                                    ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6~porta_address_reg0  ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.142     ; 1.285      ;
; 2.097 ; control:inst10|addr_GG[4]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a0~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.136     ; 1.291      ;
; 2.100 ; control:inst10|addr_G[0]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.146     ; 1.284      ;
; 2.111 ; control:inst10|addr_GG[12]                                                                      ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a0~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.136     ; 1.305      ;
; 2.111 ; control:inst10|addr_G[0]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.147     ; 1.294      ;
; 2.115 ; control:inst10|addr_BIRD[1]                                                                     ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.133     ; 1.312      ;
; 2.116 ; control:inst10|addr_G[3]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.146     ; 1.300      ;
; 2.116 ; control:inst10|addr_GG[7]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a0~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.136     ; 1.310      ;
; 2.116 ; control:inst10|addr_GG[9]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a0~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.136     ; 1.310      ;
; 2.120 ; control:inst10|addr_SCORE[7]                                                                    ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.151     ; 1.299      ;
; 2.121 ; control:inst10|addr_SCORE[4]                                                                    ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a4~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 1.298      ;
; 2.121 ; control:inst10|addr_SCORE[4]                                                                    ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.152     ; 1.299      ;
; 2.123 ; control:inst10|addr_SCORE[9]                                                                    ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.151     ; 1.302      ;
; 2.124 ; control:inst10|addr_SCORE[12]                                                                   ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.151     ; 1.303      ;
; 2.131 ; control:inst10|addr_GG[13]                                                                      ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|address_reg_a[0]                        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 0.934      ;
; 2.133 ; control:inst10|addr_GG[14]                                                                      ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|address_reg_a[1]                        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 0.936      ;
; 2.134 ; control:inst10|addr_SCORE[3]                                                                    ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.152     ; 1.312      ;
; 2.138 ; control:inst10|addr_SCORE[3]                                                                    ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a3~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.151     ; 1.317      ;
; 2.142 ; control:inst10|addr_GG[11]                                                                      ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a7~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.122     ; 1.350      ;
; 2.143 ; control:inst10|addr_SCORE[5]                                                                    ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.151     ; 1.322      ;
; 2.144 ; control:inst10|addr_WIN[12]                                                                     ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a0~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.156     ; 1.318      ;
; 2.150 ; control:inst10|addr_WIN[3]                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a0~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.156     ; 1.324      ;
; 2.153 ; control:inst10|addr_GG[11]                                                                      ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a4~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.119     ; 1.364      ;
; 2.158 ; control:inst10|addr_SCORE[11]                                                                   ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.151     ; 1.337      ;
; 2.161 ; control:inst10|addr_SCORE[3]                                                                    ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a4~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.153     ; 1.338      ;
; 2.164 ; control:inst10|addr_WIN[2]                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a2~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.156     ; 1.338      ;
; 2.164 ; control:inst10|addr_GG[11]                                                                      ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a5~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.117     ; 1.377      ;
; 2.164 ; control:inst10|addr_GG[12]                                                                      ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a5~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.117     ; 1.377      ;
; 2.165 ; control:inst10|addr_SCORE[0]                                                                    ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a5~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.145     ; 1.350      ;
; 2.165 ; control:inst10|addr_GG[8]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a5~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.117     ; 1.378      ;
; 2.165 ; control:inst10|addr_WIN[12]                                                                     ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.156     ; 1.339      ;
; 2.167 ; control:inst10|addr_GG[9]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a7~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.122     ; 1.375      ;
; 2.168 ; control:inst10|addr_GG[9]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a4~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.119     ; 1.379      ;
; 2.170 ; control:inst10|addr_GG[12]                                                                      ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a4~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.119     ; 1.381      ;
; 2.170 ; control:inst10|addr_GG[8]                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a7~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.122     ; 1.378      ;
; 2.171 ; control:inst10|addr_BIRD[2]                                                                     ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.133     ; 1.368      ;
; 2.173 ; control:inst10|addr_BIRD[7]                                                                     ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.133     ; 1.370      ;
; 2.174 ; control:inst10|addr_G[6]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.147     ; 1.357      ;
; 2.175 ; control:inst10|addr_WIN[0]                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.119     ; 1.386      ;
; 2.175 ; control:inst10|addr_G[9]                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.147     ; 1.358      ;
; 2.178 ; control:inst10|addr_SCORE[2]                                                                    ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a5~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.145     ; 1.363      ;
+-------+-------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'VGA:inst|vga_clk'                                                                                  ;
+-------+--------------------+--------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+------------------+------------------+--------------+------------+------------+
; 0.692 ; VGA:inst|hcount[4] ; VGA:inst|hcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 0.979      ;
; 0.697 ; VGA:inst|hcount[1] ; VGA:inst|hcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 0.984      ;
; 0.697 ; VGA:inst|vcount[6] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 0.983      ;
; 0.699 ; VGA:inst|vcount[7] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 0.985      ;
; 0.701 ; VGA:inst|vcount[4] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 0.987      ;
; 0.702 ; VGA:inst|vcount[8] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 0.988      ;
; 0.717 ; VGA:inst|vcount[5] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.003      ;
; 0.718 ; VGA:inst|vcount[1] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.004      ;
; 0.791 ; VGA:inst|vcount[9] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.077      ;
; 0.863 ; VGA:inst|hcount[0] ; VGA:inst|hcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.150      ;
; 0.870 ; VGA:inst|hcount[2] ; VGA:inst|hcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.157      ;
; 0.879 ; VGA:inst|hcount[3] ; VGA:inst|hcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.166      ;
; 0.891 ; VGA:inst|hcount[6] ; VGA:inst|hcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.178      ;
; 0.903 ; VGA:inst|hcount[7] ; VGA:inst|hcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.190      ;
; 1.016 ; VGA:inst|vcount[6] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.302      ;
; 1.020 ; VGA:inst|vcount[4] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.306      ;
; 1.021 ; VGA:inst|hcount[1] ; VGA:inst|hcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.308      ;
; 1.023 ; VGA:inst|vcount[7] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.309      ;
; 1.026 ; VGA:inst|hcount[4] ; VGA:inst|hcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.313      ;
; 1.031 ; VGA:inst|vcount[0] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.317      ;
; 1.031 ; VGA:inst|vcount[6] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.317      ;
; 1.035 ; VGA:inst|vcount[4] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.321      ;
; 1.036 ; VGA:inst|vcount[3] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.322      ;
; 1.039 ; VGA:inst|vcount[5] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.325      ;
; 1.045 ; VGA:inst|vcount[2] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.331      ;
; 1.079 ; VGA:inst|hcount[9] ; VGA:inst|hcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.366      ;
; 1.117 ; VGA:inst|hcount[1] ; VGA:inst|hcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.404      ;
; 1.123 ; VGA:inst|vcount[5] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.409      ;
; 1.125 ; VGA:inst|vcount[5] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.411      ;
; 1.130 ; VGA:inst|vcount[3] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.416      ;
; 1.131 ; VGA:inst|hcount[4] ; VGA:inst|hcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.418      ;
; 1.133 ; VGA:inst|vcount[5] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.419      ;
; 1.134 ; VGA:inst|vcount[5] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.420      ;
; 1.136 ; VGA:inst|hcount[0] ; VGA:inst|hcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.423      ;
; 1.142 ; VGA:inst|vcount[4] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.428      ;
; 1.143 ; VGA:inst|hcount[1] ; VGA:inst|hcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.430      ;
; 1.152 ; VGA:inst|vcount[2] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.438      ;
; 1.154 ; VGA:inst|vcount[5] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.440      ;
; 1.157 ; VGA:inst|vcount[4] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.443      ;
; 1.158 ; VGA:inst|vcount[3] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.444      ;
; 1.161 ; VGA:inst|vcount[5] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.447      ;
; 1.164 ; VGA:inst|vcount[1] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.450      ;
; 1.166 ; VGA:inst|hcount[2] ; VGA:inst|hcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.453      ;
; 1.167 ; VGA:inst|vcount[2] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.453      ;
; 1.168 ; VGA:inst|vcount[0] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.454      ;
; 1.195 ; VGA:inst|hcount[6] ; VGA:inst|hcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.482      ;
; 1.212 ; VGA:inst|hcount[5] ; VGA:inst|hcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.499      ;
; 1.217 ; VGA:inst|hcount[5] ; VGA:inst|hcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.504      ;
; 1.220 ; VGA:inst|vcount[2] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.506      ;
; 1.230 ; VGA:inst|hcount[0] ; VGA:inst|hcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.517      ;
; 1.230 ; VGA:inst|vcount[4] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.516      ;
; 1.232 ; VGA:inst|vcount[4] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.518      ;
; 1.236 ; VGA:inst|hcount[3] ; VGA:inst|hcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.523      ;
; 1.240 ; VGA:inst|vcount[4] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.526      ;
; 1.246 ; VGA:inst|hcount[5] ; VGA:inst|hcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.533      ;
; 1.252 ; VGA:inst|vcount[3] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.538      ;
; 1.258 ; VGA:inst|hcount[0] ; VGA:inst|hcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.545      ;
; 1.261 ; VGA:inst|hcount[2] ; VGA:inst|hcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.548      ;
; 1.261 ; VGA:inst|vcount[4] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.547      ;
; 1.261 ; VGA:inst|vcount[1] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.547      ;
; 1.265 ; VGA:inst|hcount[1] ; VGA:inst|hcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.552      ;
; 1.274 ; VGA:inst|vcount[2] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.560      ;
; 1.275 ; VGA:inst|vcount[0] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.561      ;
; 1.280 ; VGA:inst|vcount[3] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.566      ;
; 1.286 ; VGA:inst|vcount[1] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.572      ;
; 1.289 ; VGA:inst|hcount[7] ; VGA:inst|hcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.576      ;
; 1.289 ; VGA:inst|hcount[7] ; VGA:inst|hcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.576      ;
; 1.289 ; VGA:inst|vcount[2] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.575      ;
; 1.290 ; VGA:inst|vcount[0] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.576      ;
; 1.319 ; VGA:inst|vcount[3] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.605      ;
; 1.352 ; VGA:inst|hcount[0] ; VGA:inst|hcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.639      ;
; 1.352 ; VGA:inst|hcount[4] ; VGA:inst|hcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.639      ;
; 1.358 ; VGA:inst|hcount[3] ; VGA:inst|hcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.645      ;
; 1.361 ; VGA:inst|hcount[1] ; VGA:inst|hcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.648      ;
; 1.362 ; VGA:inst|vcount[8] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.648      ;
; 1.383 ; VGA:inst|hcount[2] ; VGA:inst|hcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.670      ;
; 1.383 ; VGA:inst|vcount[1] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.669      ;
; 1.388 ; VGA:inst|hcount[3] ; VGA:inst|hcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.675      ;
; 1.397 ; VGA:inst|vcount[0] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.683      ;
; 1.398 ; VGA:inst|hcount[2] ; VGA:inst|hcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.685      ;
; 1.398 ; VGA:inst|hcount[2] ; VGA:inst|hcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.685      ;
; 1.403 ; VGA:inst|hcount[4] ; VGA:inst|hcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.690      ;
; 1.408 ; VGA:inst|hcount[7] ; VGA:inst|hcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.695      ;
; 1.408 ; VGA:inst|vcount[1] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.694      ;
; 1.410 ; VGA:inst|hcount[2] ; VGA:inst|hcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.697      ;
; 1.412 ; VGA:inst|vcount[0] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.698      ;
; 1.416 ; VGA:inst|hcount[8] ; VGA:inst|hcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.703      ;
; 1.463 ; VGA:inst|vcount[1] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.749      ;
; 1.465 ; VGA:inst|vcount[1] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.751      ;
; 1.471 ; VGA:inst|vcount[7] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.757      ;
; 1.473 ; VGA:inst|vcount[1] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.759      ;
; 1.474 ; VGA:inst|hcount[0] ; VGA:inst|hcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.761      ;
; 1.479 ; VGA:inst|vcount[6] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.765      ;
; 1.494 ; VGA:inst|vcount[1] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.071      ; 1.780      ;
; 1.502 ; VGA:inst|hcount[0] ; VGA:inst|hcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.789      ;
; 1.510 ; VGA:inst|hcount[6] ; VGA:inst|hcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.797      ;
; 1.510 ; VGA:inst|hcount[6] ; VGA:inst|hcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.797      ;
; 1.517 ; VGA:inst|hcount[2] ; VGA:inst|hcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.804      ;
; 1.522 ; VGA:inst|hcount[4] ; VGA:inst|hcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.809      ;
; 1.535 ; VGA:inst|hcount[1] ; VGA:inst|hcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.072      ; 1.822      ;
+-------+--------------------+--------------------+------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'control:inst10|vga_clk'                                                              ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|Bg             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|GG             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|ad             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[10]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[2]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[3]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[4]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[5]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[6]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[7]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[8]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[9]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[10]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[11]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[12]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[13]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[14]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[7]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[8]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[9]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[0]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[10]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[11]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[12]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[1]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[2]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[3]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[4]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[5]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[6]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[7]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[8]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[9]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[10]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[11]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[12]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[8]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[9]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|data[0]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|data[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|data[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|score[0]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|score[1]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|score[2]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|score[3]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|score[4]       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|stop           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; control:inst10|vga_clk ; Rise       ; control:inst10|win            ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; control:inst10|vga_clk ; Rise       ; control:inst10|ad             ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[10]  ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[1]   ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[2]   ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[3]   ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'VGA:inst|vga_clk'                                                              ;
+--------+--------------+----------------+------------------+------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+------------------+------------+-------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[0]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[1]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[2]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[3]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[4]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[5]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[6]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[7]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[8]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[9]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[0]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[1]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[2]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[3]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[4]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[5]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[6]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[7]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[8]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[9]            ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[0]            ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[1]            ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[2]            ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[3]            ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[4]            ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[5]            ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[6]            ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[7]            ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[8]            ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[9]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[0]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[1]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[2]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[3]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[4]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[5]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[6]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[7]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[8]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[9]            ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[0]            ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[1]            ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[2]            ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[3]            ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[4]            ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[5]            ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[6]            ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[7]            ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[8]            ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[9]            ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[0]            ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[1]            ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[2]            ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[3]            ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[4]            ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[5]            ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[6]            ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[7]            ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[8]            ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[9]            ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[0]|clk            ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[1]|clk            ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[2]|clk            ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[3]|clk            ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[4]|clk            ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[5]|clk            ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[6]|clk            ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[7]|clk            ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[8]|clk            ;
; 0.460  ; 0.460        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[9]|clk            ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[0]|clk            ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[1]|clk            ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[2]|clk            ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[3]|clk            ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[4]|clk            ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[5]|clk            ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[6]|clk            ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[7]|clk            ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[8]|clk            ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[9]|clk            ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vga_clk~clkctrl|inclk[0] ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vga_clk~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|vga_clk|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vga_clk|q                ;
; 0.517  ; 0.517        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|vga_clk~clkctrl|inclk[0] ;
; 0.517  ; 0.517        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|vga_clk~clkctrl|outclk   ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[0]|clk            ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[1]|clk            ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[2]|clk            ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[3]|clk            ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[4]|clk            ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[5]|clk            ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[6]|clk            ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[7]|clk            ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[8]|clk            ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[9]|clk            ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|vcount[0]|clk            ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|vcount[1]|clk            ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|vcount[2]|clk            ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|vcount[3]|clk            ;
+--------+--------------+----------------+------------------+------------------+------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[2]'                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------+
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[0]   ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[1]   ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[2]   ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[3]   ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[4]   ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[5]   ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[6]   ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[7]   ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[8]   ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[9]   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[10]     ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[11]     ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[12]     ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[13]     ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[14]     ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[15]     ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[1]      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[2]      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[3]      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[4]      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[5]      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[6]      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[7]      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[8]      ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[9]      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA:inst|vga_clk           ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[16]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[17]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[18]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[19]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[20]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[21]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[22]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[23]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[24]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[25]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[26]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[27]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[28]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[29]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|T_move[30]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|cnt_clk     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[10] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[11] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[12] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[13] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[14] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[15] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[16] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[17] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[18] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[19] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[20] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[21] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[22] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[23] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[8]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[9]  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push2[5]    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push2[7]    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push2[8]    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push2[9]    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|vga_clk     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[16]     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[17]     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[18]     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[19]     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[20]     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[21]     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[22]     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[23]     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[24]     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[25]     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[26]     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[27]     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[28]     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[29]     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter2[30]     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[10]      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[11]      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[12]      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[13]      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[14]      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[15]      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[16]      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[17]      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[18]      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[19]      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[1]       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[20]      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[21]      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[22]      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[23]      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[24]      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[25]      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[26]      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[27]      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[28]      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[29]      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; key:inst1|counter[2]       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|out_address_reg_a[0]                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|out_address_reg_a[1]                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|address_reg_a[0]                 ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|address_reg_a[1]                 ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[0]             ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[1]             ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|address_reg_a[0]                     ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|out_address_reg_a[0]                 ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|address_reg_a[0]                        ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|address_reg_a[1]                        ;
; 19.721 ; 19.951       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a6~porta_address_reg0         ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|address_reg_a[2]                 ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[2]             ;
; 19.722 ; 19.952       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a20~porta_address_reg0 ;
; 19.723 ; 19.953       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a2~porta_address_reg0         ;
; 19.723 ; 19.953       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a10~porta_address_reg0 ;
; 19.723 ; 19.953       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a18~porta_address_reg0 ;
; 19.723 ; 19.953       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a3~porta_address_reg0  ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a0~porta_address_reg0         ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a4~porta_address_reg0         ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a11~porta_address_reg0 ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a12~porta_address_reg0 ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a21~porta_address_reg0 ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a23~porta_address_reg0 ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a2~porta_address_reg0  ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a4~porta_address_reg0  ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a5~porta_address_reg0  ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6~porta_address_reg0  ;
; 19.724 ; 19.954       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a7~porta_address_reg0  ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a16~porta_address_reg0 ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a17~porta_address_reg0 ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a8~porta_address_reg0  ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a9~porta_address_reg0  ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a0~porta_address_reg0      ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a2~porta_address_reg0      ;
; 19.725 ; 19.955       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a4~porta_address_reg0      ;
; 19.726 ; 19.956       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ;
; 19.726 ; 19.956       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a5~porta_address_reg0         ;
; 19.726 ; 19.956       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a0~porta_address_reg0  ;
; 19.726 ; 19.956       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a13~porta_address_reg0 ;
; 19.726 ; 19.956       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a22~porta_address_reg0 ;
; 19.726 ; 19.956       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a3~porta_address_reg0      ;
; 19.727 ; 19.957       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 19.727 ; 19.957       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a14~porta_address_reg0 ;
; 19.727 ; 19.957       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a15~porta_address_reg0 ;
; 19.727 ; 19.957       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.727 ; 19.957       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a0~porta_address_reg0      ;
; 19.727 ; 19.957       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a1~porta_address_reg0      ;
; 19.727 ; 19.957       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ;
; 19.727 ; 19.957       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a1~porta_address_reg0      ;
; 19.727 ; 19.957       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a5~porta_address_reg0      ;
; 19.727 ; 19.957       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a0~porta_address_reg0        ;
; 19.727 ; 19.957       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ;
; 19.727 ; 19.957       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a2~porta_address_reg0        ;
; 19.728 ; 19.958       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a3~porta_address_reg0         ;
; 19.728 ; 19.958       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a6                            ;
; 19.728 ; 19.958       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a7~porta_address_reg0         ;
; 19.728 ; 19.958       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a19~porta_address_reg0 ;
; 19.729 ; 19.959       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a20                    ;
; 19.730 ; 19.960       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a2                            ;
; 19.730 ; 19.960       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a10                    ;
; 19.730 ; 19.960       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a18                    ;
; 19.730 ; 19.960       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a3                     ;
; 19.731 ; 19.961       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a0                            ;
; 19.731 ; 19.961       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a4                            ;
; 19.731 ; 19.961       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a11                    ;
; 19.731 ; 19.961       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a12                    ;
; 19.731 ; 19.961       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a2                     ;
; 19.731 ; 19.961       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a21                    ;
; 19.731 ; 19.961       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a23                    ;
; 19.731 ; 19.961       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a4                     ;
; 19.731 ; 19.961       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a5                     ;
; 19.731 ; 19.961       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6                     ;
; 19.731 ; 19.961       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a7                     ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a16                    ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a17                    ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a8                     ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a9                     ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a0                         ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a2                         ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a4                         ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1                            ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a5                            ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a0                     ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a13                    ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a22                    ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a3                         ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|q_a[0]                               ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|q_a[1]                               ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|q_a[2]                               ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a1                     ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a14                    ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a15                    ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|q_a[0]                               ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|q_a[1]                               ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|q_a[2]                               ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a1                         ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a5                         ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|q_a[0]                                 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|q_a[1]                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 24.900 ; 24.900       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 24.900 ; 24.900       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[2]           ;
; 24.900 ; 24.900       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 24.949 ; 24.949       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                                 ;
; 24.966 ; 24.966       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 25.000 ; 25.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                                 ;
; 25.000 ; 25.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                                 ;
; 25.034 ; 25.034       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 25.051 ; 25.051       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                                 ;
; 25.099 ; 25.099       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 25.099 ; 25.099       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[2]           ;
; 25.099 ; 25.099       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 46.000 ; 50.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; Begin     ; control:inst10|vga_clk ; 3.130 ; 3.244 ; Rise       ; control:inst10|vga_clk                            ;
; RST       ; control:inst10|vga_clk ; 4.662 ; 4.503 ; Rise       ; control:inst10|vga_clk                            ;
; RST       ; CLK                    ; 7.408 ; 7.233 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[2] ;
; UP        ; CLK                    ; 5.448 ; 5.547 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Begin     ; control:inst10|vga_clk ; -2.578 ; -2.713 ; Rise       ; control:inst10|vga_clk                            ;
; RST       ; control:inst10|vga_clk ; -2.562 ; -2.794 ; Rise       ; control:inst10|vga_clk                            ;
; RST       ; CLK                    ; -5.671 ; -5.662 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[2] ;
; UP        ; CLK                    ; -4.483 ; -4.607 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+------------------------+--------+--------+------------+------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+--------+--------+------------+------------------------+
; HS        ; VGA:inst|vga_clk       ; 8.579  ; 8.106  ; Rise       ; VGA:inst|vga_clk       ;
; RGB[*]    ; VGA:inst|vga_clk       ; 14.435 ; 13.344 ; Rise       ; VGA:inst|vga_clk       ;
;  RGB[0]   ; VGA:inst|vga_clk       ; 13.223 ; 12.235 ; Rise       ; VGA:inst|vga_clk       ;
;  RGB[1]   ; VGA:inst|vga_clk       ; 14.435 ; 13.344 ; Rise       ; VGA:inst|vga_clk       ;
;  RGB[2]   ; VGA:inst|vga_clk       ; 13.436 ; 12.372 ; Rise       ; VGA:inst|vga_clk       ;
; VS        ; VGA:inst|vga_clk       ; 9.754  ; 9.831  ; Rise       ; VGA:inst|vga_clk       ;
; RGB[*]    ; control:inst10|vga_clk ; 10.194 ; 9.626  ; Rise       ; control:inst10|vga_clk ;
;  RGB[0]   ; control:inst10|vga_clk ; 8.357  ; 7.846  ; Rise       ; control:inst10|vga_clk ;
;  RGB[1]   ; control:inst10|vga_clk ; 10.194 ; 9.626  ; Rise       ; control:inst10|vga_clk ;
;  RGB[2]   ; control:inst10|vga_clk ; 8.779  ; 8.310  ; Rise       ; control:inst10|vga_clk ;
+-----------+------------------------+--------+--------+------------+------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+------------------------+--------+--------+------------+------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+--------+--------+------------+------------------------+
; HS        ; VGA:inst|vga_clk       ; 7.983  ; 7.555  ; Rise       ; VGA:inst|vga_clk       ;
; RGB[*]    ; VGA:inst|vga_clk       ; 10.275 ; 9.583  ; Rise       ; VGA:inst|vga_clk       ;
;  RGB[0]   ; VGA:inst|vga_clk       ; 10.275 ; 9.583  ; Rise       ; VGA:inst|vga_clk       ;
;  RGB[1]   ; VGA:inst|vga_clk       ; 11.431 ; 10.641 ; Rise       ; VGA:inst|vga_clk       ;
;  RGB[2]   ; VGA:inst|vga_clk       ; 10.477 ; 9.712  ; Rise       ; VGA:inst|vga_clk       ;
; VS        ; VGA:inst|vga_clk       ; 7.395  ; 6.965  ; Rise       ; VGA:inst|vga_clk       ;
; RGB[*]    ; control:inst10|vga_clk ; 8.110  ; 7.619  ; Rise       ; control:inst10|vga_clk ;
;  RGB[0]   ; control:inst10|vga_clk ; 8.110  ; 7.619  ; Rise       ; control:inst10|vga_clk ;
;  RGB[1]   ; control:inst10|vga_clk ; 9.803  ; 9.250  ; Rise       ; control:inst10|vga_clk ;
;  RGB[2]   ; control:inst10|vga_clk ; 8.450  ; 7.991  ; Rise       ; control:inst10|vga_clk ;
+-----------+------------------------+--------+--------+------------+------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; control:inst10|vga_clk                            ; -5.116 ; -365.788      ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; -2.109 ; -76.684       ;
; inst3|altpll_component|auto_generated|pll1|clk[2] ; -1.967 ; -136.184      ;
; VGA:inst|vga_clk                                  ; -0.977 ; -10.762       ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; control:inst10|vga_clk                            ; -0.309 ; -2.029        ;
; inst3|altpll_component|auto_generated|pll1|clk[2] ; -0.060 ; -0.120        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.246  ; 0.000         ;
; VGA:inst|vga_clk                                  ; 0.286  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; control:inst10|vga_clk                            ; -1.000 ; -95.000       ;
; VGA:inst|vga_clk                                  ; -1.000 ; -20.000       ;
; inst3|altpll_component|auto_generated|pll1|clk[2] ; 4.796  ; 0.000         ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; 19.732 ; 0.000         ;
; CLK                                               ; 24.598 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'control:inst10|vga_clk'                                                                                          ;
+--------+--------------------+----------------------------+------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                    ; Launch Clock     ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+----------------------------+------------------+------------------------+--------------+------------+------------+
; -5.116 ; VGA:inst|vcount[2] ; control:inst10|addr_G[12]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 6.064      ;
; -5.076 ; VGA:inst|vcount[1] ; control:inst10|addr_G[12]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 6.024      ;
; -5.041 ; VGA:inst|vcount[4] ; control:inst10|addr_G[12]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.989      ;
; -5.029 ; VGA:inst|vcount[2] ; control:inst10|addr_G[11]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.977      ;
; -5.025 ; VGA:inst|vcount[2] ; control:inst10|addr_G[10]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.973      ;
; -5.018 ; VGA:inst|vcount[3] ; control:inst10|addr_G[12]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.966      ;
; -5.005 ; VGA:inst|hcount[1] ; control:inst10|addr_G[12]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.942      ;
; -4.966 ; VGA:inst|vcount[1] ; control:inst10|addr_G[11]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.914      ;
; -4.962 ; VGA:inst|vcount[1] ; control:inst10|addr_G[10]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.910      ;
; -4.961 ; VGA:inst|vcount[2] ; control:inst10|addr_G[9]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.909      ;
; -4.957 ; VGA:inst|vcount[2] ; control:inst10|addr_G[8]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.905      ;
; -4.954 ; VGA:inst|vcount[4] ; control:inst10|addr_G[11]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.902      ;
; -4.950 ; VGA:inst|vcount[4] ; control:inst10|addr_G[10]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.898      ;
; -4.941 ; VGA:inst|hcount[1] ; control:inst10|addr_G[11]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.878      ;
; -4.937 ; VGA:inst|hcount[1] ; control:inst10|addr_G[10]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.874      ;
; -4.936 ; VGA:inst|vcount[6] ; control:inst10|addr_G[12]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.884      ;
; -4.935 ; VGA:inst|vcount[5] ; control:inst10|addr_G[12]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.883      ;
; -4.931 ; VGA:inst|hcount[3] ; control:inst10|addr_G[12]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.868      ;
; -4.926 ; VGA:inst|hcount[2] ; control:inst10|addr_G[12]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.863      ;
; -4.917 ; VGA:inst|hcount[0] ; control:inst10|addr_G[12]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.854      ;
; -4.904 ; VGA:inst|vcount[3] ; control:inst10|addr_G[11]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.852      ;
; -4.900 ; VGA:inst|vcount[3] ; control:inst10|addr_G[10]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.848      ;
; -4.898 ; VGA:inst|vcount[1] ; control:inst10|addr_G[9]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.846      ;
; -4.894 ; VGA:inst|vcount[1] ; control:inst10|addr_G[8]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.842      ;
; -4.886 ; VGA:inst|vcount[4] ; control:inst10|addr_G[9]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.834      ;
; -4.882 ; VGA:inst|vcount[4] ; control:inst10|addr_G[8]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.830      ;
; -4.878 ; VGA:inst|hcount[1] ; control:inst10|data[1]     ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.051     ; 5.814      ;
; -4.873 ; VGA:inst|hcount[1] ; control:inst10|addr_G[9]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.810      ;
; -4.872 ; VGA:inst|vcount[6] ; control:inst10|addr_G[11]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.820      ;
; -4.869 ; VGA:inst|hcount[1] ; control:inst10|addr_G[8]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.806      ;
; -4.868 ; VGA:inst|vcount[6] ; control:inst10|addr_G[10]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.816      ;
; -4.867 ; VGA:inst|hcount[3] ; control:inst10|addr_G[11]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.804      ;
; -4.863 ; VGA:inst|vcount[2] ; control:inst10|addr_G[7]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.811      ;
; -4.863 ; VGA:inst|hcount[3] ; control:inst10|addr_G[10]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.800      ;
; -4.862 ; VGA:inst|hcount[2] ; control:inst10|addr_G[11]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.799      ;
; -4.859 ; VGA:inst|vcount[2] ; control:inst10|addr_G[6]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.807      ;
; -4.858 ; VGA:inst|hcount[2] ; control:inst10|addr_G[10]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.795      ;
; -4.853 ; VGA:inst|hcount[0] ; control:inst10|addr_G[11]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.790      ;
; -4.849 ; VGA:inst|hcount[0] ; control:inst10|addr_G[10]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.786      ;
; -4.836 ; VGA:inst|vcount[3] ; control:inst10|addr_G[9]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.784      ;
; -4.832 ; VGA:inst|vcount[3] ; control:inst10|addr_G[8]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.780      ;
; -4.830 ; VGA:inst|hcount[5] ; control:inst10|addr_G[12]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.767      ;
; -4.821 ; VGA:inst|vcount[5] ; control:inst10|addr_G[11]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.769      ;
; -4.817 ; VGA:inst|vcount[5] ; control:inst10|addr_G[10]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.765      ;
; -4.816 ; VGA:inst|hcount[4] ; control:inst10|addr_G[12]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.753      ;
; -4.804 ; VGA:inst|vcount[6] ; control:inst10|addr_G[9]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.752      ;
; -4.804 ; VGA:inst|hcount[3] ; control:inst10|data[1]     ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.051     ; 5.740      ;
; -4.800 ; VGA:inst|vcount[6] ; control:inst10|addr_G[8]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.748      ;
; -4.800 ; VGA:inst|vcount[1] ; control:inst10|addr_G[7]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.748      ;
; -4.799 ; VGA:inst|hcount[2] ; control:inst10|data[1]     ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.051     ; 5.735      ;
; -4.799 ; VGA:inst|hcount[3] ; control:inst10|addr_G[9]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.736      ;
; -4.796 ; VGA:inst|vcount[1] ; control:inst10|addr_G[6]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.744      ;
; -4.795 ; VGA:inst|vcount[2] ; control:inst10|addr_G[5]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.743      ;
; -4.795 ; VGA:inst|hcount[3] ; control:inst10|addr_G[8]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.732      ;
; -4.794 ; VGA:inst|hcount[2] ; control:inst10|addr_G[9]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.731      ;
; -4.790 ; VGA:inst|hcount[2] ; control:inst10|addr_G[8]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.727      ;
; -4.788 ; VGA:inst|vcount[4] ; control:inst10|addr_G[7]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.736      ;
; -4.785 ; VGA:inst|hcount[0] ; control:inst10|addr_G[9]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.722      ;
; -4.784 ; VGA:inst|vcount[4] ; control:inst10|addr_G[6]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.732      ;
; -4.781 ; VGA:inst|hcount[0] ; control:inst10|data[1]     ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.051     ; 5.717      ;
; -4.781 ; VGA:inst|hcount[0] ; control:inst10|addr_G[8]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.718      ;
; -4.775 ; VGA:inst|hcount[1] ; control:inst10|addr_G[7]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.712      ;
; -4.771 ; VGA:inst|hcount[1] ; control:inst10|addr_G[6]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.708      ;
; -4.766 ; VGA:inst|hcount[5] ; control:inst10|addr_G[11]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.703      ;
; -4.762 ; VGA:inst|hcount[5] ; control:inst10|addr_G[10]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.699      ;
; -4.753 ; VGA:inst|vcount[5] ; control:inst10|addr_G[9]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.701      ;
; -4.752 ; VGA:inst|hcount[4] ; control:inst10|addr_G[11]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.689      ;
; -4.751 ; VGA:inst|hcount[6] ; control:inst10|addr_G[12]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.688      ;
; -4.749 ; VGA:inst|vcount[5] ; control:inst10|addr_G[8]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.697      ;
; -4.748 ; VGA:inst|hcount[4] ; control:inst10|addr_G[10]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.685      ;
; -4.747 ; VGA:inst|hcount[7] ; control:inst10|addr_G[12]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.684      ;
; -4.738 ; VGA:inst|vcount[3] ; control:inst10|addr_G[7]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.686      ;
; -4.734 ; VGA:inst|vcount[3] ; control:inst10|addr_G[6]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.682      ;
; -4.732 ; VGA:inst|vcount[1] ; control:inst10|addr_G[5]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.680      ;
; -4.720 ; VGA:inst|vcount[4] ; control:inst10|addr_G[5]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.668      ;
; -4.707 ; VGA:inst|hcount[1] ; control:inst10|addr_G[5]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.644      ;
; -4.706 ; VGA:inst|vcount[6] ; control:inst10|addr_G[7]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.654      ;
; -4.702 ; VGA:inst|vcount[6] ; control:inst10|addr_G[6]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.650      ;
; -4.701 ; VGA:inst|hcount[3] ; control:inst10|addr_G[7]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.638      ;
; -4.698 ; VGA:inst|hcount[5] ; control:inst10|addr_G[9]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.635      ;
; -4.697 ; VGA:inst|hcount[3] ; control:inst10|addr_G[6]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.634      ;
; -4.696 ; VGA:inst|hcount[2] ; control:inst10|addr_G[7]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.633      ;
; -4.694 ; VGA:inst|hcount[5] ; control:inst10|addr_G[8]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.631      ;
; -4.692 ; VGA:inst|hcount[2] ; control:inst10|addr_G[6]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.629      ;
; -4.687 ; VGA:inst|hcount[1] ; control:inst10|data[2]     ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.058     ; 5.616      ;
; -4.687 ; VGA:inst|hcount[6] ; control:inst10|addr_G[11]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.624      ;
; -4.687 ; VGA:inst|hcount[0] ; control:inst10|addr_G[7]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.624      ;
; -4.685 ; VGA:inst|vcount[2] ; control:inst10|addr_GG[14] ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.053     ; 5.619      ;
; -4.684 ; VGA:inst|hcount[4] ; control:inst10|addr_G[9]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.621      ;
; -4.683 ; VGA:inst|hcount[7] ; control:inst10|addr_G[11]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.620      ;
; -4.683 ; VGA:inst|hcount[6] ; control:inst10|addr_G[10]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.620      ;
; -4.683 ; VGA:inst|hcount[0] ; control:inst10|addr_G[6]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.620      ;
; -4.680 ; VGA:inst|hcount[4] ; control:inst10|addr_G[8]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.617      ;
; -4.679 ; VGA:inst|hcount[7] ; control:inst10|addr_G[10]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.616      ;
; -4.670 ; VGA:inst|vcount[3] ; control:inst10|addr_G[5]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.618      ;
; -4.655 ; VGA:inst|vcount[5] ; control:inst10|addr_G[7]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.603      ;
; -4.651 ; VGA:inst|vcount[5] ; control:inst10|addr_G[6]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.599      ;
; -4.638 ; VGA:inst|vcount[7] ; control:inst10|addr_G[12]  ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.586      ;
; -4.638 ; VGA:inst|vcount[6] ; control:inst10|addr_G[5]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.039     ; 5.586      ;
; -4.633 ; VGA:inst|hcount[3] ; control:inst10|addr_G[5]   ; VGA:inst|vga_clk ; control:inst10|vga_clk ; 1.000        ; -0.050     ; 5.570      ;
+--------+--------------------+----------------------------+------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                                                                                         ; Launch Clock           ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.109 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a23~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.995     ; 2.073      ;
; -2.068 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a23~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.995     ; 2.032      ;
; -2.037 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a22~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.001     ; 1.995      ;
; -1.996 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a22~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.001     ; 1.954      ;
; -1.990 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a23~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.995     ; 1.954      ;
; -1.983 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a21~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.007     ; 1.935      ;
; -1.981 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a13~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.003     ; 1.937      ;
; -1.966 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a19~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.994     ; 1.931      ;
; -1.945 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a19~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.994     ; 1.910      ;
; -1.942 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a21~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.007     ; 1.894      ;
; -1.941 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a13~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.003     ; 1.897      ;
; -1.934 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a15~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.997     ; 1.896      ;
; -1.931 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a1~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.996     ; 1.894      ;
; -1.927 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a16~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.995     ; 1.891      ;
; -1.923 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a20~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.003     ; 1.879      ;
; -1.918 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a22~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.001     ; 1.876      ;
; -1.917 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a18~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.003     ; 1.873      ;
; -1.909 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a9~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.001     ; 1.867      ;
; -1.902 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a20~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.003     ; 1.858      ;
; -1.896 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a0~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.999     ; 1.856      ;
; -1.896 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a18~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.003     ; 1.852      ;
; -1.887 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a15~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.997     ; 1.849      ;
; -1.885 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a1~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.996     ; 1.848      ;
; -1.880 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a16~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.995     ; 1.844      ;
; -1.864 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a21~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.007     ; 1.816      ;
; -1.850 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a0~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.999     ; 1.810      ;
; -1.841 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a9~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.001     ; 1.799      ;
; -1.824 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a8~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.002     ; 1.781      ;
; -1.819 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a13~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.003     ; 1.775      ;
; -1.817 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a7~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.006     ; 1.770      ;
; -1.810 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|address_reg_a[0]                 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.177     ; 1.570      ;
; -1.798 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a14~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.999     ; 1.758      ;
; -1.798 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a12~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.005     ; 1.752      ;
; -1.783 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a15~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.997     ; 1.745      ;
; -1.776 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a16~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.995     ; 1.740      ;
; -1.773 ; control:inst10|addr_BEGIN[0]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a4~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.006     ; 1.726      ;
; -1.759 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a1~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.996     ; 1.722      ;
; -1.756 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a19~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.994     ; 1.721      ;
; -1.755 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a4~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.004     ; 1.710      ;
; -1.755 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a9~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.001     ; 1.713      ;
; -1.754 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a17~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.000     ; 1.713      ;
; -1.742 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a4~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.004     ; 1.697      ;
; -1.731 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a14~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.999     ; 1.691      ;
; -1.730 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a7~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.006     ; 1.683      ;
; -1.730 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a12~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.005     ; 1.684      ;
; -1.729 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a8~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.002     ; 1.686      ;
; -1.724 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a0~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.999     ; 1.684      ;
; -1.716 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a8~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.002     ; 1.673      ;
; -1.714 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a7~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.006     ; 1.667      ;
; -1.713 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a20~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.003     ; 1.669      ;
; -1.707 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a18~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.003     ; 1.663      ;
; -1.707 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a17~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.000     ; 1.666      ;
; -1.706 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a5~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.005     ; 1.660      ;
; -1.684 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a5~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.005     ; 1.638      ;
; -1.679 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.005     ; 1.633      ;
; -1.675 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a3~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.009     ; 1.625      ;
; -1.656 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a4~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.004     ; 1.611      ;
; -1.653 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a3~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.009     ; 1.603      ;
; -1.649 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a10~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.008     ; 1.600      ;
; -1.627 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a14~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.999     ; 1.587      ;
; -1.627 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a12~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.005     ; 1.581      ;
; -1.603 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a17~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.000     ; 1.562      ;
; -1.598 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a5~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.005     ; 1.552      ;
; -1.588 ; control:inst10|addr_BEGIN[0]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a20~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.005     ; 1.542      ;
; -1.587 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a10~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.008     ; 1.538      ;
; -1.571 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.005     ; 1.525      ;
; -1.567 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a3~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.009     ; 1.517      ;
; -1.559 ; control:inst10|addr_BEGIN[5]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a2~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.006     ; 1.512      ;
; -1.559 ; control:inst10|addr_BEGIN[5]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a12~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.005     ; 1.513      ;
; -1.558 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.005     ; 1.512      ;
; -1.550 ; control:inst10|addr_BEGIN[6]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a1~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.996     ; 1.513      ;
; -1.544 ; control:inst10|addr_GG[13]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a3~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.997     ; 1.506      ;
; -1.540 ; control:inst10|addr_GG[13]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a4~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.991     ; 1.508      ;
; -1.524 ; control:inst10|addr_GG[13]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a5~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.991     ; 1.492      ;
; -1.503 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a2~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.006     ; 1.456      ;
; -1.500 ; control:inst10|addr_BEGIN[11] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a23~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.995     ; 1.464      ;
; -1.497 ; control:inst10|addr_BEGIN[14] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a11~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.007     ; 1.449      ;
; -1.496 ; control:inst10|addr_BEGIN[5]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a8~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.002     ; 1.453      ;
; -1.495 ; control:inst10|addr_BEGIN[13] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a10~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.008     ; 1.446      ;
; -1.491 ; control:inst10|addr_BEGIN[11] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a1~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.996     ; 1.454      ;
; -1.487 ; control:inst10|addr_BEGIN[0]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a3~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.011     ; 1.435      ;
; -1.486 ; control:inst10|addr_GG[1]     ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a6~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.006     ; 1.439      ;
; -1.478 ; control:inst10|addr_GG[13]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a7~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.996     ; 1.441      ;
; -1.475 ; control:inst10|addr_GG[13]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a6~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.999     ; 1.435      ;
; -1.473 ; control:inst10|addr_BEGIN[0]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a18~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.005     ; 1.427      ;
; -1.469 ; control:inst10|addr_BEGIN[3]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a20~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.005     ; 1.423      ;
; -1.467 ; control:inst10|addr_BEGIN[4]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a20~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.005     ; 1.421      ;
; -1.464 ; control:inst10|addr_GG[1]     ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a2~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.006     ; 1.417      ;
; -1.463 ; control:inst10|addr_BEGIN[1]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a16~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.997     ; 1.425      ;
; -1.460 ; control:inst10|addr_BEGIN[4]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a18~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.005     ; 1.414      ;
; -1.454 ; control:inst10|addr_GG[14]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a7~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.996     ; 1.417      ;
; -1.451 ; control:inst10|addr_GG[14]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a6~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.999     ; 1.411      ;
; -1.449 ; control:inst10|addr_GG[13]    ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a2~porta_address_reg0         ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.999     ; 1.409      ;
; -1.448 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a11~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.007     ; 1.400      ;
; -1.447 ; control:inst10|addr_BEGIN[2]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a8~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.004     ; 1.402      ;
; -1.447 ; control:inst10|addr_BEGIN[0]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a10~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.010     ; 1.396      ;
; -1.447 ; control:inst10|addr_BEGIN[1]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a18~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.005     ; 1.401      ;
; -1.445 ; control:inst10|addr_BEGIN[3]  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a18~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.005     ; 1.399      ;
; -1.444 ; control:inst10|addr_BEGIN[15] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a2~porta_address_reg0  ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.006     ; 1.397      ;
; -1.434 ; control:inst10|addr_BEGIN[10] ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a18~porta_address_reg0 ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.003     ; 1.390      ;
+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst3|altpll_component|auto_generated|pll1|clk[2]'                                                                                                 ;
+--------+---------------------+----------------------------+------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node                    ; Launch Clock           ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+----------------------------+------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.967 ; control:inst10|GG   ; control:inst10|push2[10]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.179     ; 1.725      ;
; -1.966 ; control:inst10|GG   ; control:inst10|push2[4]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.179     ; 1.724      ;
; -1.958 ; control:inst10|GG   ; control:inst10|push2[3]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.179     ; 1.716      ;
; -1.945 ; control:inst10|GG   ; control:inst10|push2[6]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.179     ; 1.703      ;
; -1.945 ; control:inst10|Bg   ; control:inst10|push1[7]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.196     ; 1.686      ;
; -1.945 ; control:inst10|Bg   ; control:inst10|push1[9]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.196     ; 1.686      ;
; -1.927 ; control:inst10|Bg   ; control:inst10|push[9]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.184     ; 1.680      ;
; -1.903 ; control:inst10|Bg   ; control:inst10|push2[6]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.182     ; 1.658      ;
; -1.896 ; control:inst10|Bg   ; control:inst10|push1[1]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.196     ; 1.637      ;
; -1.895 ; control:inst10|Bg   ; control:inst10|push1[2]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.196     ; 1.636      ;
; -1.895 ; control:inst10|Bg   ; control:inst10|push1[3]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.196     ; 1.636      ;
; -1.894 ; control:inst10|Bg   ; control:inst10|push1[4]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.196     ; 1.635      ;
; -1.892 ; control:inst10|Bg   ; control:inst10|push2[10]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.182     ; 1.647      ;
; -1.891 ; control:inst10|Bg   ; control:inst10|push2[4]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.182     ; 1.646      ;
; -1.888 ; control:inst10|Bg   ; control:inst10|move_y[9]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.197     ; 1.628      ;
; -1.884 ; control:inst10|Bg   ; control:inst10|move_y[8]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.197     ; 1.624      ;
; -1.882 ; control:inst10|Bg   ; control:inst10|push1[8]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.196     ; 1.623      ;
; -1.882 ; control:inst10|Bg   ; control:inst10|push2[3]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.182     ; 1.637      ;
; -1.879 ; control:inst10|GG   ; control:inst10|push[9]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.181     ; 1.635      ;
; -1.876 ; control:inst10|Bg   ; control:inst10|push[2]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.184     ; 1.629      ;
; -1.876 ; control:inst10|Bg   ; control:inst10|push[1]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.184     ; 1.629      ;
; -1.876 ; control:inst10|Bg   ; control:inst10|push3[10]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.195     ; 1.618      ;
; -1.875 ; control:inst10|Bg   ; control:inst10|push[3]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.184     ; 1.628      ;
; -1.874 ; control:inst10|Bg   ; control:inst10|push[5]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.184     ; 1.627      ;
; -1.874 ; control:inst10|Bg   ; control:inst10|push1[0]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.196     ; 1.615      ;
; -1.873 ; control:inst10|Bg   ; control:inst10|push1[6]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.196     ; 1.614      ;
; -1.872 ; control:inst10|Bg   ; control:inst10|push1[5]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.196     ; 1.613      ;
; -1.870 ; control:inst10|GG   ; control:inst10|push2[9]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.188     ; 1.619      ;
; -1.870 ; control:inst10|GG   ; control:inst10|push2[7]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.188     ; 1.619      ;
; -1.868 ; control:inst10|Bg   ; control:inst10|push1[10]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.196     ; 1.609      ;
; -1.866 ; control:inst10|Bg   ; control:inst10|push[4]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.184     ; 1.619      ;
; -1.857 ; control:inst10|Bg   ; control:inst10|push[0]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.184     ; 1.610      ;
; -1.857 ; control:inst10|Bg   ; control:inst10|push[6]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.184     ; 1.610      ;
; -1.856 ; control:inst10|Bg   ; control:inst10|push[8]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.184     ; 1.609      ;
; -1.855 ; control:inst10|Bg   ; control:inst10|push[10]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.184     ; 1.608      ;
; -1.831 ; control:inst10|GG   ; control:inst10|push2[2]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.189     ; 1.579      ;
; -1.830 ; control:inst10|GG   ; control:inst10|push2[1]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.189     ; 1.578      ;
; -1.827 ; control:inst10|GG   ; control:inst10|push2[0]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.189     ; 1.575      ;
; -1.826 ; control:inst10|Bg   ; control:inst10|push3[1]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.197     ; 1.566      ;
; -1.820 ; control:inst10|Bg   ; control:inst10|move_y[7]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.197     ; 1.560      ;
; -1.816 ; control:inst10|Bg   ; control:inst10|move_y[6]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.197     ; 1.556      ;
; -1.815 ; control:inst10|Bg   ; control:inst10|push3[3]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.197     ; 1.555      ;
; -1.814 ; control:inst10|Bg   ; control:inst10|push3[2]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.197     ; 1.554      ;
; -1.812 ; control:inst10|GG   ; control:inst10|push2[5]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.188     ; 1.561      ;
; -1.808 ; control:inst10|GG   ; control:inst10|push[2]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.181     ; 1.564      ;
; -1.808 ; control:inst10|GG   ; control:inst10|push[1]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.181     ; 1.564      ;
; -1.807 ; control:inst10|GG   ; control:inst10|push[5]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.181     ; 1.563      ;
; -1.807 ; control:inst10|GG   ; control:inst10|push[3]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.181     ; 1.563      ;
; -1.800 ; control:inst10|GG   ; control:inst10|push[4]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.181     ; 1.556      ;
; -1.800 ; control:inst10|GG   ; control:inst10|push[0]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.181     ; 1.556      ;
; -1.800 ; control:inst10|GG   ; control:inst10|push[6]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.181     ; 1.556      ;
; -1.799 ; control:inst10|GG   ; control:inst10|push[8]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.181     ; 1.555      ;
; -1.798 ; control:inst10|GG   ; control:inst10|push[10]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.181     ; 1.554      ;
; -1.784 ; control:inst10|GG   ; control:inst10|push2[8]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.188     ; 1.533      ;
; -1.770 ; control:inst10|Bg   ; control:inst10|push2[9]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.191     ; 1.516      ;
; -1.770 ; control:inst10|Bg   ; control:inst10|push2[7]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.191     ; 1.516      ;
; -1.755 ; control:inst10|Bg   ; control:inst10|push3[9]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.195     ; 1.497      ;
; -1.755 ; control:inst10|Bg   ; control:inst10|push3[7]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.195     ; 1.497      ;
; -1.752 ; control:inst10|Bg   ; control:inst10|move_y[5]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.197     ; 1.492      ;
; -1.748 ; control:inst10|Bg   ; control:inst10|move_y[4]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.197     ; 1.488      ;
; -1.741 ; control:inst10|Bg   ; control:inst10|push2[1]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.192     ; 1.486      ;
; -1.741 ; control:inst10|Bg   ; control:inst10|push2[2]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.192     ; 1.486      ;
; -1.734 ; control:inst10|Bg   ; control:inst10|push2[0]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.192     ; 1.479      ;
; -1.722 ; control:inst10|Bg   ; control:inst10|push2[5]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.191     ; 1.468      ;
; -1.709 ; control:inst10|Bg   ; control:inst10|push3[5]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.195     ; 1.451      ;
; -1.709 ; control:inst10|Bg   ; control:inst10|push3[6]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.195     ; 1.451      ;
; -1.705 ; control:inst10|Bg   ; control:inst10|push3[8]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.195     ; 1.447      ;
; -1.697 ; control:inst10|Bg   ; control:inst10|push3[4]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.195     ; 1.439      ;
; -1.697 ; control:inst10|Bg   ; control:inst10|push3[0]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.195     ; 1.439      ;
; -1.684 ; control:inst10|Bg   ; control:inst10|move_y[3]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.197     ; 1.424      ;
; -1.680 ; control:inst10|Bg   ; control:inst10|move_y[2]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.197     ; 1.420      ;
; -1.660 ; control:inst10|Bg   ; control:inst10|push2[8]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.191     ; 1.406      ;
; -1.651 ; control:inst10|Bg   ; control:inst10|push[7]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.192     ; 1.396      ;
; -1.636 ; control:inst10|GG   ; control:inst10|push[7]     ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.189     ; 1.384      ;
; -1.627 ; control:inst10|GG   ; control:inst10|push1[7]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.193     ; 1.371      ;
; -1.627 ; control:inst10|GG   ; control:inst10|push1[9]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.193     ; 1.371      ;
; -1.572 ; control:inst10|GG   ; control:inst10|push1[1]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.193     ; 1.316      ;
; -1.571 ; control:inst10|GG   ; control:inst10|push1[2]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.193     ; 1.315      ;
; -1.571 ; control:inst10|GG   ; control:inst10|push1[3]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.193     ; 1.315      ;
; -1.570 ; control:inst10|GG   ; control:inst10|push1[4]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.193     ; 1.314      ;
; -1.564 ; control:inst10|GG   ; control:inst10|push1[8]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.193     ; 1.308      ;
; -1.556 ; control:inst10|GG   ; control:inst10|push1[0]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.193     ; 1.300      ;
; -1.555 ; control:inst10|GG   ; control:inst10|push1[6]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.193     ; 1.299      ;
; -1.554 ; control:inst10|Bg   ; control:inst10|move_y[0]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.197     ; 1.294      ;
; -1.554 ; control:inst10|Bg   ; control:inst10|move_y[1]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.197     ; 1.294      ;
; -1.554 ; control:inst10|GG   ; control:inst10|push1[5]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.193     ; 1.298      ;
; -1.550 ; control:inst10|GG   ; control:inst10|push1[10]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.193     ; 1.294      ;
; -1.506 ; control:inst10|GG   ; control:inst10|push3[10]   ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.192     ; 1.251      ;
; -1.456 ; control:inst10|GG   ; control:inst10|push3[1]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.194     ; 1.199      ;
; -1.445 ; control:inst10|GG   ; control:inst10|push3[3]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.194     ; 1.188      ;
; -1.444 ; control:inst10|GG   ; control:inst10|push3[2]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.194     ; 1.187      ;
; -1.381 ; control:inst10|GG   ; control:inst10|push3[9]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.192     ; 1.126      ;
; -1.381 ; control:inst10|GG   ; control:inst10|push3[7]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.192     ; 1.126      ;
; -1.335 ; control:inst10|GG   ; control:inst10|push3[5]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.192     ; 1.080      ;
; -1.335 ; control:inst10|GG   ; control:inst10|push3[6]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.192     ; 1.080      ;
; -1.331 ; control:inst10|GG   ; control:inst10|push3[8]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.192     ; 1.076      ;
; -1.323 ; control:inst10|GG   ; control:inst10|push3[4]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.192     ; 1.068      ;
; -1.323 ; control:inst10|GG   ; control:inst10|push3[0]    ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.192     ; 1.068      ;
; -1.207 ; control:inst10|stop ; control:inst10|counter[23] ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.190     ; 0.954      ;
; -1.207 ; control:inst10|stop ; control:inst10|counter[22] ; control:inst10|vga_clk ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.190     ; 0.954      ;
+--------+---------------------+----------------------------+------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'VGA:inst|vga_clk'                                                                                  ;
+--------+--------------------+--------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+------------------+------------------+--------------+------------+------------+
; -0.977 ; VGA:inst|hcount[5] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.917      ;
; -0.977 ; VGA:inst|hcount[5] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.917      ;
; -0.977 ; VGA:inst|hcount[5] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.917      ;
; -0.977 ; VGA:inst|hcount[5] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.917      ;
; -0.977 ; VGA:inst|hcount[5] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.917      ;
; -0.977 ; VGA:inst|hcount[5] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.917      ;
; -0.977 ; VGA:inst|hcount[5] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.917      ;
; -0.977 ; VGA:inst|hcount[5] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.917      ;
; -0.977 ; VGA:inst|hcount[5] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.917      ;
; -0.977 ; VGA:inst|hcount[5] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.917      ;
; -0.936 ; VGA:inst|hcount[0] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.876      ;
; -0.936 ; VGA:inst|hcount[0] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.876      ;
; -0.936 ; VGA:inst|hcount[0] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.876      ;
; -0.936 ; VGA:inst|hcount[0] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.876      ;
; -0.936 ; VGA:inst|hcount[0] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.876      ;
; -0.936 ; VGA:inst|hcount[0] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.876      ;
; -0.936 ; VGA:inst|hcount[0] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.876      ;
; -0.936 ; VGA:inst|hcount[0] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.876      ;
; -0.936 ; VGA:inst|hcount[0] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.876      ;
; -0.936 ; VGA:inst|hcount[0] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.876      ;
; -0.935 ; VGA:inst|hcount[8] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.875      ;
; -0.935 ; VGA:inst|hcount[8] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.875      ;
; -0.935 ; VGA:inst|hcount[8] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.875      ;
; -0.935 ; VGA:inst|hcount[8] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.875      ;
; -0.935 ; VGA:inst|hcount[8] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.875      ;
; -0.935 ; VGA:inst|hcount[8] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.875      ;
; -0.935 ; VGA:inst|hcount[8] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.875      ;
; -0.935 ; VGA:inst|hcount[8] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.875      ;
; -0.935 ; VGA:inst|hcount[8] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.875      ;
; -0.935 ; VGA:inst|hcount[8] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.875      ;
; -0.880 ; VGA:inst|hcount[9] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.820      ;
; -0.880 ; VGA:inst|hcount[9] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.820      ;
; -0.880 ; VGA:inst|hcount[9] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.820      ;
; -0.880 ; VGA:inst|hcount[9] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.820      ;
; -0.880 ; VGA:inst|hcount[9] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.820      ;
; -0.880 ; VGA:inst|hcount[9] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.820      ;
; -0.880 ; VGA:inst|hcount[9] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.820      ;
; -0.880 ; VGA:inst|hcount[9] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.820      ;
; -0.880 ; VGA:inst|hcount[9] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.820      ;
; -0.880 ; VGA:inst|hcount[9] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.820      ;
; -0.874 ; VGA:inst|hcount[3] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.814      ;
; -0.874 ; VGA:inst|hcount[3] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.814      ;
; -0.874 ; VGA:inst|hcount[3] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.814      ;
; -0.874 ; VGA:inst|hcount[3] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.814      ;
; -0.874 ; VGA:inst|hcount[3] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.814      ;
; -0.874 ; VGA:inst|hcount[3] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.814      ;
; -0.874 ; VGA:inst|hcount[3] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.814      ;
; -0.874 ; VGA:inst|hcount[3] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.814      ;
; -0.874 ; VGA:inst|hcount[3] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.814      ;
; -0.874 ; VGA:inst|hcount[3] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.814      ;
; -0.804 ; VGA:inst|hcount[1] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.744      ;
; -0.804 ; VGA:inst|hcount[1] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.744      ;
; -0.804 ; VGA:inst|hcount[1] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.744      ;
; -0.804 ; VGA:inst|hcount[1] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.744      ;
; -0.804 ; VGA:inst|hcount[1] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.744      ;
; -0.804 ; VGA:inst|hcount[1] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.744      ;
; -0.804 ; VGA:inst|hcount[1] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.744      ;
; -0.804 ; VGA:inst|hcount[1] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.744      ;
; -0.804 ; VGA:inst|hcount[1] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.744      ;
; -0.804 ; VGA:inst|hcount[1] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.744      ;
; -0.766 ; VGA:inst|hcount[6] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.706      ;
; -0.766 ; VGA:inst|hcount[6] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.706      ;
; -0.766 ; VGA:inst|hcount[6] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.706      ;
; -0.766 ; VGA:inst|hcount[6] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.706      ;
; -0.766 ; VGA:inst|hcount[6] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.706      ;
; -0.766 ; VGA:inst|hcount[6] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.706      ;
; -0.766 ; VGA:inst|hcount[6] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.706      ;
; -0.766 ; VGA:inst|hcount[6] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.706      ;
; -0.766 ; VGA:inst|hcount[6] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.706      ;
; -0.766 ; VGA:inst|hcount[6] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.706      ;
; -0.749 ; VGA:inst|hcount[4] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.689      ;
; -0.749 ; VGA:inst|hcount[4] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.689      ;
; -0.749 ; VGA:inst|hcount[4] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.689      ;
; -0.749 ; VGA:inst|hcount[4] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.689      ;
; -0.749 ; VGA:inst|hcount[4] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.689      ;
; -0.749 ; VGA:inst|hcount[4] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.689      ;
; -0.749 ; VGA:inst|hcount[4] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.689      ;
; -0.749 ; VGA:inst|hcount[4] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.689      ;
; -0.749 ; VGA:inst|hcount[4] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.689      ;
; -0.749 ; VGA:inst|hcount[4] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.689      ;
; -0.736 ; VGA:inst|hcount[2] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.676      ;
; -0.736 ; VGA:inst|hcount[2] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.676      ;
; -0.736 ; VGA:inst|hcount[2] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.676      ;
; -0.736 ; VGA:inst|hcount[2] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.676      ;
; -0.736 ; VGA:inst|hcount[2] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.676      ;
; -0.736 ; VGA:inst|hcount[2] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.676      ;
; -0.736 ; VGA:inst|hcount[2] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.676      ;
; -0.736 ; VGA:inst|hcount[2] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.676      ;
; -0.736 ; VGA:inst|hcount[2] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.676      ;
; -0.736 ; VGA:inst|hcount[2] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.676      ;
; -0.645 ; VGA:inst|hcount[7] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.585      ;
; -0.645 ; VGA:inst|hcount[7] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.585      ;
; -0.645 ; VGA:inst|hcount[7] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.585      ;
; -0.645 ; VGA:inst|hcount[7] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.585      ;
; -0.645 ; VGA:inst|hcount[7] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.585      ;
; -0.645 ; VGA:inst|hcount[7] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.585      ;
; -0.645 ; VGA:inst|hcount[7] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.585      ;
; -0.645 ; VGA:inst|hcount[7] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.585      ;
; -0.645 ; VGA:inst|hcount[7] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.585      ;
; -0.645 ; VGA:inst|hcount[7] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 1.000        ; -0.047     ; 1.585      ;
+--------+--------------------+--------------------+------------------+------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'control:inst10|vga_clk'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                   ; Launch Clock                                      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+
; -0.309 ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|q_a[1]                     ; control:inst10|data[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.029      ; 0.874      ;
; -0.299 ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[0]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.039      ;
; -0.292 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[1] ; control:inst10|data[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.192      ; 1.054      ;
; -0.286 ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|out_address_reg_a[0]     ; control:inst10|data[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.185      ; 1.053      ;
; -0.244 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[0] ; control:inst10|data[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.192      ; 1.102      ;
; -0.223 ; control:inst10|push2[7]                                                                             ; control:inst10|addr_G[7]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.191      ; 1.122      ;
; -0.210 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[2] ; control:inst10|data[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.204      ; 1.148      ;
; -0.204 ; control:inst10|push2[3]                                                                             ; control:inst10|addr_G[3]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.182      ; 1.132      ;
; -0.169 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[2] ; control:inst10|data[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.196      ; 1.181      ;
; -0.168 ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[1]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.170      ;
; -0.147 ; control:inst10|push3[3]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.191      ; 1.198      ;
; -0.145 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[0] ; control:inst10|data[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.193      ;
; -0.111 ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[2]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.227      ;
; -0.110 ; control:inst10|push[4]                                                                              ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.178      ; 1.222      ;
; -0.105 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[2] ; control:inst10|data[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.196      ; 1.245      ;
; -0.103 ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|out_address_reg_a[0]     ; control:inst10|data[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.185      ; 1.236      ;
; -0.102 ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[3]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.236      ;
; -0.092 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[1] ; control:inst10|data[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.246      ;
; -0.091 ; control:inst10|push[3]                                                                              ; control:inst10|addr_G[3]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.247      ;
; -0.075 ; control:inst10|push2[7]                                                                             ; control:inst10|addr_G[8]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.191      ; 1.270      ;
; -0.070 ; control:inst10|push[1]                                                                              ; control:inst10|addr_G[1]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.268      ;
; -0.061 ; control:inst10|push1[4]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.190      ; 1.283      ;
; -0.058 ; control:inst10|push3[4]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.189      ; 1.285      ;
; -0.056 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[0] ; control:inst10|data[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.282      ;
; -0.052 ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|q_a[0]                     ; control:inst10|data[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.022      ; 1.124      ;
; -0.045 ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[4]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.293      ;
; -0.036 ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[5]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.302      ;
; -0.034 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[1] ; control:inst10|data[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.304      ;
; -0.025 ; control:inst10|push2[3]                                                                             ; control:inst10|addr_G[4]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.182      ; 1.311      ;
; -0.023 ; control:inst10|push1[3]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.190      ; 1.321      ;
; -0.022 ; control:inst10|push2[3]                                                                             ; control:inst10|addr_G[5]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.182      ; 1.314      ;
; -0.019 ; control:inst10|push3[2]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.191      ; 1.326      ;
; -0.012 ; control:inst10|push2[7]                                                                             ; control:inst10|addr_G[9]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.191      ; 1.333      ;
; -0.011 ; control:inst10|push2[4]                                                                             ; control:inst10|addr_G[4]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.182      ; 1.325      ;
; -0.010 ; control:inst10|push[2]                                                                              ; control:inst10|addr_G[2]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.328      ;
; -0.009 ; control:inst10|push2[7]                                                                             ; control:inst10|addr_G[10] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.191      ; 1.336      ;
; -0.006 ; control:inst10|push3[5]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.189      ; 1.337      ;
; 0.008  ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|q_a[2]                     ; control:inst10|data[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.021      ; 1.183      ;
; 0.021  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[6]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.359      ;
; 0.023  ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|out_address_reg_a[1]        ; control:inst10|data[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.361      ;
; 0.030  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[7]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.368      ;
; 0.035  ; control:inst10|push[4]                                                                              ; control:inst10|addr_G[4]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.373      ;
; 0.041  ; control:inst10|push2[3]                                                                             ; control:inst10|addr_G[6]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.182      ; 1.377      ;
; 0.044  ; control:inst10|push2[3]                                                                             ; control:inst10|addr_G[7]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.182      ; 1.380      ;
; 0.046  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a19        ; control:inst10|data[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.026      ; 1.226      ;
; 0.047  ; control:inst10|push1[2]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.190      ; 1.391      ;
; 0.048  ; control:inst10|push[5]                                                                              ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.178      ; 1.380      ;
; 0.048  ; control:inst10|push[6]                                                                              ; control:inst10|addr_G[6]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.386      ;
; 0.054  ; control:inst10|push2[7]                                                                             ; control:inst10|addr_G[11] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.191      ; 1.399      ;
; 0.057  ; control:inst10|push2[7]                                                                             ; control:inst10|addr_G[12] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.191      ; 1.402      ;
; 0.057  ; control:inst10|push[3]                                                                              ; control:inst10|addr_G[4]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.395      ;
; 0.058  ; control:inst10|push2[0]                                                                             ; control:inst10|addr_G[0]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.192      ; 1.404      ;
; 0.064  ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|out_address_reg_a[0]     ; control:inst10|data[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.193      ; 1.411      ;
; 0.064  ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|out_address_reg_a[0]        ; control:inst10|data[2]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.402      ;
; 0.064  ; control:inst10|push2[5]                                                                             ; control:inst10|addr_G[5]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.191      ; 1.409      ;
; 0.073  ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a0             ; control:inst10|data[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.027      ; 1.254      ;
; 0.078  ; control:inst10|push[1]                                                                              ; control:inst10|addr_G[2]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.416      ;
; 0.082  ; control:inst10|push3[0]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.189      ; 1.425      ;
; 0.087  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[8]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.425      ;
; 0.095  ; control:inst10|push3[1]                                                                             ; control:inst10|addr_G[1]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.197      ; 1.446      ;
; 0.096  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[9]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.434      ;
; 0.107  ; control:inst10|push2[3]                                                                             ; control:inst10|addr_G[8]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.182      ; 1.443      ;
; 0.110  ; control:inst10|push2[3]                                                                             ; control:inst10|addr_G[9]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.182      ; 1.446      ;
; 0.111  ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a1             ; control:inst10|data[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.027      ; 1.292      ;
; 0.120  ; control:inst10|push[3]                                                                              ; control:inst10|addr_G[5]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.458      ;
; 0.123  ; control:inst10|push[3]                                                                              ; control:inst10|addr_G[6]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.461      ;
; 0.129  ; control:inst10|push2[4]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.176      ; 1.459      ;
; 0.129  ; control:inst10|push[2]                                                                              ; control:inst10|addr_G[3]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.467      ;
; 0.131  ; control:inst10|push1[1]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.190      ; 1.475      ;
; 0.139  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a16        ; control:inst10|data[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.027      ; 1.320      ;
; 0.141  ; control:inst10|push[1]                                                                              ; control:inst10|addr_G[3]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.479      ;
; 0.141  ; control:inst10|push2[4]                                                                             ; control:inst10|addr_G[5]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.182      ; 1.477      ;
; 0.144  ; control:inst10|push[1]                                                                              ; control:inst10|addr_G[4]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.482      ;
; 0.148  ; control:inst10|push[8]                                                                              ; control:inst10|addr_G[8]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.486      ;
; 0.151  ; control:inst10|push2[4]                                                                             ; control:inst10|addr_G[6]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.182      ; 1.487      ;
; 0.153  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[10] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.491      ;
; 0.155  ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a3             ; control:inst10|data[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.026      ; 1.335      ;
; 0.162  ; control:inst10|push3[1]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.191      ; 1.507      ;
; 0.162  ; control:inst10|push[0]                                                                              ; control:inst10|addr_G[11] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.500      ;
; 0.166  ; control:inst10|win                                                                                  ; control:inst10|win        ; control:inst10|vga_clk                            ; control:inst10|vga_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|Bg                                                                                   ; control:inst10|Bg         ; control:inst10|vga_clk                            ; control:inst10|vga_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|GG                                                                                   ; control:inst10|GG         ; control:inst10|vga_clk                            ; control:inst10|vga_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.167  ; control:inst10|stop                                                                                 ; control:inst10|stop       ; control:inst10|vga_clk                            ; control:inst10|vga_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.173  ; control:inst10|push2[1]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.186      ; 1.513      ;
; 0.173  ; control:inst10|push[4]                                                                              ; control:inst10|addr_G[5]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.511      ;
; 0.173  ; control:inst10|push2[3]                                                                             ; control:inst10|addr_G[10] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.182      ; 1.509      ;
; 0.176  ; control:inst10|push[2]                                                                              ; control:inst10|addr_G[4]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.514      ;
; 0.176  ; control:inst10|push2[3]                                                                             ; control:inst10|addr_G[11] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.182      ; 1.512      ;
; 0.179  ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|q_a[0]                   ; control:inst10|data[0]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.019      ; 1.352      ;
; 0.186  ; control:inst10|push[6]                                                                              ; control:inst10|addr_G[7]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.524      ;
; 0.186  ; control:inst10|push[3]                                                                              ; control:inst10|addr_G[7]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.524      ;
; 0.188  ; control:inst10|push1[0]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.190      ; 1.532      ;
; 0.188  ; control:inst10|push2[2]                                                                             ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.186      ; 1.528      ;
; 0.189  ; control:inst10|push[3]                                                                              ; control:inst10|addr_G[8]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.527      ;
; 0.195  ; control:inst10|push[2]                                                                              ; control:inst10|addr_G[5]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.533      ;
; 0.198  ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|out_address_reg_a[1]        ; control:inst10|data[1]    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk ; 0.000        ; 1.192      ; 1.544      ;
; 0.203  ; control:inst10|push[9]                                                                              ; control:inst10|ad         ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.178      ; 1.535      ;
; 0.204  ; control:inst10|push[4]                                                                              ; control:inst10|addr_G[6]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.542      ;
; 0.207  ; control:inst10|push[1]                                                                              ; control:inst10|addr_G[5]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.184      ; 1.545      ;
; 0.207  ; control:inst10|push2[4]                                                                             ; control:inst10|addr_G[7]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk ; 0.000        ; 1.182      ; 1.543      ;
+--------+-----------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                    ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.060 ; VGA:inst|vga_clk           ; VGA:inst|vga_clk           ; VGA:inst|vga_clk                                  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 0.323      ;
; -0.060 ; control:inst10|vga_clk     ; control:inst10|vga_clk     ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 0.323      ;
; 0.166  ; control:inst10|push2[5]    ; control:inst10|push2[5]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|push[4]     ; control:inst10|push[4]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|push[5]     ; control:inst10|push[5]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|push3[4]    ; control:inst10|push3[4]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|push3[5]    ; control:inst10|push3[5]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|push1[6]    ; control:inst10|push1[6]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|push1[0]    ; control:inst10|push1[0]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|push[0]     ; control:inst10|push[0]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|push[3]     ; control:inst10|push[3]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|push[2]     ; control:inst10|push[2]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|push[1]     ; control:inst10|push[1]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|push[6]     ; control:inst10|push[6]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|push3[1]    ; control:inst10|push3[1]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|push3[2]    ; control:inst10|push3[2]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|push3[0]    ; control:inst10|push3[0]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|push3[3]    ; control:inst10|push3[3]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|push3[6]    ; control:inst10|push3[6]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|push2[8]    ; control:inst10|push2[8]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|push1[8]    ; control:inst10|push1[8]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|push1[10]   ; control:inst10|push1[10]   ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|push[8]     ; control:inst10|push[8]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|push[10]    ; control:inst10|push[10]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|push3[10]   ; control:inst10|push3[10]   ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|push3[8]    ; control:inst10|push3[8]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|T_move[1]   ; control:inst10|T_move[1]   ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166  ; control:inst10|rand_num[7] ; control:inst10|rand_num[7] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.167  ; control:inst10|push2[4]    ; control:inst10|push2[4]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; control:inst10|push1[5]    ; control:inst10|push1[5]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; control:inst10|push1[4]    ; control:inst10|push1[4]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; control:inst10|push2[6]    ; control:inst10|push2[6]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; control:inst10|push2[3]    ; control:inst10|push2[3]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; control:inst10|push2[0]    ; control:inst10|push2[0]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; control:inst10|push2[1]    ; control:inst10|push2[1]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; control:inst10|push2[2]    ; control:inst10|push2[2]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; control:inst10|push1[1]    ; control:inst10|push1[1]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; control:inst10|push1[2]    ; control:inst10|push1[2]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; control:inst10|push1[3]    ; control:inst10|push1[3]    ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167  ; control:inst10|push2[10]   ; control:inst10|push2[10]   ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.172  ; control:inst10|rand_num[0] ; control:inst10|rand_num[7] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.313      ;
; 0.174  ; control:inst10|cnt_clk     ; control:inst10|cnt_clk     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.174  ; control:inst10|rand_num[5] ; control:inst10|rand_num[4] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.175  ; control:inst10|rand_num[4] ; control:inst10|rand_num[3] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.315      ;
; 0.200  ; control:inst10|rand_num[2] ; control:inst10|type[6]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.340      ;
; 0.200  ; control:inst10|rand_num[2] ; control:inst10|rand_num[1] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.340      ;
; 0.202  ; control:inst10|rand_num[2] ; control:inst10|type[7]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.342      ;
; 0.203  ; control:inst10|rand_num[2] ; control:inst10|type[5]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.343      ;
; 0.206  ; control:inst10|rand_num[2] ; control:inst10|type[8]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.346      ;
; 0.247  ; control:inst10|rand_num[3] ; control:inst10|type[5]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.387      ;
; 0.249  ; key:inst1|counter2[30]     ; key:inst1|counter2[30]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.390      ;
; 0.249  ; key:inst1|counter[30]      ; key:inst1|counter[30]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.390      ;
; 0.251  ; control:inst10|rand_num[6] ; control:inst10|type[4]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.391      ;
; 0.251  ; control:inst10|rand_num[6] ; control:inst10|type[8]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.391      ;
; 0.253  ; control:inst10|rand_num[3] ; control:inst10|type[6]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.393      ;
; 0.254  ; control:inst10|T_move[30]  ; control:inst10|T_move[30]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.394      ;
; 0.254  ; control:inst10|rand_num[3] ; control:inst10|type[7]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.394      ;
; 0.278  ; key:inst1|counter2[24]     ; key:inst1|counter2[24]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.278  ; key:inst1|counter2[26]     ; key:inst1|counter2[26]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.278  ; key:inst1|counter[24]      ; key:inst1|counter[24]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.278  ; key:inst1|counter2[2]      ; key:inst1|counter2[2]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.418      ;
; 0.278  ; key:inst1|counter[3]       ; key:inst1|counter[3]       ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.278  ; key:inst1|counter[4]       ; key:inst1|counter[4]       ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.278  ; key:inst1|counter[2]       ; key:inst1|counter[2]       ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.279  ; key:inst1|counter2[27]     ; key:inst1|counter2[27]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.279  ; key:inst1|counter[27]      ; key:inst1|counter[27]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.279  ; key:inst1|counter[25]      ; key:inst1|counter[25]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.279  ; key:inst1|counter2[3]      ; key:inst1|counter2[3]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.279  ; key:inst1|counter2[4]      ; key:inst1|counter2[4]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.282  ; control:inst10|counter[7]  ; control:inst10|counter[7]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.423      ;
; 0.282  ; control:inst10|counter[5]  ; control:inst10|counter[5]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.423      ;
; 0.283  ; key:inst1|counter[6]       ; key:inst1|counter[6]       ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.424      ;
; 0.283  ; control:inst10|T_move[15]  ; control:inst10|T_move[15]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.424      ;
; 0.283  ; control:inst10|T_move[5]   ; control:inst10|T_move[5]   ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.424      ;
; 0.283  ; control:inst10|counter[3]  ; control:inst10|counter[3]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.424      ;
; 0.284  ; key:inst1|counter2[29]     ; key:inst1|counter2[29]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.284  ; key:inst1|counter2[16]     ; key:inst1|counter2[16]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.284  ; key:inst1|counter2[22]     ; key:inst1|counter2[22]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.284  ; key:inst1|counter[15]      ; key:inst1|counter[15]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.284  ; key:inst1|counter[14]      ; key:inst1|counter[14]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.284  ; key:inst1|counter[16]      ; key:inst1|counter[16]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.284  ; key:inst1|counter[22]      ; key:inst1|counter[22]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.284  ; key:inst1|counter[29]      ; key:inst1|counter[29]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.284  ; key:inst1|counter2[6]      ; key:inst1|counter2[6]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.284  ; key:inst1|counter[13]      ; key:inst1|counter[13]      ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.284  ; key:inst1|counter[8]       ; key:inst1|counter[8]       ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.284  ; key:inst1|counter[5]       ; key:inst1|counter[5]       ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.284  ; control:inst10|counter[29] ; control:inst10|counter[29] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.284  ; control:inst10|counter[27] ; control:inst10|counter[27] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.284  ; control:inst10|T_move[6]   ; control:inst10|T_move[6]   ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.284  ; control:inst10|T_move[3]   ; control:inst10|T_move[3]   ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.284  ; control:inst10|counter[25] ; control:inst10|counter[25] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.284  ; control:inst10|counter[23] ; control:inst10|counter[23] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.284  ; control:inst10|counter[21] ; control:inst10|counter[21] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.284  ; control:inst10|counter[11] ; control:inst10|counter[11] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.284  ; control:inst10|counter[1]  ; control:inst10|counter[1]  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.285  ; key:inst1|counter2[28]     ; key:inst1|counter2[28]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.285  ; key:inst1|counter2[17]     ; key:inst1|counter2[17]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.285  ; key:inst1|counter2[19]     ; key:inst1|counter2[19]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.285  ; key:inst1|counter2[18]     ; key:inst1|counter2[18]     ; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.246 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|address_reg_a[0]                 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[0]             ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.248 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|address_reg_a[2]                 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[2]             ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.248 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|address_reg_a[1]                 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[1]             ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.249 ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|address_reg_a[0]                     ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|out_address_reg_a[0]                 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.808 ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|address_reg_a[1]                        ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|out_address_reg_a[1]                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.956      ;
; 0.926 ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|address_reg_a[0]                        ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|out_address_reg_a[0]                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.074      ;
; 1.006 ; control:inst10|addr_GG[5]                                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.726     ; 0.484      ;
; 1.006 ; control:inst10|addr_BIRD[9]                                                                                     ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.735     ; 0.475      ;
; 1.007 ; control:inst10|addr_BIRD[4]                                                                                     ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.735     ; 0.476      ;
; 1.007 ; control:inst10|addr_BIRD[8]                                                                                     ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.735     ; 0.476      ;
; 1.008 ; control:inst10|addr_GG[12]                                                                                      ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.726     ; 0.486      ;
; 1.012 ; control:inst10|addr_GG[9]                                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.726     ; 0.490      ;
; 1.014 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a2~porta_address_reg0  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a2                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a11~porta_address_reg0 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a11                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a17~porta_address_reg0 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a17                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a14~porta_address_reg0 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a14                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a1~porta_address_reg0  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a1                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a10~porta_address_reg0 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a10                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a16~porta_address_reg0 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a16                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a0~porta_address_reg0        ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|q_a[0]                                 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a3~porta_address_reg0  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a3                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a0~porta_address_reg0  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a0                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a9~porta_address_reg0  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a9                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a18~porta_address_reg0 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a18                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a5~porta_address_reg0      ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a5                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|q_a[2]                               ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a7~porta_address_reg0  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a7                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a1~porta_address_reg0      ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a1                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a4~porta_address_reg0         ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a4                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a1~porta_address_reg0      ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|q_a[1]                               ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a7~porta_address_reg0         ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a7                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a7~porta_address_reg0         ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a8                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a19~porta_address_reg0 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a19                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a13~porta_address_reg0 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a13                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|q_a[0]                               ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|q_a[1]                               ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|q_a[2]                               ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a0~porta_address_reg0         ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a0                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a3~porta_address_reg0         ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a3                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a0~porta_address_reg0      ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|q_a[0]                               ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.014 ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a6~porta_address_reg0         ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a6                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.151      ;
; 1.015 ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a2~porta_address_reg0        ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|q_a[2]                                 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.151      ;
; 1.015 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a5~porta_address_reg0  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a5                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.151      ;
; 1.015 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a20~porta_address_reg0 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a20                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.151      ;
; 1.015 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a23~porta_address_reg0 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a23                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.151      ;
; 1.015 ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|q_a[1]                                 ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.151      ;
; 1.015 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a4~porta_address_reg0  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a4                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.151      ;
; 1.015 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6~porta_address_reg0  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.151      ;
; 1.015 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a15~porta_address_reg0 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a15                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.151      ;
; 1.015 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a12~porta_address_reg0 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a12                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.151      ;
; 1.015 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a21~porta_address_reg0 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a21                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.151      ;
; 1.015 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a8~porta_address_reg0  ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a8                     ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.151      ;
; 1.015 ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a2~porta_address_reg0      ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a2                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.151      ;
; 1.015 ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a2~porta_address_reg0         ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a2                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.151      ;
; 1.015 ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a5~porta_address_reg0         ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a5                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.151      ;
; 1.015 ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a4~porta_address_reg0      ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a4                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.151      ;
; 1.015 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a22~porta_address_reg0 ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a22                    ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.151      ;
; 1.015 ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a3~porta_address_reg0      ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a3                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.151      ;
; 1.015 ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a0~porta_address_reg0      ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a0                         ; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 1.151      ;
; 1.018 ; control:inst10|addr_WIN[7]                                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a0~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.745     ; 0.477      ;
; 1.018 ; control:inst10|addr_BEGIN[10]                                                                                   ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6~porta_address_reg0  ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.739     ; 0.483      ;
; 1.019 ; control:inst10|addr_GG[11]                                                                                      ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.726     ; 0.497      ;
; 1.021 ; control:inst10|addr_GG[8]                                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.726     ; 0.499      ;
; 1.022 ; control:inst10|addr_WIN[10]                                                                                     ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a0~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.745     ; 0.481      ;
; 1.022 ; control:inst10|addr_BIRD[5]                                                                                     ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.735     ; 0.491      ;
; 1.023 ; control:inst10|addr_BIRD[3]                                                                                     ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.735     ; 0.492      ;
; 1.023 ; control:inst10|addr_BIRD[10]                                                                                    ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.735     ; 0.492      ;
; 1.023 ; control:inst10|addr_G[1]                                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.744     ; 0.483      ;
; 1.025 ; control:inst10|addr_WIN[3]                                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a2~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.745     ; 0.484      ;
; 1.026 ; control:inst10|addr_WIN[9]                                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.745     ; 0.485      ;
; 1.027 ; control:inst10|addr_WIN[10]                                                                                     ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.745     ; 0.486      ;
; 1.032 ; control:inst10|addr_WIN[5]                                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.745     ; 0.491      ;
; 1.032 ; control:inst10|addr_WIN[6]                                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.745     ; 0.491      ;
; 1.034 ; control:inst10|addr_WIN[9]                                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a0~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.745     ; 0.493      ;
; 1.034 ; control:inst10|addr_BEGIN[8]                                                                                    ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6~porta_address_reg0  ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.739     ; 0.499      ;
; 1.034 ; control:inst10|addr_G[3]                                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.744     ; 0.494      ;
; 1.035 ; control:inst10|addr_G[4]                                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.744     ; 0.495      ;
; 1.036 ; control:inst10|addr_WIN[5]                                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a0~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.745     ; 0.495      ;
; 1.037 ; control:inst10|addr_G[12]                                                                                       ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.743     ; 0.498      ;
; 1.037 ; control:inst10|addr_BEGIN[12]                                                                                   ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6~porta_address_reg0  ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.739     ; 0.502      ;
; 1.038 ; control:inst10|addr_WIN[7]                                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.745     ; 0.497      ;
; 1.039 ; control:inst10|addr_WIN[11]                                                                                     ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.745     ; 0.498      ;
; 1.040 ; control:inst10|addr_G[1]                                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.743     ; 0.501      ;
; 1.042 ; control:inst10|addr_G[5]                                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.743     ; 0.503      ;
; 1.042 ; control:inst10|addr_G[1]                                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a1~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.746     ; 0.500      ;
; 1.043 ; control:inst10|addr_G[8]                                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.743     ; 0.504      ;
; 1.044 ; control:inst10|addr_WIN[11]                                                                                     ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a0~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.745     ; 0.503      ;
; 1.047 ; control:inst10|addr_G[7]                                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.743     ; 0.508      ;
; 1.054 ; control:inst10|addr_G[10]                                                                                       ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.743     ; 0.515      ;
; 1.054 ; control:inst10|addr_BIRD[0]                                                                                     ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.732     ; 0.526      ;
; 1.056 ; control:inst10|addr_G[4]                                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.743     ; 0.517      ;
; 1.056 ; control:inst10|addr_WIN[1]                                                                                      ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.726     ; 0.534      ;
; 1.067 ; control:inst10|addr_G[2]                                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.743     ; 0.528      ;
; 1.068 ; control:inst10|addr_GG[2]                                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.726     ; 0.546      ;
; 1.071 ; control:inst10|addr_G[9]                                                                                        ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.743     ; 0.532      ;
; 1.071 ; control:inst10|addr_GG[4]                                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.726     ; 0.549      ;
; 1.081 ; control:inst10|addr_BEGIN[0]                                                                                    ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a12~porta_address_reg0 ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.741     ; 0.544      ;
; 1.083 ; control:inst10|addr_GG[7]                                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.726     ; 0.561      ;
; 1.085 ; control:inst10|addr_GG[2]                                                                                       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a2~porta_address_reg0         ; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.733     ; 0.556      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'VGA:inst|vga_clk'                                                                                  ;
+-------+--------------------+--------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+------------------+------------------+--------------+------------+------------+
; 0.286 ; VGA:inst|hcount[4] ; VGA:inst|hcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.427      ;
; 0.290 ; VGA:inst|hcount[1] ; VGA:inst|hcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.431      ;
; 0.290 ; VGA:inst|vcount[6] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.430      ;
; 0.291 ; VGA:inst|vcount[7] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.431      ;
; 0.292 ; VGA:inst|vcount[4] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.432      ;
; 0.292 ; VGA:inst|vcount[8] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.432      ;
; 0.300 ; VGA:inst|vcount[5] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.440      ;
; 0.301 ; VGA:inst|vcount[1] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.441      ;
; 0.337 ; VGA:inst|vcount[9] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.477      ;
; 0.362 ; VGA:inst|hcount[0] ; VGA:inst|hcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.503      ;
; 0.363 ; VGA:inst|hcount[3] ; VGA:inst|hcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.504      ;
; 0.367 ; VGA:inst|hcount[2] ; VGA:inst|hcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.508      ;
; 0.367 ; VGA:inst|hcount[6] ; VGA:inst|hcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.508      ;
; 0.371 ; VGA:inst|hcount[7] ; VGA:inst|hcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.512      ;
; 0.439 ; VGA:inst|hcount[1] ; VGA:inst|hcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.580      ;
; 0.440 ; VGA:inst|vcount[7] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.580      ;
; 0.447 ; VGA:inst|hcount[4] ; VGA:inst|hcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.588      ;
; 0.448 ; VGA:inst|vcount[6] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.588      ;
; 0.449 ; VGA:inst|vcount[5] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.589      ;
; 0.449 ; VGA:inst|vcount[3] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.589      ;
; 0.450 ; VGA:inst|vcount[4] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.590      ;
; 0.451 ; VGA:inst|hcount[9] ; VGA:inst|hcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.592      ;
; 0.451 ; VGA:inst|vcount[6] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.591      ;
; 0.453 ; VGA:inst|vcount[4] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.593      ;
; 0.458 ; VGA:inst|vcount[0] ; VGA:inst|vcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.598      ;
; 0.461 ; VGA:inst|vcount[2] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.601      ;
; 0.502 ; VGA:inst|hcount[1] ; VGA:inst|hcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.643      ;
; 0.504 ; VGA:inst|hcount[5] ; VGA:inst|hcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.645      ;
; 0.505 ; VGA:inst|hcount[1] ; VGA:inst|hcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.646      ;
; 0.507 ; VGA:inst|hcount[5] ; VGA:inst|hcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.648      ;
; 0.509 ; VGA:inst|hcount[0] ; VGA:inst|hcount[1] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.650      ;
; 0.510 ; VGA:inst|hcount[4] ; VGA:inst|hcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.651      ;
; 0.512 ; VGA:inst|vcount[5] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.652      ;
; 0.512 ; VGA:inst|hcount[0] ; VGA:inst|hcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.653      ;
; 0.512 ; VGA:inst|vcount[5] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.652      ;
; 0.512 ; VGA:inst|vcount[3] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.652      ;
; 0.512 ; VGA:inst|hcount[3] ; VGA:inst|hcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.653      ;
; 0.513 ; VGA:inst|vcount[5] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.653      ;
; 0.514 ; VGA:inst|vcount[5] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.654      ;
; 0.514 ; VGA:inst|vcount[2] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.654      ;
; 0.515 ; VGA:inst|vcount[5] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.655      ;
; 0.515 ; VGA:inst|vcount[3] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.655      ;
; 0.516 ; VGA:inst|vcount[1] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.656      ;
; 0.516 ; VGA:inst|vcount[4] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.656      ;
; 0.519 ; VGA:inst|vcount[4] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.659      ;
; 0.524 ; VGA:inst|vcount[2] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.664      ;
; 0.525 ; VGA:inst|hcount[2] ; VGA:inst|hcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.666      ;
; 0.525 ; VGA:inst|hcount[6] ; VGA:inst|hcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.666      ;
; 0.527 ; VGA:inst|vcount[2] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.667      ;
; 0.527 ; VGA:inst|vcount[0] ; VGA:inst|vcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.667      ;
; 0.528 ; VGA:inst|hcount[2] ; VGA:inst|hcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.669      ;
; 0.535 ; VGA:inst|vcount[5] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.675      ;
; 0.556 ; VGA:inst|vcount[4] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.696      ;
; 0.557 ; VGA:inst|vcount[4] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.697      ;
; 0.558 ; VGA:inst|vcount[4] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.698      ;
; 0.561 ; VGA:inst|hcount[7] ; VGA:inst|hcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.702      ;
; 0.561 ; VGA:inst|vcount[3] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.701      ;
; 0.562 ; VGA:inst|hcount[7] ; VGA:inst|hcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.703      ;
; 0.567 ; VGA:inst|hcount[5] ; VGA:inst|hcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.708      ;
; 0.571 ; VGA:inst|hcount[1] ; VGA:inst|hcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.712      ;
; 0.575 ; VGA:inst|hcount[0] ; VGA:inst|hcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.716      ;
; 0.577 ; VGA:inst|vcount[4] ; VGA:inst|vcount[3] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.717      ;
; 0.578 ; VGA:inst|hcount[0] ; VGA:inst|hcount[4] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.719      ;
; 0.578 ; VGA:inst|vcount[3] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.718      ;
; 0.578 ; VGA:inst|hcount[3] ; VGA:inst|hcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.719      ;
; 0.579 ; VGA:inst|vcount[1] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.719      ;
; 0.581 ; VGA:inst|vcount[3] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.721      ;
; 0.582 ; VGA:inst|vcount[1] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.722      ;
; 0.590 ; VGA:inst|vcount[2] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.730      ;
; 0.590 ; VGA:inst|vcount[0] ; VGA:inst|vcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.730      ;
; 0.593 ; VGA:inst|hcount[2] ; VGA:inst|hcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.734      ;
; 0.593 ; VGA:inst|hcount[2] ; VGA:inst|hcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.734      ;
; 0.593 ; VGA:inst|vcount[2] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.733      ;
; 0.593 ; VGA:inst|vcount[0] ; VGA:inst|vcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.733      ;
; 0.594 ; VGA:inst|hcount[2] ; VGA:inst|hcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.735      ;
; 0.596 ; VGA:inst|hcount[4] ; VGA:inst|hcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.737      ;
; 0.599 ; VGA:inst|hcount[8] ; VGA:inst|hcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.740      ;
; 0.600 ; VGA:inst|hcount[4] ; VGA:inst|hcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.741      ;
; 0.602 ; VGA:inst|vcount[8] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.742      ;
; 0.634 ; VGA:inst|hcount[1] ; VGA:inst|hcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.775      ;
; 0.641 ; VGA:inst|hcount[3] ; VGA:inst|hcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.782      ;
; 0.642 ; VGA:inst|hcount[7] ; VGA:inst|hcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.783      ;
; 0.644 ; VGA:inst|hcount[0] ; VGA:inst|hcount[6] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.785      ;
; 0.645 ; VGA:inst|vcount[1] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.785      ;
; 0.645 ; VGA:inst|hcount[1] ; VGA:inst|hcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.786      ;
; 0.645 ; VGA:inst|hcount[1] ; VGA:inst|hcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.786      ;
; 0.648 ; VGA:inst|vcount[1] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.788      ;
; 0.649 ; VGA:inst|hcount[2] ; VGA:inst|hcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.790      ;
; 0.655 ; VGA:inst|vcount[7] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.795      ;
; 0.656 ; VGA:inst|vcount[0] ; VGA:inst|vcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.796      ;
; 0.656 ; VGA:inst|hcount[4] ; VGA:inst|hcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.797      ;
; 0.657 ; VGA:inst|hcount[2] ; VGA:inst|hcount[7] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.798      ;
; 0.659 ; VGA:inst|vcount[0] ; VGA:inst|vcount[8] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.799      ;
; 0.662 ; VGA:inst|vcount[1] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.802      ;
; 0.663 ; VGA:inst|vcount[1] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.803      ;
; 0.664 ; VGA:inst|vcount[1] ; VGA:inst|vcount[0] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.804      ;
; 0.666 ; VGA:inst|vcount[6] ; VGA:inst|vcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.806      ;
; 0.675 ; VGA:inst|vcount[0] ; VGA:inst|vcount[2] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.036      ; 0.815      ;
; 0.678 ; VGA:inst|hcount[6] ; VGA:inst|hcount[5] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.819      ;
; 0.679 ; VGA:inst|hcount[6] ; VGA:inst|hcount[9] ; VGA:inst|vga_clk ; VGA:inst|vga_clk ; 0.000        ; 0.037      ; 0.820      ;
+-------+--------------------+--------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'control:inst10|vga_clk'                                                             ;
+--------+--------------+----------------+-----------------+------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                  ; Clock Edge ; Target                        ;
+--------+--------------+----------------+-----------------+------------------------+------------+-------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|Bg             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|GG             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|ad             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BIRD[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[10]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[11]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[12]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[13]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[14]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_GG[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_G[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_SCORE[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[10]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[11]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[12]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[8]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_WIN[9]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|data[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|data[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|data[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|score[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|score[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|score[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|score[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|score[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|stop           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; control:inst10|vga_clk ; Rise       ; control:inst10|win            ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[0]  ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[1]  ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[2]  ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[3]  ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width ; control:inst10|vga_clk ; Rise       ; control:inst10|addr_BEGIN[4]  ;
+--------+--------------+----------------+-----------------+------------------------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'VGA:inst|vga_clk'                                                              ;
+--------+--------------+----------------+------------------+------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+------------------+------------+-------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[8]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[9]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[8]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[9]            ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[0]            ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[1]            ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[2]            ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[3]            ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[4]            ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[5]            ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[6]            ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[7]            ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[8]            ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[9]            ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[0]            ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[1]            ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[2]            ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[3]            ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[4]            ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[5]            ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[6]            ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[7]            ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[8]            ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[9]            ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[0]            ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[1]            ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[2]            ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[3]            ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[4]            ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[5]            ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[6]            ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[7]            ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[8]            ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|hcount[9]            ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[0]            ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[1]            ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[2]            ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[3]            ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[4]            ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[5]            ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[6]            ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[7]            ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[8]            ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; VGA:inst|vcount[9]            ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[0]|clk            ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[1]|clk            ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[2]|clk            ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[3]|clk            ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[4]|clk            ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[5]|clk            ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[6]|clk            ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[7]|clk            ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[8]|clk            ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vcount[9]|clk            ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[0]|clk            ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[1]|clk            ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[2]|clk            ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[3]|clk            ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[4]|clk            ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[5]|clk            ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[6]|clk            ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[7]|clk            ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[8]|clk            ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|hcount[9]|clk            ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vga_clk~clkctrl|inclk[0] ;
; 0.471  ; 0.471        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vga_clk~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|vga_clk|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; VGA:inst|vga_clk ; Rise       ; inst|vga_clk|q                ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|vga_clk~clkctrl|inclk[0] ;
; 0.528  ; 0.528        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|vga_clk~clkctrl|outclk   ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[0]|clk            ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[1]|clk            ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[2]|clk            ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[3]|clk            ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[4]|clk            ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[5]|clk            ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[6]|clk            ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[7]|clk            ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[8]|clk            ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|hcount[9]|clk            ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|vcount[0]|clk            ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|vcount[1]|clk            ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|vcount[2]|clk            ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; VGA:inst|vga_clk ; Rise       ; inst|vcount[3]|clk            ;
+--------+--------------+----------------+------------------+------------------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[2]'                                                         ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                     ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+----------------------------+
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push2[0]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push2[10]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push2[3]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push2[4]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push2[6]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push[7]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand2[3]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand2[4]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand2[5]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand2[6]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand2[7]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand2[8]    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand[3]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand[4]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand[5]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand[6]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand[7]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand[8]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand_num[1] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand_num[2] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand_num[3] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand_num[4] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand_num[5] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand_num[6] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|type[3]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|type[4]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|type[5]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|type[6]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|type[7]     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|type[8]     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VGA:inst|vga_clk           ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|cnt_clk     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[24] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[25] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[26] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[27] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[28] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[29] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[30] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[31] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|counter[32] ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[0]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[1]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[2]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[3]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[4]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[5]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[6]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[7]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[8]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|move_y[9]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push1[0]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push1[10]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push1[1]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push1[2]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push1[3]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push1[4]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push1[5]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push1[6]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push1[7]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push1[8]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push1[9]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push2[1]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push2[2]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push2[5]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push2[7]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push2[8]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push2[9]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push3[0]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push3[10]   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push3[1]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push3[2]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push3[3]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push3[4]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push3[5]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push3[6]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push3[7]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push3[8]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push3[9]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push[0]     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push[10]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push[1]     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push[2]     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push[3]     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push[4]     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push[5]     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push[6]     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push[8]     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|push[9]     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand1[3]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand1[4]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand1[5]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand1[6]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand1[7]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand1[8]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand3[3]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand3[4]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand3[5]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand3[6]    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; control:inst10|rand3[7]    ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a0~porta_address_reg0         ;
; 19.732 ; 19.962       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a19~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a0                            ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1~porta_address_reg0         ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a6~porta_address_reg0         ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a0~porta_address_reg0  ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a10~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a11~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a13~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a14~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a16~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a17~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a18~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a19                    ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a20~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a21~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a22~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a23~porta_address_reg0 ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a2~porta_address_reg0  ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a3~porta_address_reg0  ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a4~porta_address_reg0  ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a7~porta_address_reg0  ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a9~porta_address_reg0  ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a0~porta_address_reg0      ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a1~porta_address_reg0      ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a5~porta_address_reg0      ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a0~porta_address_reg0        ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a1                            ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a2~porta_address_reg0         ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a4~porta_address_reg0         ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a5~porta_address_reg0         ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a6                            ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a7~porta_address_reg0         ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|q_a[0]                               ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|q_a[1]                               ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_B:inst8|altsyncram:altsyncram_component|altsyncram_4ja1:auto_generated|q_a[2]                               ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a0                     ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a1                     ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a10                    ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a11                    ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a12~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a13                    ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a14                    ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a15~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a16                    ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a17                    ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a18                    ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a2                     ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a20                    ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a21                    ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a22                    ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a23                    ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a3                     ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a4                     ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a5~porta_address_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6~porta_address_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a7                     ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a8~porta_address_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a9                     ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|q_a[0]                               ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a1~porta_address_reg0      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|ram_block1a2~porta_address_reg0      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a0~porta_address_reg0      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a1                         ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a2~porta_address_reg0      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a3~porta_address_reg0      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a4~porta_address_reg0      ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a5                         ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|q_a[0]                                 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a1~porta_address_reg0        ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|ram_block1a2~porta_address_reg0        ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a2                            ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a4                            ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a5                            ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a7                            ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a8                            ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a12                    ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a15                    ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a5                     ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a6                     ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|ram_block1a8                     ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|q_a[1]                               ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_G:inst6|altsyncram:altsyncram_component|altsyncram_i291:auto_generated|q_a[2]                               ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a0                         ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a2                         ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a3                         ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|ram_block1a4                         ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|q_a[1]                                 ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; WIN:inst7|altsyncram:altsyncram_component|altsyncram_kv81:auto_generated|q_a[2]                                 ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a3~porta_address_reg0         ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|ram_block1a3                            ;
; 19.795 ; 19.979       ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|address_reg_a[0]                        ;
; 19.795 ; 19.979       ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|address_reg_a[1]                        ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|out_address_reg_a[0]                    ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; GG:inst4|altsyncram:altsyncram_component|altsyncram_3t81:auto_generated|out_address_reg_a[1]                    ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|address_reg_a[2]                 ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ROM_BEGIN:inst2|altsyncram:altsyncram_component|altsyncram_8791:auto_generated|out_address_reg_a[2]             ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; inst3|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SCORE:inst9|altsyncram:altsyncram_component|altsyncram_df91:auto_generated|address_reg_a[0]                     ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 24.598 ; 24.598       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 24.598 ; 24.598       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[2]           ;
; 24.598 ; 24.598       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 24.623 ; 24.623       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                                 ;
; 24.625 ; 24.625       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 25.000 ; 25.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                                 ;
; 25.000 ; 25.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                                 ;
; 25.374 ; 25.374       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|altpll_component|auto_generated|pll1|inclk[0]         ;
; 25.377 ; 25.377       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                                 ;
; 25.401 ; 25.401       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[0]           ;
; 25.401 ; 25.401       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[2]           ;
; 25.401 ; 25.401       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst3|altpll_component|auto_generated|pll1|observablevcoout ;
; 46.000 ; 50.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; Begin     ; control:inst10|vga_clk ; 1.600 ; 2.255 ; Rise       ; control:inst10|vga_clk                            ;
; RST       ; control:inst10|vga_clk ; 2.252 ; 2.999 ; Rise       ; control:inst10|vga_clk                            ;
; RST       ; CLK                    ; 3.758 ; 4.498 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[2] ;
; UP        ; CLK                    ; 2.951 ; 3.604 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Begin     ; control:inst10|vga_clk ; -1.333 ; -1.990 ; Rise       ; control:inst10|vga_clk                            ;
; RST       ; control:inst10|vga_clk ; -1.301 ; -1.973 ; Rise       ; control:inst10|vga_clk                            ;
; RST       ; CLK                    ; -2.948 ; -3.639 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[2] ;
; UP        ; CLK                    ; -2.450 ; -3.074 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                    ;
+-----------+------------------------+-------+-------+------------+------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-------+-------+------------+------------------------+
; HS        ; VGA:inst|vga_clk       ; 4.072 ; 4.290 ; Rise       ; VGA:inst|vga_clk       ;
; RGB[*]    ; VGA:inst|vga_clk       ; 6.660 ; 7.085 ; Rise       ; VGA:inst|vga_clk       ;
;  RGB[0]   ; VGA:inst|vga_clk       ; 6.050 ; 6.363 ; Rise       ; VGA:inst|vga_clk       ;
;  RGB[1]   ; VGA:inst|vga_clk       ; 6.660 ; 7.085 ; Rise       ; VGA:inst|vga_clk       ;
;  RGB[2]   ; VGA:inst|vga_clk       ; 6.112 ; 6.432 ; Rise       ; VGA:inst|vga_clk       ;
; VS        ; VGA:inst|vga_clk       ; 4.788 ; 4.845 ; Rise       ; VGA:inst|vga_clk       ;
; RGB[*]    ; control:inst10|vga_clk ; 4.892 ; 5.289 ; Rise       ; control:inst10|vga_clk ;
;  RGB[0]   ; control:inst10|vga_clk ; 3.966 ; 4.180 ; Rise       ; control:inst10|vga_clk ;
;  RGB[1]   ; control:inst10|vga_clk ; 4.892 ; 5.289 ; Rise       ; control:inst10|vga_clk ;
;  RGB[2]   ; control:inst10|vga_clk ; 4.186 ; 4.437 ; Rise       ; control:inst10|vga_clk ;
+-----------+------------------------+-------+-------+------------+------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                            ;
+-----------+------------------------+-------+-------+------------+------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-------+-------+------------+------------------------+
; HS        ; VGA:inst|vga_clk       ; 3.806 ; 4.014 ; Rise       ; VGA:inst|vga_clk       ;
; RGB[*]    ; VGA:inst|vga_clk       ; 4.767 ; 5.052 ; Rise       ; VGA:inst|vga_clk       ;
;  RGB[0]   ; VGA:inst|vga_clk       ; 4.767 ; 5.052 ; Rise       ; VGA:inst|vga_clk       ;
;  RGB[1]   ; VGA:inst|vga_clk       ; 5.349 ; 5.743 ; Rise       ; VGA:inst|vga_clk       ;
;  RGB[2]   ; VGA:inst|vga_clk       ; 4.826 ; 5.119 ; Rise       ; VGA:inst|vga_clk       ;
; VS        ; VGA:inst|vga_clk       ; 3.516 ; 3.692 ; Rise       ; VGA:inst|vga_clk       ;
; RGB[*]    ; control:inst10|vga_clk ; 3.854 ; 4.061 ; Rise       ; control:inst10|vga_clk ;
;  RGB[0]   ; control:inst10|vga_clk ; 3.854 ; 4.061 ; Rise       ; control:inst10|vga_clk ;
;  RGB[1]   ; control:inst10|vga_clk ; 4.713 ; 5.088 ; Rise       ; control:inst10|vga_clk ;
;  RGB[2]   ; control:inst10|vga_clk ; 4.039 ; 4.274 ; Rise       ; control:inst10|vga_clk ;
+-----------+------------------------+-------+-------+------------+------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+----------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                              ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                   ; -13.113   ; -0.401 ; N/A      ; N/A     ; -1.487              ;
;  CLK                                               ; N/A       ; N/A    ; N/A      ; N/A     ; 24.598              ;
;  VGA:inst|vga_clk                                  ; -3.566    ; 0.286  ; N/A      ; N/A     ; -1.487              ;
;  control:inst10|vga_clk                            ; -13.113   ; -0.309 ; N/A      ; N/A     ; -1.487              ;
;  inst3|altpll_component|auto_generated|pll1|clk[0] ; -5.542    ; 0.246  ; N/A      ; N/A     ; 19.717              ;
;  inst3|altpll_component|auto_generated|pll1|clk[2] ; -5.279    ; -0.401 ; N/A      ; N/A     ; 4.715               ;
; Design-wide TNS                                    ; -1598.047 ; -2.149 ; 0.0      ; 0.0     ; -171.005            ;
;  CLK                                               ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  VGA:inst|vga_clk                                  ; -50.066   ; 0.000  ; N/A      ; N/A     ; -29.740             ;
;  control:inst10|vga_clk                            ; -947.074  ; -2.029 ; N/A      ; N/A     ; -141.265            ;
;  inst3|altpll_component|auto_generated|pll1|clk[0] ; -216.640  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst3|altpll_component|auto_generated|pll1|clk[2] ; -384.267  ; -0.802 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+-----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+
; Begin     ; control:inst10|vga_clk ; 3.422 ; 3.695 ; Rise       ; control:inst10|vga_clk                            ;
; RST       ; control:inst10|vga_clk ; 4.991 ; 5.118 ; Rise       ; control:inst10|vga_clk                            ;
; RST       ; CLK                    ; 8.161 ; 8.272 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[2] ;
; UP        ; CLK                    ; 6.131 ; 6.374 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+
; Begin     ; control:inst10|vga_clk ; -1.333 ; -1.990 ; Rise       ; control:inst10|vga_clk                            ;
; RST       ; control:inst10|vga_clk ; -1.301 ; -1.973 ; Rise       ; control:inst10|vga_clk                            ;
; RST       ; CLK                    ; -2.948 ; -3.639 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[2] ;
; UP        ; CLK                    ; -2.450 ; -3.074 ; Rise       ; inst3|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+------------------------+--------+--------+------------+------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+--------+--------+------------+------------------------+
; HS        ; VGA:inst|vga_clk       ; 8.983  ; 8.730  ; Rise       ; VGA:inst|vga_clk       ;
; RGB[*]    ; VGA:inst|vga_clk       ; 15.152 ; 14.450 ; Rise       ; VGA:inst|vga_clk       ;
;  RGB[0]   ; VGA:inst|vga_clk       ; 13.859 ; 13.225 ; Rise       ; VGA:inst|vga_clk       ;
;  RGB[1]   ; VGA:inst|vga_clk       ; 15.152 ; 14.450 ; Rise       ; VGA:inst|vga_clk       ;
;  RGB[2]   ; VGA:inst|vga_clk       ; 14.067 ; 13.385 ; Rise       ; VGA:inst|vga_clk       ;
; VS        ; VGA:inst|vga_clk       ; 10.384 ; 10.458 ; Rise       ; VGA:inst|vga_clk       ;
; RGB[*]    ; control:inst10|vga_clk ; 10.714 ; 10.389 ; Rise       ; control:inst10|vga_clk ;
;  RGB[0]   ; control:inst10|vga_clk ; 8.735  ; 8.419  ; Rise       ; control:inst10|vga_clk ;
;  RGB[1]   ; control:inst10|vga_clk ; 10.714 ; 10.389 ; Rise       ; control:inst10|vga_clk ;
;  RGB[2]   ; control:inst10|vga_clk ; 9.202  ; 8.933  ; Rise       ; control:inst10|vga_clk ;
+-----------+------------------------+--------+--------+------------+------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                            ;
+-----------+------------------------+-------+-------+------------+------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-------+-------+------------+------------------------+
; HS        ; VGA:inst|vga_clk       ; 3.806 ; 4.014 ; Rise       ; VGA:inst|vga_clk       ;
; RGB[*]    ; VGA:inst|vga_clk       ; 4.767 ; 5.052 ; Rise       ; VGA:inst|vga_clk       ;
;  RGB[0]   ; VGA:inst|vga_clk       ; 4.767 ; 5.052 ; Rise       ; VGA:inst|vga_clk       ;
;  RGB[1]   ; VGA:inst|vga_clk       ; 5.349 ; 5.743 ; Rise       ; VGA:inst|vga_clk       ;
;  RGB[2]   ; VGA:inst|vga_clk       ; 4.826 ; 5.119 ; Rise       ; VGA:inst|vga_clk       ;
; VS        ; VGA:inst|vga_clk       ; 3.516 ; 3.692 ; Rise       ; VGA:inst|vga_clk       ;
; RGB[*]    ; control:inst10|vga_clk ; 3.854 ; 4.061 ; Rise       ; control:inst10|vga_clk ;
;  RGB[0]   ; control:inst10|vga_clk ; 3.854 ; 4.061 ; Rise       ; control:inst10|vga_clk ;
;  RGB[1]   ; control:inst10|vga_clk ; 4.713 ; 5.088 ; Rise       ; control:inst10|vga_clk ;
;  RGB[2]   ; control:inst10|vga_clk ; 4.039 ; 4.274 ; Rise       ; control:inst10|vga_clk ;
+-----------+------------------------+-------+-------+------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; HS            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VS            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RGB[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RGB[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RGB[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Begin                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UP                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; VS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; RGB[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; RGB[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; RGB[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-007 V                  ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-010 s                  ; 3.85e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-007 V                 ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-010 s                 ; 3.85e-010 s                ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; VS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; RGB[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; RGB[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; RGB[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-008 V                   ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-010 s                  ; 2.2e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-008 V                  ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-010 s                 ; 2.2e-010 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; control:inst10|vga_clk                            ; control:inst10|vga_clk                            ; 6545     ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk                            ; 87       ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk                            ; 159325   ; 0        ; 0        ; 0        ;
; VGA:inst|vga_clk                                  ; control:inst10|vga_clk                            ; 404962   ; 0        ; 0        ; 0        ;
; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 681      ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 54       ; 0        ; 0        ; 0        ;
; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 259      ; 1        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 10625    ; 0        ; 0        ; 0        ;
; VGA:inst|vga_clk                                  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
; VGA:inst|vga_clk                                  ; VGA:inst|vga_clk                                  ; 280      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; control:inst10|vga_clk                            ; control:inst10|vga_clk                            ; 6545     ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; control:inst10|vga_clk                            ; 87       ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[2] ; control:inst10|vga_clk                            ; 159325   ; 0        ; 0        ; 0        ;
; VGA:inst|vga_clk                                  ; control:inst10|vga_clk                            ; 404962   ; 0        ; 0        ; 0        ;
; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 681      ; 0        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[0] ; inst3|altpll_component|auto_generated|pll1|clk[0] ; 54       ; 0        ; 0        ; 0        ;
; control:inst10|vga_clk                            ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 259      ; 1        ; 0        ; 0        ;
; inst3|altpll_component|auto_generated|pll1|clk[2] ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 10625    ; 0        ; 0        ; 0        ;
; VGA:inst|vga_clk                                  ; inst3|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
; VGA:inst|vga_clk                                  ; VGA:inst|vga_clk                                  ; 280      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 287   ; 287  ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 74    ; 74   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning: Tcl Script File ../Learndata/experiment/BIGWORK2/ROM_BIRD.qip not found
    Info: set_global_assignment -name QIP_FILE ../Learndata/experiment/BIGWORK2/ROM_BIRD.qip
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Mon Jun 18 19:13:08 2018
Info: Command: quartus_sta VGA -c VGA
Info: qsta_default_script.tcl version: #2
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 50.000 -waveform {0.000 25.000} -name CLK CLK
    Info: create_generated_clock -source {inst3|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name {inst3|altpll_component|auto_generated|pll1|clk[0]} {inst3|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {inst3|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 5 -duty_cycle 50.00 -name {inst3|altpll_component|auto_generated|pll1|clk[2]} {inst3|altpll_component|auto_generated|pll1|clk[2]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name VGA:inst|vga_clk VGA:inst|vga_clk
    Info: create_clock -period 1.000 -name control:inst10|vga_clk control:inst10|vga_clk
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {VGA:inst|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {VGA:inst|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {VGA:inst|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {VGA:inst|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {VGA:inst|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {VGA:inst|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {VGA:inst|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {VGA:inst|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {control:inst10|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {control:inst10|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {control:inst10|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {control:inst10|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {control:inst10|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {control:inst10|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {control:inst10|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {control:inst10|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {VGA:inst|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {VGA:inst|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {VGA:inst|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {VGA:inst|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {VGA:inst|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {VGA:inst|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {VGA:inst|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {VGA:inst|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {control:inst10|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {control:inst10|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {control:inst10|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {control:inst10|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {control:inst10|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {control:inst10|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {control:inst10|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {control:inst10|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {control:inst10|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {control:inst10|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {control:inst10|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {control:inst10|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {control:inst10|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {control:inst10|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {control:inst10|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {control:inst10|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {control:inst10|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {control:inst10|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {control:inst10|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {control:inst10|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {control:inst10|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {control:inst10|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {control:inst10|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {control:inst10|vga_clk}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -13.113
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -13.113      -947.074 control:inst10|vga_clk 
    Info:    -5.542      -216.640 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -5.279      -384.267 inst3|altpll_component|auto_generated|pll1|clk[2] 
    Info:    -3.566       -50.066 VGA:inst|vga_clk 
Info: Worst-case hold slack is -0.251
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.251        -0.502 inst3|altpll_component|auto_generated|pll1|clk[2] 
    Info:    -0.250        -0.445 control:inst10|vga_clk 
    Info:     0.678         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.745         0.000 VGA:inst|vga_clk 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.487      -141.265 control:inst10|vga_clk 
    Info:    -1.487       -29.740 VGA:inst|vga_clk 
    Info:     4.718         0.000 inst3|altpll_component|auto_generated|pll1|clk[2] 
    Info:    19.722         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:    24.916         0.000 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {VGA:inst|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {VGA:inst|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {VGA:inst|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {VGA:inst|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {VGA:inst|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {VGA:inst|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {VGA:inst|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {VGA:inst|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {control:inst10|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {control:inst10|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {control:inst10|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {control:inst10|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {control:inst10|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {control:inst10|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {control:inst10|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {control:inst10|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {VGA:inst|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {VGA:inst|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {VGA:inst|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {VGA:inst|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {VGA:inst|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {VGA:inst|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {VGA:inst|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {VGA:inst|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {control:inst10|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {control:inst10|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {control:inst10|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {control:inst10|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {control:inst10|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {control:inst10|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {control:inst10|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {control:inst10|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {control:inst10|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {control:inst10|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {control:inst10|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {control:inst10|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {control:inst10|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {control:inst10|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {control:inst10|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {control:inst10|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {control:inst10|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {control:inst10|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {control:inst10|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {control:inst10|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {control:inst10|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {control:inst10|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {control:inst10|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {control:inst10|vga_clk}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -12.096
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -12.096      -879.962 control:inst10|vga_clk 
    Info:    -4.957      -188.418 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -4.677      -335.824 inst3|altpll_component|auto_generated|pll1|clk[2] 
    Info:    -3.262       -44.949 VGA:inst|vga_clk 
Info: Worst-case hold slack is -0.401
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.401        -0.802 inst3|altpll_component|auto_generated|pll1|clk[2] 
    Info:    -0.117        -0.117 control:inst10|vga_clk 
    Info:     0.625         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.692         0.000 VGA:inst|vga_clk 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.487      -141.265 control:inst10|vga_clk 
    Info:    -1.487       -29.740 VGA:inst|vga_clk 
    Info:     4.715         0.000 inst3|altpll_component|auto_generated|pll1|clk[2] 
    Info:    19.717         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:    24.900         0.000 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {VGA:inst|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {VGA:inst|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {VGA:inst|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {VGA:inst|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {VGA:inst|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {VGA:inst|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {VGA:inst|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {VGA:inst|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {control:inst10|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {control:inst10|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {control:inst10|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {control:inst10|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {control:inst10|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {control:inst10|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -rise_to [get_clocks {control:inst10|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {VGA:inst|vga_clk}] -fall_to [get_clocks {control:inst10|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {VGA:inst|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {VGA:inst|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {VGA:inst|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {VGA:inst|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {VGA:inst|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {VGA:inst|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {VGA:inst|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {VGA:inst|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {control:inst10|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {control:inst10|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {control:inst10|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {control:inst10|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {control:inst10|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {control:inst10|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {control:inst10|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {control:inst10|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {control:inst10|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {control:inst10|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {control:inst10|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {control:inst10|vga_clk}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {control:inst10|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {control:inst10|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {control:inst10|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {control:inst10|vga_clk}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {inst3|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {control:inst10|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {control:inst10|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {control:inst10|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {control:inst10|vga_clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {control:inst10|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {control:inst10|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -rise_to [get_clocks {control:inst10|vga_clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {control:inst10|vga_clk}] -fall_to [get_clocks {control:inst10|vga_clk}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -5.116
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -5.116      -365.788 control:inst10|vga_clk 
    Info:    -2.109       -76.684 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -1.967      -136.184 inst3|altpll_component|auto_generated|pll1|clk[2] 
    Info:    -0.977       -10.762 VGA:inst|vga_clk 
Info: Worst-case hold slack is -0.309
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.309        -2.029 control:inst10|vga_clk 
    Info:    -0.060        -0.120 inst3|altpll_component|auto_generated|pll1|clk[2] 
    Info:     0.246         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.286         0.000 VGA:inst|vga_clk 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.000       -95.000 control:inst10|vga_clk 
    Info:    -1.000       -20.000 VGA:inst|vga_clk 
    Info:     4.796         0.000 inst3|altpll_component|auto_generated|pll1|clk[2] 
    Info:    19.732         0.000 inst3|altpll_component|auto_generated|pll1|clk[0] 
    Info:    24.598         0.000 CLK 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 275 megabytes
    Info: Processing ended: Mon Jun 18 19:13:12 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


