Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue May 10 19:38:04 2022
| Host         : dilafet running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1766)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6483)
5. checking no_input_delay (9)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1766)
---------------------------
 There are 1766 register/latch pins with no clock driven by root clock pin: pdu/clk_cpu_r_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6483)
---------------------------------------------------
 There are 6483 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.756        0.000                      0                   52        0.117        0.000                      0                   52        4.500        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.756        0.000                      0                   52        0.117        0.000                      0                   52        4.500        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.836ns (21.328%)  route 3.084ns (78.672%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.610     5.212    pdu/clk_IBUF_BUFG
    SLICE_X52Y102        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.419     5.631 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         2.028     7.659    pdu/Q[1]
    SLICE_X52Y100        LUT6 (Prop_lut6_I1_O)        0.299     7.958 r  pdu/cnt_m_rf[3]_i_2/O
                         net (fo=1, routed)           0.484     8.442    pdu/cnt_m_rf[3]_i_2_n_0
    SLICE_X52Y100        LUT3 (Prop_lut3_I1_O)        0.118     8.560 r  pdu/cnt_m_rf[3]_i_1/O
                         net (fo=1, routed)           0.572     9.132    pdu/p_0_in[3]
    SLICE_X52Y100        FDCE                                         r  pdu/cnt_m_rf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.489    14.911    pdu/clk_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
                         clock pessimism              0.276    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X52Y100        FDCE (Setup_fdce_C_D)       -0.264    14.888    pdu/cnt_m_rf_reg[3]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 1.120ns (29.964%)  route 2.618ns (70.036%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.619     5.221    pdu/clk_IBUF_BUFG
    SLICE_X49Y102        FDRE                                         r  pdu/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.456     5.677 r  pdu/in_r_reg[0]/Q
                         net (fo=14, routed)          1.512     7.189    pdu/in_r_reg[4]_0[0]
    SLICE_X52Y101        LUT6 (Prop_lut6_I2_O)        0.124     7.313 r  pdu/cnt_m_rf[4]_i_4/O
                         net (fo=1, routed)           0.000     7.313    pdu/cnt_m_rf[4]_i_4_n_0
    SLICE_X52Y101        MUXF7 (Prop_muxf7_I0_O)      0.212     7.525 r  pdu/cnt_m_rf_reg[4]_i_3/O
                         net (fo=1, routed)           0.582     8.107    pdu/cnt_m_rf_reg[4]_i_3_n_0
    SLICE_X52Y102        LUT3 (Prop_lut3_I1_O)        0.328     8.435 r  pdu/cnt_m_rf[4]_i_2/O
                         net (fo=1, routed)           0.524     8.959    pdu/p_0_in[4]
    SLICE_X52Y102        FDCE                                         r  pdu/cnt_m_rf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.489    14.911    pdu/clk_IBUF_BUFG
    SLICE_X52Y102        FDCE                                         r  pdu/cnt_m_rf_reg[4]/C
                         clock pessimism              0.188    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X52Y102        FDCE (Setup_fdce_C_D)       -0.265    14.799    pdu/cnt_m_rf_reg[4]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                          -8.959    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 pdu/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 0.704ns (19.047%)  route 2.992ns (80.953%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.619     5.221    pdu/clk_IBUF_BUFG
    SLICE_X49Y102        FDRE                                         r  pdu/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.456     5.677 f  pdu/step_2r_reg/Q
                         net (fo=20, routed)          2.325     8.002    pdu/step_2r
    SLICE_X49Y99         LUT5 (Prop_lut5_I3_O)        0.124     8.126 r  pdu/check_r[1]_i_2/O
                         net (fo=1, routed)           0.667     8.793    pdu/check_r[1]_i_2_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I4_O)        0.124     8.917 r  pdu/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.917    pdu/check_r[1]_i_1_n_0
    SLICE_X49Y99         FDCE                                         r  pdu/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.514    14.937    pdu/clk_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  pdu/check_r_reg[1]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X49Y99         FDCE (Setup_fdce_C_D)        0.031    15.112    pdu/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 pdu/cnt_ah_plr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.704ns (23.542%)  route 2.286ns (76.458%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.617     5.219    pdu/clk_IBUF_BUFG
    SLICE_X51Y102        FDCE                                         r  pdu/cnt_ah_plr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDCE (Prop_fdce_C_Q)         0.456     5.675 f  pdu/cnt_ah_plr_reg[0]/Q
                         net (fo=64, routed)          1.324     6.999    pdu/cnt_ah_plr_reg[0]_0
    SLICE_X51Y100        LUT5 (Prop_lut5_I2_O)        0.124     7.123 r  pdu/cnt_al_plr[1]_i_2/O
                         net (fo=1, routed)           0.582     7.705    pdu/cnt_al_plr[1]_i_2_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.829 r  pdu/cnt_al_plr[1]_i_1/O
                         net (fo=1, routed)           0.380     8.210    pdu/cnt_al_plr[1]_i_1_n_0
    SLICE_X49Y100        FDCE                                         r  pdu/cnt_al_plr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.498    14.920    pdu/clk_IBUF_BUFG
    SLICE_X49Y100        FDCE                                         r  pdu/cnt_al_plr_reg[1]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)       -0.067    15.077    pdu/cnt_al_plr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             6.876ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.580ns (20.002%)  route 2.320ns (79.998%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.619     5.221    pdu/clk_IBUF_BUFG
    SLICE_X45Y103        FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.456     5.677 f  pdu/step_r_reg/Q
                         net (fo=21, routed)          1.826     7.503    pdu/step_r
    SLICE_X52Y100        LUT5 (Prop_lut5_I3_O)        0.124     7.627 r  pdu/cnt_al_plr[0]_i_1/O
                         net (fo=1, routed)           0.494     8.121    pdu/cnt_al_plr[0]_i_1_n_0
    SLICE_X53Y100        FDCE                                         r  pdu/cnt_al_plr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.489    14.911    pdu/clk_IBUF_BUFG
    SLICE_X53Y100        FDCE                                         r  pdu/cnt_al_plr_reg[0]/C
                         clock pessimism              0.188    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X53Y100        FDCE (Setup_fdce_C_D)       -0.067    14.997    pdu/cnt_al_plr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                  6.876    

Slack (MET) :             6.955ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.580ns (21.630%)  route 2.101ns (78.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.620     5.222    pdu/clk_IBUF_BUFG
    SLICE_X45Y102        FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.172     6.850    pdu/in_r_reg[4]_0[1]
    SLICE_X51Y102        LUT6 (Prop_lut6_I4_O)        0.124     6.974 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=10, routed)          0.929     7.904    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X52Y100        FDCE                                         r  pdu/cnt_m_rf_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.489    14.911    pdu/clk_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  pdu/cnt_m_rf_reg[0]/C
                         clock pessimism              0.188    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X52Y100        FDCE (Setup_fdce_C_CE)      -0.205    14.859    pdu/cnt_m_rf_reg[0]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                  6.955    

Slack (MET) :             6.955ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.580ns (21.630%)  route 2.101ns (78.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.620     5.222    pdu/clk_IBUF_BUFG
    SLICE_X45Y102        FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.172     6.850    pdu/in_r_reg[4]_0[1]
    SLICE_X51Y102        LUT6 (Prop_lut6_I4_O)        0.124     6.974 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=10, routed)          0.929     7.904    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X52Y100        FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.489    14.911    pdu/clk_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__0/C
                         clock pessimism              0.188    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X52Y100        FDCE (Setup_fdce_C_CE)      -0.205    14.859    pdu/cnt_m_rf_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                  6.955    

Slack (MET) :             6.955ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.580ns (21.630%)  route 2.101ns (78.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.620     5.222    pdu/clk_IBUF_BUFG
    SLICE_X45Y102        FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.172     6.850    pdu/in_r_reg[4]_0[1]
    SLICE_X51Y102        LUT6 (Prop_lut6_I4_O)        0.124     6.974 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=10, routed)          0.929     7.904    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X52Y100        FDCE                                         r  pdu/cnt_m_rf_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.489    14.911    pdu/clk_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
                         clock pessimism              0.188    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X52Y100        FDCE (Setup_fdce_C_CE)      -0.205    14.859    pdu/cnt_m_rf_reg[3]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                  6.955    

Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 pdu/cnt_m_rf_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.580ns (20.921%)  route 2.192ns (79.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.616     5.218    pdu/clk_IBUF_BUFG
    SLICE_X51Y103        FDCE                                         r  pdu/cnt_m_rf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDCE (Prop_fdce_C_Q)         0.456     5.674 r  pdu/cnt_m_rf_reg[1]/Q
                         net (fo=7, routed)           1.562     7.237    pdu/cnt_m_rf_reg[1]
    SLICE_X52Y101        LUT6 (Prop_lut6_I4_O)        0.124     7.361 r  pdu/cnt_m_rf[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.630     7.991    pdu/cnt_m_rf[1]_rep__1_i_1_n_0
    SLICE_X52Y101        FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.489    14.911    pdu/clk_IBUF_BUFG
    SLICE_X52Y101        FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__1/C
                         clock pessimism              0.188    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X52Y101        FDCE (Setup_fdce_C_D)       -0.081    14.983    pdu/cnt_m_rf_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -7.991    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.704ns (25.371%)  route 2.071ns (74.629%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.619     5.221    pdu/clk_IBUF_BUFG
    SLICE_X49Y102        FDRE                                         r  pdu/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.456     5.677 r  pdu/in_r_reg[0]/Q
                         net (fo=14, routed)          1.155     6.833    pdu/in_r_reg[4]_0[0]
    SLICE_X52Y102        LUT5 (Prop_lut5_I2_O)        0.124     6.957 r  pdu/cnt_m_rf[2]_i_2/O
                         net (fo=1, routed)           0.280     7.236    pdu/cnt_m_rf[2]_i_2_n_0
    SLICE_X52Y102        LUT3 (Prop_lut3_I1_O)        0.124     7.360 r  pdu/cnt_m_rf[2]_i_1/O
                         net (fo=1, routed)           0.636     7.996    pdu/p_0_in[2]
    SLICE_X52Y102        FDCE                                         r  pdu/cnt_m_rf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.489    14.911    pdu/clk_IBUF_BUFG
    SLICE_X52Y102        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
                         clock pessimism              0.188    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X52Y102        FDCE (Setup_fdce_C_D)       -0.047    15.017    pdu/cnt_m_rf_reg[2]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                  7.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pdu/in_2r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.509%)  route 0.285ns (60.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.561     1.480    pdu/clk_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  pdu/in_2r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  pdu/in_2r_reg[0]/Q
                         net (fo=12, routed)          0.285     1.906    pdu/in_2r_reg_n_0_[0]
    SLICE_X52Y102        LUT6 (Prop_lut6_I2_O)        0.045     1.951 r  pdu/cnt_m_rf[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.951    pdu/cnt_m_rf[1]_rep__0_i_1_n_0
    SLICE_X52Y102        FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.828     1.994    pdu/clk_IBUF_BUFG
    SLICE_X52Y102        FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__0/C
                         clock pessimism             -0.250     1.743    
    SLICE_X52Y102        FDCE (Hold_fdce_C_D)         0.091     1.834    pdu/cnt_m_rf_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pdu/in_2r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.425%)  route 0.286ns (60.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.561     1.480    pdu/clk_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  pdu/in_2r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  pdu/in_2r_reg[0]/Q
                         net (fo=12, routed)          0.286     1.907    pdu/in_2r_reg_n_0_[0]
    SLICE_X52Y102        LUT6 (Prop_lut6_I2_O)        0.045     1.952 r  pdu/cnt_m_rf[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.952    pdu/cnt_m_rf[1]_rep_i_1_n_0
    SLICE_X52Y102        FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.828     1.994    pdu/clk_IBUF_BUFG
    SLICE_X52Y102        FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep/C
                         clock pessimism             -0.250     1.743    
    SLICE_X52Y102        FDCE (Hold_fdce_C_D)         0.092     1.835    pdu/cnt_m_rf_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pdu/run_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/clk_cpu_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.267%)  route 0.300ns (61.733%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.563     1.482    pdu/clk_IBUF_BUFG
    SLICE_X45Y101        FDRE                                         r  pdu/run_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  pdu/run_r_reg/Q
                         net (fo=4, routed)           0.300     1.923    pdu/run_r
    SLICE_X51Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.968 r  pdu/clk_cpu_r_i_1/O
                         net (fo=1, routed)           0.000     1.968    pdu/clk_cpu_r_i_1_n_0
    SLICE_X51Y99         FDCE                                         r  pdu/clk_cpu_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.836     2.001    pdu/clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  pdu/clk_cpu_r_reg/C
                         clock pessimism             -0.245     1.755    
    SLICE_X51Y99         FDCE (Hold_fdce_C_D)         0.091     1.846    pdu/clk_cpu_r_reg
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 pdu/step_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[0]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.362%)  route 0.340ns (64.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.561     1.480    pdu/clk_IBUF_BUFG
    SLICE_X49Y102        FDRE                                         r  pdu/step_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  pdu/step_2r_reg/Q
                         net (fo=20, routed)          0.340     1.961    pdu/step_2r
    SLICE_X52Y100        LUT3 (Prop_lut3_I0_O)        0.045     2.006 r  pdu/cnt_m_rf[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     2.006    pdu/cnt_m_rf[0]_rep__0_i_1_n_0
    SLICE_X52Y100        FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.828     1.994    pdu/clk_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__0/C
                         clock pessimism             -0.250     1.743    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.092     1.835    pdu/cnt_m_rf_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 pdu/cnt_m_rf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.624%)  route 0.367ns (66.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.559     1.478    pdu/clk_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  pdu/cnt_m_rf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  pdu/cnt_m_rf_reg[0]/Q
                         net (fo=220, routed)         0.367     1.987    pdu/Q[0]
    SLICE_X51Y103        LUT6 (Prop_lut6_I3_O)        0.045     2.032 r  pdu/cnt_m_rf[1]_i_1/O
                         net (fo=1, routed)           0.000     2.032    pdu/p_0_in[1]
    SLICE_X51Y103        FDCE                                         r  pdu/cnt_m_rf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.829     1.994    pdu/clk_IBUF_BUFG
    SLICE_X51Y103        FDCE                                         r  pdu/cnt_m_rf_reg[1]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X51Y103        FDCE (Hold_fdce_C_D)         0.092     1.835    pdu/cnt_m_rf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 pdu/cnt_m_rf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[0]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.563%)  route 0.368ns (66.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.559     1.478    pdu/clk_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  pdu/cnt_m_rf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDCE (Prop_fdce_C_Q)         0.141     1.619 f  pdu/cnt_m_rf_reg[0]/Q
                         net (fo=220, routed)         0.368     1.988    pdu/Q[0]
    SLICE_X51Y103        LUT3 (Prop_lut3_I1_O)        0.045     2.033 r  pdu/cnt_m_rf[0]_rep_i_1/O
                         net (fo=1, routed)           0.000     2.033    pdu/cnt_m_rf[0]_rep_i_1_n_0
    SLICE_X51Y103        FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.829     1.994    pdu/clk_IBUF_BUFG
    SLICE_X51Y103        FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep/C
                         clock pessimism             -0.250     1.743    
    SLICE_X51Y103        FDCE (Hold_fdce_C_D)         0.091     1.834    pdu/cnt_m_rf_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 pdu/cnt_al_plr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.294ns (51.754%)  route 0.274ns (48.247%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.559     1.478    pdu/clk_IBUF_BUFG
    SLICE_X53Y100        FDCE                                         r  pdu/cnt_al_plr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  pdu/cnt_al_plr_reg[0]/Q
                         net (fo=161, routed)         0.221     1.840    pdu/cnt_al_plr_reg[0]_0
    SLICE_X51Y100        LUT5 (Prop_lut5_I2_O)        0.046     1.886 r  pdu/cnt_al_plr[2]_i_2/O
                         net (fo=1, routed)           0.053     1.940    pdu/cnt_al_plr[2]_i_2_n_0
    SLICE_X51Y100        LUT6 (Prop_lut6_I0_O)        0.107     2.047 r  pdu/cnt_al_plr[2]_i_1/O
                         net (fo=1, routed)           0.000     2.047    pdu/cnt_al_plr[2]_i_1_n_0
    SLICE_X51Y100        FDCE                                         r  pdu/cnt_al_plr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.830     1.995    pdu/clk_IBUF_BUFG
    SLICE_X51Y100        FDCE                                         r  pdu/cnt_al_plr_reg[2]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.092     1.836    pdu/cnt_al_plr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/in_2r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.004%)  route 0.179ns (55.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.563     1.482    pdu/clk_IBUF_BUFG
    SLICE_X45Y102        FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           0.179     1.803    pdu/in_r_reg[4]_0[1]
    SLICE_X49Y102        FDRE                                         r  pdu/in_2r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.832     1.997    pdu/clk_IBUF_BUFG
    SLICE_X49Y102        FDRE                                         r  pdu/in_2r_reg[1]/C
                         clock pessimism             -0.479     1.517    
    SLICE_X49Y102        FDRE (Hold_fdre_C_D)         0.070     1.587    pdu/in_2r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/step_2r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.043%)  route 0.187ns (56.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.562     1.481    pdu/clk_IBUF_BUFG
    SLICE_X45Y103        FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  pdu/step_r_reg/Q
                         net (fo=21, routed)          0.187     1.809    pdu/step_r
    SLICE_X49Y102        FDRE                                         r  pdu/step_2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.832     1.997    pdu/clk_IBUF_BUFG
    SLICE_X49Y102        FDRE                                         r  pdu/step_2r_reg/C
                         clock pessimism             -0.479     1.517    
    SLICE_X49Y102        FDRE (Hold_fdre_C_D)         0.070     1.587    pdu/step_2r_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 pdu/in_2r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_ah_plr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.506%)  route 0.182ns (49.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.561     1.480    pdu/clk_IBUF_BUFG
    SLICE_X49Y102        FDRE                                         r  pdu/in_2r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  pdu/in_2r_reg[1]/Q
                         net (fo=3, routed)           0.182     1.804    pdu/in_2r_reg_n_0_[1]
    SLICE_X51Y102        LUT5 (Prop_lut5_I1_O)        0.045     1.849 r  pdu/cnt_ah_plr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.849    pdu/cnt_ah_plr[0]_i_1_n_0
    SLICE_X51Y102        FDCE                                         r  pdu/cnt_ah_plr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.830     1.995    pdu/clk_IBUF_BUFG
    SLICE_X51Y102        FDCE                                         r  pdu/cnt_ah_plr_reg[0]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X51Y102        FDCE (Hold_fdce_C_D)         0.092     1.607    pdu/cnt_ah_plr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y99    pdu/check_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y99    pdu/check_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y99    pdu/clk_cpu_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y102   pdu/cnt_ah_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y102   pdu/cnt_ah_plr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y100   pdu/cnt_al_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y100   pdu/cnt_al_plr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y100   pdu/cnt_al_plr_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y100   pdu/cnt_m_rf_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    pdu/check_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    pdu/check_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    pdu/check_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    pdu/check_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y99    pdu/clk_cpu_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y99    pdu/clk_cpu_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y102   pdu/cnt_ah_plr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y102   pdu/cnt_ah_plr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y102   pdu/cnt_ah_plr_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y102   pdu/cnt_ah_plr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    pdu/check_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    pdu/check_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    pdu/check_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y99    pdu/check_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y99    pdu/clk_cpu_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y99    pdu/clk_cpu_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y102   pdu/cnt_ah_plr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y102   pdu/cnt_ah_plr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y102   pdu/cnt_ah_plr_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y102   pdu/cnt_ah_plr_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6487 Endpoints
Min Delay          6487 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/IF_ID_instruction_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.112ns  (logic 7.629ns (25.337%)  route 22.483ns (74.663%))
  Logic Levels:           17  (CARRY4=3 FDCE=1 LUT3=1 LUT5=3 LUT6=5 MUXF7=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDCE                         0.000     0.000 r  cpu/IF_ID_instruction_reg[19]/C
    SLICE_X37Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/IF_ID_instruction_reg[19]/Q
                         net (fo=40, routed)          7.299     7.755    cpu/PC/Q[19]
    SLICE_X36Y108        LUT5 (Prop_lut5_I2_O)        0.124     7.879 r  cpu/PC/ID_EX_reg1[31]_i_3/O
                         net (fo=32, routed)          1.725     9.604    cpu/register_file/read_data110_in
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.728 r  cpu/register_file/ID_EX_reg1[5]_i_2/O
                         net (fo=2, routed)           1.466    11.194    cpu/register_file/reg_data1[5]
    SLICE_X45Y104        LUT3 (Prop_lut3_I2_O)        0.154    11.348 r  cpu/register_file/pc[7]_i_10/O
                         net (fo=6, routed)           1.864    13.212    cpu/register_file/branch_input1[5]
    SLICE_X45Y109        LUT6 (Prop_lut6_I3_O)        0.327    13.539 r  cpu/register_file/pc[31]_i_98/O
                         net (fo=1, routed)           0.000    13.539    cpu/register_file/pc[31]_i_98_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.089 r  cpu/register_file/pc_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.089    cpu/register_file/pc_reg[31]_i_65_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.203 r  cpu/register_file/pc_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.203    cpu/register_file/pc_reg[31]_i_37_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.431 r  cpu/register_file/pc_reg[31]_i_15/CO[2]
                         net (fo=1, routed)           0.950    15.381    cpu/register_file/pc_reg[31]_i_15_n_1
    SLICE_X47Y111        LUT6 (Prop_lut6_I4_O)        0.313    15.694 r  cpu/register_file/pc[31]_i_4/O
                         net (fo=35, routed)          1.966    17.660    cpu/register_file/pc[31]_i_4_n_0
    SLICE_X34Y103        LUT5 (Prop_lut5_I0_O)        0.124    17.784 r  cpu/register_file/IF_ID_instruction[31]_i_3/O
                         net (fo=106, routed)         2.096    19.880    cpu/register_file/ctrl[0]
    SLICE_X36Y110        LUT6 (Prop_lut6_I3_O)        0.124    20.004 r  cpu/register_file/seg_OBUF[3]_inst_i_98/O
                         net (fo=1, routed)           0.000    20.004    cpu/register_file/seg_OBUF[3]_inst_i_98_n_0
    SLICE_X36Y110        MUXF7 (Prop_muxf7_I1_O)      0.217    20.221 r  cpu/register_file/seg_OBUF[3]_inst_i_50/O
                         net (fo=1, routed)           1.153    21.374    cpu/register_file/seg_OBUF[3]_inst_i_50_n_0
    SLICE_X41Y117        LUT5 (Prop_lut5_I2_O)        0.299    21.673 r  cpu/register_file/seg_OBUF[3]_inst_i_23/O
                         net (fo=1, routed)           0.000    21.673    pdu/seg_OBUF[3]_inst_i_3_2
    SLICE_X41Y117        MUXF7 (Prop_muxf7_I1_O)      0.217    21.890 r  pdu/seg_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.515    22.405    pdu/seg_OBUF[3]_inst_i_9_n_0
    SLICE_X47Y112        LUT6 (Prop_lut6_I1_O)        0.299    22.704 r  pdu/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000    22.704    pdu/seg_OBUF[3]_inst_i_3_n_0
    SLICE_X47Y112        MUXF7 (Prop_muxf7_I1_O)      0.217    22.921 r  pdu/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.449    26.370    seg_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         3.742    30.112 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    30.112    seg[3]
    A15                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/IF_ID_instruction_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.653ns  (logic 6.975ns (23.522%)  route 22.678ns (76.478%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDCE                         0.000     0.000 r  cpu/IF_ID_instruction_reg[19]/C
    SLICE_X37Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/IF_ID_instruction_reg[19]/Q
                         net (fo=40, routed)          7.299     7.755    cpu/PC/Q[19]
    SLICE_X36Y108        LUT5 (Prop_lut5_I2_O)        0.124     7.879 r  cpu/PC/ID_EX_reg1[31]_i_3/O
                         net (fo=32, routed)          1.725     9.604    cpu/register_file/read_data110_in
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.728 r  cpu/register_file/ID_EX_reg1[5]_i_2/O
                         net (fo=2, routed)           1.466    11.194    cpu/register_file/reg_data1[5]
    SLICE_X45Y104        LUT3 (Prop_lut3_I2_O)        0.154    11.348 r  cpu/register_file/pc[7]_i_10/O
                         net (fo=6, routed)           1.864    13.212    cpu/register_file/branch_input1[5]
    SLICE_X45Y109        LUT6 (Prop_lut6_I3_O)        0.327    13.539 r  cpu/register_file/pc[31]_i_98/O
                         net (fo=1, routed)           0.000    13.539    cpu/register_file/pc[31]_i_98_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.089 r  cpu/register_file/pc_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.089    cpu/register_file/pc_reg[31]_i_65_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.203 r  cpu/register_file/pc_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.203    cpu/register_file/pc_reg[31]_i_37_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.431 r  cpu/register_file/pc_reg[31]_i_15/CO[2]
                         net (fo=1, routed)           0.950    15.381    cpu/register_file/pc_reg[31]_i_15_n_1
    SLICE_X47Y111        LUT6 (Prop_lut6_I4_O)        0.313    15.694 r  cpu/register_file/pc[31]_i_4/O
                         net (fo=35, routed)          2.427    18.121    cpu/register_file/pc[31]_i_4_n_0
    SLICE_X39Y103        LUT6 (Prop_lut6_I1_O)        0.124    18.245 r  cpu/register_file/seg_OBUF[0]_inst_i_106/O
                         net (fo=1, routed)           0.000    18.245    cpu/PC/seg_OBUF[0]_inst_i_25_0
    SLICE_X39Y103        MUXF7 (Prop_muxf7_I1_O)      0.217    18.462 r  cpu/PC/seg_OBUF[0]_inst_i_51/O
                         net (fo=1, routed)           1.100    19.562    cpu/PC/seg_OBUF[0]_inst_i_51_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I5_O)        0.299    19.861 r  cpu/PC/seg_OBUF[0]_inst_i_25/O
                         net (fo=1, routed)           0.637    20.497    pdu/seg_OBUF[0]_inst_i_4_2
    SLICE_X49Y103        LUT6 (Prop_lut6_I0_O)        0.124    20.621 r  pdu/seg_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.946    21.568    pdu/seg_OBUF[0]_inst_i_11_n_0
    SLICE_X47Y105        LUT6 (Prop_lut6_I3_O)        0.124    21.692 r  pdu/seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           1.141    22.832    pdu/seg_OBUF[0]_inst_i_4_n_0
    SLICE_X47Y114        LUT5 (Prop_lut5_I4_O)        0.124    22.956 r  pdu/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.124    26.080    seg_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.573    29.653 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    29.653    seg[0]
    A14                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/IF_ID_instruction_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.522ns  (logic 6.967ns (23.600%)  route 22.555ns (76.400%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDCE                         0.000     0.000 r  cpu/IF_ID_instruction_reg[19]/C
    SLICE_X37Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/IF_ID_instruction_reg[19]/Q
                         net (fo=40, routed)          7.299     7.755    cpu/PC/Q[19]
    SLICE_X36Y108        LUT5 (Prop_lut5_I2_O)        0.124     7.879 r  cpu/PC/ID_EX_reg1[31]_i_3/O
                         net (fo=32, routed)          1.725     9.604    cpu/register_file/read_data110_in
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.728 r  cpu/register_file/ID_EX_reg1[5]_i_2/O
                         net (fo=2, routed)           1.466    11.194    cpu/register_file/reg_data1[5]
    SLICE_X45Y104        LUT3 (Prop_lut3_I2_O)        0.154    11.348 r  cpu/register_file/pc[7]_i_10/O
                         net (fo=6, routed)           1.864    13.212    cpu/register_file/branch_input1[5]
    SLICE_X45Y109        LUT6 (Prop_lut6_I3_O)        0.327    13.539 r  cpu/register_file/pc[31]_i_98/O
                         net (fo=1, routed)           0.000    13.539    cpu/register_file/pc[31]_i_98_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.089 r  cpu/register_file/pc_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.089    cpu/register_file/pc_reg[31]_i_65_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.203 r  cpu/register_file/pc_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.203    cpu/register_file/pc_reg[31]_i_37_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.431 r  cpu/register_file/pc_reg[31]_i_15/CO[2]
                         net (fo=1, routed)           0.950    15.381    cpu/register_file/pc_reg[31]_i_15_n_1
    SLICE_X47Y111        LUT6 (Prop_lut6_I4_O)        0.313    15.694 r  cpu/register_file/pc[31]_i_4/O
                         net (fo=35, routed)          2.087    17.781    cpu/register_file/pc[31]_i_4_n_0
    SLICE_X38Y104        LUT6 (Prop_lut6_I1_O)        0.124    17.905 r  cpu/register_file/pc[1]_i_1/O
                         net (fo=2, routed)           0.664    18.569    cpu/register_file/IF_ID_pc_reg[30][1]
    SLICE_X37Y103        LUT6 (Prop_lut6_I0_O)        0.124    18.693 r  cpu/register_file/seg_OBUF[1]_inst_i_40/O
                         net (fo=1, routed)           0.845    19.539    cpu/register_file/seg_OBUF[1]_inst_i_40_n_0
    SLICE_X43Y100        LUT6 (Prop_lut6_I5_O)        0.124    19.663 r  cpu/register_file/seg_OBUF[1]_inst_i_18/O
                         net (fo=1, routed)           1.001    20.664    pdu/seg_OBUF[1]_inst_i_2_0
    SLICE_X45Y100        LUT6 (Prop_lut6_I0_O)        0.124    20.788 r  pdu/seg_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           1.381    22.169    pdu/seg_OBUF[1]_inst_i_7_n_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I5_O)        0.124    22.293 r  pdu/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000    22.293    pdu/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X45Y113        MUXF7 (Prop_muxf7_I0_O)      0.212    22.505 r  pdu/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.272    25.777    seg_OBUF[1]
    A13                  OBUF (Prop_obuf_I_O)         3.745    29.522 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    29.522    seg[1]
    A13                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/IF_ID_instruction_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.445ns  (logic 7.620ns (25.879%)  route 21.825ns (74.121%))
  Logic Levels:           17  (CARRY4=3 FDCE=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDCE                         0.000     0.000 r  cpu/IF_ID_instruction_reg[19]/C
    SLICE_X37Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/IF_ID_instruction_reg[19]/Q
                         net (fo=40, routed)          7.299     7.755    cpu/PC/Q[19]
    SLICE_X36Y108        LUT5 (Prop_lut5_I2_O)        0.124     7.879 r  cpu/PC/ID_EX_reg1[31]_i_3/O
                         net (fo=32, routed)          1.725     9.604    cpu/register_file/read_data110_in
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.728 r  cpu/register_file/ID_EX_reg1[5]_i_2/O
                         net (fo=2, routed)           1.466    11.194    cpu/register_file/reg_data1[5]
    SLICE_X45Y104        LUT3 (Prop_lut3_I2_O)        0.154    11.348 r  cpu/register_file/pc[7]_i_10/O
                         net (fo=6, routed)           1.864    13.212    cpu/register_file/branch_input1[5]
    SLICE_X45Y109        LUT6 (Prop_lut6_I3_O)        0.327    13.539 r  cpu/register_file/pc[31]_i_98/O
                         net (fo=1, routed)           0.000    13.539    cpu/register_file/pc[31]_i_98_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.089 r  cpu/register_file/pc_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.089    cpu/register_file/pc_reg[31]_i_65_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.203 r  cpu/register_file/pc_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.203    cpu/register_file/pc_reg[31]_i_37_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.431 r  cpu/register_file/pc_reg[31]_i_15/CO[2]
                         net (fo=1, routed)           0.950    15.381    cpu/register_file/pc_reg[31]_i_15_n_1
    SLICE_X47Y111        LUT6 (Prop_lut6_I4_O)        0.313    15.694 r  cpu/register_file/pc[31]_i_4/O
                         net (fo=35, routed)          2.196    17.889    cpu/register_file/pc[31]_i_4_n_0
    SLICE_X38Y104        LUT6 (Prop_lut6_I1_O)        0.124    18.013 r  cpu/register_file/pc[6]_i_1/O
                         net (fo=2, routed)           0.476    18.489    cpu/register_file/IF_ID_pc_reg[30][6]
    SLICE_X35Y104        LUT6 (Prop_lut6_I0_O)        0.124    18.613 r  cpu/register_file/seg_OBUF[2]_inst_i_74/O
                         net (fo=1, routed)           0.000    18.613    cpu/register_file/seg_OBUF[2]_inst_i_74_n_0
    SLICE_X35Y104        MUXF7 (Prop_muxf7_I0_O)      0.212    18.825 r  cpu/register_file/seg_OBUF[2]_inst_i_36/O
                         net (fo=1, routed)           1.113    19.938    cpu/register_file/seg_OBUF[2]_inst_i_36_n_0
    SLICE_X41Y102        LUT5 (Prop_lut5_I2_O)        0.299    20.237 r  cpu/register_file/seg_OBUF[2]_inst_i_17/O
                         net (fo=1, routed)           0.000    20.237    pdu/seg_OBUF[2]_inst_i_2_1
    SLICE_X41Y102        MUXF7 (Prop_muxf7_I1_O)      0.217    20.454 r  pdu/seg_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           1.291    21.745    pdu/seg_OBUF[2]_inst_i_6_n_0
    SLICE_X47Y111        LUT6 (Prop_lut6_I3_O)        0.299    22.044 r  pdu/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000    22.044    pdu/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X47Y111        MUXF7 (Prop_muxf7_I0_O)      0.212    22.256 r  pdu/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.446    25.702    seg_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.743    29.445 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    29.445    seg[2]
    A16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/IF_ID_instruction_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/IF_ID_instruction_reg[19]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.012ns  (logic 2.667ns (11.107%)  route 21.345ns (88.893%))
  Logic Levels:           11  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDCE                         0.000     0.000 r  cpu/IF_ID_instruction_reg[19]/C
    SLICE_X37Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/IF_ID_instruction_reg[19]/Q
                         net (fo=40, routed)          7.299     7.755    cpu/PC/Q[19]
    SLICE_X36Y108        LUT5 (Prop_lut5_I2_O)        0.124     7.879 r  cpu/PC/ID_EX_reg1[31]_i_3/O
                         net (fo=32, routed)          1.725     9.604    cpu/register_file/read_data110_in
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.728 r  cpu/register_file/ID_EX_reg1[5]_i_2/O
                         net (fo=2, routed)           1.466    11.194    cpu/register_file/reg_data1[5]
    SLICE_X45Y104        LUT3 (Prop_lut3_I2_O)        0.154    11.348 r  cpu/register_file/pc[7]_i_10/O
                         net (fo=6, routed)           1.864    13.212    cpu/register_file/branch_input1[5]
    SLICE_X45Y109        LUT6 (Prop_lut6_I3_O)        0.327    13.539 r  cpu/register_file/pc[31]_i_98/O
                         net (fo=1, routed)           0.000    13.539    cpu/register_file/pc[31]_i_98_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.089 r  cpu/register_file/pc_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.089    cpu/register_file/pc_reg[31]_i_65_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.203 r  cpu/register_file/pc_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.203    cpu/register_file/pc_reg[31]_i_37_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.431 r  cpu/register_file/pc_reg[31]_i_15/CO[2]
                         net (fo=1, routed)           0.950    15.381    cpu/register_file/pc_reg[31]_i_15_n_1
    SLICE_X47Y111        LUT6 (Prop_lut6_I4_O)        0.313    15.694 r  cpu/register_file/pc[31]_i_4/O
                         net (fo=35, routed)          1.966    17.660    cpu/register_file/pc[31]_i_4_n_0
    SLICE_X34Y103        LUT5 (Prop_lut5_I0_O)        0.124    17.784 r  cpu/register_file/IF_ID_instruction[31]_i_3/O
                         net (fo=106, routed)         1.707    19.491    cpu/register_file/ctrl[0]
    SLICE_X34Y98         LUT2 (Prop_lut2_I0_O)        0.153    19.644 r  cpu/register_file/IF_ID_instruction[31]_i_1/O
                         net (fo=103, routed)         4.368    24.012    cpu/register_file_n_104
    SLICE_X37Y101        FDCE                                         r  cpu/IF_ID_instruction_reg[19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/IF_ID_instruction_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/IF_ID_instruction_reg[20]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.012ns  (logic 2.667ns (11.107%)  route 21.345ns (88.893%))
  Logic Levels:           11  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDCE                         0.000     0.000 r  cpu/IF_ID_instruction_reg[19]/C
    SLICE_X37Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/IF_ID_instruction_reg[19]/Q
                         net (fo=40, routed)          7.299     7.755    cpu/PC/Q[19]
    SLICE_X36Y108        LUT5 (Prop_lut5_I2_O)        0.124     7.879 r  cpu/PC/ID_EX_reg1[31]_i_3/O
                         net (fo=32, routed)          1.725     9.604    cpu/register_file/read_data110_in
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.728 r  cpu/register_file/ID_EX_reg1[5]_i_2/O
                         net (fo=2, routed)           1.466    11.194    cpu/register_file/reg_data1[5]
    SLICE_X45Y104        LUT3 (Prop_lut3_I2_O)        0.154    11.348 r  cpu/register_file/pc[7]_i_10/O
                         net (fo=6, routed)           1.864    13.212    cpu/register_file/branch_input1[5]
    SLICE_X45Y109        LUT6 (Prop_lut6_I3_O)        0.327    13.539 r  cpu/register_file/pc[31]_i_98/O
                         net (fo=1, routed)           0.000    13.539    cpu/register_file/pc[31]_i_98_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.089 r  cpu/register_file/pc_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.089    cpu/register_file/pc_reg[31]_i_65_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.203 r  cpu/register_file/pc_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.203    cpu/register_file/pc_reg[31]_i_37_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.431 r  cpu/register_file/pc_reg[31]_i_15/CO[2]
                         net (fo=1, routed)           0.950    15.381    cpu/register_file/pc_reg[31]_i_15_n_1
    SLICE_X47Y111        LUT6 (Prop_lut6_I4_O)        0.313    15.694 r  cpu/register_file/pc[31]_i_4/O
                         net (fo=35, routed)          1.966    17.660    cpu/register_file/pc[31]_i_4_n_0
    SLICE_X34Y103        LUT5 (Prop_lut5_I0_O)        0.124    17.784 r  cpu/register_file/IF_ID_instruction[31]_i_3/O
                         net (fo=106, routed)         1.707    19.491    cpu/register_file/ctrl[0]
    SLICE_X34Y98         LUT2 (Prop_lut2_I0_O)        0.153    19.644 r  cpu/register_file/IF_ID_instruction[31]_i_1/O
                         net (fo=103, routed)         4.368    24.012    cpu/register_file_n_104
    SLICE_X37Y101        FDCE                                         r  cpu/IF_ID_instruction_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/IF_ID_instruction_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/IF_ID_pc_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.012ns  (logic 2.667ns (11.107%)  route 21.345ns (88.893%))
  Logic Levels:           11  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDCE                         0.000     0.000 r  cpu/IF_ID_instruction_reg[19]/C
    SLICE_X37Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/IF_ID_instruction_reg[19]/Q
                         net (fo=40, routed)          7.299     7.755    cpu/PC/Q[19]
    SLICE_X36Y108        LUT5 (Prop_lut5_I2_O)        0.124     7.879 r  cpu/PC/ID_EX_reg1[31]_i_3/O
                         net (fo=32, routed)          1.725     9.604    cpu/register_file/read_data110_in
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.728 r  cpu/register_file/ID_EX_reg1[5]_i_2/O
                         net (fo=2, routed)           1.466    11.194    cpu/register_file/reg_data1[5]
    SLICE_X45Y104        LUT3 (Prop_lut3_I2_O)        0.154    11.348 r  cpu/register_file/pc[7]_i_10/O
                         net (fo=6, routed)           1.864    13.212    cpu/register_file/branch_input1[5]
    SLICE_X45Y109        LUT6 (Prop_lut6_I3_O)        0.327    13.539 r  cpu/register_file/pc[31]_i_98/O
                         net (fo=1, routed)           0.000    13.539    cpu/register_file/pc[31]_i_98_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.089 r  cpu/register_file/pc_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.089    cpu/register_file/pc_reg[31]_i_65_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.203 r  cpu/register_file/pc_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.203    cpu/register_file/pc_reg[31]_i_37_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.431 r  cpu/register_file/pc_reg[31]_i_15/CO[2]
                         net (fo=1, routed)           0.950    15.381    cpu/register_file/pc_reg[31]_i_15_n_1
    SLICE_X47Y111        LUT6 (Prop_lut6_I4_O)        0.313    15.694 r  cpu/register_file/pc[31]_i_4/O
                         net (fo=35, routed)          1.966    17.660    cpu/register_file/pc[31]_i_4_n_0
    SLICE_X34Y103        LUT5 (Prop_lut5_I0_O)        0.124    17.784 r  cpu/register_file/IF_ID_instruction[31]_i_3/O
                         net (fo=106, routed)         1.707    19.491    cpu/register_file/ctrl[0]
    SLICE_X34Y98         LUT2 (Prop_lut2_I0_O)        0.153    19.644 r  cpu/register_file/IF_ID_instruction[31]_i_1/O
                         net (fo=103, routed)         4.368    24.012    cpu/register_file_n_104
    SLICE_X37Y101        FDCE                                         r  cpu/IF_ID_pc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/IF_ID_instruction_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/IF_ID_pc_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.012ns  (logic 2.667ns (11.107%)  route 21.345ns (88.893%))
  Logic Levels:           11  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDCE                         0.000     0.000 r  cpu/IF_ID_instruction_reg[19]/C
    SLICE_X37Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/IF_ID_instruction_reg[19]/Q
                         net (fo=40, routed)          7.299     7.755    cpu/PC/Q[19]
    SLICE_X36Y108        LUT5 (Prop_lut5_I2_O)        0.124     7.879 r  cpu/PC/ID_EX_reg1[31]_i_3/O
                         net (fo=32, routed)          1.725     9.604    cpu/register_file/read_data110_in
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.728 r  cpu/register_file/ID_EX_reg1[5]_i_2/O
                         net (fo=2, routed)           1.466    11.194    cpu/register_file/reg_data1[5]
    SLICE_X45Y104        LUT3 (Prop_lut3_I2_O)        0.154    11.348 r  cpu/register_file/pc[7]_i_10/O
                         net (fo=6, routed)           1.864    13.212    cpu/register_file/branch_input1[5]
    SLICE_X45Y109        LUT6 (Prop_lut6_I3_O)        0.327    13.539 r  cpu/register_file/pc[31]_i_98/O
                         net (fo=1, routed)           0.000    13.539    cpu/register_file/pc[31]_i_98_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.089 r  cpu/register_file/pc_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.089    cpu/register_file/pc_reg[31]_i_65_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.203 r  cpu/register_file/pc_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.203    cpu/register_file/pc_reg[31]_i_37_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.431 r  cpu/register_file/pc_reg[31]_i_15/CO[2]
                         net (fo=1, routed)           0.950    15.381    cpu/register_file/pc_reg[31]_i_15_n_1
    SLICE_X47Y111        LUT6 (Prop_lut6_I4_O)        0.313    15.694 r  cpu/register_file/pc[31]_i_4/O
                         net (fo=35, routed)          1.966    17.660    cpu/register_file/pc[31]_i_4_n_0
    SLICE_X34Y103        LUT5 (Prop_lut5_I0_O)        0.124    17.784 r  cpu/register_file/IF_ID_instruction[31]_i_3/O
                         net (fo=106, routed)         1.707    19.491    cpu/register_file/ctrl[0]
    SLICE_X34Y98         LUT2 (Prop_lut2_I0_O)        0.153    19.644 r  cpu/register_file/IF_ID_instruction[31]_i_1/O
                         net (fo=103, routed)         4.368    24.012    cpu/register_file_n_104
    SLICE_X37Y101        FDCE                                         r  cpu/IF_ID_pc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/IF_ID_instruction_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/IF_ID_pc_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.871ns  (logic 2.667ns (11.173%)  route 21.204ns (88.827%))
  Logic Levels:           11  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDCE                         0.000     0.000 r  cpu/IF_ID_instruction_reg[19]/C
    SLICE_X37Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/IF_ID_instruction_reg[19]/Q
                         net (fo=40, routed)          7.299     7.755    cpu/PC/Q[19]
    SLICE_X36Y108        LUT5 (Prop_lut5_I2_O)        0.124     7.879 r  cpu/PC/ID_EX_reg1[31]_i_3/O
                         net (fo=32, routed)          1.725     9.604    cpu/register_file/read_data110_in
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.728 r  cpu/register_file/ID_EX_reg1[5]_i_2/O
                         net (fo=2, routed)           1.466    11.194    cpu/register_file/reg_data1[5]
    SLICE_X45Y104        LUT3 (Prop_lut3_I2_O)        0.154    11.348 r  cpu/register_file/pc[7]_i_10/O
                         net (fo=6, routed)           1.864    13.212    cpu/register_file/branch_input1[5]
    SLICE_X45Y109        LUT6 (Prop_lut6_I3_O)        0.327    13.539 r  cpu/register_file/pc[31]_i_98/O
                         net (fo=1, routed)           0.000    13.539    cpu/register_file/pc[31]_i_98_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.089 r  cpu/register_file/pc_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.089    cpu/register_file/pc_reg[31]_i_65_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.203 r  cpu/register_file/pc_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.203    cpu/register_file/pc_reg[31]_i_37_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.431 r  cpu/register_file/pc_reg[31]_i_15/CO[2]
                         net (fo=1, routed)           0.950    15.381    cpu/register_file/pc_reg[31]_i_15_n_1
    SLICE_X47Y111        LUT6 (Prop_lut6_I4_O)        0.313    15.694 r  cpu/register_file/pc[31]_i_4/O
                         net (fo=35, routed)          1.966    17.660    cpu/register_file/pc[31]_i_4_n_0
    SLICE_X34Y103        LUT5 (Prop_lut5_I0_O)        0.124    17.784 r  cpu/register_file/IF_ID_instruction[31]_i_3/O
                         net (fo=106, routed)         1.707    19.491    cpu/register_file/ctrl[0]
    SLICE_X34Y98         LUT2 (Prop_lut2_I0_O)        0.153    19.644 r  cpu/register_file/IF_ID_instruction[31]_i_1/O
                         net (fo=103, routed)         4.227    23.871    cpu/register_file_n_104
    SLICE_X39Y104        FDCE                                         r  cpu/IF_ID_pc_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/IF_ID_instruction_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/IF_ID_pc_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.869ns  (logic 2.667ns (11.174%)  route 21.202ns (88.826%))
  Logic Levels:           11  (CARRY4=3 FDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDCE                         0.000     0.000 r  cpu/IF_ID_instruction_reg[19]/C
    SLICE_X37Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  cpu/IF_ID_instruction_reg[19]/Q
                         net (fo=40, routed)          7.299     7.755    cpu/PC/Q[19]
    SLICE_X36Y108        LUT5 (Prop_lut5_I2_O)        0.124     7.879 r  cpu/PC/ID_EX_reg1[31]_i_3/O
                         net (fo=32, routed)          1.725     9.604    cpu/register_file/read_data110_in
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.728 r  cpu/register_file/ID_EX_reg1[5]_i_2/O
                         net (fo=2, routed)           1.466    11.194    cpu/register_file/reg_data1[5]
    SLICE_X45Y104        LUT3 (Prop_lut3_I2_O)        0.154    11.348 r  cpu/register_file/pc[7]_i_10/O
                         net (fo=6, routed)           1.864    13.212    cpu/register_file/branch_input1[5]
    SLICE_X45Y109        LUT6 (Prop_lut6_I3_O)        0.327    13.539 r  cpu/register_file/pc[31]_i_98/O
                         net (fo=1, routed)           0.000    13.539    cpu/register_file/pc[31]_i_98_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.089 r  cpu/register_file/pc_reg[31]_i_65/CO[3]
                         net (fo=1, routed)           0.000    14.089    cpu/register_file/pc_reg[31]_i_65_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.203 r  cpu/register_file/pc_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.203    cpu/register_file/pc_reg[31]_i_37_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.431 r  cpu/register_file/pc_reg[31]_i_15/CO[2]
                         net (fo=1, routed)           0.950    15.381    cpu/register_file/pc_reg[31]_i_15_n_1
    SLICE_X47Y111        LUT6 (Prop_lut6_I4_O)        0.313    15.694 r  cpu/register_file/pc[31]_i_4/O
                         net (fo=35, routed)          1.966    17.660    cpu/register_file/pc[31]_i_4_n_0
    SLICE_X34Y103        LUT5 (Prop_lut5_I0_O)        0.124    17.784 r  cpu/register_file/IF_ID_instruction[31]_i_3/O
                         net (fo=106, routed)         1.707    19.491    cpu/register_file/ctrl[0]
    SLICE_X34Y98         LUT2 (Prop_lut2_I0_O)        0.153    19.644 r  cpu/register_file/IF_ID_instruction[31]_i_1/O
                         net (fo=103, routed)         4.225    23.869    cpu/register_file_n_104
    SLICE_X37Y103        FDCE                                         r  cpu/IF_ID_pc_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ID_EX_reg_w_addr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/EX_MEM_reg_w_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.128ns (58.523%)  route 0.091ns (41.477%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDCE                         0.000     0.000 r  cpu/ID_EX_reg_w_addr_reg[4]/C
    SLICE_X40Y100        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ID_EX_reg_w_addr_reg[4]/Q
                         net (fo=6, routed)           0.091     0.219    cpu/rd[4]
    SLICE_X41Y100        FDCE                                         r  cpu/EX_MEM_reg_w_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ID_EX_pc_plus4_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/EX_MEM_pc_plus4_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y106        FDCE                         0.000     0.000 r  cpu/ID_EX_pc_plus4_reg[13]/C
    SLICE_X32Y106        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ID_EX_pc_plus4_reg[13]/Q
                         net (fo=1, routed)           0.119     0.247    cpu/ID_EX_pc_plus4[13]
    SLICE_X32Y106        FDCE                                         r  cpu/EX_MEM_pc_plus4_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ID_EX_pc_plus4_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/EX_MEM_pc_plus4_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDCE                         0.000     0.000 r  cpu/ID_EX_pc_plus4_reg[17]/C
    SLICE_X52Y112        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ID_EX_pc_plus4_reg[17]/Q
                         net (fo=1, routed)           0.119     0.247    cpu/ID_EX_pc_plus4[17]
    SLICE_X52Y112        FDCE                                         r  cpu/EX_MEM_pc_plus4_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ID_EX_pc_plus4_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/EX_MEM_pc_plus4_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y114        FDCE                         0.000     0.000 r  cpu/ID_EX_pc_plus4_reg[25]/C
    SLICE_X43Y114        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ID_EX_pc_plus4_reg[25]/Q
                         net (fo=1, routed)           0.119     0.247    cpu/ID_EX_pc_plus4[25]
    SLICE_X43Y114        FDCE                                         r  cpu/EX_MEM_pc_plus4_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ID_EX_pc_plus4_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/EX_MEM_pc_plus4_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDCE                         0.000     0.000 r  cpu/ID_EX_pc_plus4_reg[31]/C
    SLICE_X36Y116        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ID_EX_pc_plus4_reg[31]/Q
                         net (fo=1, routed)           0.119     0.247    cpu/ID_EX_pc_plus4[31]
    SLICE_X36Y116        FDCE                                         r  cpu/EX_MEM_pc_plus4_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ID_EX_pc_plus4_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/EX_MEM_pc_plus4_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.426%)  route 0.121ns (48.574%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE                         0.000     0.000 r  cpu/ID_EX_pc_plus4_reg[7]/C
    SLICE_X36Y99         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ID_EX_pc_plus4_reg[7]/Q
                         net (fo=1, routed)           0.121     0.249    cpu/ID_EX_pc_plus4[7]
    SLICE_X36Y99         FDCE                                         r  cpu/EX_MEM_pc_plus4_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ID_EX_pc_plus4_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/EX_MEM_pc_plus4_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDCE                         0.000     0.000 r  cpu/ID_EX_pc_plus4_reg[29]/C
    SLICE_X36Y114        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ID_EX_pc_plus4_reg[29]/Q
                         net (fo=1, routed)           0.124     0.252    cpu/ID_EX_pc_plus4[29]
    SLICE_X37Y114        FDCE                                         r  cpu/EX_MEM_pc_plus4_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ID_EX_pc_plus4_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/EX_MEM_pc_plus4_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.360%)  route 0.126ns (49.640%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDCE                         0.000     0.000 r  cpu/ID_EX_pc_plus4_reg[11]/C
    SLICE_X44Y105        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cpu/ID_EX_pc_plus4_reg[11]/Q
                         net (fo=1, routed)           0.126     0.254    cpu/ID_EX_pc_plus4[11]
    SLICE_X44Y105        FDCE                                         r  cpu/EX_MEM_pc_plus4_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ID_EX_pc_plus4_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/EX_MEM_pc_plus4_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDCE                         0.000     0.000 r  cpu/ID_EX_pc_plus4_reg[14]/C
    SLICE_X51Y107        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ID_EX_pc_plus4_reg[14]/Q
                         net (fo=1, routed)           0.116     0.257    cpu/ID_EX_pc_plus4[14]
    SLICE_X51Y107        FDCE                                         r  cpu/EX_MEM_pc_plus4_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ID_EX_pc_plus4_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/EX_MEM_pc_plus4_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y108        FDCE                         0.000     0.000 r  cpu/ID_EX_pc_plus4_reg[18]/C
    SLICE_X51Y108        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ID_EX_pc_plus4_reg[18]/Q
                         net (fo=1, routed)           0.116     0.257    cpu/ID_EX_pc_plus4[18]
    SLICE_X51Y108        FDCE                                         r  cpu/EX_MEM_pc_plus4_reg[18]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.856ns  (logic 5.829ns (30.914%)  route 13.027ns (69.086%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=1 MUXF7=3 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.610     5.212    pdu/clk_IBUF_BUFG
    SLICE_X52Y102        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.419     5.631 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         7.187    12.818    cpu/data_io_memory/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/DPRA2
    SLICE_X54Y110        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.299    13.117 r  cpu/data_io_memory/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/DP.HIGH/O
                         net (fo=1, routed)           0.000    13.117    cpu/data_io_memory/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/DPO1
    SLICE_X54Y110        MUXF7 (Prop_muxf7_I1_O)      0.214    13.331 r  cpu/data_io_memory/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.DP/O
                         net (fo=1, routed)           0.964    14.295    cpu/data_io_memory/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_0
    SLICE_X51Y111        LUT3 (Prop_lut3_I0_O)        0.297    14.592 r  cpu/data_io_memory/data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[18]_INST_0/O
                         net (fo=1, routed)           0.734    15.326    cpu/register_file/m_data[10]
    SLICE_X53Y111        LUT5 (Prop_lut5_I4_O)        0.124    15.450 r  cpu/register_file/seg_OBUF[2]_inst_i_27/O
                         net (fo=1, routed)           0.000    15.450    pdu/seg_OBUF[2]_inst_i_3_0
    SLICE_X53Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    15.667 r  pdu/seg_OBUF[2]_inst_i_11/O
                         net (fo=1, routed)           0.695    16.362    pdu/seg_OBUF[2]_inst_i_11_n_0
    SLICE_X47Y111        LUT6 (Prop_lut6_I5_O)        0.299    16.661 r  pdu/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000    16.661    pdu/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X47Y111        MUXF7 (Prop_muxf7_I1_O)      0.217    16.878 r  pdu/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.446    20.325    seg_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.743    24.068 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.068    seg[2]
    A16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.512ns  (logic 5.766ns (31.147%)  route 12.746ns (68.853%))
  Logic Levels:           7  (LUT6=3 MUXF7=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.610     5.212    pdu/clk_IBUF_BUFG
    SLICE_X52Y102        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.419     5.631 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         6.457    12.088    cpu/register_file/m_rf_addr[2]
    SLICE_X63Y119        MUXF7 (Prop_muxf7_S_O)       0.451    12.539 r  cpu/register_file/seg_OBUF[1]_inst_i_98/O
                         net (fo=1, routed)           0.645    13.183    cpu/register_file/seg_OBUF[1]_inst_i_98_n_0
    SLICE_X62Y119        LUT6 (Prop_lut6_I3_O)        0.299    13.482 r  cpu/register_file/seg_OBUF[1]_inst_i_49/O
                         net (fo=1, routed)           1.253    14.735    pdu/seg_OBUF[1]_inst_i_10_0
    SLICE_X51Y115        LUT6 (Prop_lut6_I1_O)        0.124    14.859 r  pdu/seg_OBUF[1]_inst_i_24/O
                         net (fo=1, routed)           0.000    14.859    pdu/seg_OBUF[1]_inst_i_24_n_0
    SLICE_X51Y115        MUXF7 (Prop_muxf7_I0_O)      0.212    15.071 r  pdu/seg_OBUF[1]_inst_i_10/O
                         net (fo=1, routed)           1.121    16.192    pdu/seg_OBUF[1]_inst_i_10_n_0
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.299    16.491 r  pdu/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000    16.491    pdu/seg_OBUF[1]_inst_i_3_n_0
    SLICE_X45Y113        MUXF7 (Prop_muxf7_I1_O)      0.217    16.708 r  pdu/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.272    19.980    seg_OBUF[1]
    A13                  OBUF (Prop_obuf_I_O)         3.745    23.725 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.725    seg[1]
    A13                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.358ns  (logic 5.777ns (31.471%)  route 12.580ns (68.529%))
  Logic Levels:           7  (LUT6=3 MUXF7=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.610     5.212    pdu/clk_IBUF_BUFG
    SLICE_X52Y102        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.419     5.631 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         5.865    11.497    cpu/register_file/m_rf_addr[2]
    SLICE_X42Y124        MUXF7 (Prop_muxf7_S_O)       0.467    11.964 r  cpu/register_file/seg_OBUF[3]_inst_i_87/O
                         net (fo=1, routed)           1.146    13.110    cpu/register_file/seg_OBUF[3]_inst_i_87_n_0
    SLICE_X43Y120        LUT6 (Prop_lut6_I3_O)        0.297    13.407 r  cpu/register_file/seg_OBUF[3]_inst_i_45/O
                         net (fo=1, routed)           0.984    14.391    pdu/seg_OBUF[3]_inst_i_8_1
    SLICE_X41Y115        LUT6 (Prop_lut6_I1_O)        0.124    14.515 r  pdu/seg_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.000    14.515    pdu/seg_OBUF[3]_inst_i_20_n_0
    SLICE_X41Y115        MUXF7 (Prop_muxf7_I0_O)      0.212    14.727 r  pdu/seg_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           1.136    15.863    pdu/seg_OBUF[3]_inst_i_8_n_0
    SLICE_X47Y112        LUT6 (Prop_lut6_I0_O)        0.299    16.162 r  pdu/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000    16.162    pdu/seg_OBUF[3]_inst_i_3_n_0
    SLICE_X47Y112        MUXF7 (Prop_muxf7_I1_O)      0.217    16.379 r  pdu/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.449    19.828    seg_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         3.742    23.570 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.570    seg[3]
    A15                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.229ns  (logic 4.911ns (26.941%)  route 13.318ns (73.059%))
  Logic Levels:           7  (LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.610     5.212    pdu/clk_IBUF_BUFG
    SLICE_X52Y102        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.419     5.631 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         5.373    11.004    pdu/Q[1]
    SLICE_X52Y98         LUT6 (Prop_lut6_I3_O)        0.299    11.303 r  pdu/seg_OBUF[3]_inst_i_61/O
                         net (fo=1, routed)           0.433    11.736    pdu/seg_OBUF[3]_inst_i_61_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I2_O)        0.124    11.860 r  pdu/seg_OBUF[3]_inst_i_30/O
                         net (fo=32, routed)          1.676    13.536    pdu/cpu/register_file/debug_register_data1
    SLICE_X52Y101        LUT6 (Prop_lut6_I4_O)        0.124    13.660 r  pdu/seg_OBUF[0]_inst_i_28/O
                         net (fo=1, routed)           0.583    14.243    pdu/rf_data[0]
    SLICE_X47Y101        LUT6 (Prop_lut6_I3_O)        0.124    14.367 r  pdu/seg_OBUF[0]_inst_i_12/O
                         net (fo=1, routed)           0.989    15.355    pdu/seg_OBUF[0]_inst_i_12_n_0
    SLICE_X47Y105        LUT6 (Prop_lut6_I5_O)        0.124    15.479 r  pdu/seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           1.141    16.620    pdu/seg_OBUF[0]_inst_i_4_n_0
    SLICE_X47Y114        LUT5 (Prop_lut5_I4_O)        0.124    16.744 r  pdu/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.124    19.868    seg_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.573    23.441 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.441    seg[0]
    A14                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.589ns  (logic 4.266ns (33.887%)  route 8.323ns (66.113%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.610     5.212    pdu/clk_IBUF_BUFG
    SLICE_X52Y102        FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.419     5.631 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         5.450    11.081    pdu/Q[1]
    SLICE_X48Y101        LUT5 (Prop_lut5_I2_O)        0.299    11.380 r  pdu/out0_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.873    14.253    out0_OBUF[2]
    E18                  OBUF (Prop_obuf_I_O)         3.548    17.801 r  out0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.801    out0[2]
    E18                                                               r  out0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.616ns  (logic 4.236ns (39.904%)  route 6.380ns (60.096%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.610     5.212    pdu/clk_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDCE (Prop_fdce_C_Q)         0.419     5.631 r  pdu/cnt_m_rf_reg[3]/Q
                         net (fo=172, routed)         3.348     8.980    pdu/Q[2]
    SLICE_X48Y103        LUT5 (Prop_lut5_I2_O)        0.296     9.276 r  pdu/out0_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.031    12.307    out0_OBUF[3]
    G17                  OBUF (Prop_obuf_I_O)         3.521    15.828 r  out0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.828    out0[3]
    G17                                                               r  out0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.485ns  (logic 4.251ns (44.821%)  route 5.234ns (55.179%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.610     5.212    pdu/clk_IBUF_BUFG
    SLICE_X52Y102        FDCE                                         r  pdu/cnt_m_rf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.419     5.631 r  pdu/cnt_m_rf_reg[4]/Q
                         net (fo=164, routed)         2.148     7.779    pdu/Q[3]
    SLICE_X47Y102        LUT5 (Prop_lut5_I0_O)        0.296     8.075 r  pdu/out0_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.086    11.161    out0_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.536    14.697 r  out0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.697    out0[4]
    D17                                                               r  out0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_al_plr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.959ns  (logic 4.145ns (46.265%)  route 4.814ns (53.735%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.610     5.212    pdu/clk_IBUF_BUFG
    SLICE_X53Y100        FDCE                                         r  pdu/cnt_al_plr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDCE (Prop_fdce_C_Q)         0.456     5.668 r  pdu/cnt_al_plr_reg[0]/Q
                         net (fo=161, routed)         1.833     7.501    pdu/cnt_al_plr_reg[0]_0
    SLICE_X48Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.625 r  pdu/out0_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.981    10.607    out0_OBUF[0]
    C17                  OBUF (Prop_obuf_I_O)         3.565    14.172 r  out0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.172    out0[0]
    C17                                                               r  out0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/check_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            check[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.887ns  (logic 3.994ns (44.938%)  route 4.893ns (55.062%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.635     5.238    pdu/clk_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  pdu/check_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  pdu/check_r_reg[0]/Q
                         net (fo=66, routed)          4.893    10.587    check_OBUF[0]
    E17                  OBUF (Prop_obuf_I_O)         3.538    14.125 r  check_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.125    check[0]
    E17                                                               r  check[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/check_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.837ns  (logic 4.135ns (52.767%)  route 3.702ns (47.233%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.635     5.238    pdu/clk_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  pdu/check_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.456     5.694 r  pdu/check_r_reg[1]/Q
                         net (fo=42, routed)          0.854     6.547    pdu/check_OBUF[1]
    SLICE_X49Y102        LUT5 (Prop_lut5_I1_O)        0.124     6.671 r  pdu/out0_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.848     9.519    out0_OBUF[1]
    D18                  OBUF (Prop_obuf_I_O)         3.555    13.075 r  out0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.075    out0[1]
    D18                                                               r  out0[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mdr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.186ns (34.517%)  route 0.353ns (65.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.563     1.482    pdu/clk_IBUF_BUFG
    SLICE_X45Y101        FDRE                                         r  pdu/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  pdu/in_r_reg[4]/Q
                         net (fo=2, routed)           0.230     1.853    cpu/data_io_memory/mdr_reg[4][3]
    SLICE_X45Y101        LUT4 (Prop_lut4_I1_O)        0.045     1.898 r  cpu/data_io_memory/mdr[4]_i_1/O
                         net (fo=2, routed)           0.123     2.021    cpu/read_data[4]
    SLICE_X47Y100        FDCE                                         r  cpu/mdr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mdr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.186ns (34.178%)  route 0.358ns (65.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.563     1.482    pdu/clk_IBUF_BUFG
    SLICE_X45Y101        FDRE                                         r  pdu/in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  pdu/in_r_reg[3]/Q
                         net (fo=2, routed)           0.293     1.916    cpu/data_io_memory/mdr_reg[4][2]
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.961 r  cpu/data_io_memory/mdr[3]_i_1/O
                         net (fo=2, routed)           0.065     2.027    cpu/read_data[3]
    SLICE_X45Y99         FDCE                                         r  cpu/mdr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mdr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.596ns  (logic 0.186ns (31.217%)  route 0.410ns (68.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.563     1.482    pdu/clk_IBUF_BUFG
    SLICE_X45Y102        FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           0.298     1.922    cpu/data_io_memory/mdr_reg[4][0]
    SLICE_X44Y100        LUT4 (Prop_lut4_I1_O)        0.045     1.967 r  cpu/data_io_memory/mdr[1]_i_1/O
                         net (fo=2, routed)           0.112     2.078    cpu/read_data[1]
    SLICE_X43Y100        FDCE                                         r  cpu/mdr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/MEM_WB_reg_w_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.600ns  (logic 0.231ns (38.478%)  route 0.369ns (61.522%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.563     1.482    pdu/clk_IBUF_BUFG
    SLICE_X45Y102        FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           0.298     1.922    cpu/data_io_memory/mdr_reg[4][0]
    SLICE_X44Y100        LUT4 (Prop_lut4_I1_O)        0.045     1.967 r  cpu/data_io_memory/mdr[1]_i_1/O
                         net (fo=2, routed)           0.071     2.038    cpu/data_io_memory/EX_MEM_alu_result_reg[13][1]
    SLICE_X44Y100        LUT5 (Prop_lut5_I2_O)        0.045     2.083 r  cpu/data_io_memory/MEM_WB_reg_w_data[1]_i_1/O
                         net (fo=1, routed)           0.000     2.083    cpu/data_io_memory_n_57
    SLICE_X44Y100        FDCE                                         r  cpu/MEM_WB_reg_w_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mdr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.209ns (32.994%)  route 0.424ns (67.006%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  pdu/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.649 r  pdu/in_r_reg[2]/Q
                         net (fo=2, routed)           0.297     1.946    cpu/data_io_memory/mdr_reg[4][1]
    SLICE_X38Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.991 r  cpu/data_io_memory/mdr[2]_i_1/O
                         net (fo=2, routed)           0.128     2.119    cpu/read_data[2]
    SLICE_X38Y99         FDCE                                         r  cpu/mdr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/MEM_WB_reg_w_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.663ns  (logic 0.231ns (34.849%)  route 0.432ns (65.151%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.563     1.482    pdu/clk_IBUF_BUFG
    SLICE_X45Y101        FDRE                                         r  pdu/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  pdu/in_r_reg[4]/Q
                         net (fo=2, routed)           0.230     1.853    cpu/data_io_memory/mdr_reg[4][3]
    SLICE_X45Y101        LUT4 (Prop_lut4_I1_O)        0.045     1.898 r  cpu/data_io_memory/mdr[4]_i_1/O
                         net (fo=2, routed)           0.202     2.100    cpu/data_io_memory/EX_MEM_alu_result_reg[13][4]
    SLICE_X47Y100        LUT5 (Prop_lut5_I2_O)        0.045     2.145 r  cpu/data_io_memory/MEM_WB_reg_w_data[4]_i_1/O
                         net (fo=1, routed)           0.000     2.145    cpu/data_io_memory_n_54
    SLICE_X47Y100        FDCE                                         r  cpu/MEM_WB_reg_w_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/MEM_WB_reg_w_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.689ns  (logic 0.231ns (33.517%)  route 0.458ns (66.483%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.563     1.482    pdu/clk_IBUF_BUFG
    SLICE_X45Y101        FDRE                                         r  pdu/in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  pdu/in_r_reg[3]/Q
                         net (fo=2, routed)           0.293     1.916    cpu/data_io_memory/mdr_reg[4][2]
    SLICE_X44Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.961 r  cpu/data_io_memory/mdr[3]_i_1/O
                         net (fo=2, routed)           0.165     2.127    cpu/data_io_memory/EX_MEM_alu_result_reg[13][3]
    SLICE_X45Y99         LUT5 (Prop_lut5_I2_O)        0.045     2.172 r  cpu/data_io_memory/MEM_WB_reg_w_data[3]_i_1/O
                         net (fo=1, routed)           0.000     2.172    cpu/data_io_memory_n_55
    SLICE_X45Y99         FDCE                                         r  cpu/MEM_WB_reg_w_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/MEM_WB_reg_w_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.761ns  (logic 0.254ns (33.358%)  route 0.507ns (66.642%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.566     1.485    pdu/clk_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  pdu/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.649 r  pdu/in_r_reg[2]/Q
                         net (fo=2, routed)           0.297     1.946    cpu/data_io_memory/mdr_reg[4][1]
    SLICE_X38Y99         LUT4 (Prop_lut4_I1_O)        0.045     1.991 r  cpu/data_io_memory/mdr[2]_i_1/O
                         net (fo=2, routed)           0.211     2.202    cpu/data_io_memory/EX_MEM_alu_result_reg[13][2]
    SLICE_X38Y99         LUT5 (Prop_lut5_I2_O)        0.045     2.247 r  cpu/data_io_memory/MEM_WB_reg_w_data[2]_i_1/O
                         net (fo=1, routed)           0.000     2.247    cpu/data_io_memory_n_56
    SLICE_X38Y99         FDCE                                         r  cpu/MEM_WB_reg_w_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mdr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.993ns  (logic 0.276ns (27.800%)  route 0.717ns (72.200%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.561     1.480    pdu/clk_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.232     1.854    cpu/valid_r
    SLICE_X49Y101        LUT6 (Prop_lut6_I1_O)        0.045     1.899 r  cpu/mdr[0]_i_4/O
                         net (fo=1, routed)           0.137     2.036    cpu/mdr[0]_i_4_n_0
    SLICE_X49Y101        LUT5 (Prop_lut5_I3_O)        0.045     2.081 r  cpu/mdr[0]_i_2/O
                         net (fo=1, routed)           0.221     2.302    cpu/data_io_memory/io_din[0]
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.045     2.347 r  cpu/data_io_memory/mdr[0]_i_1/O
                         net (fo=2, routed)           0.126     2.473    cpu/read_data[0]
    SLICE_X48Y100        FDCE                                         r  cpu/mdr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/MEM_WB_reg_w_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.147ns  (logic 0.321ns (27.985%)  route 0.826ns (72.015%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.561     1.480    pdu/clk_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.232     1.854    cpu/valid_r
    SLICE_X49Y101        LUT6 (Prop_lut6_I1_O)        0.045     1.899 r  cpu/mdr[0]_i_4/O
                         net (fo=1, routed)           0.137     2.036    cpu/mdr[0]_i_4_n_0
    SLICE_X49Y101        LUT5 (Prop_lut5_I3_O)        0.045     2.081 r  cpu/mdr[0]_i_2/O
                         net (fo=1, routed)           0.221     2.302    cpu/data_io_memory/io_din[0]
    SLICE_X49Y101        LUT3 (Prop_lut3_I0_O)        0.045     2.347 r  cpu/data_io_memory/mdr[0]_i_1/O
                         net (fo=2, routed)           0.235     2.582    cpu/data_io_memory/EX_MEM_alu_result_reg[13][0]
    SLICE_X48Y102        LUT5 (Prop_lut5_I2_O)        0.045     2.627 r  cpu/data_io_memory/MEM_WB_reg_w_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.627    cpu/data_io_memory_n_58
    SLICE_X48Y102        FDCE                                         r  cpu/MEM_WB_reg_w_data_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           160 Endpoints
Min Delay           160 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pdu/clk_cpu_r_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.014ns  (logic 1.471ns (12.245%)  route 10.543ns (87.755%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=1586, routed)       10.543    12.014    pdu/rst_IBUF
    SLICE_X51Y99         FDCE                                         f  pdu/clk_cpu_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.512     4.935    pdu/clk_IBUF_BUFG
    SLICE_X51Y99         FDCE                                         r  pdu/clk_cpu_r_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pdu/cnt_m_rf_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.401ns  (logic 1.471ns (12.902%)  route 9.930ns (87.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=1586, routed)        9.930    11.401    pdu/rst_IBUF
    SLICE_X52Y101        FDCE                                         f  pdu/cnt_m_rf_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.489     4.911    pdu/clk_IBUF_BUFG
    SLICE_X52Y101        FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__1/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pdu/out1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.437ns  (logic 1.471ns (14.094%)  route 8.966ns (85.906%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=1586, routed)        8.966    10.437    pdu/rst_IBUF
    SLICE_X45Y100        FDCE                                         f  pdu/out1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.500     4.922    pdu/clk_IBUF_BUFG
    SLICE_X45Y100        FDCE                                         r  pdu/out1_r_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pdu/out1_r_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.437ns  (logic 1.471ns (14.094%)  route 8.966ns (85.906%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=1586, routed)        8.966    10.437    pdu/rst_IBUF
    SLICE_X45Y100        FDCE                                         f  pdu/out1_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.500     4.922    pdu/clk_IBUF_BUFG
    SLICE_X45Y100        FDCE                                         r  pdu/out1_r_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pdu/out1_r_reg[9]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.989ns  (logic 1.471ns (14.727%)  route 8.518ns (85.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=1586, routed)        8.518     9.989    pdu/rst_IBUF
    SLICE_X48Y104        FDPE                                         f  pdu/out1_r_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.497     4.919    pdu/clk_IBUF_BUFG
    SLICE_X48Y104        FDPE                                         r  pdu/out1_r_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pdu/out1_r_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.911ns  (logic 1.471ns (14.843%)  route 8.440ns (85.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=1586, routed)        8.440     9.911    pdu/rst_IBUF
    SLICE_X41Y101        FDPE                                         f  pdu/out1_r_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.503     4.925    pdu/clk_IBUF_BUFG
    SLICE_X41Y101        FDPE                                         r  pdu/out1_r_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pdu/out1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.834ns  (logic 1.471ns (14.958%)  route 8.363ns (85.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=1586, routed)        8.363     9.834    pdu/rst_IBUF
    SLICE_X48Y99         FDCE                                         f  pdu/out1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.514     4.937    pdu/clk_IBUF_BUFG
    SLICE_X48Y99         FDCE                                         r  pdu/out1_r_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pdu/out1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.834ns  (logic 1.471ns (14.958%)  route 8.363ns (85.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=1586, routed)        8.363     9.834    pdu/rst_IBUF
    SLICE_X48Y99         FDCE                                         f  pdu/out1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.514     4.937    pdu/clk_IBUF_BUFG
    SLICE_X48Y99         FDCE                                         r  pdu/out1_r_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pdu/check_r_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.830ns  (logic 1.471ns (14.965%)  route 8.359ns (85.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=1586, routed)        8.359     9.830    pdu/rst_IBUF
    SLICE_X49Y99         FDCE                                         f  pdu/check_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.514     4.937    pdu/clk_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  pdu/check_r_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pdu/check_r_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.830ns  (logic 1.471ns (14.965%)  route 8.359ns (85.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  rst_IBUF_inst/O
                         net (fo=1586, routed)        8.359     9.830    pdu/rst_IBUF
    SLICE_X49Y99         FDCE                                         f  pdu/check_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.514     4.937    pdu/clk_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  pdu/check_r_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/EX_MEM_data_mem_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.199%)  route 0.192ns (50.801%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDCE                         0.000     0.000 r  cpu/EX_MEM_data_mem_data_reg[4]/C
    SLICE_X48Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/EX_MEM_data_mem_data_reg[4]/Q
                         net (fo=1, routed)           0.051     0.192    cpu/EX_MEM_data_mem_data[4]
    SLICE_X49Y103        LUT3 (Prop_lut3_I1_O)        0.045     0.237 r  cpu/data_mem_i_28/O
                         net (fo=11, routed)          0.141     0.378    pdu/D[4]
    SLICE_X49Y103        FDPE                                         r  pdu/out1_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.831     1.996    pdu/clk_IBUF_BUFG
    SLICE_X49Y103        FDPE                                         r  pdu/out1_r_reg[4]/C

Slack:                    inf
  Source:                 cpu/EX_MEM_data_mem_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out0_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.668%)  route 0.240ns (56.332%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDCE                         0.000     0.000 r  cpu/EX_MEM_data_mem_data_reg[4]/C
    SLICE_X48Y103        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/EX_MEM_data_mem_data_reg[4]/Q
                         net (fo=1, routed)           0.051     0.192    cpu/EX_MEM_data_mem_data[4]
    SLICE_X49Y103        LUT3 (Prop_lut3_I1_O)        0.045     0.237 r  cpu/data_mem_i_28/O
                         net (fo=11, routed)          0.189     0.426    pdu/D[4]
    SLICE_X47Y102        FDPE                                         r  pdu/out0_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.832     1.997    pdu/clk_IBUF_BUFG
    SLICE_X47Y102        FDPE                                         r  pdu/out0_r_reg[4]/C

Slack:                    inf
  Source:                 cpu/EX_MEM_data_mem_data_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.187ns (40.681%)  route 0.273ns (59.319%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDCE                         0.000     0.000 r  cpu/EX_MEM_data_mem_data_reg[7]/C
    SLICE_X44Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/EX_MEM_data_mem_data_reg[7]/Q
                         net (fo=2, routed)           0.149     0.290    cpu/data_io_memory/out1_r_reg[31][2]
    SLICE_X45Y101        LUT3 (Prop_lut3_I1_O)        0.046     0.336 r  cpu/data_io_memory/data_mem_i_25/O
                         net (fo=9, routed)           0.124     0.460    pdu/D[7]
    SLICE_X45Y100        FDCE                                         r  pdu/out1_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.833     1.998    pdu/clk_IBUF_BUFG
    SLICE_X45Y100        FDCE                                         r  pdu/out1_r_reg[7]/C

Slack:                    inf
  Source:                 cpu/EX_MEM_data_mem_data_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.484ns  (logic 0.184ns (38.026%)  route 0.300ns (61.974%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y115        FDCE                         0.000     0.000 r  cpu/EX_MEM_data_mem_data_reg[23]/C
    SLICE_X47Y115        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/EX_MEM_data_mem_data_reg[23]/Q
                         net (fo=2, routed)           0.170     0.311    cpu/data_io_memory/out1_r_reg[31][18]
    SLICE_X47Y115        LUT3 (Prop_lut3_I1_O)        0.043     0.354 r  cpu/data_io_memory/data_mem_i_9/O
                         net (fo=9, routed)           0.130     0.484    pdu/D[23]
    SLICE_X47Y116        FDCE                                         r  pdu/out1_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.824     1.989    pdu/clk_IBUF_BUFG
    SLICE_X47Y116        FDCE                                         r  pdu/out1_r_reg[23]/C

Slack:                    inf
  Source:                 cpu/MEM_WB_reg_w_data_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.133%)  route 0.315ns (62.867%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y117        FDCE                         0.000     0.000 r  cpu/MEM_WB_reg_w_data_reg[26]/C
    SLICE_X40Y117        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/MEM_WB_reg_w_data_reg[26]/Q
                         net (fo=39, routed)          0.184     0.325    cpu/data_io_memory/Q[21]
    SLICE_X42Y116        LUT3 (Prop_lut3_I0_O)        0.045     0.370 r  cpu/data_io_memory/data_mem_i_6/O
                         net (fo=9, routed)           0.131     0.501    pdu/D[26]
    SLICE_X40Y116        FDCE                                         r  pdu/out1_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.827     1.992    pdu/clk_IBUF_BUFG
    SLICE_X40Y116        FDCE                                         r  pdu/out1_r_reg[26]/C

Slack:                    inf
  Source:                 cpu/EX_MEM_data_mem_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.844%)  route 0.333ns (64.156%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDCE                         0.000     0.000 r  cpu/EX_MEM_data_mem_data_reg[6]/C
    SLICE_X43Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/EX_MEM_data_mem_data_reg[6]/Q
                         net (fo=2, routed)           0.210     0.351    cpu/data_io_memory/out1_r_reg[31][1]
    SLICE_X41Y101        LUT3 (Prop_lut3_I1_O)        0.045     0.396 r  cpu/data_io_memory/data_mem_i_26/O
                         net (fo=9, routed)           0.123     0.519    pdu/D[6]
    SLICE_X41Y102        FDPE                                         r  pdu/out1_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X41Y102        FDPE                                         r  pdu/out1_r_reg[6]/C

Slack:                    inf
  Source:                 cpu/EX_MEM_data_mem_data_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.780%)  route 0.349ns (65.220%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDCE                         0.000     0.000 r  cpu/EX_MEM_data_mem_data_reg[1]/C
    SLICE_X44Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/EX_MEM_data_mem_data_reg[1]/Q
                         net (fo=1, routed)           0.197     0.338    cpu/EX_MEM_data_mem_data[1]
    SLICE_X44Y100        LUT3 (Prop_lut3_I1_O)        0.045     0.383 r  cpu/data_mem_i_31/O
                         net (fo=11, routed)          0.152     0.535    pdu/D[1]
    SLICE_X45Y100        FDCE                                         r  pdu/out1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.833     1.998    pdu/clk_IBUF_BUFG
    SLICE_X45Y100        FDCE                                         r  pdu/out1_r_reg[1]/C

Slack:                    inf
  Source:                 cpu/EX_MEM_data_mem_data_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.572%)  route 0.352ns (65.428%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDCE                         0.000     0.000 r  cpu/EX_MEM_data_mem_data_reg[8]/C
    SLICE_X44Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/EX_MEM_data_mem_data_reg[8]/Q
                         net (fo=2, routed)           0.157     0.298    cpu/data_io_memory/out1_r_reg[31][3]
    SLICE_X45Y101        LUT3 (Prop_lut3_I1_O)        0.045     0.343 r  cpu/data_io_memory/data_mem_i_24/O
                         net (fo=9, routed)           0.195     0.538    pdu/D[8]
    SLICE_X47Y104        FDCE                                         r  pdu/out1_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.831     1.996    pdu/clk_IBUF_BUFG
    SLICE_X47Y104        FDCE                                         r  pdu/out1_r_reg[8]/C

Slack:                    inf
  Source:                 cpu/EX_MEM_data_mem_data_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.489%)  route 0.334ns (61.511%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDCE                         0.000     0.000 r  cpu/EX_MEM_data_mem_data_reg[22]/C
    SLICE_X50Y117        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/EX_MEM_data_mem_data_reg[22]/Q
                         net (fo=2, routed)           0.205     0.369    cpu/data_io_memory/out1_r_reg[31][17]
    SLICE_X51Y116        LUT3 (Prop_lut3_I1_O)        0.045     0.414 r  cpu/data_io_memory/data_mem_i_10/O
                         net (fo=9, routed)           0.129     0.543    pdu/D[22]
    SLICE_X51Y116        FDCE                                         r  pdu/out1_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.822     1.987    pdu/clk_IBUF_BUFG
    SLICE_X51Y116        FDCE                                         r  pdu/out1_r_reg[22]/C

Slack:                    inf
  Source:                 cpu/EX_MEM_data_mem_data_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.213ns (38.216%)  route 0.344ns (61.784%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDCE                         0.000     0.000 r  cpu/EX_MEM_data_mem_data_reg[27]/C
    SLICE_X38Y119        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/EX_MEM_data_mem_data_reg[27]/Q
                         net (fo=2, routed)           0.150     0.314    cpu/data_io_memory/out1_r_reg[31][22]
    SLICE_X40Y118        LUT3 (Prop_lut3_I1_O)        0.049     0.363 r  cpu/data_io_memory/data_mem_i_5/O
                         net (fo=9, routed)           0.194     0.557    pdu/D[27]
    SLICE_X40Y116        FDCE                                         r  pdu/out1_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.827     1.992    pdu/clk_IBUF_BUFG
    SLICE_X40Y116        FDCE                                         r  pdu/out1_r_reg[27]/C





