[{"DBLP title": "Nanometer MOSFET effects on the minimum-energy point of 45nm subthreshold logic.", "DBLP authors": ["David Bol", "Dina Kamel", "Denis Flandre", "Jean-Didier Legat"], "year": 2009, "MAG papers": [{"PaperId": 2025647785, "PaperTitle": "nanometer mosfet effects on the minimum energy point of 45nm subthreshold logic", "Year": 2009, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["universite catholique de louvain", "universite catholique de louvain", "universite catholique de louvain", "universite catholique de louvain"]}], "source": "ES"}, {"DBLP title": "Design and analysis of ultra-thin-body SOI based subthreshold SRAM.", "DBLP authors": ["Vita Pi-Ho Hu", "Yu-Sheng Wu", "Ming-Long Fan", "Pin Su", "Ching-Te Chuang"], "year": 2009, "MAG papers": [{"PaperId": 2102149297, "PaperTitle": "design and analysis of ultra thin body soi based subthreshold sram", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Slew-aware clock tree design for reliable subthreshold circuits.", "DBLP authors": ["Jeremy R. Tolbert", "Xin Zhao", "Sung Kyu Lim", "Saibal Mukhopadhyay"], "year": 2009, "MAG papers": [{"PaperId": 2056539138, "PaperTitle": "slew aware clock tree design for reliable subthreshold circuits", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Technology flavor selection and adaptive techniques for timing-constrained 45nm subthreshold circuits.", "DBLP authors": ["David Bol", "Denis Flandre", "Jean-Didier Legat"], "year": 2009, "MAG papers": [{"PaperId": 2054702097, "PaperTitle": "technology flavor selection and adaptive techniques for timing constrained 45nm subthreshold circuits", "Year": 2009, "CitationCount": 42, "EstimatedCitation": 58, "Affiliations": ["universite catholique de louvain", "universite catholique de louvain", "universite catholique de louvain"]}], "source": "ES"}, {"DBLP title": "Serial sub-threshold circuits for ultra-low-power systems.", "DBLP authors": ["Sudhanshu Khanna", "Benton H. Calhoun"], "year": 2009, "MAG papers": [{"PaperId": 2092089781, "PaperTitle": "serial sub threshold circuits for ultra low power systems", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of virginia", "university of virginia"]}], "source": "ES"}, {"DBLP title": "Hybrid logical-statistical simulation with thermal and IR-drop mapping for degradation and variation prediction.", "DBLP authors": ["Domenik Helms", "Kai Hylla", "Wolfgang Nebel"], "year": 2009, "MAG papers": [{"PaperId": 2066744219, "PaperTitle": "hybrid logical statistical simulation with thermal and ir drop mapping for degradation and variation prediction", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "offis", "offis"]}], "source": "ES"}, {"DBLP title": "Variation-aware supply voltage assignment for minimizing circuit degradation and leakage.", "DBLP authors": ["Xiaoming Chen", "Yu Wang", "Yu Cao", "Yuchun Ma", "Huazhong Yang"], "year": 2009, "MAG papers": [{"PaperId": 2123891574, "PaperTitle": "variation aware supply voltage assignment for minimizing circuit degradation and leakage", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["tsinghua university", "tsinghua university", "arizona state university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "A centralized supply voltage and local body bias-based compensation approach to mitigate within-die process variation.", "DBLP authors": ["Amlan Ghosh", "Rahul M. Rao", "Richard B. Brown"], "year": 2009, "MAG papers": [{"PaperId": 2097922210, "PaperTitle": "a centralized supply voltage and local body bias based compensation approach to mitigate within die process variation", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of utah", "ibm", "university of utah"]}], "source": "ES"}, {"DBLP title": "Tuning-friendly body bias clustering for compensating random variability in subthreshold circuits.", "DBLP authors": ["Koichi Hamamoto", "Masanori Hashimoto", "Yukio Mitsuyama", "Takao Onoye"], "year": 2009, "MAG papers": [{"PaperId": 2101610528, "PaperTitle": "tuning friendly body bias clustering for compensating random variability in subthreshold circuits", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["osaka university", "osaka university", "osaka university", "osaka university"]}], "source": "ES"}, {"DBLP title": "Statistical static timing analysis considering leakage variability in power gated designs.", "DBLP authors": ["Michael J. Anderson", "Azadeh Davoodi", "Jungseob Lee", "Abhishek A. Sinkar", "Nam Sung Kim"], "year": 2009, "MAG papers": [{"PaperId": 2017373289, "PaperTitle": "statistical static timing analysis considering leakage variability in power gated designs", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "A low power high noise immunity boost DC-DC converter using the differential difference amplifiers.", "DBLP authors": ["Jiwei Fan", "Xin Zhou", "Liyu Yang", "Alex Chien-Lin Huang"], "year": 2009, "MAG papers": [{"PaperId": 2021003053, "PaperTitle": "a low power high noise immunity boost dc dc converter using the differential difference amplifiers", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["north carolina state university", "north carolina state university", "north carolina state university", "north carolina state university"]}], "source": "ES"}, {"DBLP title": "A single inductor dual input dual output DC-DC converter with hybrid supplies for solar energy harvesting applications.", "DBLP authors": ["Hui Shao", "Chi-Ying Tsui", "Wing-Hung Ki"], "year": 2009, "MAG papers": [{"PaperId": 2095294634, "PaperTitle": "a single inductor dual input dual output dc dc converter with hybrid supplies for solar energy harvesting applications", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["hong kong university of science and technology", "hong kong university of science and technology", "hong kong university of science and technology"]}], "source": "ES"}, {"DBLP title": "A CMOS low power current-mode polyphase filter.", "DBLP authors": ["Hussain A. Alzaher", "Noman Tasadduq"], "year": 2009, "MAG papers": [{"PaperId": 1971331951, "PaperTitle": "a cmos low power current mode polyphase filter", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["king fahd university of petroleum and minerals", "king fahd university of petroleum and minerals"]}], "source": "ES"}, {"DBLP title": "Improvement of power efficiency in switched capacitor DC-DC converter by shoot-through current elimination.", "DBLP authors": ["P. V. Ratna Kumar", "Kaushik Bhattacharyya", "Tamal Das", "Pradip Mandal"], "year": 2009, "MAG papers": [{"PaperId": 2079778937, "PaperTitle": "improvement of power efficiency in switched capacitor dc dc converter by shoot through current elimination", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur"]}], "source": "ES"}, {"DBLP title": "Inductor design of 20-V boost converter for low power 3D solid state drive with NAND flash memories.", "DBLP authors": ["Tadashi Yasufuku", "Koichi Ishida", "Shinji Miyamoto", "Hiroto Nakai", "Makoto Takamiya", "Takayasu Sakurai", "Ken Takeuchi"], "year": 2009, "MAG papers": [{"PaperId": 2033232821, "PaperTitle": "inductor design of 20 v boost converter for low power 3d solid state drive with nand flash memories", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of tokyo", "toshiba", "university of tokyo", "toshiba", "university of tokyo", "university of tokyo", "university of tokyo"]}], "source": "ES"}, {"DBLP title": "PPT: joint performance/power/thermal management of DRAM memory for multi-core systems.", "DBLP authors": ["Chung-Hsiang Lin", "Chia-Lin Yang", "Ku-Jei King"], "year": 2009, "MAG papers": [{"PaperId": 2080461002, "PaperTitle": "ppt joint performance power thermal management of dram memory for multi core systems", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["national taiwan university", "national taiwan university", "ibm"]}], "source": "ES"}, {"DBLP title": "Predict and act: dynamic thermal management for multi-core processors.", "DBLP authors": ["Raid Zuhair Ayoub", "Tajana Simunic Rosing"], "year": 2009, "MAG papers": [{"PaperId": 2108155866, "PaperTitle": "predict and act dynamic thermal management for multi core processors", "Year": 2009, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": ["university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Online work maximization under a peak temperature constraint.", "DBLP authors": ["Thidapat Chantem", "Xiaobo Sharon Hu", "Robert P. Dick"], "year": 2009, "MAG papers": [{"PaperId": 2064162232, "PaperTitle": "online work maximization under a peak temperature constraint", "Year": 2009, "CitationCount": 54, "EstimatedCitation": 74, "Affiliations": ["university of notre dame", "university of notre dame", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Dynamic thermal management using thin-film thermoelectric cooling.", "DBLP authors": ["Pedro Chaparro", "Jos\u00e9 Gonz\u00e1lez", "Qiong Cai", "Greg Chrysler"], "year": 2009, "MAG papers": [{"PaperId": 2007241562, "PaperTitle": "dynamic thermal management using thin film thermoelectric cooling", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["intel", "polytechnic university of catalonia", "intel", "polytechnic university of catalonia"]}], "source": "ES"}, {"DBLP title": "Frequency and yield optimization using power gates in power-constrained designs.", "DBLP authors": ["Nam Sung Kim", "Jun Seomun", "Abhishek A. Sinkar", "Jungseob Lee", "Tae Hee Han", "Ken Choi", "Youngsoo Shin"], "year": 2009, "MAG papers": [{"PaperId": 2054687019, "PaperTitle": "frequency and yield optimization using power gates in power constrained designs", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["kaist", "university of wisconsin madison", "sungkyunkwan university", "university of wisconsin madison", "university of wisconsin madison", "illinois institute of technology", "kaist"]}], "source": "ES"}, {"DBLP title": "NBTI-aware power gating for concurrent leakage and aging optimization.", "DBLP authors": ["Andrea Calimera", "Enrico Macii", "Massimo Poncino"], "year": 2009, "MAG papers": [{"PaperId": 1989662831, "PaperTitle": "nbti aware power gating for concurrent leakage and aging optimization", "Year": 2009, "CitationCount": 65, "EstimatedCitation": 92, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "The opportunity cost of low power design: a case study in circuit tuning.", "DBLP authors": ["Matthew M. Ziegler", "Victor V. Zyuban", "George Gristede", "Milena Vratonjic", "Joshua Friedrich"], "year": 2009, "MAG papers": [{"PaperId": 2113254438, "PaperTitle": "the opportunity cost of low power design a case study in circuit tuning", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["ibm", "university of california davis", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Behavior-level observability don't-cares and application to low-power behavioral synthesis.", "DBLP authors": ["Jason Cong", "Bin Liu", "Zhiru Zhang"], "year": 2009, "MAG papers": [{"PaperId": 2124364098, "PaperTitle": "behavior level observability don t cares and application to low power behavioral synthesis", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": [null, "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Minimizing data center cooling and server power costs.", "DBLP authors": ["Ehsan Pakbaznia", "Massoud Pedram"], "year": 2009, "MAG papers": [{"PaperId": 2053211348, "PaperTitle": "minimizing data center cooling and server power costs", "Year": 2009, "CitationCount": 135, "EstimatedCitation": 240, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Way-tagged cache: an energy-efficient L2 cache architecture under write-through policy.", "DBLP authors": ["Jianwei Dai", "Lei Wang"], "year": 2009, "MAG papers": [{"PaperId": 2141929015, "PaperTitle": "way tagged cache an energy efficient l2 cache architecture under write through policy", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of connecticut", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "Way guard: a segmented counting bloom filter approach to reducing energy for set-associative caches.", "DBLP authors": ["Mrinmoy Ghosh", "Emre \u00d6zer", "Simon Ford", "Stuart Biles", "Hsien-Hsin S. Lee"], "year": 2009, "MAG papers": [{"PaperId": 2127814546, "PaperTitle": "way guard a segmented counting bloom filter approach to reducing energy for set associative caches", "Year": 2009, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": [null, null, null, null, "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Energy-efficient renaming with register versioning.", "DBLP authors": ["Hui Zeng", "Ju-Young Jung", "Kanad Ghose", "Dmitry Ponomarev"], "year": 2009, "MAG papers": [{"PaperId": 2094136777, "PaperTitle": "energy efficient renaming with register versioning", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["binghamton university", "binghamton university", "binghamton university", "binghamton university"]}], "source": "ES"}, {"DBLP title": "Cooperative shared resource access control for low-power chip multiprocessors.", "DBLP authors": ["Noriko Takagi", "Hiroshi Sasaki", "Masaaki Kondo", "Hiroshi Nakamura"], "year": 2009, "MAG papers": [{"PaperId": 2082632111, "PaperTitle": "cooperative shared resource access control for low power chip multiprocessors", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of electro communications", "university of tokyo", "university of tokyo", "university of tokyo"]}], "source": "ES"}, {"DBLP title": "An energy-efficient checkpointing mechanism for out of order commit processor.", "DBLP authors": ["Hui Zeng", "Matt T. Yourst", "Kanad Ghose"], "year": 2009, "MAG papers": [{"PaperId": 2077217777, "PaperTitle": "an energy efficient checkpointing mechanism for out of order commit processor", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["binghamton university", "binghamton university", "binghamton university"]}], "source": "ES"}, {"DBLP title": "Analyzing potential power reduction with adaptive voltage positioning optimized for multicore processors.", "DBLP authors": ["Abhishek A. Sinkar", "Nam Sung Kim"], "year": 2009, "MAG papers": [{"PaperId": 2106319609, "PaperTitle": "analyzing potential power reduction with adaptive voltage positioning optimized for multicore processors", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Significance driven computation: a voltage-scalable, variation-aware, quality-tuning motion estimator.", "DBLP authors": ["Debabrata Mohapatra", "Georgios Karakonstantis", "Kaushik Roy"], "year": 2009, "MAG papers": [{"PaperId": 2053323369, "PaperTitle": "significance driven computation a voltage scalable variation aware quality tuning motion estimator", "Year": 2009, "CitationCount": 66, "EstimatedCitation": 110, "Affiliations": ["purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Optimizing total power of many-core processors considering voltage scaling limit and process variations.", "DBLP authors": ["Jungseob Lee", "Nam Sung Kim"], "year": 2009, "MAG papers": [{"PaperId": 2054938676, "PaperTitle": "optimizing total power of many core processors considering voltage scaling limit and process variations", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Integrating dynamic voltage/frequency scaling and adaptive body biasing using test-time voltage selection.", "DBLP authors": ["Alyssa Bonnoit", "Sebastian Herbert", "Diana Marculescu", "Lawrence T. Pileggi"], "year": 2009, "MAG papers": [{"PaperId": 2094460911, "PaperTitle": "integrating dynamic voltage frequency scaling and adaptive body biasing using test time voltage selection", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Pulse width modulation for reduced peak power full-swing on-chip interconnect.", "DBLP authors": ["Mackenzie R. Scott", "Rajeevan Amirtharajah"], "year": 2009, "MAG papers": [{"PaperId": 2012894104, "PaperTitle": "pulse width modulation for reduced peak power full swing on chip interconnect", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california davis", "university of california davis"]}], "source": "ES"}, {"DBLP title": "Low power circuit design based on heterojunction tunneling transistors (HETTs).", "DBLP authors": ["Daeyeon Kim", "Yoonmyung Lee", "Jin Cai", "Isaac Lauer", "Leland Chang", "Steven J. Koester", "Dennis Sylvester", "David T. Blaauw"], "year": 2009, "MAG papers": [{"PaperId": 2153830758, "PaperTitle": "low power circuit design based on heterojunction tunneling transistors hetts", "Year": 2009, "CitationCount": 56, "EstimatedCitation": 82, "Affiliations": ["university of michigan", "ibm", "ibm", "ibm", "ibm", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "A 45nm CMOS 0.35v-optimized standard cell library for ultra-low power applications.", "DBLP authors": ["Fady Abouzeid", "Sylvain Clerc", "Fabian Firmin", "Marc Renaudin", "Gilles Sicard"], "year": 2009, "MAG papers": [{"PaperId": 1998894515, "PaperTitle": "a 45nm cmos 0 35v optimized standard cell library for ultra low power applications", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["stmicroelectronics", "stmicroelectronics", "stmicroelectronics", null, null]}], "source": "ES"}, {"DBLP title": "A low power 3D integrated FFT engine using hypercube memory division.", "DBLP authors": ["Thorlindur Thorolfsson", "Nariman Moezzi Madani", "Paul D. Franzon"], "year": 2009, "MAG papers": [{"PaperId": 2059405679, "PaperTitle": "a low power 3d integrated fft engine using hypercube memory division", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["north carolina state university", "north carolina state university", "north carolina state university"]}], "source": "ES"}, {"DBLP title": "Data manipulation techniques to reduce phase change memory write energy.", "DBLP authors": ["Wei Xu", "Jibang Liu", "Tong Zhang"], "year": 2009, "MAG papers": [{"PaperId": 2091878512, "PaperTitle": "data manipulation techniques to reduce phase change memory write energy", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["rensselaer polytechnic institute", "rensselaer polytechnic institute", "rensselaer polytechnic institute"]}], "source": "ES"}, {"DBLP title": "vGreen: a system for energy efficient computing in virtualized environments.", "DBLP authors": ["Gaurav Dhiman", "Giacomo Marchetti", "Tajana Rosing"], "year": 2009, "MAG papers": [{"PaperId": 2129846162, "PaperTitle": "vgreen a system for energy efficient computing in virtualized environments", "Year": 2009, "CitationCount": 107, "EstimatedCitation": 141, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Near optimal battery-aware energy management.", "DBLP authors": ["Sushu Zhang", "Karam S. Chatha", "Goran Konjevod"], "year": 2009, "MAG papers": [{"PaperId": 2098612979, "PaperTitle": "near optimal battery aware energy management", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["arizona state university", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Transaction-based adaptive dynamic voltage scaling for interactive applications.", "DBLP authors": ["Xia Zhao", "Yao Guo", "Xiangqun Chen"], "year": 2009, "MAG papers": [{"PaperId": 2062461363, "PaperTitle": "transaction based adaptive dynamic voltage scaling for interactive applications", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["peking university", "peking university", "peking university"]}], "source": "ES"}, {"DBLP title": "Tracking the power in an enterprise decision support system.", "DBLP authors": ["Justin Meza", "Mehul A. Shah", "Parthasarathy Ranganathan", "Mike Fitzner", "Judson Veazey"], "year": 2009, "MAG papers": [{"PaperId": 2034787422, "PaperTitle": "tracking the power in an enterprise decision support system", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["hewlett packard", "hewlett packard", "hewlett packard", "hewlett packard", "hewlett packard"]}], "source": "ES"}, {"DBLP title": "Ranking servers based on energy savings for computation offloading.", "DBLP authors": ["Karthik Kumar", "Yamini Nimmagadda", "Yung-Hsiang Lu"], "year": 2009, "MAG papers": [{"PaperId": 2032112052, "PaperTitle": "ranking servers based on energy savings for computation offloading", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Cross-over current suppressing latch compared to state-of-the-art for low-power low-frequency applications with resonant clocking.", "DBLP authors": ["Flavio Carbognani", "Luca Henzen"], "year": 2009, "MAG papers": [{"PaperId": 1976433613, "PaperTitle": "cross over current suppressing latch compared to state of the art for low power low frequency applications with resonant clocking", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["eth zurich", "eth zurich"]}], "source": "ES"}, {"DBLP title": "Reducing the leakage and timing variability of 2D ICcs using 3D ICs.", "DBLP authors": ["Sherief Reda", "Aung Si", "R. Iris Bahar"], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "An optimization strategy for low energy and high performance for the on-chip interconnect signalling.", "DBLP authors": ["Ge Chen", "Saeid Nooshabadi", "Steven G. Duvall"], "year": 2009, "MAG papers": [{"PaperId": 1995254005, "PaperTitle": "an optimization strategy for low energy and high performance for the on chip interconnect signalling", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of new south wales", "university of new south wales", "gwangju institute of science and technology"]}], "source": "ES"}, {"DBLP title": "A high-performance low-power nanophotonic on-chip network.", "DBLP authors": ["Zheng Li", "Jie Wu", "Li Shang", "Alan Rolf Mickelson", "Manish Vachharajani", "Dejan Filipovic", "Wounjhang Park", "Yihe Sun"], "year": 2009, "MAG papers": [{"PaperId": 2054272140, "PaperTitle": "a high performance low power nanophotonic on chip network", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of colorado boulder", "university of colorado boulder", "tsinghua university", "tsinghua university", "tsinghua university", "university of colorado boulder", "university of colorado boulder", "university of colorado boulder"]}], "source": "ES"}, {"DBLP title": "Exploration of 3D stacked L2 cache design for high performance and efficient thermal control.", "DBLP authors": ["Guangyu Sun", "Xiaoxia Wu", "Yuan Xie"], "year": 2009, "MAG papers": [{"PaperId": 2021388492, "PaperTitle": "exploration of 3d stacked l2 cache design for high performance and efficient thermal control", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Power-management-based Chien search for low power BCH decoder.", "DBLP authors": ["Shu-Yi Wong", "Chunhong Chen", "Q. M. Jonathan Wu"], "year": 2009, "MAG papers": [{"PaperId": 2015172776, "PaperTitle": "power management based chien search for low power bch decoder", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of windsor", "university of windsor", "university of windsor"]}], "source": "ES"}, {"DBLP title": "Low power robust signal processing.", "DBLP authors": ["Veera Papirla", "Aarul Jain", "Chaitali Chakrabarti"], "year": 2009, "MAG papers": [{"PaperId": 2020192902, "PaperTitle": "low power robust signal processing", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["arizona state university", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Enabling ultra low voltage system operation by tolerating on-chip cache failures.", "DBLP authors": ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Scott A. Mahlke"], "year": 2009, "MAG papers": [{"PaperId": 2167188929, "PaperTitle": "enabling ultra low voltage system operation by tolerating on chip cache failures", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Design of multi-mode 4-switch buck-boost controller.", "DBLP authors": ["Lou Jiana", "Wu Xiaobo"], "year": 2009, "MAG papers": [{"PaperId": 2001681733, "PaperTitle": "design of multi mode 4 switch buck boost controller", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["zhejiang university", "zhejiang university"]}], "source": "ES"}, {"DBLP title": "Electromigration study of power-gated grids.", "DBLP authors": ["Aida Todri", "Malgorzata Marek-Sadowska"], "year": 2009, "MAG papers": [{"PaperId": 1982002042, "PaperTitle": "electromigration study of power gated grids", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of california santa barbara", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "A novel 0.5 V 15 \u00b5W 1.3 MHz temperature-compensated analog PWM-controller for switch-mode converters.", "DBLP authors": ["Dominic Maurath", "Charalambos M. Andreou", "Yiannos Manoli"], "year": 2009, "MAG papers": [], "source": null}, {"DBLP title": "SOI, interconnect, package, and mainboard thermal characterization.", "DBLP authors": ["Joseph Nayfach-Battilana", "Jose Renau"], "year": 2009, "MAG papers": [{"PaperId": 2133458680, "PaperTitle": "soi interconnect package and mainboard thermal characterization", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of california santa cruz", "university of california santa cruz"]}], "source": "ES"}, {"DBLP title": "N-version temperature-aware scheduling and binding.", "DBLP authors": ["Yousra Alkabani", "Farinaz Koushanfar", "Miodrag Potkonjak"], "year": 2009, "MAG papers": [{"PaperId": 2160281435, "PaperTitle": "n version temperature aware scheduling and binding", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of california los angeles", "rice university", "rice university"]}], "source": "ES"}, {"DBLP title": "Energy-aware instruction-set customization for real-time embedded multiprocessor systems.", "DBLP authors": ["Seungrok Jung", "Jungsoo Kim", "Sangkwon Na", "Chong-Min Kyung"], "year": 2009, "MAG papers": [{"PaperId": 2062749610, "PaperTitle": "energy aware instruction set customization for real time embedded multiprocessor systems", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["kaist", "samsung", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Power-saving color transformation of mobile graphical user interfaces on OLED-based displays.", "DBLP authors": ["Mian Dong", "Yung-Seok Kevin Choi", "Lin Zhong"], "year": 2009, "MAG papers": [{"PaperId": 2084507130, "PaperTitle": "power saving color transformation of mobile graphical user interfaces on oled based displays", "Year": 2009, "CitationCount": 57, "EstimatedCitation": 90, "Affiliations": ["rice university", "rice university", "rice university"]}], "source": "ES"}, {"DBLP title": "An energy-delay efficient 2-level data cache architecture for embedded system.", "DBLP authors": ["Jongmin Lee", "Soontae Kim"], "year": 2009, "MAG papers": [{"PaperId": 2148367954, "PaperTitle": "an energy delay efficient 2 level data cache architecture for embedded system", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Experimental analysis of sequence dependence on energy saving for error tolerant image processing.", "DBLP authors": ["Se Hun Kim", "Saibal Mukhopadhyay", "Wayne H. Wolf"], "year": 2009, "MAG papers": [{"PaperId": 2073359066, "PaperTitle": "experimental analysis of sequence dependence on energy saving for error tolerant image processing", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "A programmable implementation of neural signal processing on a smartdust for brain-computer interfaces.", "DBLP authors": ["Yuwen Sun", "Shimeng Huang", "Joseph Oresko", "John Krais", "Allen C. Cheng"], "year": 2009, "MAG papers": [{"PaperId": 2117547237, "PaperTitle": "a programmable implementation of neural signal processing on a smartdust for brain computer interfaces", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "An experimental validation of system level design space exploration methodology for energy efficient sensor nodes.", "DBLP authors": ["Sonali Chouhan", "M. Balakrishnan", "Ranjan Bose"], "year": 2009, "MAG papers": [{"PaperId": 2001105595, "PaperTitle": "an experimental validation of system level design space exploration methodology for energy efficient sensor nodes", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["indian institute of technology delhi", "indian institute of technology delhi", "indian institute of technology delhi"]}], "source": "ES"}, {"DBLP title": "A 60fps 496mW multi-object recognition processor with workload-aware dynamic power management.", "DBLP authors": ["Joo-Young Kim", "Seungjin Lee", "Jinwook Oh", "Minsu Kim", "Hoi-Jun Yoo"], "year": 2009, "MAG papers": [{"PaperId": 2055371887, "PaperTitle": "a 60fps 496mw multi object recognition processor with workload aware dynamic power management", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["kaist", "kaist", "kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "The design of a bloom filter hardware accelerator for ultra low power systems.", "DBLP authors": ["Michael J. Lyons", "David M. Brooks"], "year": 2009, "MAG papers": [{"PaperId": 2169481106, "PaperTitle": "the design of a bloom filter hardware accelerator for ultra low power systems", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["harvard university", "harvard university"]}], "source": "ES"}, {"DBLP title": "Dynamic power gating with quality guarantees.", "DBLP authors": ["Anita Lungu", "Pradip Bose", "Alper Buyuktosunoglu", "Daniel J. Sorin"], "year": 2009, "MAG papers": [{"PaperId": 2149959321, "PaperTitle": "dynamic power gating with quality guarantees", "Year": 2009, "CitationCount": 53, "EstimatedCitation": 94, "Affiliations": ["duke university", "ibm", "duke university", "ibm"]}], "source": "ES"}, {"DBLP title": "End-to-end validation of architectural power models.", "DBLP authors": ["Madhu Saravana Sibi Govindan", "Stephen W. Keckler", "Doug Burger"], "year": 2009, "MAG papers": [{"PaperId": 2078071310, "PaperTitle": "end to end validation of architectural power models", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["microsoft", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Low power fast and dense longest prefix match content addressable memory for IP routers.", "DBLP authors": ["Satendra Kumar Maurya", "Lawrence T. Clark"], "year": 2009, "MAG papers": [{"PaperId": 2166494428, "PaperTitle": "low power fast and dense longest prefix match content addressable memory for ip routers", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "MicroFix: exploiting path-grained timing adaptability for improving power-performance efficiency.", "DBLP authors": ["Guihai Yan", "Yinhe Han", "Hui Liu", "Xiaoyao Liang", "Xiaowei Li"], "year": 2009, "MAG papers": [{"PaperId": 2098946331, "PaperTitle": "microfix exploiting path grained timing adaptability for improving power performance efficiency", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "nvidia"]}], "source": "ES"}, {"DBLP title": "Adaptive RF chain management for energy-efficient spatial-multiplexing MIMO transmission.", "DBLP authors": ["Hang Yu", "Lin Zhong", "Ashutosh Sabharwal"], "year": 2009, "MAG papers": [{"PaperId": 2036482124, "PaperTitle": "adaptive rf chain management for energy efficient spatial multiplexing mimo transmission", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["rice university", "rice university", "rice university"]}], "source": "ES"}, {"DBLP title": "Remote progressive firmware update for flash-based networked embedded systems.", "DBLP authors": ["Jinsik Kim", "Pai H. Chou"], "year": 2009, "MAG papers": [{"PaperId": 1983100066, "PaperTitle": "remote progressive firmware update for flash based networked embedded systems", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Power management in energy harvesting embedded systems with discrete service levels.", "DBLP authors": ["Clemens Moser", "Jian-Jia Chen", "Lothar Thiele"], "year": 2009, "MAG papers": [{"PaperId": 1981897004, "PaperTitle": "power management in energy harvesting embedded systems with discrete service levels", "Year": 2009, "CitationCount": 35, "EstimatedCitation": 59, "Affiliations": ["eth zurich", "eth zurich", "eth zurich"]}], "source": "ES"}, {"DBLP title": "Energy efficient sampling for event detection in wireless sensor networks.", "DBLP authors": ["Zainul Charbiwala", "Younghun Kim", "Sadaf Zahedi", "Jonathan Friedman", "Mani B. Srivastava"], "year": 2009, "MAG papers": [{"PaperId": 2036688595, "PaperTitle": "energy efficient sampling for event detection in wireless sensor networks", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}]