// Seed: 3986806228
`timescale 1ps / 1ps
`define pp_4 0
module module_0 (
    input id_0,
    input id_1,
    input logic id_2
    , id_4,
    output id_3
);
  logic id_5;
  logic id_6;
  logic id_7;
  logic id_8;
  assign id_7 = id_4;
  type_37 id_9 (
      .id_0(~1),
      .id_1(id_6)
  );
  logic id_10;
  logic
      id_11 = id_5,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17 = id_2,
      id_18,
      id_19 = 1'd0,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31;
endmodule
