#           __        _
#  ________/ /  ___ _(_)__  ___
# / __/ __/ _ \/ _ `/ / _ \/ -_)
# \__/\__/_//_/\_,_/_/_//_/\__/
# 
# Copyright (C) Cl√©ment Chaine
# This file is part of rv32i <https://github.com/cchaine/rv32i>
# 
# rv32i is free software: you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation, either version 3 of the License, or
# (at your option) any later version.
# 
# rv32i is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU General Public License for more details.
# 
# You should have received a copy of the GNU General Public License
# along with rv32i.  If not, see <http://www.gnu.org/licenses/>.

.PHONY: sim

SRC_DIR = src
TB_DIR = tb
INCLUDE = include/riscv_pkg.sv 
SRC = src/rv32i.sv \
			src/regfile.sv \
			src/alu.sv \

top_module = rv32i
MODULES = regfile alu

all:
	verilator --lint-only -Wall ${SRC} --top-module ${top_module}

build:
	mkdir -p build

$(MODULES): build
	@echo "Simulating module $@"
	verilator --Mdir build/ -Wall -cc --trace --exe ${INCLUDE} ${TB_DIR}/tb_$@.cpp ${SRC_DIR}/$@.sv --prefix V$@
	make -C build -f V$@.mk V$@

sim : $(MODULES)
	echo "$(MODULES)"

clean:
	rm -rf build
