EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:special
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:beaglebone_sdr-cache
EELAYER 27 0
EELAYER END
$Descr USLetter 11000 8500
encoding utf-8
Sheet 1 5
Title ""
Date "12 dec 2014"
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1800 1150 1500 1300
U 53D5689E
F0 "beaglebone" 50
F1 "beaglebone.sch" 50
$EndSheet
$Sheet
S 4500 1200 1600 1200
U 53D568DA
F0 "clkgen" 50
F1 "clkgen.sch" 50
F2 "SDA" B L 4500 1350 60 
F3 "SCL" I L 4500 1500 60 
F4 "QSD_CLK0" O R 6100 1350 60 
F5 "QSD_CLK1" O R 6100 1500 60 
$EndSheet
$Sheet
S 1800 3450 1550 1250
U 53D568ED
F0 "filters" 50
F1 "filters.sch" 50
F2 "ft_sel_0" I L 1800 3650 60 
F3 "ft_sel_1" I L 1800 3800 60 
F4 "ft_ana" O R 3350 4100 60 
$EndSheet
$Sheet
S 4500 3450 1600 1350
U 53D568FE
F0 "demod_adc" 50
F1 "demod_adc.sch" 50
F2 "ft_ana" I L 4500 4100 60 
$EndSheet
Wire Wire Line
	3350 4100 4500 4100
$EndSCHEMATC
