$date
	Tue Dec  1 22:28:03 2009
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SumaUno_Lab $end
$var wire 16 ! Respuesta[15:0] $end
$var reg 16 " Tupla[15:0] $end
$scope module SumaUno $end
$var wire 16 # Entrada[15:0] $end
$var wire 16 $ Salida[15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
b0 #
b0 "
b1 !
$end
#1
b10001 !
b10001 $
b10000 "
b10000 #
#2
b100001 !
b100001 $
b100000 "
b100000 #
#3
b110001 !
b110001 $
b110000 "
b110000 #
#4
b1000001 !
b1000001 $
b1000000 "
b1000000 #
#5
b1010001 !
b1010001 $
b1010000 "
b1010000 #
#6
b1100001 !
b1100001 $
b1100000 "
b1100000 #
#7
b1110001 !
b1110001 $
b1110000 "
b1110000 #
#8
b10000001 !
b10000001 $
b10000000 "
b10000000 #
#9
b10010001 !
b10010001 $
b10010000 "
b10010000 #
#10
b10100001 !
b10100001 $
b10100000 "
b10100000 #
#11
b10110001 !
b10110001 $
b10110000 "
b10110000 #
#12
b11000001 !
b11000001 $
b11000000 "
b11000000 #
#13
b11010001 !
b11010001 $
b11010000 "
b11010000 #
#14
b11100001 !
b11100001 $
b11100000 "
b11100000 #
#15
b11110001 !
b11110001 $
b11110000 "
b11110000 #
