
pnmainc -log pnmain "sincos_linear_Avant_map.tcl"
map:  version Radiant Software (64-bit) 2025.2.0.48.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -pdc /home/kanmei/src/sincos_linear/project/sincos_linear.pdc -i sincos_linear_Avant_syn.udb -o sincos_linear_Avant_map.udb -mp sincos_linear_Avant.mrp -hierrpt -gui -msgset /home/kanmei/src/sincos_linear/project/promote.xml 

Loading device for application GENERIC from file 'ap6a160ce.nph' in environment: /usr/local/lscc/radiant/2025.2/ispfpga.
Package Status:                     Preliminary    Version 14.



Design:  top_sin_linear
Family:  LAV-AT
Device:  LAV-AT-E30
Package: CBG484
Performance Grade:  1

CRITICAL <52351080> - SysConfig constraint CONFIGIO_VOLTAGE_BANK1 is not specified. Please set it to 1.2, 1.8, 2.5 or 3.3.
CRITICAL <52351080> - SysConfig constraint CONFIGIO_VOLTAGE_BANK2 is not specified. Please set it to 1.2, 1.8, 2.5 or 3.3.
CRITICAL <52351079> - There is no set_clock_uncertainty constraint on the PLL clock output 'CLKOP' of instance 'gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst'. Please see FPGA-AN-02059-1.0 - Lattice Radiant Timing Constraints Methodology for further details.
WARNING <51011071> - Remove invalid constraint 'set_false_path -to [get_pins {gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/sync_reg[1]/CD gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/sync_reg_Z[0]/CD}]' because the object(s) is(are) either not found, or tied to a constant.



Design Summary:
   Number of registers:          84 out of 164262 (<1%)
      Number of SLICE         registers:   84 out of 163200 (<1%)
      Number of PIO Input     registers:    0 out of   354 (0%)
      Number of PIO Output    registers:    0 out of   354 (0%)
      Number of PIO Tri-State registers:    0 out of   354 (0%)
   Number of LUT4s:              219 out of 163200 (<1%)
      Number used as logic LUT4s:              123
      Number used as distributed RAM:           96 (6 per 16X4 or 32X2 RAM)
      Number used as ripple logic:               0 (2 per CCU2)
   Number of PIOs used/reserved:   71 out of   354 (20%)
      Number of wide range IOs used/reserved:    4 out of   99 (4%)
      Number of high performance IOs used/reserved:    0 out of  255 (0%)
      Number of generic IOs used:   67
                                 (either wide range or high performance)

      Number of wide range IOs reserved:    4 (per sysConfig/prohibit
                                                  constraint)
      Number of IOs used:   67
        Number used for single ended IO:   67
        Number of pairs used for differential IO:    0

        Number allocated to wide range IOs:    0 out of   99 (0%)
        Number allocated to high performance IOs:    0 out of  255 (0%)
        Number not allocated:   67
                              (either wide range or high performance)
   Number of IDDR/ODDR functions used:      0 out of   708 (0%)
   Number of IOs using at least one DDR function: 0 (0 differential)
   Minimum Number of 32K Block RAMs:      6 out of 400 (2%)
   (PAR may use additional resources. Please refer to PAR report for final resource utilization numbers)
      Number of 32K-RAM:          6
   Minimum Number of DSP Blocks:          1 out of 700 (<1%)
   (PAR may use additional resources. Please refer to PAR report for final resource utilization numbers)
      Number of MULTADDSUB18X18:  1
   Number of PLLs:                1 out of 7 (14%)
   Number of DDRDLLs:             0 out of 9 (0%)
   Number of DLLDELs:             0 out of 28 (0%)
   Number of DCSs:                0 out of 4 (0%)
   Number of DCCs:                0 out of 216 (0%)
   Number of ECLKDIVs:            0 out of 25 (0%)
   Number of ECLKSYNCs:           0 out of 30 (0%)
   Number of DDRPHYs:             0 out of 1 (0%)
   Number of Oscillator:          0 out of 1 (0%)
   Number of GSR:                 0 out of 1 (0%)
   Number of ATM:                 0 out of 1 (0%)
   Number of TSALL:               0 out of 1 (0%)
   Number of JTAG:                0 out of 1 (0%)
   Number of LMMI Slave:          0 out of 1 (0%)
   Number of SED:                 0 out of 1 (0%)
   Number of Config WDT:          0 out of 1 (0%)
   Number of Clocks:  4
      Net clk: 88 loads, 88 rising, 0 falling (Driver: Pin gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP)
      Net gpll_i.lscc_pll_inst.clkout_testclk_o: 18 loads, 18 rising, 0 falling (Driver: Pin gpll_i.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES)
      Net gpll_i.lscc_pll_inst.lmmi_clk_w: 1 loads, 1 rising, 0 falling (Driver: Pin gpll_i.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_mux.u_sw_lmmi_mux.LMMICLK_OUT_cZ/Z)
      Net clk50_c: 1 loads, 1 rising, 0 falling (Driver: Port clk50)
   Number of Clock Enables:  3
      Net gpll_i.lscc_pll_inst.u_pll_init_bw.bw_init_cs_0_a2: 1 loads, 1 SLICEs
      Net gpll_i.lscc_pll_inst.u_pll_init_bw.N_78_i: 1 loads, 1 SLICEs
      Net gpll_i.lscc_pll_inst.u_pll_init_bw.bw_init_cs_RNO[4]: 1 loads, 1 SLICEs
   Number of LSRs:  4
      Net VCC: 16 loads, 16 SLICEs
      Net gpll_i.lscc_pll_inst.u_pll_init_bw.rst_n_reg: 15 loads, 15 SLICEs
      Net gpll_i.lscc_pll_inst.u_pll_init_bw.resetn: 70 loads, 64 SLICEs
      Net gpll_i.lscc_pll_inst.u_pll_init_bw.rst_n_sync_i: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net gpll_i.lscc_pll_inst.u_pll_init_bw.resetn: 70 loads
      Net CO0: 50 loads
      Net tmp1[1]: 49 loads
      Net CO0_i: 33 loads
      Net G_3: 33 loads
      Net tmp2[1]: 33 loads
      Net dut.sin_linear_i.s1_quadrant[1]: 32 loads
      Net G_75: 31 loads
      Net phase_CR31_ram_29: 31 loads
      Net VCC: 21 loads
 


   Number of warnings:  1
   Number of criticals: 3
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 16
   Total number of constraints dropped: 1
   Dropped constraint is:
     set_false_path -to [get_pins {gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/sync_reg[1]/CD gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/sync_reg_Z[0]/CD}]


Total CPU Time: 8 secs  
Total REAL Time: 9 secs  
Peak Memory Usage: 2562 MB

Checksum -- map: 29c83995b832fe2c6fa43495640d2f2500bd7cf
**** CMD map_run - CPU/Elapsed: 0 secs / 9 secs , MEM/Increased: 542.736 Mb/ 0.000 Mb, DATE: ?  1? 03 17:22:44 JST 2026
Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /9 secs 

pnmainc -log pnmain "sincos_linear_Avant_par.tcl"
Starting job 5_1 on node p360 at Sat Jan  3 17:22:49 2026

Starting job 5_2 on node p360 at Sat Jan  3 17:22:50 2026

Starting job 5_3 on node p360 at Sat Jan  3 17:22:51 2026

Starting job 5_4 on node p360 at Sat Jan  3 17:22:52 2026

Starting job 5_5 on node p360 at Sat Jan  3 17:22:53 2026

Starting job 5_6 on node p360 at Sat Jan  3 17:22:54 2026

Starting job 5_7 on node p360 at Sat Jan  3 17:22:55 2026

Starting job 5_8 on node p360 at Sat Jan  3 17:22:56 2026

Starting job 5_9 on node p360 at Sat Jan  3 17:22:57 2026

Starting job 5_10 on node p360 at Sat Jan  3 17:22:58 2026

Starting job 5_11 on node p360 at Sat Jan  3 17:22:59 2026

Starting job 5_12 on node p360 at Sat Jan  3 17:23:00 2026

Starting job 5_13 on node p360 at Sat Jan  3 17:23:01 2026

Starting job 5_14 on node p360 at Sat Jan  3 17:23:02 2026

Starting job 5_15 on node p360 at Sat Jan  3 17:23:03 2026

Starting job 5_16 on node p360 at Sat Jan  3 17:23:04 2026

Finished job 5_2 on node p360 at Sat Jan  3 17:23:29 2026

Finished job 5_3 on node p360 at Sat Jan  3 17:23:32 2026

Finished job 5_1 on node p360 at Sat Jan  3 17:23:35 2026

Finished job 5_7 on node p360 at Sat Jan  3 17:23:38 2026

Finished job 5_9 on node p360 at Sat Jan  3 17:23:38 2026

Finished job 5_4 on node p360 at Sat Jan  3 17:23:41 2026

Finished job 5_5 on node p360 at Sat Jan  3 17:23:41 2026

Finished job 5_6 on node p360 at Sat Jan  3 17:23:41 2026

Finished job 5_8 on node p360 at Sat Jan  3 17:23:41 2026

Finished job 5_11 on node p360 at Sat Jan  3 17:23:41 2026

Finished job 5_13 on node p360 at Sat Jan  3 17:23:41 2026

Finished job 5_10 on node p360 at Sat Jan  3 17:23:44 2026

Finished job 5_12 on node p360 at Sat Jan  3 17:23:44 2026

Finished job 5_14 on node p360 at Sat Jan  3 17:23:44 2026

Finished job 5_16 on node p360 at Sat Jan  3 17:23:47 2026

Finished job 5_15 on node p360 at Sat Jan  3 17:23:50 2026

**** CMD par_run - CPU/Elapsed: 0 secs / 1 mins 1 secs , MEM/Increased: 542.736 Mb/ 0.000 Mb, DATE: ?  1? 03 17:23:50 JST 2026
Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /1 mins 1 secs 

timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp 1 -hsp m   -pwrprd -html -rpt "sincos_linear_Avant.twr" "sincos_linear_Avant.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp 1 -hsp m -pwrprd -html -rpt sincos_linear_Avant.twr sincos_linear_Avant.udb -gui -msgset /home/kanmei/src/sincos_linear/project/promote.xml
Starting design reading...
Loading device for application GENERIC from file 'ap6a160ce.nph' in environment: /usr/local/lscc/radiant/2025.2/ispfpga.
Package Status:                     Preliminary    Version 14.
Performance Hardware Data Status:   Advanced       Version 108.1.
Loading udb::Database ...
Design:  top_sin_linear
Family:  LAV-AT
Device:  LAV-AT-E30
Package: CBG484
Performance Grade:   1



Successfully loading udb, 2.55 seconds

Initializing timer
Starting design annotation....
1

Starting full timing analysis...
Performance Hardware Data Status:   Advanced       Version 108.1.
Connections ignored  73  counted  950  covered  691
Changing speed to 1;   changing temperature to 0
Changing speed to m;   changing temperature to 0

STA Runtime and Peak Memory Usage :
Total CPU Time: 13 secs 
Total REAL Time: 13 secs 
Peak Memory Usage: 2986 MB

 13.649210s wall, 12.900000s user + 0.740000s system = 13.640000s CPU (99.9%)

