// Seed: 3305124106
module module_0 (
    input tri id_0,
    output tri1 id_1,
    input supply0 id_2,
    output wor id_3,
    input tri1 id_4,
    input supply1 id_5
);
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    input tri1 id_2,
    input tri id_3,
    output logic id_4,
    input tri id_5,
    output tri1 id_6,
    output tri0 id_7,
    output supply0 id_8,
    input supply1 id_9,
    input tri id_10,
    output tri id_11
);
  final id_4 = id_0;
  and primCall (id_11, id_2, id_9, id_10, id_3, id_0);
  module_0 modCall_1 (
      id_10,
      id_11,
      id_9,
      id_8,
      id_0,
      id_5
  );
  assign modCall_1.id_5 = 0;
endmodule
