\doxysubsection{EFM32\+GG\+\_\+\+I2\+C\+\_\+\+Bit\+Fields}
\hypertarget{group___e_f_m32_g_g___i2_c___bit_fields}{}\label{group___e_f_m32_g_g___i2_c___bit_fields}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gac88a0e3fe5c255c0e78d0d3cce6c0e2c}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gac06c305a5b0590125d86035926ae9bbc}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+MASK}}~0x0007\+B37\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga88e3ee34045070d79e201c4d926b942b}{I2\+C\+\_\+\+CTRL\+\_\+\+EN}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga8ccea6fc637968903961b6c25d42862e}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gac744719761ce70b220dfda84a48ae43b}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga3eef16860e704a622e79fe5fd6182a47}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4a35a4ddce4a14a9ce949f5d73a602ad}{I2\+C\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga3eef16860e704a622e79fe5fd6182a47}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9cf1123d9dad281bf0bde6a5582e0915}{I2\+C\+\_\+\+CTRL\+\_\+\+SLAVE}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad1aed8755131b83bcbbdd1d3d2749cd3}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+SLAVE\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaab88fef9cc6525a3de87500f3edbdf84}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+SLAVE\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gac60b63e1b5480541c1bb2bcfd24e442b}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+SLAVE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab0dcc1fa8b9d70fc2243f1830191c6b8}{I2\+C\+\_\+\+CTRL\+\_\+\+SLAVE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gac60b63e1b5480541c1bb2bcfd24e442b}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+SLAVE\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga5f5f3c4bd60314dc6b0fd6b6d63d62c3}{I2\+C\+\_\+\+CTRL\+\_\+\+AUTOACK}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga844d5b57db6ac800ee9f5ad30dcf2604}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+AUTOACK\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gafa3ae24bd854a4220fc8343b0773506f}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+AUTOACK\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaf392c23bf79daba214ca0119a39cc8fa}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+AUTOACK\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga8302b0183f03855265f83d32ea24e827}{I2\+C\+\_\+\+CTRL\+\_\+\+AUTOACK\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaf392c23bf79daba214ca0119a39cc8fa}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+AUTOACK\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6b8f86ef05c168a922eb487fc8f12d97}{I2\+C\+\_\+\+CTRL\+\_\+\+AUTOSE}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gadc1b7df3ecc77d51b8e40de0bcd4a6e5}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+AUTOSE\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga55e42b778d51337cba6ae3fba461502a}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+AUTOSE\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga943a8cfbed2f4f710f88ab47559d62e4}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+AUTOSE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaef3ffb3a56aeb397a0ab1885959a31e1}{I2\+C\+\_\+\+CTRL\+\_\+\+AUTOSE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga943a8cfbed2f4f710f88ab47559d62e4}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+AUTOSE\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga882979429d19b3316cdc21131f037267}{I2\+C\+\_\+\+CTRL\+\_\+\+AUTOSN}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga395cc7a54aabb4dcf007587d0fad2b4f}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+AUTOSN\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga75acec65d4fd6970b04987a15150d3d2}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+AUTOSN\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga65d37fef80ff65274b48b9ac77e53743}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+AUTOSN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga710a6599a07fc7a11f04224e2bc45d6c}{I2\+C\+\_\+\+CTRL\+\_\+\+AUTOSN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga65d37fef80ff65274b48b9ac77e53743}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+AUTOSN\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaf35a9be4eb960a435d43effaed18b8ed}{I2\+C\+\_\+\+CTRL\+\_\+\+ARBDIS}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4f1905f509c0ddb7c255675e3ad0050a}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+ARBDIS\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9aa72f7ecce7f29dad8cbf4b64193503}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+ARBDIS\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga845c6ecb0f72c75ec5aa88826d10ff85}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+ARBDIS\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1d402edd342c4a18bbbec76145ed894d}{I2\+C\+\_\+\+CTRL\+\_\+\+ARBDIS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga845c6ecb0f72c75ec5aa88826d10ff85}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+ARBDIS\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga3cac0dab2c1f8e58be8756ba8d6f3d50}{I2\+C\+\_\+\+CTRL\+\_\+\+GCAMEN}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9061645bfa71061f05ff4c9f892b6a51}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+GCAMEN\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga30b40fdc05fe170c32f447f559e40aed}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+GCAMEN\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0889906e783efe773238de84f2a6111a}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+GCAMEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaac5e16cb7c23736be3a6d67abee38396}{I2\+C\+\_\+\+CTRL\+\_\+\+GCAMEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0889906e783efe773238de84f2a6111a}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+GCAMEN\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga24036bb323c309a99203401e85618a8c}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga30cad95c42b60b1b18429daec91be302}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+MASK}}~0x300\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga5c39900b837ea2480b0093a271e1321f}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga21af56c532e5e1017e6d642a2b7d4740}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+STANDARD}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1dd7bb6b825df36504573bd4ec207c41}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+ASYMMETRIC}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga634722250da40b0fdc493dfdece0f42e}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+FAST}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gabde600cd4eee0d7a8c3d6ffcd857a9b1}{I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga5c39900b837ea2480b0093a271e1321f}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga05ddcf5403ede917efa85176b47a355c}{I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+STANDARD}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga21af56c532e5e1017e6d642a2b7d4740}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+STANDARD}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaccaed1cc313d2db93cbb0acb49c71967}{I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+ASYMMETRIC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1dd7bb6b825df36504573bd4ec207c41}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+ASYMMETRIC}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga8398fe460f00ee705c5f3b528c5c1b38}{I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+FAST}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga634722250da40b0fdc493dfdece0f42e}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+FAST}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga064f226f0946721137f6a7ff1377ce16}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+\+SHIFT}}~12
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga627ccbe13a85b939f4478bf54d6b42f5}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+\+MASK}}~0x3000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga15c732c865a279fe34862ee23c21b3ab}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaffc0adbbd3d7867f40b7b445ae6415a0}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+\+OFF}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga72110b04a538196fe25873bf557027d9}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+40\+PCC}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7381d66287daa5dd5f7430c0015ba335}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+80\+PCC}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga3d34fec80b2d4033dcdf26065a60d9e4}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+160\+PCC}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga845bb85c9477da5849363706c9c5ebcb}{I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga15c732c865a279fe34862ee23c21b3ab}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+\+DEFAULT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga77a0bb72eb4585a1ae628da1106bb675}{I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+\+OFF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaffc0adbbd3d7867f40b7b445ae6415a0}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+\+OFF}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab62acb30ab3e0f85511d8cae19005bc0}{I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+40\+PCC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga72110b04a538196fe25873bf557027d9}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+40\+PCC}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0bbc91641c377b525968620080587e8a}{I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+80\+PCC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7381d66287daa5dd5f7430c0015ba335}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+80\+PCC}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga3941d97bdcd57ac984220f3bcdf27d18}{I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+160\+PCC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga3d34fec80b2d4033dcdf26065a60d9e4}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+160\+PCC}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga3959adb325fc70b37cf2d356302620eb}{I2\+C\+\_\+\+CTRL\+\_\+\+GIBITO}}~(0x1\+UL $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga5fade35e8a17f17de17ac968342677fe}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+GIBITO\+\_\+\+SHIFT}}~15
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga555b7f411f9b40592de355de8f3c59c1}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+GIBITO\+\_\+\+MASK}}~0x8000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gabc660ca540b6f667a29caead83ae0983}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+GIBITO\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gafe767724d198ea230c487448959a7eaf}{I2\+C\+\_\+\+CTRL\+\_\+\+GIBITO\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gabc660ca540b6f667a29caead83ae0983}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+GIBITO\+\_\+\+DEFAULT}} $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaf7cca2cd2ae8a1366e687b0982f045e1}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gac412653444c5823b6255571116d487e0}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+\+MASK}}~0x70000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga722638384212b426e775af10e6c661c9}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9f9fe07dbc6131d9e1d63d590bf57c7f}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+\+OFF}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga25825f9bb1f5c811c73da9999cdb0fdd}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+40\+PCC}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga931aa203ef2fb37b55268f1f6b0a3b33}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+80\+PCC}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga31a4f9aae97a083c1b12ac47c06a26ac}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+160\+PCC}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaaf49c02008e3f541a9084336a724c633}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+320\+PPC}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae024e2c18b4278ec1a9f20404a67894a}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+1024\+PPC}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga00f4c3297f610453f4b454c99596fd61}{I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga722638384212b426e775af10e6c661c9}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaf4f5f04caf0bc9a1061de4ad958e137f}{I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+\+OFF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9f9fe07dbc6131d9e1d63d590bf57c7f}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+\+OFF}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gabb0fad092b22fa30bece1cd07d371d85}{I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+40\+PCC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga25825f9bb1f5c811c73da9999cdb0fdd}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+40\+PCC}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga47174fc970e1f12792ff8ff703e4035c}{I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+80\+PCC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga931aa203ef2fb37b55268f1f6b0a3b33}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+80\+PCC}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaf7bdcdba6009cfddc63be0651ceed393}{I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+160\+PCC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga31a4f9aae97a083c1b12ac47c06a26ac}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+160\+PCC}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9e61d8bb81a46f44a2b4d658c229a868}{I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+320\+PPC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaaf49c02008e3f541a9084336a724c633}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+320\+PPC}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gabb8b4a395ee2a455746b12d61d0c7655}{I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+1024\+PPC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae024e2c18b4278ec1a9f20404a67894a}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+1024\+PPC}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga44b3f5b862932170a365f60a173d8b2a}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9f3259f28e8451274b1c76ae4d48c470}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+MASK}}~0x000000\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9811b4c973a2c4a8a5c0ef6c1070d2c8}{I2\+C\+\_\+\+CMD\+\_\+\+START}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga577e093b8c146f2abc56b96b292befee}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+START\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga496ff6ca794a95f8fa937e95dc9229f8}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+START\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga19c66a34b42ae2810878d0b829812a28}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+START\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad99a44dc245d32d49c23b59c4a8fc20f}{I2\+C\+\_\+\+CMD\+\_\+\+START\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga19c66a34b42ae2810878d0b829812a28}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+START\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab268e894a5a9e6c0fd58c3e77f827462}{I2\+C\+\_\+\+CMD\+\_\+\+STOP}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga5d99d60a34e27d11a1bceee19568784b}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+STOP\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga57b26d35000817aaa598eef93d2bc304}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+STOP\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gadeb7a35ed836f9512e16d7c76bedc756}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+STOP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7dc4a71a776de629e425e555e498c8a1}{I2\+C\+\_\+\+CMD\+\_\+\+STOP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gadeb7a35ed836f9512e16d7c76bedc756}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+STOP\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga984bfbaf552cbbcd3968e5e43497ef9a}{I2\+C\+\_\+\+CMD\+\_\+\+ACK}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab3e1c26430568eaac7f446bfe3614aa5}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+ACK\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa05927ad35ce5e4a3fb77c2c9d73b2a7}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+ACK\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0c5c1cf66b82d3857af2b6f313b1dbac}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+ACK\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaafbfd2d9171c4f0239886421370d26be}{I2\+C\+\_\+\+CMD\+\_\+\+ACK\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0c5c1cf66b82d3857af2b6f313b1dbac}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+ACK\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0ca785703eb12d53e1bb80154006dce7}{I2\+C\+\_\+\+CMD\+\_\+\+NACK}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad2ea9abdca8c57cdc1b4998e8652c54a}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+NACK\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga2602bb4ad3585c238016d7c728d4db56}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+NACK\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab5705a6350c39abc7cae5e69c512a6ec}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+NACK\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4566f944164b93a92858a79b974cbd96}{I2\+C\+\_\+\+CMD\+\_\+\+NACK\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab5705a6350c39abc7cae5e69c512a6ec}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+NACK\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab285ce03a6ee65502ec5316670d599b9}{I2\+C\+\_\+\+CMD\+\_\+\+CONT}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga2293e9fed598d33f3cbb62cb8d1cc7b1}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+CONT\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa8751bf7e79d10d8ee3d7eb476740011}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+CONT\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6cff6bb44a0bc10a7bda0f195cb948d7}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+CONT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga10779923e6b1450f4eef305f123ed280}{I2\+C\+\_\+\+CMD\+\_\+\+CONT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6cff6bb44a0bc10a7bda0f195cb948d7}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+CONT\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa5d8a7b4cf747e7c876e3c221ce33f6f}{I2\+C\+\_\+\+CMD\+\_\+\+ABORT}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga325e2ef2ca74ca23a481f322a46e7821}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+ABORT\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6feb5fdb03c07abad42e50aa151d3e66}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+ABORT\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga91dea5a61f50229d67049b09ead5726e}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+ABORT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gabb54b14c5e3ba147fdb4064a728cbdb0}{I2\+C\+\_\+\+CMD\+\_\+\+ABORT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga91dea5a61f50229d67049b09ead5726e}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+ABORT\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga04c82f0d85f5da0d94685cd85666e29e}{I2\+C\+\_\+\+CMD\+\_\+\+CLEARTX}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga280f5407f316a9ffd6538ad6507c6d5c}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+CLEARTX\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaefb22fc177ee07c669c5130d421bc546}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+CLEARTX\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga25fb444cc411f9a555f58c9956447b6f}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+CLEARTX\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6520f30204fadc2eac7d6649377a74a0}{I2\+C\+\_\+\+CMD\+\_\+\+CLEARTX\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga25fb444cc411f9a555f58c9956447b6f}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+CLEARTX\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga666be3339c1aa6aa2cac11bf6e6f7b06}{I2\+C\+\_\+\+CMD\+\_\+\+CLEARPC}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga187961c960a84a8c1a8ba679135c5963}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+CLEARPC\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaead2866cfa65154b1aac0dce6e5a2780}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+CLEARPC\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0e8556e52105749ec11d448270ebdac5}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+CLEARPC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga738b0d8d60eada467d23939dff58d914}{I2\+C\+\_\+\+CMD\+\_\+\+CLEARPC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0e8556e52105749ec11d448270ebdac5}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+CLEARPC\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga8b745c800b2f42b1dd37123feefdfeca}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+RESETVALUE}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4590c09531cc6ce7f1659f24b2dc14ff}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+MASK}}~0x000000\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga41ac92fca39a95d125e4190b5853f73d}{I2\+C\+\_\+\+STATE\+\_\+\+BUSY}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad4774820912015d9e6167b2c5c920537}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga430a7cdbbbbc669f81e10d9066796d75}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae83ef2b29c4bd6b1265ce8c25c8565c5}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga94acb03d4eb3e437500960bcb7ecdc25}{I2\+C\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae83ef2b29c4bd6b1265ce8c25c8565c5}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga3f5be01e917c4f8927acfa3fbff739b7}{I2\+C\+\_\+\+STATE\+\_\+\+MASTER}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4d87c234ec21a80263d99acdc7abf8c3}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+MASTER\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga505da437d3ffb37d5628231140a9c7c5}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+MASTER\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga212a14a9bc257b468b01008ef5d0c693}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+MASTER\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga189d10a1185604465f1f01e0dd8ab8d9}{I2\+C\+\_\+\+STATE\+\_\+\+MASTER\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga212a14a9bc257b468b01008ef5d0c693}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+MASTER\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaef9e4a9440c76a3d4d04f47924fe0838}{I2\+C\+\_\+\+STATE\+\_\+\+TRANSMITTER}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad76becadf86330103fcd213c36d2746e}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+TRANSMITTER\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0ce6db432e1b1a076fe54724a36caf56}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+TRANSMITTER\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga30522dedc93165bd7eb79f7fad025f74}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+TRANSMITTER\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6c0dad146a3387a2c7ff47238998c9e8}{I2\+C\+\_\+\+STATE\+\_\+\+TRANSMITTER\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga30522dedc93165bd7eb79f7fad025f74}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+TRANSMITTER\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae9ce9449d973af9d9de85d7c487c4311}{I2\+C\+\_\+\+STATE\+\_\+\+NACKED}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga562284162b45cb30d9c3cbd8252fff21}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+NACKED\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga81a1d052dcf4679c05288db0d30b597c}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+NACKED\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga439ff03269bd2247c4451d28e4736eec}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+NACKED\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa9251664fe8445735ebbb6571f734bf8}{I2\+C\+\_\+\+STATE\+\_\+\+NACKED\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga439ff03269bd2247c4451d28e4736eec}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+NACKED\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga51b9895f3ae7b6cd6df5d84760d45153}{I2\+C\+\_\+\+STATE\+\_\+\+BUSHOLD}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga191816ee02dc61ab66df82fb593e1ca4}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSHOLD\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gac68d90455ac151704a33a211c3144a37}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSHOLD\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad447411bb34d7c7ac09908987713544d}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSHOLD\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga79d05f89954d8cd92a09b0a2772d383e}{I2\+C\+\_\+\+STATE\+\_\+\+BUSHOLD\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad447411bb34d7c7ac09908987713544d}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSHOLD\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad5ff35060a211933369d343e82d3abbf}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaad71e69022138827f77e8cbaae1acde7}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+MASK}}~0x\+E0\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga62937c23f6da56bb186654609f7f9e1b}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4c26d6fac7ce51970d8259b666f19746}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+IDLE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga3fc84be40386eb0742c7658d4ff2b213}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+WAIT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1ce1fcb8fd9971ffa54b2a739bea6f7a}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+START}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga8fdb2d169b8c42841a5f0b4a5ac9b32e}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+ADDR}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0a0bc791c8b6c59f1e5c0f499d30e894}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+ADDRACK}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga53d5b925ce2b602935d2d6dd9c9597e1}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+DATA}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga352b24496e50424aa6b22807e10a1fca}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+DATAACK}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga2c59486bc44d12cd2542748788944dcd}{I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga62937c23f6da56bb186654609f7f9e1b}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga015d1cf955e159c60d7dcbf88071edce}{I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+IDLE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4c26d6fac7ce51970d8259b666f19746}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+IDLE}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga60e0ad01aa118726b9b5ce781e16f3eb}{I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+WAIT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga3fc84be40386eb0742c7658d4ff2b213}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+WAIT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9e86c2137f00bb49ed1dab977a6526d2}{I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+START}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1ce1fcb8fd9971ffa54b2a739bea6f7a}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+START}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga58a0cc85d491913ff0228d1a45193fda}{I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+ADDR}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga8fdb2d169b8c42841a5f0b4a5ac9b32e}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+ADDR}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga47222d058cf96b40888d98f190097f19}{I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+ADDRACK}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0a0bc791c8b6c59f1e5c0f499d30e894}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+ADDRACK}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa76e1c6ad7c7c56eeab9676e663dd7a2}{I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+DATA}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga53d5b925ce2b602935d2d6dd9c9597e1}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+DATA}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga062d2087981359e78723a815d71216a6}{I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+DATAACK}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga352b24496e50424aa6b22807e10a1fca}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+DATAACK}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga5219d6e9cb1536cc83ccadc5a937aca9}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+RESETVALUE}}~0x00000080\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7cbd4da2570dd937470dc46225c249f9}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+MASK}}~0x000001\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab28e6e496993b436d54b2543e2003459}{I2\+C\+\_\+\+STATUS\+\_\+\+PSTART}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga8dc27c779a03f5e2e6d22103a62fe535}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PSTART\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gac6aa1b1a12e7ecd513cef7dc83d507e5}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PSTART\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga50262255c0a3e78c235033672c7f4979}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PSTART\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9a9b923b4f235625a17654b281428d64}{I2\+C\+\_\+\+STATUS\+\_\+\+PSTART\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga50262255c0a3e78c235033672c7f4979}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PSTART\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7e4fc6e5095c5087a66531eeb36bd539}{I2\+C\+\_\+\+STATUS\+\_\+\+PSTOP}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7c4d9cc45d55d12aa91493213a2c879f}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PSTOP\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga64f85eac417e3820349aacdcbbe3503d}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PSTOP\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga539e16fb362ec3f9e192280b3abd6658}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PSTOP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab430947ed9e42fb2fb5157bd0015373e}{I2\+C\+\_\+\+STATUS\+\_\+\+PSTOP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga539e16fb362ec3f9e192280b3abd6658}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PSTOP\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gafafcc0d36288f1c8ca81e0a010548944}{I2\+C\+\_\+\+STATUS\+\_\+\+PACK}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga8fa6c73570e7a14b1e7cf76f8d96be15}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PACK\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga19b39104e79eb545b193d0e55e7c00e0}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PACK\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7428988f5cb3d81d08b560010e455e20}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PACK\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga431343517810e908f4f10daf7fa131f6}{I2\+C\+\_\+\+STATUS\+\_\+\+PACK\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7428988f5cb3d81d08b560010e455e20}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PACK\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1a84dacee40007a3b2e429a0bdffc190}{I2\+C\+\_\+\+STATUS\+\_\+\+PNACK}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6e471a17e12508cd75c6ed6dea8e099e}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PNACK\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gabc7ceb4016049551eda9685745422419}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PNACK\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gadd2997a34ecea91ce86875e2d78e0711}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PNACK\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga30ee04c018604d58940e928f70c7f9d3}{I2\+C\+\_\+\+STATUS\+\_\+\+PNACK\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gadd2997a34ecea91ce86875e2d78e0711}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PNACK\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gada1a31c18aca13ce67d80ab6baab2479}{I2\+C\+\_\+\+STATUS\+\_\+\+PCONT}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga30cf71d8a221dea3165f13537641b379}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PCONT\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae9e9253fbd7419785ca60b8a1f0e207a}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PCONT\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga5611572c2e7a9e49c43eb3a1394c18b2}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PCONT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4f5a878a6f878adf6fef4b1ab4924743}{I2\+C\+\_\+\+STATUS\+\_\+\+PCONT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga5611572c2e7a9e49c43eb3a1394c18b2}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PCONT\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gabd9734b1f0b32419f3d3b5b81f703424}{I2\+C\+\_\+\+STATUS\+\_\+\+PABORT}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga2a53001943029b268a196afa1c436077}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PABORT\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga32cc7b8c3cf8a76502f2f392730a6090}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PABORT\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0246edde55ddce81867b74000880347a}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PABORT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gafe2385a63d8ada019362a3b5d3c56ea8}{I2\+C\+\_\+\+STATUS\+\_\+\+PABORT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0246edde55ddce81867b74000880347a}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PABORT\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad8dbe7e36642e31df48f0cdc14a22f30}{I2\+C\+\_\+\+STATUS\+\_\+\+TXC}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga3d1ba2fcee8d57e159994e2c607e517c}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+TXC\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga547effab41f5cc8e4ef4224a975702cb}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+TXC\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad11c09efcc3efd0e939f4c9f3b93761c}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+TXC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa56a10880a6fc96a536a1ce367659e1b}{I2\+C\+\_\+\+STATUS\+\_\+\+TXC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad11c09efcc3efd0e939f4c9f3b93761c}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+TXC\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga5976e36b1dc0875c517a92e614a7ca25}{I2\+C\+\_\+\+STATUS\+\_\+\+TXBL}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gabe8ede9bef384c68066b37a0022b1f93}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+TXBL\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga8fa0255e0c03f2356ae75353560fa6db}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+TXBL\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1723ea61aa117b9d0a720a936e8c0b8d}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+TXBL\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga3861c94be629ad856de34a9f6ce4a4f2}{I2\+C\+\_\+\+STATUS\+\_\+\+TXBL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1723ea61aa117b9d0a720a936e8c0b8d}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+TXBL\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae6c7b133d95a48cebcf728a95f2047af}{I2\+C\+\_\+\+STATUS\+\_\+\+RXDATAV}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaeedf6dc3f4fe24f7014d4a5fe6129df4}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+RXDATAV\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga53d34f405bf60d786215aee5d44299ef}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+RXDATAV\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaec7a4b7541bbb376c81945cdc1c20012}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+RXDATAV\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaf7b8cf77be0b87079d7544e64798e5af}{I2\+C\+\_\+\+STATUS\+\_\+\+RXDATAV\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaec7a4b7541bbb376c81945cdc1c20012}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+RXDATAV\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0ba373dbb82e037122c24b77512802a5}{\+\_\+\+I2\+C\+\_\+\+CLKDIV\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gadc4aa9b378caed32ea494f02e08400cd}{\+\_\+\+I2\+C\+\_\+\+CLKDIV\+\_\+\+MASK}}~0x000001\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga73e3694dc456ac212d09cf435fc334c1}{\+\_\+\+I2\+C\+\_\+\+CLKDIV\+\_\+\+DIV\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga76323850d2dd35f3359d56912dfa1497}{\+\_\+\+I2\+C\+\_\+\+CLKDIV\+\_\+\+DIV\+\_\+\+MASK}}~0x1\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4c079ca3ec5ba4197abced65303caad4}{\+\_\+\+I2\+C\+\_\+\+CLKDIV\+\_\+\+DIV\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad35f2aac100ce2a2be85a459225d9ec0}{I2\+C\+\_\+\+CLKDIV\+\_\+\+DIV\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4c079ca3ec5ba4197abced65303caad4}{\+\_\+\+I2\+C\+\_\+\+CLKDIV\+\_\+\+DIV\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga5020ef3be0423f122654f5c05205b84c}{\+\_\+\+I2\+C\+\_\+\+SADDR\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6f0675531a115c99ef8c96379276b4e2}{\+\_\+\+I2\+C\+\_\+\+SADDR\+\_\+\+MASK}}~0x000000\+FEUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gadd66ad906339ca1e073a8ac049d98669}{\+\_\+\+I2\+C\+\_\+\+SADDR\+\_\+\+ADDR\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaefdd2ca7a16e732cf8c619744d75296d}{\+\_\+\+I2\+C\+\_\+\+SADDR\+\_\+\+ADDR\+\_\+\+MASK}}~0x\+FEUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gac6d143d1ec25876522fb714555c05634}{\+\_\+\+I2\+C\+\_\+\+SADDR\+\_\+\+ADDR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga52d32da614aedfa5307fff3592463439}{I2\+C\+\_\+\+SADDR\+\_\+\+ADDR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gac6d143d1ec25876522fb714555c05634}{\+\_\+\+I2\+C\+\_\+\+SADDR\+\_\+\+ADDR\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gadf3df98f4e68946a667308b326d9e410}{\+\_\+\+I2\+C\+\_\+\+SADDRMASK\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga567c40cad5ce0f998cfc547cebf36e7d}{\+\_\+\+I2\+C\+\_\+\+SADDRMASK\+\_\+\+MASK}}~0x000000\+FEUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad6e170a2a29ab53a1bb5723e47d2396d}{\+\_\+\+I2\+C\+\_\+\+SADDRMASK\+\_\+\+MASK\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gadb35cb49922d1d9f91d5361b90c14d74}{\+\_\+\+I2\+C\+\_\+\+SADDRMASK\+\_\+\+MASK\+\_\+\+MASK}}~0x\+FEUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaf95e6ace389184f8ecd5e814b22b7797}{\+\_\+\+I2\+C\+\_\+\+SADDRMASK\+\_\+\+MASK\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga467bfe67542a54f1ca12798fc806ed20}{I2\+C\+\_\+\+SADDRMASK\+\_\+\+MASK\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaf95e6ace389184f8ecd5e814b22b7797}{\+\_\+\+I2\+C\+\_\+\+SADDRMASK\+\_\+\+MASK\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaf43c550fda1069165ee63452b613f948}{\+\_\+\+I2\+C\+\_\+\+RXDATA\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4987d21c8ed335e675350478f3227ea5}{\+\_\+\+I2\+C\+\_\+\+RXDATA\+\_\+\+MASK}}~0x000000\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga5c0d4aa4d3dd77e37eebb72fbc3b6a40}{\+\_\+\+I2\+C\+\_\+\+RXDATA\+\_\+\+RXDATA\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gafec9ee4ea9c45a79bb733aaec0f0b4f8}{\+\_\+\+I2\+C\+\_\+\+RXDATA\+\_\+\+RXDATA\+\_\+\+MASK}}~0x\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4e014edc8970d64177a5806b80efd735}{\+\_\+\+I2\+C\+\_\+\+RXDATA\+\_\+\+RXDATA\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab38168aed200710eea271efd5b4b0fda}{I2\+C\+\_\+\+RXDATA\+\_\+\+RXDATA\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4e014edc8970d64177a5806b80efd735}{\+\_\+\+I2\+C\+\_\+\+RXDATA\+\_\+\+RXDATA\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gade14e226993c8e8fb551c6184d3417be}{\+\_\+\+I2\+C\+\_\+\+RXDATAP\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae547a41b652b5d2402e4d4a2448c1eeb}{\+\_\+\+I2\+C\+\_\+\+RXDATAP\+\_\+\+MASK}}~0x000000\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaf2d6f39ac694697781ec178c1e1c95f5}{\+\_\+\+I2\+C\+\_\+\+RXDATAP\+\_\+\+RXDATAP\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga428858bd2b05632f0f6b9a21ea9c5f64}{\+\_\+\+I2\+C\+\_\+\+RXDATAP\+\_\+\+RXDATAP\+\_\+\+MASK}}~0x\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad51d4c9dbcc3dabbd8477620cf9054bd}{\+\_\+\+I2\+C\+\_\+\+RXDATAP\+\_\+\+RXDATAP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae6a876c4309b39d0e6e0e6b15520817d}{I2\+C\+\_\+\+RXDATAP\+\_\+\+RXDATAP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad51d4c9dbcc3dabbd8477620cf9054bd}{\+\_\+\+I2\+C\+\_\+\+RXDATAP\+\_\+\+RXDATAP\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga3c5f279d56e7ef3c380758600d064d83}{\+\_\+\+I2\+C\+\_\+\+TXDATA\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6be2802367104e81605de4a34cc5cb13}{\+\_\+\+I2\+C\+\_\+\+TXDATA\+\_\+\+MASK}}~0x000000\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga2ad81f0650d1cc3ba36945e0f37c4083}{\+\_\+\+I2\+C\+\_\+\+TXDATA\+\_\+\+TXDATA\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gafd9e41c44eb88dc191511983238907e4}{\+\_\+\+I2\+C\+\_\+\+TXDATA\+\_\+\+TXDATA\+\_\+\+MASK}}~0x\+FFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gac6d4f4a6310c077b56226ff82aa5232a}{\+\_\+\+I2\+C\+\_\+\+TXDATA\+\_\+\+TXDATA\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0777c59b4529cb41f69f3a7ebbf04661}{I2\+C\+\_\+\+TXDATA\+\_\+\+TXDATA\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gac6d4f4a6310c077b56226ff82aa5232a}{\+\_\+\+I2\+C\+\_\+\+TXDATA\+\_\+\+TXDATA\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga5378234b04eda5a5bcb7ead7e787c4f0}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+RESETVALUE}}~0x00000010\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gabfb183855c5035cbe78d4fe75b2d0919}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+MASK}}~0x0001\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaeadb86b02ec112df23ceb3cd192e3d2b}{I2\+C\+\_\+\+IF\+\_\+\+START}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga370dcefa8c772f0ac67389216eb39ccb}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+START\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaefab7e11c036adc638f4d03622989d08}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+START\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae87687d7d25cce4d25722395927f7b8c}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+START\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa950a3570ccbb4c1c531aea405050904}{I2\+C\+\_\+\+IF\+\_\+\+START\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae87687d7d25cce4d25722395927f7b8c}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+START\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa1df4df940d3b7f17a3b0435b2b56f7b}{I2\+C\+\_\+\+IF\+\_\+\+RSTART}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga830a4b4a71cf09497275acdc85a52b4d}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+RSTART\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga43d88dabb0d8fcfef25a506ac2561a84}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+RSTART\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa7dda7d0918c71e70a09c6694d54590f}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+RSTART\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab5b6e7e4d38bbf657c35941c7da67659}{I2\+C\+\_\+\+IF\+\_\+\+RSTART\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa7dda7d0918c71e70a09c6694d54590f}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+RSTART\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab4b3830d6e887745932708af3c80bdcc}{I2\+C\+\_\+\+IF\+\_\+\+ADDR}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga02f8491c8dde4e14a5b6d66d5c61152c}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+ADDR\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6184100772f44b93a07835e1cfe2fdbc}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+ADDR\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaaf1cb77dbf381a9ba5d301393d3ba598}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+ADDR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga80c373a791a16ba69f17dd756332261e}{I2\+C\+\_\+\+IF\+\_\+\+ADDR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaaf1cb77dbf381a9ba5d301393d3ba598}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+ADDR\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gac1afa46fd2a376e7b08d21b7a3017e99}{I2\+C\+\_\+\+IF\+\_\+\+TXC}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga2942a059b34c30a7edda137f9b172fcf}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+TXC\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaef042b5ff2b95e92295b223caf2cc249}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+TXC\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa4c3d745c2dff5f2f2f4d0c25bc66f3d}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+TXC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga28eb787985f24377cfa66378a6e2496b}{I2\+C\+\_\+\+IF\+\_\+\+TXC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa4c3d745c2dff5f2f2f4d0c25bc66f3d}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+TXC\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0d6bb081236e52f0e2e5d9adcbe5c596}{I2\+C\+\_\+\+IF\+\_\+\+TXBL}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga2c65b44247ab4450e0614b319756ae3f}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+TXBL\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad7591628384adb9d7c20701ddd2457be}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+TXBL\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga848484c49d3ba927a7d6cff253716ec5}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+TXBL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga65a8c013b46aae85a2b354272db68651}{I2\+C\+\_\+\+IF\+\_\+\+TXBL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga848484c49d3ba927a7d6cff253716ec5}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+TXBL\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga178ce96f3ba88c84d538a4377aaca7a0}{I2\+C\+\_\+\+IF\+\_\+\+RXDATAV}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaaab64c54b031f80e954669224d38c87e}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+RXDATAV\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0dcf307d5c6ecb609fe88f0fb21e2ad5}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+RXDATAV\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga86facb197d325cad79881f998bb3f926}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+RXDATAV\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1dbf8da17c375f6ac71b83dabd3d82cc}{I2\+C\+\_\+\+IF\+\_\+\+RXDATAV\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga86facb197d325cad79881f998bb3f926}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+RXDATAV\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab345bfd7135a3d796e9167e14ad7ed2e}{I2\+C\+\_\+\+IF\+\_\+\+ACK}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga78a7f539ccf446915fbbaced5b904b08}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+ACK\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga63b34b329f62459d0893451432a74b7b}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+ACK\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab5ac6764b4fc15192341c31bacae3efa}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+ACK\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga36733015cf83f29ae5d47576c456f3cf}{I2\+C\+\_\+\+IF\+\_\+\+ACK\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab5ac6764b4fc15192341c31bacae3efa}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+ACK\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga680542dbba8b23cf70e5c414e8af6545}{I2\+C\+\_\+\+IF\+\_\+\+NACK}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae0ce3aab463183b8927945bf78beafff}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+NACK\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaf6a26c3352b2109216b55c3070afc41e}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+NACK\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga32000d098eee5d19e7fd4b380081491f}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+NACK\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga22bc0def312a6a0d60b4f65567da87fd}{I2\+C\+\_\+\+IF\+\_\+\+NACK\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga32000d098eee5d19e7fd4b380081491f}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+NACK\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga56d250d829264822613f469e643d15ed}{I2\+C\+\_\+\+IF\+\_\+\+MSTOP}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga03b0feba783ed660ada5172740ea0439}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+MSTOP\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga292575d001eea196f483ecba0ff883a0}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+MSTOP\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gacfe825c3af34e00582765ba3a1574d50}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+MSTOP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0e37cb3a0112cef01dde2222cb5d67c6}{I2\+C\+\_\+\+IF\+\_\+\+MSTOP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gacfe825c3af34e00582765ba3a1574d50}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+MSTOP\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga82129e78d14aee2d80d749d450995e91}{I2\+C\+\_\+\+IF\+\_\+\+ARBLOST}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0b1d434ba09ba320a271554468347836}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+ARBLOST\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad381b9f7545c7afb688ae7523454affe}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+ARBLOST\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga89faeed43a274c82fc0ae0fe3fcb94c3}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+ARBLOST\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaefd0eb6c528c4b6bbbc8d493f4bbd7c8}{I2\+C\+\_\+\+IF\+\_\+\+ARBLOST\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga89faeed43a274c82fc0ae0fe3fcb94c3}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+ARBLOST\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaac0e7c392ff0af3e91e88785b8e5b08d}{I2\+C\+\_\+\+IF\+\_\+\+BUSERR}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga94714292f8a5a52de0b3df6274eee9fb}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+BUSERR\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1de330eb2ef0e21cd1371de31df061b9}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+BUSERR\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga52d5739baa264fe6f9a273d355c2fdd0}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+BUSERR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa29a69bb247bffb96a97178ee187f054}{I2\+C\+\_\+\+IF\+\_\+\+BUSERR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga52d5739baa264fe6f9a273d355c2fdd0}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+BUSERR\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaec195c9b47616e03d0e762690a08e4ec}{I2\+C\+\_\+\+IF\+\_\+\+BUSHOLD}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga005482bfb54e6e68e1b86300c70cf104}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+BUSHOLD\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga2cf5f8af790936dfbedc61bb3d09c99c}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+BUSHOLD\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae74bf30d36acc8a27a598b86c588dd17}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+BUSHOLD\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga68ed25ed87572e789f0dc62c6252ef01}{I2\+C\+\_\+\+IF\+\_\+\+BUSHOLD\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae74bf30d36acc8a27a598b86c588dd17}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+BUSHOLD\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1edfa0ca936fb7ec2209ae1aef0b9be2}{I2\+C\+\_\+\+IF\+\_\+\+TXOF}}~(0x1\+UL $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa0cab9149611f0c47bdf7ba8c0b73fe6}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+TXOF\+\_\+\+SHIFT}}~12
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4fb0c87fcf26a7866a1e914dcfd702ca}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+TXOF\+\_\+\+MASK}}~0x1000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga383b98cfeb32849f4127281f88ff36ad}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+TXOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7d8c240fd8e0724903a6eb37ce678883}{I2\+C\+\_\+\+IF\+\_\+\+TXOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga383b98cfeb32849f4127281f88ff36ad}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+TXOF\+\_\+\+DEFAULT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad3b47accee2738bb0d326995b7dba439}{I2\+C\+\_\+\+IF\+\_\+\+RXUF}}~(0x1\+UL $<$$<$ 13)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga091b7db94a082d3476cf1d634d454ed5}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+RXUF\+\_\+\+SHIFT}}~13
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga58eb84fa9454f45099ab2e481e5d6711}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+RXUF\+\_\+\+MASK}}~0x2000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga32a5563e7e866a1c1af916979837a99c}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+RXUF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6c6329da3f1ee1b9f6fe15ce67252e88}{I2\+C\+\_\+\+IF\+\_\+\+RXUF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga32a5563e7e866a1c1af916979837a99c}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+RXUF\+\_\+\+DEFAULT}} $<$$<$ 13)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga377c11d167f79cfdfbfbd6e24d09fcde}{I2\+C\+\_\+\+IF\+\_\+\+BITO}}~(0x1\+UL $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab0cea87685956dadb3b1e0c86ff249fd}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+BITO\+\_\+\+SHIFT}}~14
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga87982fd2b657689df251eb777358150a}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+BITO\+\_\+\+MASK}}~0x4000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae46a4c770a997ffe387ee1040a5366cf}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+BITO\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga8c5ff62e29bbd652073ed00d4bd67a11}{I2\+C\+\_\+\+IF\+\_\+\+BITO\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae46a4c770a997ffe387ee1040a5366cf}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+BITO\+\_\+\+DEFAULT}} $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaef196ceb004fdb47449d47c0a77b9b02}{I2\+C\+\_\+\+IF\+\_\+\+CLTO}}~(0x1\+UL $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga28e75fa2b8fc70b3b1f161a119f87272}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+CLTO\+\_\+\+SHIFT}}~15
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga36b5d12f7aace96ff8c5c800cdc462cc}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+CLTO\+\_\+\+MASK}}~0x8000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4917239faca92a90c35ac8ebc252416b}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+CLTO\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7291df23fd8549dcf18914d2ceab7b43}{I2\+C\+\_\+\+IF\+\_\+\+CLTO\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4917239faca92a90c35ac8ebc252416b}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+CLTO\+\_\+\+DEFAULT}} $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7b7fe231e895dd931c88ab06228dba72}{I2\+C\+\_\+\+IF\+\_\+\+SSTOP}}~(0x1\+UL $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1972856aba0db2fbc46ea4bb18ba5ba9}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+SSTOP\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9136e5e34aae096085d90e191b9679ef}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+SSTOP\+\_\+\+MASK}}~0x10000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6ffc7913a685b5e8f4b60a718b6cc813}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+SSTOP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9b71eb0d08a410131a310243cccd633f}{I2\+C\+\_\+\+IF\+\_\+\+SSTOP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6ffc7913a685b5e8f4b60a718b6cc813}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+SSTOP\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga8e4935dfa8f7fe00d7709101ac1f7212}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9874af8776d167f17bc040a769a9cdc9}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+MASK}}~0x0001\+FFCFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga719b3efbff225ca40cc35271a961a1f8}{I2\+C\+\_\+\+IFS\+\_\+\+START}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga82b7b0d9ed862e4e95023d96f689697a}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+START\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga30031a60cc96935335eb6f5541e2c76d}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+START\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7489dba86c873109d2733d31a3a09fb5}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+START\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaca95994ac9f247999e667991d46d6037}{I2\+C\+\_\+\+IFS\+\_\+\+START\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7489dba86c873109d2733d31a3a09fb5}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+START\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga199b0693b20f5d9928f2c001e9f7db36}{I2\+C\+\_\+\+IFS\+\_\+\+RSTART}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4347f4fab2043bd95635a1f8f349f235}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+RSTART\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaea80c5154461aeacb288e1b5588d1715}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+RSTART\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6ba3468747940e355782c7ceb9a7c93e}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+RSTART\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga69a572855bf9104a86a40950c51bbec6}{I2\+C\+\_\+\+IFS\+\_\+\+RSTART\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6ba3468747940e355782c7ceb9a7c93e}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+RSTART\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga23af1560df4cd608c0156cc09402e0a3}{I2\+C\+\_\+\+IFS\+\_\+\+ADDR}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0d39899baad103df7fabf89d3029f5e8}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+ADDR\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga2ced020271f50bf967a07e0856085b36}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+ADDR\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1738f9cb8fe74dbd5645aeec5d2873b8}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+ADDR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga85df24d91a6c29ce420476e13cb1b7b2}{I2\+C\+\_\+\+IFS\+\_\+\+ADDR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1738f9cb8fe74dbd5645aeec5d2873b8}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+ADDR\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7a3ac59ec7dcd863a3975faad319130f}{I2\+C\+\_\+\+IFS\+\_\+\+TXC}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga079ddc36e89271849451eb5f462bdb8f}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+TXC\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad79988a260f5e8144a0a5ae1cadc6648}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+TXC\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae10175484cd6876e7826f8f7e77f91b4}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+TXC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1b32b5f167d0fb0a24ee00558a411201}{I2\+C\+\_\+\+IFS\+\_\+\+TXC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae10175484cd6876e7826f8f7e77f91b4}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+TXC\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad644ebcf337473f2f34f71b9c8454032}{I2\+C\+\_\+\+IFS\+\_\+\+ACK}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0d6409cc2f84e3a66f491b482d309176}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+ACK\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6f68f1d0701d78c06ea6498c91ab9f82}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+ACK\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6a850e73c05a0153c7352b623260da07}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+ACK\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0a7aae755808c4b175306c5a09e8c9ec}{I2\+C\+\_\+\+IFS\+\_\+\+ACK\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6a850e73c05a0153c7352b623260da07}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+ACK\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga5a8c523305b8ae0755afa1d7378347db}{I2\+C\+\_\+\+IFS\+\_\+\+NACK}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7677b32dc74f0c0ccefaaab29829e522}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+NACK\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0866e8e15e94f60820a2b7a9ddc5625e}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+NACK\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7464e0c828966d2aa02050af964b77dd}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+NACK\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga51d2dee30e9d81ae968adeb9cb35f601}{I2\+C\+\_\+\+IFS\+\_\+\+NACK\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7464e0c828966d2aa02050af964b77dd}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+NACK\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga630e09b48beacdb6247231c5be8565c7}{I2\+C\+\_\+\+IFS\+\_\+\+MSTOP}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gac127a4b71cea8bd4e89cea704c5c604d}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+MSTOP\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1457595d137d69719dbe3a2786ed209d}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+MSTOP\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gafb1c797fccb9f6a9a33f2d2a5cbcfd54}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+MSTOP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga739fe1b59ce5e0b78d56e860f5abfb17}{I2\+C\+\_\+\+IFS\+\_\+\+MSTOP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gafb1c797fccb9f6a9a33f2d2a5cbcfd54}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+MSTOP\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gabb4a2558be4691f19c1de0051901cff8}{I2\+C\+\_\+\+IFS\+\_\+\+ARBLOST}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gace2c188bc588cadbabcd370617a3405d}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+ARBLOST\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gafa768148502cf82915ed3b8963495bc6}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+ARBLOST\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa5fa64c14c11188de40fe7d3a9d619f8}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+ARBLOST\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga833c280f0d6b65fd85952e17b5a89660}{I2\+C\+\_\+\+IFS\+\_\+\+ARBLOST\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa5fa64c14c11188de40fe7d3a9d619f8}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+ARBLOST\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gac656a2fa01dadbf6b5628fae77237db1}{I2\+C\+\_\+\+IFS\+\_\+\+BUSERR}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4f5f9666d16587d1c1eb293a7c61124e}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+BUSERR\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa6c662db2cbb058c76c929379f3b1a88}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+BUSERR\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9fbe080a488524cd21cad481f2ea8522}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+BUSERR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae68c331329c94d7807fe607e309d1797}{I2\+C\+\_\+\+IFS\+\_\+\+BUSERR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9fbe080a488524cd21cad481f2ea8522}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+BUSERR\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7441f53794e948e76dec966a810d557b}{I2\+C\+\_\+\+IFS\+\_\+\+BUSHOLD}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab34b66aae601fd33eeae794e3f8e693f}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+BUSHOLD\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaba98999efcef03d9415ee60e9fa379da}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+BUSHOLD\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga2ec617a07e2ab559775fe12350e38d31}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+BUSHOLD\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga698cd917cf8c36ce82d999a172b34ee9}{I2\+C\+\_\+\+IFS\+\_\+\+BUSHOLD\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga2ec617a07e2ab559775fe12350e38d31}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+BUSHOLD\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gadc2aef3803832760d921bd7939cc8ed3}{I2\+C\+\_\+\+IFS\+\_\+\+TXOF}}~(0x1\+UL $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga89f16ccbb541d219f42bf91ae69a8c96}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+TXOF\+\_\+\+SHIFT}}~12
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1248f3bffb22bff9d27ad3f3f8a05ab1}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+TXOF\+\_\+\+MASK}}~0x1000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gafe39fd64bb1ed613aa88d90f2b786989}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+TXOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0f3fd70389964ab6927048f109020369}{I2\+C\+\_\+\+IFS\+\_\+\+TXOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gafe39fd64bb1ed613aa88d90f2b786989}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+TXOF\+\_\+\+DEFAULT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaf3a70b508b5073da6927723fd9b9165c}{I2\+C\+\_\+\+IFS\+\_\+\+RXUF}}~(0x1\+UL $<$$<$ 13)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab8637c2af4addfc1507caf2a3efa77b8}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+RXUF\+\_\+\+SHIFT}}~13
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga72540b1ba70228437d227a6f5f3fda64}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+RXUF\+\_\+\+MASK}}~0x2000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gada10d0e6808060b86b7d8212f4db499a}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+RXUF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaef4c75f90800822777bdcb90b7560e84}{I2\+C\+\_\+\+IFS\+\_\+\+RXUF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gada10d0e6808060b86b7d8212f4db499a}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+RXUF\+\_\+\+DEFAULT}} $<$$<$ 13)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaf7e597bfbbec1c871f46cbe138233764}{I2\+C\+\_\+\+IFS\+\_\+\+BITO}}~(0x1\+UL $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga161eb69ae6402e60e34787669d28e86b}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+BITO\+\_\+\+SHIFT}}~14
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga3a8f5c04972d6eeb011cae53efac64ee}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+BITO\+\_\+\+MASK}}~0x4000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga71de3779b3d894b2db00a5ac2c662c3c}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+BITO\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gabb2c029a4888181c8c54a736bb957149}{I2\+C\+\_\+\+IFS\+\_\+\+BITO\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga71de3779b3d894b2db00a5ac2c662c3c}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+BITO\+\_\+\+DEFAULT}} $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab8d89b1ff57091375dffadd8afe172e9}{I2\+C\+\_\+\+IFS\+\_\+\+CLTO}}~(0x1\+UL $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad30d253d1d96ffc0a4e13e5b9f80927f}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+CLTO\+\_\+\+SHIFT}}~15
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6d1432e126ae4cb30cfd8802d3626ce6}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+CLTO\+\_\+\+MASK}}~0x8000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4dd198a6b24fa3a100a00c25d98ad2f5}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+CLTO\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga322c0c1c23c0f96cb6d9df0c11756463}{I2\+C\+\_\+\+IFS\+\_\+\+CLTO\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4dd198a6b24fa3a100a00c25d98ad2f5}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+CLTO\+\_\+\+DEFAULT}} $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga08a0e3406e109fe59eae5f204b6ed824}{I2\+C\+\_\+\+IFS\+\_\+\+SSTOP}}~(0x1\+UL $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga5f322f5588576c2867c17110666edf19}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+SSTOP\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga071f575aa22d9dc9a48e8713a6872705}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+SSTOP\+\_\+\+MASK}}~0x10000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa72a73f03ad7c68bcd82357d7aed1633}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+SSTOP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga76837c6fa4c48ddcf76d78bd609d8390}{I2\+C\+\_\+\+IFS\+\_\+\+SSTOP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa72a73f03ad7c68bcd82357d7aed1633}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+SSTOP\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9cd81f8602cbdf81b529f8d1695073ea}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4c7d4b074406d855fea4880e58519c53}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+MASK}}~0x0001\+FFCFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab5efe4d00c0ace437c5752033b6aedca}{I2\+C\+\_\+\+IFC\+\_\+\+START}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga196350792628eaf653cb873909f8247c}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+START\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga681d6bb85302538477cf761d99ee146c}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+START\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga093713e240abace191d00d5d1dd450b7}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+START\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae151e862535908f256379e0419c967c2}{I2\+C\+\_\+\+IFC\+\_\+\+START\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga093713e240abace191d00d5d1dd450b7}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+START\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab426f453a0b7309ec7c095d6969aba31}{I2\+C\+\_\+\+IFC\+\_\+\+RSTART}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga02a9b99b983ba8f28a997f213ad815e3}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+RSTART\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga859397c0b40d88f88e3dcca08b6ddc0c}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+RSTART\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaacfab5d80487b598b85a8461abef2320}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+RSTART\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae2550432fc1ce9de70a5067ea523d987}{I2\+C\+\_\+\+IFC\+\_\+\+RSTART\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaacfab5d80487b598b85a8461abef2320}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+RSTART\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad53fe85f7a2b49e428f9de319cfd6eb7}{I2\+C\+\_\+\+IFC\+\_\+\+ADDR}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad963c335cdcb42c964f38a184abc8b1b}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+ADDR\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaba2e3b80f640012951f4f9e37a930001}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+ADDR\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad6f7746899d3b9919f4ceda45f3ccde7}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+ADDR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga482b17f2cb768eaf9f71079ee59d69f6}{I2\+C\+\_\+\+IFC\+\_\+\+ADDR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad6f7746899d3b9919f4ceda45f3ccde7}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+ADDR\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga512682ba9b4f9c04047ef28d8fcd6643}{I2\+C\+\_\+\+IFC\+\_\+\+TXC}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab51667c0a5c7b228698fa695ad598a07}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+TXC\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga5c5a89b084216d9cde1005254af18422}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+TXC\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7781a72eb65ee761bd25c06b1e67afe7}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+TXC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga122349344e2e56c3b8b6f7c771babf54}{I2\+C\+\_\+\+IFC\+\_\+\+TXC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7781a72eb65ee761bd25c06b1e67afe7}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+TXC\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad4a6a4658a62daecc783b9728fbabbb3}{I2\+C\+\_\+\+IFC\+\_\+\+ACK}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab72ebc5d76e78280adfb0bd115a4f8d9}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+ACK\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga32ea44daf2c69c0ed654e5e07496a1c2}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+ACK\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga8c2e813141b93fd6b04ec7780a796807}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+ACK\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga50bf8e7f6e29d12ffc407a11021f0135}{I2\+C\+\_\+\+IFC\+\_\+\+ACK\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga8c2e813141b93fd6b04ec7780a796807}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+ACK\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga2ad160f5962b5c3e31df21a3f98fb4f5}{I2\+C\+\_\+\+IFC\+\_\+\+NACK}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gacb8d85a04d07a9e084ac32504a5490ea}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+NACK\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga661bf70a025b15d3d9c500a868b48e72}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+NACK\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga5de25438e055122165b09944aca76a08}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+NACK\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gac67b526d8aeb0a5b03d70c3a3c4ff191}{I2\+C\+\_\+\+IFC\+\_\+\+NACK\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga5de25438e055122165b09944aca76a08}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+NACK\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa7069f5b8ebd908dfce60953b9683960}{I2\+C\+\_\+\+IFC\+\_\+\+MSTOP}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6a879fce8ef9643e3d0b3da17e67a994}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+MSTOP\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga66f292342ee706dacee6f55de0f165de}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+MSTOP\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa1600297798352dbc3ca7fb0fdd7a951}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+MSTOP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga262258c0efb52255bf0d8be46f114088}{I2\+C\+\_\+\+IFC\+\_\+\+MSTOP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa1600297798352dbc3ca7fb0fdd7a951}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+MSTOP\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gabaa099d484e9b800b07678d6ef48832d}{I2\+C\+\_\+\+IFC\+\_\+\+ARBLOST}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4d4399dd8acf0490b79b6156b9fb5ed1}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+ARBLOST\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaad1f04d59b52dc8edeeb984e3c905338}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+ARBLOST\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab179861c06501de40acdacbe1902dbd0}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+ARBLOST\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae44e2f2ba23801ef3e5f5e6222627c8f}{I2\+C\+\_\+\+IFC\+\_\+\+ARBLOST\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab179861c06501de40acdacbe1902dbd0}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+ARBLOST\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0b554d833317fc75375d1c3d83cac16a}{I2\+C\+\_\+\+IFC\+\_\+\+BUSERR}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga27f570d2dd10120da4d08a4e917b632e}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+BUSERR\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga090c746fe98cf06d28b92ea70b98a27d}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+BUSERR\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6932e164fe9b06fb79d44b7f8491e4e1}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+BUSERR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga443d1607778f2a08d16e03acc7a5a69a}{I2\+C\+\_\+\+IFC\+\_\+\+BUSERR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6932e164fe9b06fb79d44b7f8491e4e1}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+BUSERR\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gabed56f622f20d19a758bd54f04220a9c}{I2\+C\+\_\+\+IFC\+\_\+\+BUSHOLD}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga14e56277227f2ed2d3a5151179ca3270}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+BUSHOLD\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6c2b6bdf5e7676dd01d987b1f9f12cc0}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+BUSHOLD\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7d83333962a9516745b2999a767446bd}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+BUSHOLD\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga49a6848b91d43b0e917d7b6ce236de48}{I2\+C\+\_\+\+IFC\+\_\+\+BUSHOLD\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7d83333962a9516745b2999a767446bd}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+BUSHOLD\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae36c2c3c15156ff2774a823ccca411f8}{I2\+C\+\_\+\+IFC\+\_\+\+TXOF}}~(0x1\+UL $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9571e6643514f1e3ca4d5c144cd59b30}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+TXOF\+\_\+\+SHIFT}}~12
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga84d5149c902fff497c85faeec82b98c1}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+TXOF\+\_\+\+MASK}}~0x1000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gace79d907b965bc7d73edac5b10a91c41}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+TXOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga24b788fa366bd250a2c021ae1204f728}{I2\+C\+\_\+\+IFC\+\_\+\+TXOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gace79d907b965bc7d73edac5b10a91c41}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+TXOF\+\_\+\+DEFAULT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab2fed8581e029577bb9ad18f2b8e31cd}{I2\+C\+\_\+\+IFC\+\_\+\+RXUF}}~(0x1\+UL $<$$<$ 13)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga250ac7e6a17dcb3c76e6d21d73d34859}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+RXUF\+\_\+\+SHIFT}}~13
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga483121c667f473fd10486eb30f764fce}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+RXUF\+\_\+\+MASK}}~0x2000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gafa3b0c21d8f62ab2f19a77aa45e01c21}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+RXUF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4d6bbb2d259a21855d9ea9e76c816b03}{I2\+C\+\_\+\+IFC\+\_\+\+RXUF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gafa3b0c21d8f62ab2f19a77aa45e01c21}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+RXUF\+\_\+\+DEFAULT}} $<$$<$ 13)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaabb9789210438125fde05269c355f087}{I2\+C\+\_\+\+IFC\+\_\+\+BITO}}~(0x1\+UL $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad3259682b19783cfb0eed0f9ea6955a6}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+BITO\+\_\+\+SHIFT}}~14
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae373928f058cb63a0f2c4496cbc001dd}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+BITO\+\_\+\+MASK}}~0x4000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gafe41beaae79da25681189174119d6650}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+BITO\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga938a15c8e0dc85f7f4cb2a934256a29e}{I2\+C\+\_\+\+IFC\+\_\+\+BITO\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gafe41beaae79da25681189174119d6650}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+BITO\+\_\+\+DEFAULT}} $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga519f09ad2044c9fa01f1865a41a51668}{I2\+C\+\_\+\+IFC\+\_\+\+CLTO}}~(0x1\+UL $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga84d8d1be6d6145e7e6573d50193f0f8a}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+CLTO\+\_\+\+SHIFT}}~15
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae2757d0d84d143030188ad03034b56d4}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+CLTO\+\_\+\+MASK}}~0x8000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga633bb8abee7cd7c93aa91c1d2a891d6b}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+CLTO\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1a9b4ef32a590f4638aa7f48a9d5be51}{I2\+C\+\_\+\+IFC\+\_\+\+CLTO\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga633bb8abee7cd7c93aa91c1d2a891d6b}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+CLTO\+\_\+\+DEFAULT}} $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad0d3d3fe7e92a180fa3b89b4b43ab436}{I2\+C\+\_\+\+IFC\+\_\+\+SSTOP}}~(0x1\+UL $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1e54beab76e017a4526c7f6c89086ea7}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+SSTOP\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga3bbe1fac068c2076743e03f38da2c64e}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+SSTOP\+\_\+\+MASK}}~0x10000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga85086f6e0f81e499c8768c45a5fc284a}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+SSTOP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0c0a169c7cdfd64cdd08293299efbde5}{I2\+C\+\_\+\+IFC\+\_\+\+SSTOP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga85086f6e0f81e499c8768c45a5fc284a}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+SSTOP\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gafa802098570a6226e86e64813efd8fd7}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9a92863c8e32d535a5c74f11ed830ba7}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+MASK}}~0x0001\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab7cee44281ac25a4b6a6a2d5b85805f6}{I2\+C\+\_\+\+IEN\+\_\+\+START}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga8d4192d763efeeb5cc34bc8990fb2033}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+START\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4e7192e78e98cd99f4b172e770605715}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+START\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0389a499a66089ccc8229a030c657f9d}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+START\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaec1ab9b6d2ee536d295342f8661de484}{I2\+C\+\_\+\+IEN\+\_\+\+START\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0389a499a66089ccc8229a030c657f9d}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+START\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1a5a8d6bd8334f45ba1d18f1ac0f6a6c}{I2\+C\+\_\+\+IEN\+\_\+\+RSTART}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga8404b92399112fb2770ee9a644dcb885}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+RSTART\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9eaa7c80bdf43eb49ade5947b50fbe04}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+RSTART\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga666d38df5a59ab225fb003d4cb40aab1}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+RSTART\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad5d31bbcd7bd73326aa1b0bf447a86e1}{I2\+C\+\_\+\+IEN\+\_\+\+RSTART\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga666d38df5a59ab225fb003d4cb40aab1}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+RSTART\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9b86bcb819f9a525d526c4272304fad1}{I2\+C\+\_\+\+IEN\+\_\+\+ADDR}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7f90446d8ff9f4324d5dcee7407fb715}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+ADDR\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1a18a229a4b7955b3903a535810ccc37}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+ADDR\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae3ccd0fa71b100345e0faef3f2e30947}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+ADDR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga429c943904cde6c9d0b8f84e03a0d6c2}{I2\+C\+\_\+\+IEN\+\_\+\+ADDR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae3ccd0fa71b100345e0faef3f2e30947}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+ADDR\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga442035e9e9258cf8da83f2c95a401e0f}{I2\+C\+\_\+\+IEN\+\_\+\+TXC}}~(0x1\+UL $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga12dcba9d84e9a4f6352fe081a07620b8}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+TXC\+\_\+\+SHIFT}}~3
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga87f0b2ce4362d73798ca45c960b4c8f8}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+TXC\+\_\+\+MASK}}~0x8\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga82a29ed9f38e46220247d7be6ced93ac}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+TXC\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaaf3933ebf9e632301f6f5da40c396094}{I2\+C\+\_\+\+IEN\+\_\+\+TXC\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga82a29ed9f38e46220247d7be6ced93ac}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+TXC\+\_\+\+DEFAULT}} $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga8ae0b969b09f7fe52e1fdd57d1d149b2}{I2\+C\+\_\+\+IEN\+\_\+\+TXBL}}~(0x1\+UL $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga23229a076d8354f6e5e4ffd6e736150e}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+TXBL\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0fe253fa9a21e5fafed716da6b19e0a0}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+TXBL\+\_\+\+MASK}}~0x10\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga30b7c30fe3887eefdb0e3cee7dd2c21b}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+TXBL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaceeeaa8f93fd7ac96107677425335d8c}{I2\+C\+\_\+\+IEN\+\_\+\+TXBL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga30b7c30fe3887eefdb0e3cee7dd2c21b}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+TXBL\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga55b990cc232962286227cc5e3ca82a1b}{I2\+C\+\_\+\+IEN\+\_\+\+RXDATAV}}~(0x1\+UL $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1c70bb562ef3b41b4813db9f93cefa18}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+RXDATAV\+\_\+\+SHIFT}}~5
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga85466a76b9db9d321ab0bad2688cb02b}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+RXDATAV\+\_\+\+MASK}}~0x20\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4c02279cab2198ad80f278de56f8118e}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+RXDATAV\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9d64c15bbc0faff091a1f36c9ed9c762}{I2\+C\+\_\+\+IEN\+\_\+\+RXDATAV\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4c02279cab2198ad80f278de56f8118e}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+RXDATAV\+\_\+\+DEFAULT}} $<$$<$ 5)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga785258647e367f87686120bc17837df0}{I2\+C\+\_\+\+IEN\+\_\+\+ACK}}~(0x1\+UL $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9df20b6876aa736d7de9b0978f73c10e}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+ACK\+\_\+\+SHIFT}}~6
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4d22a4ebdc864d61cd4d5d7caacb7996}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+ACK\+\_\+\+MASK}}~0x40\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gadf0928bdb1215bccca633ec78d8eaaa0}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+ACK\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga35af9fead0ba2d711227929ab58ac8ec}{I2\+C\+\_\+\+IEN\+\_\+\+ACK\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gadf0928bdb1215bccca633ec78d8eaaa0}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+ACK\+\_\+\+DEFAULT}} $<$$<$ 6)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga258b48749bd6dd7d4ecaa94ffb626ea6}{I2\+C\+\_\+\+IEN\+\_\+\+NACK}}~(0x1\+UL $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga23443341b83fc2a8bbf2a3d96e0198d8}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+NACK\+\_\+\+SHIFT}}~7
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab8e542677466dc5a4714a3a95cf68a9d}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+NACK\+\_\+\+MASK}}~0x80\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1100f72c04c18cc0a1fd592715486443}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+NACK\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gafc2c0521ba89b65a15e53ca342f04730}{I2\+C\+\_\+\+IEN\+\_\+\+NACK\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1100f72c04c18cc0a1fd592715486443}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+NACK\+\_\+\+DEFAULT}} $<$$<$ 7)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga572fda1519bffd6460aaed6f6cd9367e}{I2\+C\+\_\+\+IEN\+\_\+\+MSTOP}}~(0x1\+UL $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga76bb828fa7753d269e69f26af860cb88}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+MSTOP\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae2dfb79e46da546c5391a797c48bf3dd}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+MSTOP\+\_\+\+MASK}}~0x100\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga047906fe9e985b2b540526ab9ef90313}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+MSTOP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga93967fc375074624ec8e1d1cd1703bc5}{I2\+C\+\_\+\+IEN\+\_\+\+MSTOP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga047906fe9e985b2b540526ab9ef90313}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+MSTOP\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga46b491bb2c58d29f9c8356967ddd74bf}{I2\+C\+\_\+\+IEN\+\_\+\+ARBLOST}}~(0x1\+UL $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7454426ab65fdcbb0aaa6b37eeee49e3}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+ARBLOST\+\_\+\+SHIFT}}~9
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9b0ba491f918048ab7df35cc8fb6c9ed}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+ARBLOST\+\_\+\+MASK}}~0x200\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0f91be64701ff0038da591bab0c7a6bb}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+ARBLOST\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9da44f5f373ca4c97dd9e25836e3e0d3}{I2\+C\+\_\+\+IEN\+\_\+\+ARBLOST\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0f91be64701ff0038da591bab0c7a6bb}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+ARBLOST\+\_\+\+DEFAULT}} $<$$<$ 9)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gabc8ac354e732b6699884afde0cc01f4b}{I2\+C\+\_\+\+IEN\+\_\+\+BUSERR}}~(0x1\+UL $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaaf5e7403fc1fbbd465c43cf4e2c54eed}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+BUSERR\+\_\+\+SHIFT}}~10
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6ef249d8a2acd88f6118d09136df63e6}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+BUSERR\+\_\+\+MASK}}~0x400\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaf7ee941b08b08563e0fbc490570928b3}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+BUSERR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaefa26afda0c813ea7eeb7f305888f4b7}{I2\+C\+\_\+\+IEN\+\_\+\+BUSERR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaf7ee941b08b08563e0fbc490570928b3}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+BUSERR\+\_\+\+DEFAULT}} $<$$<$ 10)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga25ba36b8697e6d6b22578f9775ba421e}{I2\+C\+\_\+\+IEN\+\_\+\+BUSHOLD}}~(0x1\+UL $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6763a0419a0dccb77bfc15f814eda16b}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+BUSHOLD\+\_\+\+SHIFT}}~11
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaaaf581dd5c8707094ceeec9133ede195}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+BUSHOLD\+\_\+\+MASK}}~0x800\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga5374bc2496e4a43b75d3c3b8728b8e04}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+BUSHOLD\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga40e50e8ff3901cd8d058b849751a8557}{I2\+C\+\_\+\+IEN\+\_\+\+BUSHOLD\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga5374bc2496e4a43b75d3c3b8728b8e04}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+BUSHOLD\+\_\+\+DEFAULT}} $<$$<$ 11)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaae82c0d569175444f5349eb7568ba023}{I2\+C\+\_\+\+IEN\+\_\+\+TXOF}}~(0x1\+UL $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1b2b0355b7672c2e5a85a39fe9f2863e}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+TXOF\+\_\+\+SHIFT}}~12
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga3e7d7ff2bd98f2825401935f4e4a5326}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+TXOF\+\_\+\+MASK}}~0x1000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad48f4d191fb4f1c29c747689f7ed96c1}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+TXOF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga695ce726dc6c8a6d68f57ed2ee3bf456}{I2\+C\+\_\+\+IEN\+\_\+\+TXOF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad48f4d191fb4f1c29c747689f7ed96c1}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+TXOF\+\_\+\+DEFAULT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga8d962042753d251a58b1c17915f390ad}{I2\+C\+\_\+\+IEN\+\_\+\+RXUF}}~(0x1\+UL $<$$<$ 13)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1aa4d6541d82de0ed7dece8cda76b3b7}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+RXUF\+\_\+\+SHIFT}}~13
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga313d0e2d432e2450d8c820751ccb1558}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+RXUF\+\_\+\+MASK}}~0x2000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaea6282c67769e09a44d2d8080a4e8bcf}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+RXUF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga2cbc70449b544057be8a0e7edfad9cd6}{I2\+C\+\_\+\+IEN\+\_\+\+RXUF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaea6282c67769e09a44d2d8080a4e8bcf}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+RXUF\+\_\+\+DEFAULT}} $<$$<$ 13)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaec55fde8d56887e90769aa520153e2d0}{I2\+C\+\_\+\+IEN\+\_\+\+BITO}}~(0x1\+UL $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6f3776977a75fc02edb224db95a58cc0}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+BITO\+\_\+\+SHIFT}}~14
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga2d3acc361758e23fa34400f9223f0836}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+BITO\+\_\+\+MASK}}~0x4000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab3a315a35b75bd922bf44640a8ed902e}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+BITO\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gabbfb103c30bfa180c5ab01ef4a3a0fa3}{I2\+C\+\_\+\+IEN\+\_\+\+BITO\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab3a315a35b75bd922bf44640a8ed902e}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+BITO\+\_\+\+DEFAULT}} $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga2be84bcb887c7f94eeadf40961570136}{I2\+C\+\_\+\+IEN\+\_\+\+CLTO}}~(0x1\+UL $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0b4d7d688387a258fb6da92161cc1c75}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+CLTO\+\_\+\+SHIFT}}~15
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gabda90faffc0118937f4bb1e451ff5c3d}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+CLTO\+\_\+\+MASK}}~0x8000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4ab11bf3f62d7f2ed8a6ab7b27d8c70b}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+CLTO\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga286e065f5c9142cc878cc9a9c19512cc}{I2\+C\+\_\+\+IEN\+\_\+\+CLTO\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4ab11bf3f62d7f2ed8a6ab7b27d8c70b}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+CLTO\+\_\+\+DEFAULT}} $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga2fb859601959f86d8945a19d56b40578}{I2\+C\+\_\+\+IEN\+\_\+\+SSTOP}}~(0x1\+UL $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0ba93bcfe97506fb8ac2331bf46ae3d5}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+SSTOP\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gafab2bd36c84164090e785be33659099a}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+SSTOP\+\_\+\+MASK}}~0x10000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga2bd7efe8da2518c71fc6ee3906056a12}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+SSTOP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gafd86a369b722e09d26a0ebd90a5f1782}{I2\+C\+\_\+\+IEN\+\_\+\+SSTOP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga2bd7efe8da2518c71fc6ee3906056a12}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+SSTOP\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga269de8e74ec39b863b02e1278bb78fa0}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa2e3097c9e16d91f9d26bb4c9c172fb0}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+MASK}}~0x00000703\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab8b17a1c10d8fca6f4812b57571ff954}{I2\+C\+\_\+\+ROUTE\+\_\+\+SDAPEN}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gabd49b88fa727fecb9d158b8db260fba9}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+SDAPEN\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga78b72a20a366cc7537c1d2e2cf0d83a9}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+SDAPEN\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gafc492fd26a5475e70ccae5cfcd34590e}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+SDAPEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab4eadba5ad9b0800e21024f6099c2e9d}{I2\+C\+\_\+\+ROUTE\+\_\+\+SDAPEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gafc492fd26a5475e70ccae5cfcd34590e}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+SDAPEN\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga462a67be392b016cd3b63fe2b57e5390}{I2\+C\+\_\+\+ROUTE\+\_\+\+SCLPEN}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1c48862cf7a8e5af0a0c5c09dafad444}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+SCLPEN\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gac4b4d917f169c77800ccfdd4f28d0d6f}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+SCLPEN\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga8dfa709119b71ba55410162c35e812d1}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+SCLPEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae357a34ae098974cec4598c49674b8da}{I2\+C\+\_\+\+ROUTE\+\_\+\+SCLPEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga8dfa709119b71ba55410162c35e812d1}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+SCLPEN\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9e174989841fb6bcd04420636997b530}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa9d024733e8868a1ef63b0dfaed62c8a}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+MASK}}~0x700\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaee76a034d3fb3481aef5c9bf8e90e901}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4e9bd62081c4e67bdba1c3d459074016}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7665855efa98e3c784efee02999bf6f4}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaadb3522a7ab7d15d57108647cd7b19f8}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC2}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga51a72ca2fad22d7bb91b8db8d153a9e6}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC3}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaccd3e24865a0fd2e5b9cee39bf23dc3d}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC4}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga154d98f41f2a75e8673ef8de33636fe2}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC5}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad016c755b8d99331a358a9927547c7e6}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC6}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gada95e6b5b71ab550d933e4c4ac30eeb7}{I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaee76a034d3fb3481aef5c9bf8e90e901}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae3759551cce8e6785d0d5b123f4262ef}{I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4e9bd62081c4e67bdba1c3d459074016}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae95738ac08467a98007b9e5593396a79}{I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7665855efa98e3c784efee02999bf6f4}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaf508088d830089f9c1b7f3ca38ca7d81}{I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaadb3522a7ab7d15d57108647cd7b19f8}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC2}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga87d14f9b6297a9434f0c87afe011270a}{I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC3}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga51a72ca2fad22d7bb91b8db8d153a9e6}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC3}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gabf722292da9b436665d187a50066f5cd}{I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC4}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaccd3e24865a0fd2e5b9cee39bf23dc3d}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC4}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae168169bdc1637049eefc1d6375d1f83}{I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC5}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga154d98f41f2a75e8673ef8de33636fe2}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC5}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gace841657aa7466306b1b633662589bdc}{I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC6}}~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad016c755b8d99331a358a9927547c7e6}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC6}} $<$$<$ 8)
\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}


\doxysubsubsection{Macro Definition Documentation}
\Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga4c079ca3ec5ba4197abced65303caad4}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CLKDIV\_DIV\_DEFAULT@{\_I2C\_CLKDIV\_DIV\_DEFAULT}}
\index{\_I2C\_CLKDIV\_DIV\_DEFAULT@{\_I2C\_CLKDIV\_DIV\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CLKDIV\_DIV\_DEFAULT}{\_I2C\_CLKDIV\_DIV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga4c079ca3ec5ba4197abced65303caad4} 
\#define \+\_\+\+I2\+C\+\_\+\+CLKDIV\+\_\+\+DIV\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+CLKDIV \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga76323850d2dd35f3359d56912dfa1497}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CLKDIV\_DIV\_MASK@{\_I2C\_CLKDIV\_DIV\_MASK}}
\index{\_I2C\_CLKDIV\_DIV\_MASK@{\_I2C\_CLKDIV\_DIV\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CLKDIV\_DIV\_MASK}{\_I2C\_CLKDIV\_DIV\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga76323850d2dd35f3359d56912dfa1497} 
\#define \+\_\+\+I2\+C\+\_\+\+CLKDIV\+\_\+\+DIV\+\_\+\+MASK~0x1\+FFUL}

Bit mask for I2\+C\+\_\+\+DIV \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga73e3694dc456ac212d09cf435fc334c1}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CLKDIV\_DIV\_SHIFT@{\_I2C\_CLKDIV\_DIV\_SHIFT}}
\index{\_I2C\_CLKDIV\_DIV\_SHIFT@{\_I2C\_CLKDIV\_DIV\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CLKDIV\_DIV\_SHIFT}{\_I2C\_CLKDIV\_DIV\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga73e3694dc456ac212d09cf435fc334c1} 
\#define \+\_\+\+I2\+C\+\_\+\+CLKDIV\+\_\+\+DIV\+\_\+\+SHIFT~0}

Shift value for I2\+C\+\_\+\+DIV \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gadc4aa9b378caed32ea494f02e08400cd}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CLKDIV\_MASK@{\_I2C\_CLKDIV\_MASK}}
\index{\_I2C\_CLKDIV\_MASK@{\_I2C\_CLKDIV\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CLKDIV\_MASK}{\_I2C\_CLKDIV\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gadc4aa9b378caed32ea494f02e08400cd} 
\#define \+\_\+\+I2\+C\+\_\+\+CLKDIV\+\_\+\+MASK~0x000001\+FFUL}

Mask for I2\+C\+\_\+\+CLKDIV \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga0ba373dbb82e037122c24b77512802a5}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CLKDIV\_RESETVALUE@{\_I2C\_CLKDIV\_RESETVALUE}}
\index{\_I2C\_CLKDIV\_RESETVALUE@{\_I2C\_CLKDIV\_RESETVALUE}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CLKDIV\_RESETVALUE}{\_I2C\_CLKDIV\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga0ba373dbb82e037122c24b77512802a5} 
\#define \+\_\+\+I2\+C\+\_\+\+CLKDIV\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for I2\+C\+\_\+\+CLKDIV \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga91dea5a61f50229d67049b09ead5726e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CMD\_ABORT\_DEFAULT@{\_I2C\_CMD\_ABORT\_DEFAULT}}
\index{\_I2C\_CMD\_ABORT\_DEFAULT@{\_I2C\_CMD\_ABORT\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CMD\_ABORT\_DEFAULT}{\_I2C\_CMD\_ABORT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga91dea5a61f50229d67049b09ead5726e} 
\#define \+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+ABORT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga6feb5fdb03c07abad42e50aa151d3e66}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CMD\_ABORT\_MASK@{\_I2C\_CMD\_ABORT\_MASK}}
\index{\_I2C\_CMD\_ABORT\_MASK@{\_I2C\_CMD\_ABORT\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CMD\_ABORT\_MASK}{\_I2C\_CMD\_ABORT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga6feb5fdb03c07abad42e50aa151d3e66} 
\#define \+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+ABORT\+\_\+\+MASK~0x20\+UL}

Bit mask for I2\+C\+\_\+\+ABORT \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga325e2ef2ca74ca23a481f322a46e7821}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CMD\_ABORT\_SHIFT@{\_I2C\_CMD\_ABORT\_SHIFT}}
\index{\_I2C\_CMD\_ABORT\_SHIFT@{\_I2C\_CMD\_ABORT\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CMD\_ABORT\_SHIFT}{\_I2C\_CMD\_ABORT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga325e2ef2ca74ca23a481f322a46e7821} 
\#define \+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+ABORT\+\_\+\+SHIFT~5}

Shift value for I2\+C\+\_\+\+ABORT \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga0c5c1cf66b82d3857af2b6f313b1dbac}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CMD\_ACK\_DEFAULT@{\_I2C\_CMD\_ACK\_DEFAULT}}
\index{\_I2C\_CMD\_ACK\_DEFAULT@{\_I2C\_CMD\_ACK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CMD\_ACK\_DEFAULT}{\_I2C\_CMD\_ACK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga0c5c1cf66b82d3857af2b6f313b1dbac} 
\#define \+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+ACK\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaa05927ad35ce5e4a3fb77c2c9d73b2a7}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CMD\_ACK\_MASK@{\_I2C\_CMD\_ACK\_MASK}}
\index{\_I2C\_CMD\_ACK\_MASK@{\_I2C\_CMD\_ACK\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CMD\_ACK\_MASK}{\_I2C\_CMD\_ACK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaa05927ad35ce5e4a3fb77c2c9d73b2a7} 
\#define \+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+ACK\+\_\+\+MASK~0x4\+UL}

Bit mask for I2\+C\+\_\+\+ACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab3e1c26430568eaac7f446bfe3614aa5}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CMD\_ACK\_SHIFT@{\_I2C\_CMD\_ACK\_SHIFT}}
\index{\_I2C\_CMD\_ACK\_SHIFT@{\_I2C\_CMD\_ACK\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CMD\_ACK\_SHIFT}{\_I2C\_CMD\_ACK\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab3e1c26430568eaac7f446bfe3614aa5} 
\#define \+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+ACK\+\_\+\+SHIFT~2}

Shift value for I2\+C\+\_\+\+ACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga0e8556e52105749ec11d448270ebdac5}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CMD\_CLEARPC\_DEFAULT@{\_I2C\_CMD\_CLEARPC\_DEFAULT}}
\index{\_I2C\_CMD\_CLEARPC\_DEFAULT@{\_I2C\_CMD\_CLEARPC\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CMD\_CLEARPC\_DEFAULT}{\_I2C\_CMD\_CLEARPC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga0e8556e52105749ec11d448270ebdac5} 
\#define \+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+CLEARPC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaead2866cfa65154b1aac0dce6e5a2780}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CMD\_CLEARPC\_MASK@{\_I2C\_CMD\_CLEARPC\_MASK}}
\index{\_I2C\_CMD\_CLEARPC\_MASK@{\_I2C\_CMD\_CLEARPC\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CMD\_CLEARPC\_MASK}{\_I2C\_CMD\_CLEARPC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaead2866cfa65154b1aac0dce6e5a2780} 
\#define \+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+CLEARPC\+\_\+\+MASK~0x80\+UL}

Bit mask for I2\+C\+\_\+\+CLEARPC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga187961c960a84a8c1a8ba679135c5963}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CMD\_CLEARPC\_SHIFT@{\_I2C\_CMD\_CLEARPC\_SHIFT}}
\index{\_I2C\_CMD\_CLEARPC\_SHIFT@{\_I2C\_CMD\_CLEARPC\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CMD\_CLEARPC\_SHIFT}{\_I2C\_CMD\_CLEARPC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga187961c960a84a8c1a8ba679135c5963} 
\#define \+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+CLEARPC\+\_\+\+SHIFT~7}

Shift value for I2\+C\+\_\+\+CLEARPC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga25fb444cc411f9a555f58c9956447b6f}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CMD\_CLEARTX\_DEFAULT@{\_I2C\_CMD\_CLEARTX\_DEFAULT}}
\index{\_I2C\_CMD\_CLEARTX\_DEFAULT@{\_I2C\_CMD\_CLEARTX\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CMD\_CLEARTX\_DEFAULT}{\_I2C\_CMD\_CLEARTX\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga25fb444cc411f9a555f58c9956447b6f} 
\#define \+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+CLEARTX\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaefb22fc177ee07c669c5130d421bc546}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CMD\_CLEARTX\_MASK@{\_I2C\_CMD\_CLEARTX\_MASK}}
\index{\_I2C\_CMD\_CLEARTX\_MASK@{\_I2C\_CMD\_CLEARTX\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CMD\_CLEARTX\_MASK}{\_I2C\_CMD\_CLEARTX\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaefb22fc177ee07c669c5130d421bc546} 
\#define \+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+CLEARTX\+\_\+\+MASK~0x40\+UL}

Bit mask for I2\+C\+\_\+\+CLEARTX \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga280f5407f316a9ffd6538ad6507c6d5c}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CMD\_CLEARTX\_SHIFT@{\_I2C\_CMD\_CLEARTX\_SHIFT}}
\index{\_I2C\_CMD\_CLEARTX\_SHIFT@{\_I2C\_CMD\_CLEARTX\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CMD\_CLEARTX\_SHIFT}{\_I2C\_CMD\_CLEARTX\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga280f5407f316a9ffd6538ad6507c6d5c} 
\#define \+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+CLEARTX\+\_\+\+SHIFT~6}

Shift value for I2\+C\+\_\+\+CLEARTX \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga6cff6bb44a0bc10a7bda0f195cb948d7}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CMD\_CONT\_DEFAULT@{\_I2C\_CMD\_CONT\_DEFAULT}}
\index{\_I2C\_CMD\_CONT\_DEFAULT@{\_I2C\_CMD\_CONT\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CMD\_CONT\_DEFAULT}{\_I2C\_CMD\_CONT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga6cff6bb44a0bc10a7bda0f195cb948d7} 
\#define \+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+CONT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaa8751bf7e79d10d8ee3d7eb476740011}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CMD\_CONT\_MASK@{\_I2C\_CMD\_CONT\_MASK}}
\index{\_I2C\_CMD\_CONT\_MASK@{\_I2C\_CMD\_CONT\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CMD\_CONT\_MASK}{\_I2C\_CMD\_CONT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaa8751bf7e79d10d8ee3d7eb476740011} 
\#define \+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+CONT\+\_\+\+MASK~0x10\+UL}

Bit mask for I2\+C\+\_\+\+CONT \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga2293e9fed598d33f3cbb62cb8d1cc7b1}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CMD\_CONT\_SHIFT@{\_I2C\_CMD\_CONT\_SHIFT}}
\index{\_I2C\_CMD\_CONT\_SHIFT@{\_I2C\_CMD\_CONT\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CMD\_CONT\_SHIFT}{\_I2C\_CMD\_CONT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga2293e9fed598d33f3cbb62cb8d1cc7b1} 
\#define \+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+CONT\+\_\+\+SHIFT~4}

Shift value for I2\+C\+\_\+\+CONT \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga9f3259f28e8451274b1c76ae4d48c470}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CMD\_MASK@{\_I2C\_CMD\_MASK}}
\index{\_I2C\_CMD\_MASK@{\_I2C\_CMD\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CMD\_MASK}{\_I2C\_CMD\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga9f3259f28e8451274b1c76ae4d48c470} 
\#define \+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+MASK~0x000000\+FFUL}

Mask for I2\+C\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab5705a6350c39abc7cae5e69c512a6ec}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CMD\_NACK\_DEFAULT@{\_I2C\_CMD\_NACK\_DEFAULT}}
\index{\_I2C\_CMD\_NACK\_DEFAULT@{\_I2C\_CMD\_NACK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CMD\_NACK\_DEFAULT}{\_I2C\_CMD\_NACK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab5705a6350c39abc7cae5e69c512a6ec} 
\#define \+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+NACK\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga2602bb4ad3585c238016d7c728d4db56}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CMD\_NACK\_MASK@{\_I2C\_CMD\_NACK\_MASK}}
\index{\_I2C\_CMD\_NACK\_MASK@{\_I2C\_CMD\_NACK\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CMD\_NACK\_MASK}{\_I2C\_CMD\_NACK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga2602bb4ad3585c238016d7c728d4db56} 
\#define \+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+NACK\+\_\+\+MASK~0x8\+UL}

Bit mask for I2\+C\+\_\+\+NACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad2ea9abdca8c57cdc1b4998e8652c54a}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CMD\_NACK\_SHIFT@{\_I2C\_CMD\_NACK\_SHIFT}}
\index{\_I2C\_CMD\_NACK\_SHIFT@{\_I2C\_CMD\_NACK\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CMD\_NACK\_SHIFT}{\_I2C\_CMD\_NACK\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad2ea9abdca8c57cdc1b4998e8652c54a} 
\#define \+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+NACK\+\_\+\+SHIFT~3}

Shift value for I2\+C\+\_\+\+NACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga44b3f5b862932170a365f60a173d8b2a}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CMD\_RESETVALUE@{\_I2C\_CMD\_RESETVALUE}}
\index{\_I2C\_CMD\_RESETVALUE@{\_I2C\_CMD\_RESETVALUE}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CMD\_RESETVALUE}{\_I2C\_CMD\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga44b3f5b862932170a365f60a173d8b2a} 
\#define \+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for I2\+C\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga19c66a34b42ae2810878d0b829812a28}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CMD\_START\_DEFAULT@{\_I2C\_CMD\_START\_DEFAULT}}
\index{\_I2C\_CMD\_START\_DEFAULT@{\_I2C\_CMD\_START\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CMD\_START\_DEFAULT}{\_I2C\_CMD\_START\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga19c66a34b42ae2810878d0b829812a28} 
\#define \+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+START\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga496ff6ca794a95f8fa937e95dc9229f8}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CMD\_START\_MASK@{\_I2C\_CMD\_START\_MASK}}
\index{\_I2C\_CMD\_START\_MASK@{\_I2C\_CMD\_START\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CMD\_START\_MASK}{\_I2C\_CMD\_START\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga496ff6ca794a95f8fa937e95dc9229f8} 
\#define \+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+START\+\_\+\+MASK~0x1\+UL}

Bit mask for I2\+C\+\_\+\+START \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga577e093b8c146f2abc56b96b292befee}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CMD\_START\_SHIFT@{\_I2C\_CMD\_START\_SHIFT}}
\index{\_I2C\_CMD\_START\_SHIFT@{\_I2C\_CMD\_START\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CMD\_START\_SHIFT}{\_I2C\_CMD\_START\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga577e093b8c146f2abc56b96b292befee} 
\#define \+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+START\+\_\+\+SHIFT~0}

Shift value for I2\+C\+\_\+\+START \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gadeb7a35ed836f9512e16d7c76bedc756}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CMD\_STOP\_DEFAULT@{\_I2C\_CMD\_STOP\_DEFAULT}}
\index{\_I2C\_CMD\_STOP\_DEFAULT@{\_I2C\_CMD\_STOP\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CMD\_STOP\_DEFAULT}{\_I2C\_CMD\_STOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gadeb7a35ed836f9512e16d7c76bedc756} 
\#define \+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+STOP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga57b26d35000817aaa598eef93d2bc304}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CMD\_STOP\_MASK@{\_I2C\_CMD\_STOP\_MASK}}
\index{\_I2C\_CMD\_STOP\_MASK@{\_I2C\_CMD\_STOP\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CMD\_STOP\_MASK}{\_I2C\_CMD\_STOP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga57b26d35000817aaa598eef93d2bc304} 
\#define \+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+STOP\+\_\+\+MASK~0x2\+UL}

Bit mask for I2\+C\+\_\+\+STOP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga5d99d60a34e27d11a1bceee19568784b}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CMD\_STOP\_SHIFT@{\_I2C\_CMD\_STOP\_SHIFT}}
\index{\_I2C\_CMD\_STOP\_SHIFT@{\_I2C\_CMD\_STOP\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CMD\_STOP\_SHIFT}{\_I2C\_CMD\_STOP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga5d99d60a34e27d11a1bceee19568784b} 
\#define \+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+STOP\+\_\+\+SHIFT~1}

Shift value for I2\+C\+\_\+\+STOP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga845c6ecb0f72c75ec5aa88826d10ff85}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_ARBDIS\_DEFAULT@{\_I2C\_CTRL\_ARBDIS\_DEFAULT}}
\index{\_I2C\_CTRL\_ARBDIS\_DEFAULT@{\_I2C\_CTRL\_ARBDIS\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_ARBDIS\_DEFAULT}{\_I2C\_CTRL\_ARBDIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga845c6ecb0f72c75ec5aa88826d10ff85} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+ARBDIS\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga9aa72f7ecce7f29dad8cbf4b64193503}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_ARBDIS\_MASK@{\_I2C\_CTRL\_ARBDIS\_MASK}}
\index{\_I2C\_CTRL\_ARBDIS\_MASK@{\_I2C\_CTRL\_ARBDIS\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_ARBDIS\_MASK}{\_I2C\_CTRL\_ARBDIS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga9aa72f7ecce7f29dad8cbf4b64193503} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+ARBDIS\+\_\+\+MASK~0x20\+UL}

Bit mask for I2\+C\+\_\+\+ARBDIS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga4f1905f509c0ddb7c255675e3ad0050a}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_ARBDIS\_SHIFT@{\_I2C\_CTRL\_ARBDIS\_SHIFT}}
\index{\_I2C\_CTRL\_ARBDIS\_SHIFT@{\_I2C\_CTRL\_ARBDIS\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_ARBDIS\_SHIFT}{\_I2C\_CTRL\_ARBDIS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga4f1905f509c0ddb7c255675e3ad0050a} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+ARBDIS\+\_\+\+SHIFT~5}

Shift value for I2\+C\+\_\+\+ARBDIS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaf392c23bf79daba214ca0119a39cc8fa}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_AUTOACK\_DEFAULT@{\_I2C\_CTRL\_AUTOACK\_DEFAULT}}
\index{\_I2C\_CTRL\_AUTOACK\_DEFAULT@{\_I2C\_CTRL\_AUTOACK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_AUTOACK\_DEFAULT}{\_I2C\_CTRL\_AUTOACK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaf392c23bf79daba214ca0119a39cc8fa} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+AUTOACK\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gafa3ae24bd854a4220fc8343b0773506f}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_AUTOACK\_MASK@{\_I2C\_CTRL\_AUTOACK\_MASK}}
\index{\_I2C\_CTRL\_AUTOACK\_MASK@{\_I2C\_CTRL\_AUTOACK\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_AUTOACK\_MASK}{\_I2C\_CTRL\_AUTOACK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gafa3ae24bd854a4220fc8343b0773506f} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+AUTOACK\+\_\+\+MASK~0x4\+UL}

Bit mask for I2\+C\+\_\+\+AUTOACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga844d5b57db6ac800ee9f5ad30dcf2604}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_AUTOACK\_SHIFT@{\_I2C\_CTRL\_AUTOACK\_SHIFT}}
\index{\_I2C\_CTRL\_AUTOACK\_SHIFT@{\_I2C\_CTRL\_AUTOACK\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_AUTOACK\_SHIFT}{\_I2C\_CTRL\_AUTOACK\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga844d5b57db6ac800ee9f5ad30dcf2604} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+AUTOACK\+\_\+\+SHIFT~2}

Shift value for I2\+C\+\_\+\+AUTOACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga943a8cfbed2f4f710f88ab47559d62e4}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_AUTOSE\_DEFAULT@{\_I2C\_CTRL\_AUTOSE\_DEFAULT}}
\index{\_I2C\_CTRL\_AUTOSE\_DEFAULT@{\_I2C\_CTRL\_AUTOSE\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_AUTOSE\_DEFAULT}{\_I2C\_CTRL\_AUTOSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga943a8cfbed2f4f710f88ab47559d62e4} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+AUTOSE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga55e42b778d51337cba6ae3fba461502a}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_AUTOSE\_MASK@{\_I2C\_CTRL\_AUTOSE\_MASK}}
\index{\_I2C\_CTRL\_AUTOSE\_MASK@{\_I2C\_CTRL\_AUTOSE\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_AUTOSE\_MASK}{\_I2C\_CTRL\_AUTOSE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga55e42b778d51337cba6ae3fba461502a} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+AUTOSE\+\_\+\+MASK~0x8\+UL}

Bit mask for I2\+C\+\_\+\+AUTOSE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gadc1b7df3ecc77d51b8e40de0bcd4a6e5}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_AUTOSE\_SHIFT@{\_I2C\_CTRL\_AUTOSE\_SHIFT}}
\index{\_I2C\_CTRL\_AUTOSE\_SHIFT@{\_I2C\_CTRL\_AUTOSE\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_AUTOSE\_SHIFT}{\_I2C\_CTRL\_AUTOSE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gadc1b7df3ecc77d51b8e40de0bcd4a6e5} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+AUTOSE\+\_\+\+SHIFT~3}

Shift value for I2\+C\+\_\+\+AUTOSE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga65d37fef80ff65274b48b9ac77e53743}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_AUTOSN\_DEFAULT@{\_I2C\_CTRL\_AUTOSN\_DEFAULT}}
\index{\_I2C\_CTRL\_AUTOSN\_DEFAULT@{\_I2C\_CTRL\_AUTOSN\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_AUTOSN\_DEFAULT}{\_I2C\_CTRL\_AUTOSN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga65d37fef80ff65274b48b9ac77e53743} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+AUTOSN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga75acec65d4fd6970b04987a15150d3d2}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_AUTOSN\_MASK@{\_I2C\_CTRL\_AUTOSN\_MASK}}
\index{\_I2C\_CTRL\_AUTOSN\_MASK@{\_I2C\_CTRL\_AUTOSN\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_AUTOSN\_MASK}{\_I2C\_CTRL\_AUTOSN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga75acec65d4fd6970b04987a15150d3d2} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+AUTOSN\+\_\+\+MASK~0x10\+UL}

Bit mask for I2\+C\+\_\+\+AUTOSN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga395cc7a54aabb4dcf007587d0fad2b4f}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_AUTOSN\_SHIFT@{\_I2C\_CTRL\_AUTOSN\_SHIFT}}
\index{\_I2C\_CTRL\_AUTOSN\_SHIFT@{\_I2C\_CTRL\_AUTOSN\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_AUTOSN\_SHIFT}{\_I2C\_CTRL\_AUTOSN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga395cc7a54aabb4dcf007587d0fad2b4f} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+AUTOSN\+\_\+\+SHIFT~4}

Shift value for I2\+C\+\_\+\+AUTOSN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga3d34fec80b2d4033dcdf26065a60d9e4}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_BITO\_160PCC@{\_I2C\_CTRL\_BITO\_160PCC}}
\index{\_I2C\_CTRL\_BITO\_160PCC@{\_I2C\_CTRL\_BITO\_160PCC}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_BITO\_160PCC}{\_I2C\_CTRL\_BITO\_160PCC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga3d34fec80b2d4033dcdf26065a60d9e4} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+160\+PCC~0x00000003\+UL}

Mode 160PCC for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga72110b04a538196fe25873bf557027d9}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_BITO\_40PCC@{\_I2C\_CTRL\_BITO\_40PCC}}
\index{\_I2C\_CTRL\_BITO\_40PCC@{\_I2C\_CTRL\_BITO\_40PCC}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_BITO\_40PCC}{\_I2C\_CTRL\_BITO\_40PCC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga72110b04a538196fe25873bf557027d9} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+40\+PCC~0x00000001\+UL}

Mode 40PCC for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga7381d66287daa5dd5f7430c0015ba335}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_BITO\_80PCC@{\_I2C\_CTRL\_BITO\_80PCC}}
\index{\_I2C\_CTRL\_BITO\_80PCC@{\_I2C\_CTRL\_BITO\_80PCC}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_BITO\_80PCC}{\_I2C\_CTRL\_BITO\_80PCC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga7381d66287daa5dd5f7430c0015ba335} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+80\+PCC~0x00000002\+UL}

Mode 80PCC for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga15c732c865a279fe34862ee23c21b3ab}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_BITO\_DEFAULT@{\_I2C\_CTRL\_BITO\_DEFAULT}}
\index{\_I2C\_CTRL\_BITO\_DEFAULT@{\_I2C\_CTRL\_BITO\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_BITO\_DEFAULT}{\_I2C\_CTRL\_BITO\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga15c732c865a279fe34862ee23c21b3ab} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga627ccbe13a85b939f4478bf54d6b42f5}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_BITO\_MASK@{\_I2C\_CTRL\_BITO\_MASK}}
\index{\_I2C\_CTRL\_BITO\_MASK@{\_I2C\_CTRL\_BITO\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_BITO\_MASK}{\_I2C\_CTRL\_BITO\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga627ccbe13a85b939f4478bf54d6b42f5} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+\+MASK~0x3000\+UL}

Bit mask for I2\+C\+\_\+\+BITO \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaffc0adbbd3d7867f40b7b445ae6415a0}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_BITO\_OFF@{\_I2C\_CTRL\_BITO\_OFF}}
\index{\_I2C\_CTRL\_BITO\_OFF@{\_I2C\_CTRL\_BITO\_OFF}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_BITO\_OFF}{\_I2C\_CTRL\_BITO\_OFF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaffc0adbbd3d7867f40b7b445ae6415a0} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+\+OFF~0x00000000\+UL}

Mode OFF for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga064f226f0946721137f6a7ff1377ce16}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_BITO\_SHIFT@{\_I2C\_CTRL\_BITO\_SHIFT}}
\index{\_I2C\_CTRL\_BITO\_SHIFT@{\_I2C\_CTRL\_BITO\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_BITO\_SHIFT}{\_I2C\_CTRL\_BITO\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga064f226f0946721137f6a7ff1377ce16} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+\+SHIFT~12}

Shift value for I2\+C\+\_\+\+BITO \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga1dd7bb6b825df36504573bd4ec207c41}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_CLHR\_ASYMMETRIC@{\_I2C\_CTRL\_CLHR\_ASYMMETRIC}}
\index{\_I2C\_CTRL\_CLHR\_ASYMMETRIC@{\_I2C\_CTRL\_CLHR\_ASYMMETRIC}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_CLHR\_ASYMMETRIC}{\_I2C\_CTRL\_CLHR\_ASYMMETRIC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga1dd7bb6b825df36504573bd4ec207c41} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+ASYMMETRIC~0x00000001\+UL}

Mode ASYMMETRIC for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga5c39900b837ea2480b0093a271e1321f}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_CLHR\_DEFAULT@{\_I2C\_CTRL\_CLHR\_DEFAULT}}
\index{\_I2C\_CTRL\_CLHR\_DEFAULT@{\_I2C\_CTRL\_CLHR\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_CLHR\_DEFAULT}{\_I2C\_CTRL\_CLHR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga5c39900b837ea2480b0093a271e1321f} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga634722250da40b0fdc493dfdece0f42e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_CLHR\_FAST@{\_I2C\_CTRL\_CLHR\_FAST}}
\index{\_I2C\_CTRL\_CLHR\_FAST@{\_I2C\_CTRL\_CLHR\_FAST}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_CLHR\_FAST}{\_I2C\_CTRL\_CLHR\_FAST}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga634722250da40b0fdc493dfdece0f42e} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+FAST~0x00000002\+UL}

Mode FAST for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga30cad95c42b60b1b18429daec91be302}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_CLHR\_MASK@{\_I2C\_CTRL\_CLHR\_MASK}}
\index{\_I2C\_CTRL\_CLHR\_MASK@{\_I2C\_CTRL\_CLHR\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_CLHR\_MASK}{\_I2C\_CTRL\_CLHR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga30cad95c42b60b1b18429daec91be302} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+MASK~0x300\+UL}

Bit mask for I2\+C\+\_\+\+CLHR \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga24036bb323c309a99203401e85618a8c}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_CLHR\_SHIFT@{\_I2C\_CTRL\_CLHR\_SHIFT}}
\index{\_I2C\_CTRL\_CLHR\_SHIFT@{\_I2C\_CTRL\_CLHR\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_CLHR\_SHIFT}{\_I2C\_CTRL\_CLHR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga24036bb323c309a99203401e85618a8c} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+SHIFT~8}

Shift value for I2\+C\+\_\+\+CLHR \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga21af56c532e5e1017e6d642a2b7d4740}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_CLHR\_STANDARD@{\_I2C\_CTRL\_CLHR\_STANDARD}}
\index{\_I2C\_CTRL\_CLHR\_STANDARD@{\_I2C\_CTRL\_CLHR\_STANDARD}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_CLHR\_STANDARD}{\_I2C\_CTRL\_CLHR\_STANDARD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga21af56c532e5e1017e6d642a2b7d4740} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+STANDARD~0x00000000\+UL}

Mode STANDARD for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gae024e2c18b4278ec1a9f20404a67894a}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_CLTO\_1024PPC@{\_I2C\_CTRL\_CLTO\_1024PPC}}
\index{\_I2C\_CTRL\_CLTO\_1024PPC@{\_I2C\_CTRL\_CLTO\_1024PPC}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_CLTO\_1024PPC}{\_I2C\_CTRL\_CLTO\_1024PPC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gae024e2c18b4278ec1a9f20404a67894a} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+1024\+PPC~0x00000005\+UL}

Mode 1024PPC for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga31a4f9aae97a083c1b12ac47c06a26ac}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_CLTO\_160PCC@{\_I2C\_CTRL\_CLTO\_160PCC}}
\index{\_I2C\_CTRL\_CLTO\_160PCC@{\_I2C\_CTRL\_CLTO\_160PCC}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_CLTO\_160PCC}{\_I2C\_CTRL\_CLTO\_160PCC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga31a4f9aae97a083c1b12ac47c06a26ac} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+160\+PCC~0x00000003\+UL}

Mode 160PCC for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaaf49c02008e3f541a9084336a724c633}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_CLTO\_320PPC@{\_I2C\_CTRL\_CLTO\_320PPC}}
\index{\_I2C\_CTRL\_CLTO\_320PPC@{\_I2C\_CTRL\_CLTO\_320PPC}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_CLTO\_320PPC}{\_I2C\_CTRL\_CLTO\_320PPC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaaf49c02008e3f541a9084336a724c633} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+320\+PPC~0x00000004\+UL}

Mode 320PPC for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga25825f9bb1f5c811c73da9999cdb0fdd}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_CLTO\_40PCC@{\_I2C\_CTRL\_CLTO\_40PCC}}
\index{\_I2C\_CTRL\_CLTO\_40PCC@{\_I2C\_CTRL\_CLTO\_40PCC}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_CLTO\_40PCC}{\_I2C\_CTRL\_CLTO\_40PCC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga25825f9bb1f5c811c73da9999cdb0fdd} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+40\+PCC~0x00000001\+UL}

Mode 40PCC for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga931aa203ef2fb37b55268f1f6b0a3b33}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_CLTO\_80PCC@{\_I2C\_CTRL\_CLTO\_80PCC}}
\index{\_I2C\_CTRL\_CLTO\_80PCC@{\_I2C\_CTRL\_CLTO\_80PCC}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_CLTO\_80PCC}{\_I2C\_CTRL\_CLTO\_80PCC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga931aa203ef2fb37b55268f1f6b0a3b33} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+80\+PCC~0x00000002\+UL}

Mode 80PCC for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga722638384212b426e775af10e6c661c9}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_CLTO\_DEFAULT@{\_I2C\_CTRL\_CLTO\_DEFAULT}}
\index{\_I2C\_CTRL\_CLTO\_DEFAULT@{\_I2C\_CTRL\_CLTO\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_CLTO\_DEFAULT}{\_I2C\_CTRL\_CLTO\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga722638384212b426e775af10e6c661c9} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gac412653444c5823b6255571116d487e0}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_CLTO\_MASK@{\_I2C\_CTRL\_CLTO\_MASK}}
\index{\_I2C\_CTRL\_CLTO\_MASK@{\_I2C\_CTRL\_CLTO\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_CLTO\_MASK}{\_I2C\_CTRL\_CLTO\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gac412653444c5823b6255571116d487e0} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+\+MASK~0x70000\+UL}

Bit mask for I2\+C\+\_\+\+CLTO \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga9f9fe07dbc6131d9e1d63d590bf57c7f}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_CLTO\_OFF@{\_I2C\_CTRL\_CLTO\_OFF}}
\index{\_I2C\_CTRL\_CLTO\_OFF@{\_I2C\_CTRL\_CLTO\_OFF}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_CLTO\_OFF}{\_I2C\_CTRL\_CLTO\_OFF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga9f9fe07dbc6131d9e1d63d590bf57c7f} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+\+OFF~0x00000000\+UL}

Mode OFF for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaf7cca2cd2ae8a1366e687b0982f045e1}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_CLTO\_SHIFT@{\_I2C\_CTRL\_CLTO\_SHIFT}}
\index{\_I2C\_CTRL\_CLTO\_SHIFT@{\_I2C\_CTRL\_CLTO\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_CLTO\_SHIFT}{\_I2C\_CTRL\_CLTO\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaf7cca2cd2ae8a1366e687b0982f045e1} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+\+SHIFT~16}

Shift value for I2\+C\+\_\+\+CLTO \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga3eef16860e704a622e79fe5fd6182a47}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_EN\_DEFAULT@{\_I2C\_CTRL\_EN\_DEFAULT}}
\index{\_I2C\_CTRL\_EN\_DEFAULT@{\_I2C\_CTRL\_EN\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_EN\_DEFAULT}{\_I2C\_CTRL\_EN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga3eef16860e704a622e79fe5fd6182a47} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gac744719761ce70b220dfda84a48ae43b}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_EN\_MASK@{\_I2C\_CTRL\_EN\_MASK}}
\index{\_I2C\_CTRL\_EN\_MASK@{\_I2C\_CTRL\_EN\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_EN\_MASK}{\_I2C\_CTRL\_EN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gac744719761ce70b220dfda84a48ae43b} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+MASK~0x1\+UL}

Bit mask for I2\+C\+\_\+\+EN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga8ccea6fc637968903961b6c25d42862e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_EN\_SHIFT@{\_I2C\_CTRL\_EN\_SHIFT}}
\index{\_I2C\_CTRL\_EN\_SHIFT@{\_I2C\_CTRL\_EN\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_EN\_SHIFT}{\_I2C\_CTRL\_EN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga8ccea6fc637968903961b6c25d42862e} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+SHIFT~0}

Shift value for I2\+C\+\_\+\+EN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga0889906e783efe773238de84f2a6111a}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_GCAMEN\_DEFAULT@{\_I2C\_CTRL\_GCAMEN\_DEFAULT}}
\index{\_I2C\_CTRL\_GCAMEN\_DEFAULT@{\_I2C\_CTRL\_GCAMEN\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_GCAMEN\_DEFAULT}{\_I2C\_CTRL\_GCAMEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga0889906e783efe773238de84f2a6111a} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+GCAMEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga30b40fdc05fe170c32f447f559e40aed}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_GCAMEN\_MASK@{\_I2C\_CTRL\_GCAMEN\_MASK}}
\index{\_I2C\_CTRL\_GCAMEN\_MASK@{\_I2C\_CTRL\_GCAMEN\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_GCAMEN\_MASK}{\_I2C\_CTRL\_GCAMEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga30b40fdc05fe170c32f447f559e40aed} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+GCAMEN\+\_\+\+MASK~0x40\+UL}

Bit mask for I2\+C\+\_\+\+GCAMEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga9061645bfa71061f05ff4c9f892b6a51}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_GCAMEN\_SHIFT@{\_I2C\_CTRL\_GCAMEN\_SHIFT}}
\index{\_I2C\_CTRL\_GCAMEN\_SHIFT@{\_I2C\_CTRL\_GCAMEN\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_GCAMEN\_SHIFT}{\_I2C\_CTRL\_GCAMEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga9061645bfa71061f05ff4c9f892b6a51} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+GCAMEN\+\_\+\+SHIFT~6}

Shift value for I2\+C\+\_\+\+GCAMEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gabc660ca540b6f667a29caead83ae0983}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_GIBITO\_DEFAULT@{\_I2C\_CTRL\_GIBITO\_DEFAULT}}
\index{\_I2C\_CTRL\_GIBITO\_DEFAULT@{\_I2C\_CTRL\_GIBITO\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_GIBITO\_DEFAULT}{\_I2C\_CTRL\_GIBITO\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gabc660ca540b6f667a29caead83ae0983} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+GIBITO\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga555b7f411f9b40592de355de8f3c59c1}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_GIBITO\_MASK@{\_I2C\_CTRL\_GIBITO\_MASK}}
\index{\_I2C\_CTRL\_GIBITO\_MASK@{\_I2C\_CTRL\_GIBITO\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_GIBITO\_MASK}{\_I2C\_CTRL\_GIBITO\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga555b7f411f9b40592de355de8f3c59c1} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+GIBITO\+\_\+\+MASK~0x8000\+UL}

Bit mask for I2\+C\+\_\+\+GIBITO \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga5fade35e8a17f17de17ac968342677fe}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_GIBITO\_SHIFT@{\_I2C\_CTRL\_GIBITO\_SHIFT}}
\index{\_I2C\_CTRL\_GIBITO\_SHIFT@{\_I2C\_CTRL\_GIBITO\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_GIBITO\_SHIFT}{\_I2C\_CTRL\_GIBITO\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga5fade35e8a17f17de17ac968342677fe} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+GIBITO\+\_\+\+SHIFT~15}

Shift value for I2\+C\+\_\+\+GIBITO \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gac06c305a5b0590125d86035926ae9bbc}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_MASK@{\_I2C\_CTRL\_MASK}}
\index{\_I2C\_CTRL\_MASK@{\_I2C\_CTRL\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_MASK}{\_I2C\_CTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gac06c305a5b0590125d86035926ae9bbc} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+MASK~0x0007\+B37\+FUL}

Mask for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gac88a0e3fe5c255c0e78d0d3cce6c0e2c}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_RESETVALUE@{\_I2C\_CTRL\_RESETVALUE}}
\index{\_I2C\_CTRL\_RESETVALUE@{\_I2C\_CTRL\_RESETVALUE}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_RESETVALUE}{\_I2C\_CTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gac88a0e3fe5c255c0e78d0d3cce6c0e2c} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gac60b63e1b5480541c1bb2bcfd24e442b}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_SLAVE\_DEFAULT@{\_I2C\_CTRL\_SLAVE\_DEFAULT}}
\index{\_I2C\_CTRL\_SLAVE\_DEFAULT@{\_I2C\_CTRL\_SLAVE\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_SLAVE\_DEFAULT}{\_I2C\_CTRL\_SLAVE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gac60b63e1b5480541c1bb2bcfd24e442b} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+SLAVE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaab88fef9cc6525a3de87500f3edbdf84}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_SLAVE\_MASK@{\_I2C\_CTRL\_SLAVE\_MASK}}
\index{\_I2C\_CTRL\_SLAVE\_MASK@{\_I2C\_CTRL\_SLAVE\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_SLAVE\_MASK}{\_I2C\_CTRL\_SLAVE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaab88fef9cc6525a3de87500f3edbdf84} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+SLAVE\+\_\+\+MASK~0x2\+UL}

Bit mask for I2\+C\+\_\+\+SLAVE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad1aed8755131b83bcbbdd1d3d2749cd3}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_CTRL\_SLAVE\_SHIFT@{\_I2C\_CTRL\_SLAVE\_SHIFT}}
\index{\_I2C\_CTRL\_SLAVE\_SHIFT@{\_I2C\_CTRL\_SLAVE\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_CTRL\_SLAVE\_SHIFT}{\_I2C\_CTRL\_SLAVE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad1aed8755131b83bcbbdd1d3d2749cd3} 
\#define \+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+SLAVE\+\_\+\+SHIFT~1}

Shift value for I2\+C\+\_\+\+SLAVE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gadf0928bdb1215bccca633ec78d8eaaa0}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_ACK\_DEFAULT@{\_I2C\_IEN\_ACK\_DEFAULT}}
\index{\_I2C\_IEN\_ACK\_DEFAULT@{\_I2C\_IEN\_ACK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_ACK\_DEFAULT}{\_I2C\_IEN\_ACK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gadf0928bdb1215bccca633ec78d8eaaa0} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+ACK\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga4d22a4ebdc864d61cd4d5d7caacb7996}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_ACK\_MASK@{\_I2C\_IEN\_ACK\_MASK}}
\index{\_I2C\_IEN\_ACK\_MASK@{\_I2C\_IEN\_ACK\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_ACK\_MASK}{\_I2C\_IEN\_ACK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga4d22a4ebdc864d61cd4d5d7caacb7996} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+ACK\+\_\+\+MASK~0x40\+UL}

Bit mask for I2\+C\+\_\+\+ACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga9df20b6876aa736d7de9b0978f73c10e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_ACK\_SHIFT@{\_I2C\_IEN\_ACK\_SHIFT}}
\index{\_I2C\_IEN\_ACK\_SHIFT@{\_I2C\_IEN\_ACK\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_ACK\_SHIFT}{\_I2C\_IEN\_ACK\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga9df20b6876aa736d7de9b0978f73c10e} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+ACK\+\_\+\+SHIFT~6}

Shift value for I2\+C\+\_\+\+ACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gae3ccd0fa71b100345e0faef3f2e30947}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_ADDR\_DEFAULT@{\_I2C\_IEN\_ADDR\_DEFAULT}}
\index{\_I2C\_IEN\_ADDR\_DEFAULT@{\_I2C\_IEN\_ADDR\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_ADDR\_DEFAULT}{\_I2C\_IEN\_ADDR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gae3ccd0fa71b100345e0faef3f2e30947} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+ADDR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga1a18a229a4b7955b3903a535810ccc37}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_ADDR\_MASK@{\_I2C\_IEN\_ADDR\_MASK}}
\index{\_I2C\_IEN\_ADDR\_MASK@{\_I2C\_IEN\_ADDR\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_ADDR\_MASK}{\_I2C\_IEN\_ADDR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga1a18a229a4b7955b3903a535810ccc37} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+ADDR\+\_\+\+MASK~0x4\+UL}

Bit mask for I2\+C\+\_\+\+ADDR \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga7f90446d8ff9f4324d5dcee7407fb715}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_ADDR\_SHIFT@{\_I2C\_IEN\_ADDR\_SHIFT}}
\index{\_I2C\_IEN\_ADDR\_SHIFT@{\_I2C\_IEN\_ADDR\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_ADDR\_SHIFT}{\_I2C\_IEN\_ADDR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga7f90446d8ff9f4324d5dcee7407fb715} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+ADDR\+\_\+\+SHIFT~2}

Shift value for I2\+C\+\_\+\+ADDR \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga0f91be64701ff0038da591bab0c7a6bb}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_ARBLOST\_DEFAULT@{\_I2C\_IEN\_ARBLOST\_DEFAULT}}
\index{\_I2C\_IEN\_ARBLOST\_DEFAULT@{\_I2C\_IEN\_ARBLOST\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_ARBLOST\_DEFAULT}{\_I2C\_IEN\_ARBLOST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga0f91be64701ff0038da591bab0c7a6bb} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+ARBLOST\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga9b0ba491f918048ab7df35cc8fb6c9ed}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_ARBLOST\_MASK@{\_I2C\_IEN\_ARBLOST\_MASK}}
\index{\_I2C\_IEN\_ARBLOST\_MASK@{\_I2C\_IEN\_ARBLOST\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_ARBLOST\_MASK}{\_I2C\_IEN\_ARBLOST\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga9b0ba491f918048ab7df35cc8fb6c9ed} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+ARBLOST\+\_\+\+MASK~0x200\+UL}

Bit mask for I2\+C\+\_\+\+ARBLOST \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga7454426ab65fdcbb0aaa6b37eeee49e3}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_ARBLOST\_SHIFT@{\_I2C\_IEN\_ARBLOST\_SHIFT}}
\index{\_I2C\_IEN\_ARBLOST\_SHIFT@{\_I2C\_IEN\_ARBLOST\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_ARBLOST\_SHIFT}{\_I2C\_IEN\_ARBLOST\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga7454426ab65fdcbb0aaa6b37eeee49e3} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+ARBLOST\+\_\+\+SHIFT~9}

Shift value for I2\+C\+\_\+\+ARBLOST \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab3a315a35b75bd922bf44640a8ed902e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_BITO\_DEFAULT@{\_I2C\_IEN\_BITO\_DEFAULT}}
\index{\_I2C\_IEN\_BITO\_DEFAULT@{\_I2C\_IEN\_BITO\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_BITO\_DEFAULT}{\_I2C\_IEN\_BITO\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab3a315a35b75bd922bf44640a8ed902e} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+BITO\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga2d3acc361758e23fa34400f9223f0836}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_BITO\_MASK@{\_I2C\_IEN\_BITO\_MASK}}
\index{\_I2C\_IEN\_BITO\_MASK@{\_I2C\_IEN\_BITO\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_BITO\_MASK}{\_I2C\_IEN\_BITO\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga2d3acc361758e23fa34400f9223f0836} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+BITO\+\_\+\+MASK~0x4000\+UL}

Bit mask for I2\+C\+\_\+\+BITO \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga6f3776977a75fc02edb224db95a58cc0}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_BITO\_SHIFT@{\_I2C\_IEN\_BITO\_SHIFT}}
\index{\_I2C\_IEN\_BITO\_SHIFT@{\_I2C\_IEN\_BITO\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_BITO\_SHIFT}{\_I2C\_IEN\_BITO\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga6f3776977a75fc02edb224db95a58cc0} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+BITO\+\_\+\+SHIFT~14}

Shift value for I2\+C\+\_\+\+BITO \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaf7ee941b08b08563e0fbc490570928b3}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_BUSERR\_DEFAULT@{\_I2C\_IEN\_BUSERR\_DEFAULT}}
\index{\_I2C\_IEN\_BUSERR\_DEFAULT@{\_I2C\_IEN\_BUSERR\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_BUSERR\_DEFAULT}{\_I2C\_IEN\_BUSERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaf7ee941b08b08563e0fbc490570928b3} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+BUSERR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga6ef249d8a2acd88f6118d09136df63e6}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_BUSERR\_MASK@{\_I2C\_IEN\_BUSERR\_MASK}}
\index{\_I2C\_IEN\_BUSERR\_MASK@{\_I2C\_IEN\_BUSERR\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_BUSERR\_MASK}{\_I2C\_IEN\_BUSERR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga6ef249d8a2acd88f6118d09136df63e6} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+BUSERR\+\_\+\+MASK~0x400\+UL}

Bit mask for I2\+C\+\_\+\+BUSERR \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaaf5e7403fc1fbbd465c43cf4e2c54eed}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_BUSERR\_SHIFT@{\_I2C\_IEN\_BUSERR\_SHIFT}}
\index{\_I2C\_IEN\_BUSERR\_SHIFT@{\_I2C\_IEN\_BUSERR\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_BUSERR\_SHIFT}{\_I2C\_IEN\_BUSERR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaaf5e7403fc1fbbd465c43cf4e2c54eed} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+BUSERR\+\_\+\+SHIFT~10}

Shift value for I2\+C\+\_\+\+BUSERR \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga5374bc2496e4a43b75d3c3b8728b8e04}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_BUSHOLD\_DEFAULT@{\_I2C\_IEN\_BUSHOLD\_DEFAULT}}
\index{\_I2C\_IEN\_BUSHOLD\_DEFAULT@{\_I2C\_IEN\_BUSHOLD\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_BUSHOLD\_DEFAULT}{\_I2C\_IEN\_BUSHOLD\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga5374bc2496e4a43b75d3c3b8728b8e04} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+BUSHOLD\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaaaf581dd5c8707094ceeec9133ede195}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_BUSHOLD\_MASK@{\_I2C\_IEN\_BUSHOLD\_MASK}}
\index{\_I2C\_IEN\_BUSHOLD\_MASK@{\_I2C\_IEN\_BUSHOLD\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_BUSHOLD\_MASK}{\_I2C\_IEN\_BUSHOLD\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaaaf581dd5c8707094ceeec9133ede195} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+BUSHOLD\+\_\+\+MASK~0x800\+UL}

Bit mask for I2\+C\+\_\+\+BUSHOLD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga6763a0419a0dccb77bfc15f814eda16b}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_BUSHOLD\_SHIFT@{\_I2C\_IEN\_BUSHOLD\_SHIFT}}
\index{\_I2C\_IEN\_BUSHOLD\_SHIFT@{\_I2C\_IEN\_BUSHOLD\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_BUSHOLD\_SHIFT}{\_I2C\_IEN\_BUSHOLD\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga6763a0419a0dccb77bfc15f814eda16b} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+BUSHOLD\+\_\+\+SHIFT~11}

Shift value for I2\+C\+\_\+\+BUSHOLD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga4ab11bf3f62d7f2ed8a6ab7b27d8c70b}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_CLTO\_DEFAULT@{\_I2C\_IEN\_CLTO\_DEFAULT}}
\index{\_I2C\_IEN\_CLTO\_DEFAULT@{\_I2C\_IEN\_CLTO\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_CLTO\_DEFAULT}{\_I2C\_IEN\_CLTO\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga4ab11bf3f62d7f2ed8a6ab7b27d8c70b} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+CLTO\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gabda90faffc0118937f4bb1e451ff5c3d}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_CLTO\_MASK@{\_I2C\_IEN\_CLTO\_MASK}}
\index{\_I2C\_IEN\_CLTO\_MASK@{\_I2C\_IEN\_CLTO\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_CLTO\_MASK}{\_I2C\_IEN\_CLTO\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gabda90faffc0118937f4bb1e451ff5c3d} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+CLTO\+\_\+\+MASK~0x8000\+UL}

Bit mask for I2\+C\+\_\+\+CLTO \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga0b4d7d688387a258fb6da92161cc1c75}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_CLTO\_SHIFT@{\_I2C\_IEN\_CLTO\_SHIFT}}
\index{\_I2C\_IEN\_CLTO\_SHIFT@{\_I2C\_IEN\_CLTO\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_CLTO\_SHIFT}{\_I2C\_IEN\_CLTO\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga0b4d7d688387a258fb6da92161cc1c75} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+CLTO\+\_\+\+SHIFT~15}

Shift value for I2\+C\+\_\+\+CLTO \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga9a92863c8e32d535a5c74f11ed830ba7}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_MASK@{\_I2C\_IEN\_MASK}}
\index{\_I2C\_IEN\_MASK@{\_I2C\_IEN\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_MASK}{\_I2C\_IEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga9a92863c8e32d535a5c74f11ed830ba7} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+MASK~0x0001\+FFFFUL}

Mask for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga047906fe9e985b2b540526ab9ef90313}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_MSTOP\_DEFAULT@{\_I2C\_IEN\_MSTOP\_DEFAULT}}
\index{\_I2C\_IEN\_MSTOP\_DEFAULT@{\_I2C\_IEN\_MSTOP\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_MSTOP\_DEFAULT}{\_I2C\_IEN\_MSTOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga047906fe9e985b2b540526ab9ef90313} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+MSTOP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gae2dfb79e46da546c5391a797c48bf3dd}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_MSTOP\_MASK@{\_I2C\_IEN\_MSTOP\_MASK}}
\index{\_I2C\_IEN\_MSTOP\_MASK@{\_I2C\_IEN\_MSTOP\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_MSTOP\_MASK}{\_I2C\_IEN\_MSTOP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gae2dfb79e46da546c5391a797c48bf3dd} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+MSTOP\+\_\+\+MASK~0x100\+UL}

Bit mask for I2\+C\+\_\+\+MSTOP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga76bb828fa7753d269e69f26af860cb88}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_MSTOP\_SHIFT@{\_I2C\_IEN\_MSTOP\_SHIFT}}
\index{\_I2C\_IEN\_MSTOP\_SHIFT@{\_I2C\_IEN\_MSTOP\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_MSTOP\_SHIFT}{\_I2C\_IEN\_MSTOP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga76bb828fa7753d269e69f26af860cb88} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+MSTOP\+\_\+\+SHIFT~8}

Shift value for I2\+C\+\_\+\+MSTOP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga1100f72c04c18cc0a1fd592715486443}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_NACK\_DEFAULT@{\_I2C\_IEN\_NACK\_DEFAULT}}
\index{\_I2C\_IEN\_NACK\_DEFAULT@{\_I2C\_IEN\_NACK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_NACK\_DEFAULT}{\_I2C\_IEN\_NACK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga1100f72c04c18cc0a1fd592715486443} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+NACK\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab8e542677466dc5a4714a3a95cf68a9d}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_NACK\_MASK@{\_I2C\_IEN\_NACK\_MASK}}
\index{\_I2C\_IEN\_NACK\_MASK@{\_I2C\_IEN\_NACK\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_NACK\_MASK}{\_I2C\_IEN\_NACK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab8e542677466dc5a4714a3a95cf68a9d} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+NACK\+\_\+\+MASK~0x80\+UL}

Bit mask for I2\+C\+\_\+\+NACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga23443341b83fc2a8bbf2a3d96e0198d8}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_NACK\_SHIFT@{\_I2C\_IEN\_NACK\_SHIFT}}
\index{\_I2C\_IEN\_NACK\_SHIFT@{\_I2C\_IEN\_NACK\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_NACK\_SHIFT}{\_I2C\_IEN\_NACK\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga23443341b83fc2a8bbf2a3d96e0198d8} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+NACK\+\_\+\+SHIFT~7}

Shift value for I2\+C\+\_\+\+NACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gafa802098570a6226e86e64813efd8fd7}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_RESETVALUE@{\_I2C\_IEN\_RESETVALUE}}
\index{\_I2C\_IEN\_RESETVALUE@{\_I2C\_IEN\_RESETVALUE}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_RESETVALUE}{\_I2C\_IEN\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gafa802098570a6226e86e64813efd8fd7} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga666d38df5a59ab225fb003d4cb40aab1}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_RSTART\_DEFAULT@{\_I2C\_IEN\_RSTART\_DEFAULT}}
\index{\_I2C\_IEN\_RSTART\_DEFAULT@{\_I2C\_IEN\_RSTART\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_RSTART\_DEFAULT}{\_I2C\_IEN\_RSTART\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga666d38df5a59ab225fb003d4cb40aab1} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+RSTART\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga9eaa7c80bdf43eb49ade5947b50fbe04}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_RSTART\_MASK@{\_I2C\_IEN\_RSTART\_MASK}}
\index{\_I2C\_IEN\_RSTART\_MASK@{\_I2C\_IEN\_RSTART\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_RSTART\_MASK}{\_I2C\_IEN\_RSTART\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga9eaa7c80bdf43eb49ade5947b50fbe04} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+RSTART\+\_\+\+MASK~0x2\+UL}

Bit mask for I2\+C\+\_\+\+RSTART \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga8404b92399112fb2770ee9a644dcb885}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_RSTART\_SHIFT@{\_I2C\_IEN\_RSTART\_SHIFT}}
\index{\_I2C\_IEN\_RSTART\_SHIFT@{\_I2C\_IEN\_RSTART\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_RSTART\_SHIFT}{\_I2C\_IEN\_RSTART\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga8404b92399112fb2770ee9a644dcb885} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+RSTART\+\_\+\+SHIFT~1}

Shift value for I2\+C\+\_\+\+RSTART \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga4c02279cab2198ad80f278de56f8118e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_RXDATAV\_DEFAULT@{\_I2C\_IEN\_RXDATAV\_DEFAULT}}
\index{\_I2C\_IEN\_RXDATAV\_DEFAULT@{\_I2C\_IEN\_RXDATAV\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_RXDATAV\_DEFAULT}{\_I2C\_IEN\_RXDATAV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga4c02279cab2198ad80f278de56f8118e} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+RXDATAV\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga85466a76b9db9d321ab0bad2688cb02b}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_RXDATAV\_MASK@{\_I2C\_IEN\_RXDATAV\_MASK}}
\index{\_I2C\_IEN\_RXDATAV\_MASK@{\_I2C\_IEN\_RXDATAV\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_RXDATAV\_MASK}{\_I2C\_IEN\_RXDATAV\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga85466a76b9db9d321ab0bad2688cb02b} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+RXDATAV\+\_\+\+MASK~0x20\+UL}

Bit mask for I2\+C\+\_\+\+RXDATAV \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga1c70bb562ef3b41b4813db9f93cefa18}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_RXDATAV\_SHIFT@{\_I2C\_IEN\_RXDATAV\_SHIFT}}
\index{\_I2C\_IEN\_RXDATAV\_SHIFT@{\_I2C\_IEN\_RXDATAV\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_RXDATAV\_SHIFT}{\_I2C\_IEN\_RXDATAV\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga1c70bb562ef3b41b4813db9f93cefa18} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+RXDATAV\+\_\+\+SHIFT~5}

Shift value for I2\+C\+\_\+\+RXDATAV \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaea6282c67769e09a44d2d8080a4e8bcf}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_RXUF\_DEFAULT@{\_I2C\_IEN\_RXUF\_DEFAULT}}
\index{\_I2C\_IEN\_RXUF\_DEFAULT@{\_I2C\_IEN\_RXUF\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_RXUF\_DEFAULT}{\_I2C\_IEN\_RXUF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaea6282c67769e09a44d2d8080a4e8bcf} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+RXUF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga313d0e2d432e2450d8c820751ccb1558}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_RXUF\_MASK@{\_I2C\_IEN\_RXUF\_MASK}}
\index{\_I2C\_IEN\_RXUF\_MASK@{\_I2C\_IEN\_RXUF\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_RXUF\_MASK}{\_I2C\_IEN\_RXUF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga313d0e2d432e2450d8c820751ccb1558} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+RXUF\+\_\+\+MASK~0x2000\+UL}

Bit mask for I2\+C\+\_\+\+RXUF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga1aa4d6541d82de0ed7dece8cda76b3b7}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_RXUF\_SHIFT@{\_I2C\_IEN\_RXUF\_SHIFT}}
\index{\_I2C\_IEN\_RXUF\_SHIFT@{\_I2C\_IEN\_RXUF\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_RXUF\_SHIFT}{\_I2C\_IEN\_RXUF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga1aa4d6541d82de0ed7dece8cda76b3b7} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+RXUF\+\_\+\+SHIFT~13}

Shift value for I2\+C\+\_\+\+RXUF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga2bd7efe8da2518c71fc6ee3906056a12}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_SSTOP\_DEFAULT@{\_I2C\_IEN\_SSTOP\_DEFAULT}}
\index{\_I2C\_IEN\_SSTOP\_DEFAULT@{\_I2C\_IEN\_SSTOP\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_SSTOP\_DEFAULT}{\_I2C\_IEN\_SSTOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga2bd7efe8da2518c71fc6ee3906056a12} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+SSTOP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gafab2bd36c84164090e785be33659099a}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_SSTOP\_MASK@{\_I2C\_IEN\_SSTOP\_MASK}}
\index{\_I2C\_IEN\_SSTOP\_MASK@{\_I2C\_IEN\_SSTOP\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_SSTOP\_MASK}{\_I2C\_IEN\_SSTOP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gafab2bd36c84164090e785be33659099a} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+SSTOP\+\_\+\+MASK~0x10000\+UL}

Bit mask for I2\+C\+\_\+\+SSTOP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga0ba93bcfe97506fb8ac2331bf46ae3d5}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_SSTOP\_SHIFT@{\_I2C\_IEN\_SSTOP\_SHIFT}}
\index{\_I2C\_IEN\_SSTOP\_SHIFT@{\_I2C\_IEN\_SSTOP\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_SSTOP\_SHIFT}{\_I2C\_IEN\_SSTOP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga0ba93bcfe97506fb8ac2331bf46ae3d5} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+SSTOP\+\_\+\+SHIFT~16}

Shift value for I2\+C\+\_\+\+SSTOP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga0389a499a66089ccc8229a030c657f9d}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_START\_DEFAULT@{\_I2C\_IEN\_START\_DEFAULT}}
\index{\_I2C\_IEN\_START\_DEFAULT@{\_I2C\_IEN\_START\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_START\_DEFAULT}{\_I2C\_IEN\_START\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga0389a499a66089ccc8229a030c657f9d} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+START\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga4e7192e78e98cd99f4b172e770605715}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_START\_MASK@{\_I2C\_IEN\_START\_MASK}}
\index{\_I2C\_IEN\_START\_MASK@{\_I2C\_IEN\_START\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_START\_MASK}{\_I2C\_IEN\_START\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga4e7192e78e98cd99f4b172e770605715} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+START\+\_\+\+MASK~0x1\+UL}

Bit mask for I2\+C\+\_\+\+START \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga8d4192d763efeeb5cc34bc8990fb2033}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_START\_SHIFT@{\_I2C\_IEN\_START\_SHIFT}}
\index{\_I2C\_IEN\_START\_SHIFT@{\_I2C\_IEN\_START\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_START\_SHIFT}{\_I2C\_IEN\_START\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga8d4192d763efeeb5cc34bc8990fb2033} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+START\+\_\+\+SHIFT~0}

Shift value for I2\+C\+\_\+\+START \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga30b7c30fe3887eefdb0e3cee7dd2c21b}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_TXBL\_DEFAULT@{\_I2C\_IEN\_TXBL\_DEFAULT}}
\index{\_I2C\_IEN\_TXBL\_DEFAULT@{\_I2C\_IEN\_TXBL\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_TXBL\_DEFAULT}{\_I2C\_IEN\_TXBL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga30b7c30fe3887eefdb0e3cee7dd2c21b} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+TXBL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga0fe253fa9a21e5fafed716da6b19e0a0}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_TXBL\_MASK@{\_I2C\_IEN\_TXBL\_MASK}}
\index{\_I2C\_IEN\_TXBL\_MASK@{\_I2C\_IEN\_TXBL\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_TXBL\_MASK}{\_I2C\_IEN\_TXBL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga0fe253fa9a21e5fafed716da6b19e0a0} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+TXBL\+\_\+\+MASK~0x10\+UL}

Bit mask for I2\+C\+\_\+\+TXBL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga23229a076d8354f6e5e4ffd6e736150e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_TXBL\_SHIFT@{\_I2C\_IEN\_TXBL\_SHIFT}}
\index{\_I2C\_IEN\_TXBL\_SHIFT@{\_I2C\_IEN\_TXBL\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_TXBL\_SHIFT}{\_I2C\_IEN\_TXBL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga23229a076d8354f6e5e4ffd6e736150e} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+TXBL\+\_\+\+SHIFT~4}

Shift value for I2\+C\+\_\+\+TXBL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga82a29ed9f38e46220247d7be6ced93ac}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_TXC\_DEFAULT@{\_I2C\_IEN\_TXC\_DEFAULT}}
\index{\_I2C\_IEN\_TXC\_DEFAULT@{\_I2C\_IEN\_TXC\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_TXC\_DEFAULT}{\_I2C\_IEN\_TXC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga82a29ed9f38e46220247d7be6ced93ac} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+TXC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga87f0b2ce4362d73798ca45c960b4c8f8}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_TXC\_MASK@{\_I2C\_IEN\_TXC\_MASK}}
\index{\_I2C\_IEN\_TXC\_MASK@{\_I2C\_IEN\_TXC\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_TXC\_MASK}{\_I2C\_IEN\_TXC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga87f0b2ce4362d73798ca45c960b4c8f8} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+TXC\+\_\+\+MASK~0x8\+UL}

Bit mask for I2\+C\+\_\+\+TXC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga12dcba9d84e9a4f6352fe081a07620b8}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_TXC\_SHIFT@{\_I2C\_IEN\_TXC\_SHIFT}}
\index{\_I2C\_IEN\_TXC\_SHIFT@{\_I2C\_IEN\_TXC\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_TXC\_SHIFT}{\_I2C\_IEN\_TXC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga12dcba9d84e9a4f6352fe081a07620b8} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+TXC\+\_\+\+SHIFT~3}

Shift value for I2\+C\+\_\+\+TXC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad48f4d191fb4f1c29c747689f7ed96c1}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_TXOF\_DEFAULT@{\_I2C\_IEN\_TXOF\_DEFAULT}}
\index{\_I2C\_IEN\_TXOF\_DEFAULT@{\_I2C\_IEN\_TXOF\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_TXOF\_DEFAULT}{\_I2C\_IEN\_TXOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad48f4d191fb4f1c29c747689f7ed96c1} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+TXOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga3e7d7ff2bd98f2825401935f4e4a5326}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_TXOF\_MASK@{\_I2C\_IEN\_TXOF\_MASK}}
\index{\_I2C\_IEN\_TXOF\_MASK@{\_I2C\_IEN\_TXOF\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_TXOF\_MASK}{\_I2C\_IEN\_TXOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga3e7d7ff2bd98f2825401935f4e4a5326} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+TXOF\+\_\+\+MASK~0x1000\+UL}

Bit mask for I2\+C\+\_\+\+TXOF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga1b2b0355b7672c2e5a85a39fe9f2863e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IEN\_TXOF\_SHIFT@{\_I2C\_IEN\_TXOF\_SHIFT}}
\index{\_I2C\_IEN\_TXOF\_SHIFT@{\_I2C\_IEN\_TXOF\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IEN\_TXOF\_SHIFT}{\_I2C\_IEN\_TXOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga1b2b0355b7672c2e5a85a39fe9f2863e} 
\#define \+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+TXOF\+\_\+\+SHIFT~12}

Shift value for I2\+C\+\_\+\+TXOF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab5ac6764b4fc15192341c31bacae3efa}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_ACK\_DEFAULT@{\_I2C\_IF\_ACK\_DEFAULT}}
\index{\_I2C\_IF\_ACK\_DEFAULT@{\_I2C\_IF\_ACK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_ACK\_DEFAULT}{\_I2C\_IF\_ACK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab5ac6764b4fc15192341c31bacae3efa} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+ACK\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga63b34b329f62459d0893451432a74b7b}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_ACK\_MASK@{\_I2C\_IF\_ACK\_MASK}}
\index{\_I2C\_IF\_ACK\_MASK@{\_I2C\_IF\_ACK\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_ACK\_MASK}{\_I2C\_IF\_ACK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga63b34b329f62459d0893451432a74b7b} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+ACK\+\_\+\+MASK~0x40\+UL}

Bit mask for I2\+C\+\_\+\+ACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga78a7f539ccf446915fbbaced5b904b08}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_ACK\_SHIFT@{\_I2C\_IF\_ACK\_SHIFT}}
\index{\_I2C\_IF\_ACK\_SHIFT@{\_I2C\_IF\_ACK\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_ACK\_SHIFT}{\_I2C\_IF\_ACK\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga78a7f539ccf446915fbbaced5b904b08} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+ACK\+\_\+\+SHIFT~6}

Shift value for I2\+C\+\_\+\+ACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaaf1cb77dbf381a9ba5d301393d3ba598}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_ADDR\_DEFAULT@{\_I2C\_IF\_ADDR\_DEFAULT}}
\index{\_I2C\_IF\_ADDR\_DEFAULT@{\_I2C\_IF\_ADDR\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_ADDR\_DEFAULT}{\_I2C\_IF\_ADDR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaaf1cb77dbf381a9ba5d301393d3ba598} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+ADDR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga6184100772f44b93a07835e1cfe2fdbc}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_ADDR\_MASK@{\_I2C\_IF\_ADDR\_MASK}}
\index{\_I2C\_IF\_ADDR\_MASK@{\_I2C\_IF\_ADDR\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_ADDR\_MASK}{\_I2C\_IF\_ADDR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga6184100772f44b93a07835e1cfe2fdbc} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+ADDR\+\_\+\+MASK~0x4\+UL}

Bit mask for I2\+C\+\_\+\+ADDR \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga02f8491c8dde4e14a5b6d66d5c61152c}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_ADDR\_SHIFT@{\_I2C\_IF\_ADDR\_SHIFT}}
\index{\_I2C\_IF\_ADDR\_SHIFT@{\_I2C\_IF\_ADDR\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_ADDR\_SHIFT}{\_I2C\_IF\_ADDR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga02f8491c8dde4e14a5b6d66d5c61152c} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+ADDR\+\_\+\+SHIFT~2}

Shift value for I2\+C\+\_\+\+ADDR \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga89faeed43a274c82fc0ae0fe3fcb94c3}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_ARBLOST\_DEFAULT@{\_I2C\_IF\_ARBLOST\_DEFAULT}}
\index{\_I2C\_IF\_ARBLOST\_DEFAULT@{\_I2C\_IF\_ARBLOST\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_ARBLOST\_DEFAULT}{\_I2C\_IF\_ARBLOST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga89faeed43a274c82fc0ae0fe3fcb94c3} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+ARBLOST\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad381b9f7545c7afb688ae7523454affe}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_ARBLOST\_MASK@{\_I2C\_IF\_ARBLOST\_MASK}}
\index{\_I2C\_IF\_ARBLOST\_MASK@{\_I2C\_IF\_ARBLOST\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_ARBLOST\_MASK}{\_I2C\_IF\_ARBLOST\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad381b9f7545c7afb688ae7523454affe} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+ARBLOST\+\_\+\+MASK~0x200\+UL}

Bit mask for I2\+C\+\_\+\+ARBLOST \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga0b1d434ba09ba320a271554468347836}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_ARBLOST\_SHIFT@{\_I2C\_IF\_ARBLOST\_SHIFT}}
\index{\_I2C\_IF\_ARBLOST\_SHIFT@{\_I2C\_IF\_ARBLOST\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_ARBLOST\_SHIFT}{\_I2C\_IF\_ARBLOST\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga0b1d434ba09ba320a271554468347836} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+ARBLOST\+\_\+\+SHIFT~9}

Shift value for I2\+C\+\_\+\+ARBLOST \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gae46a4c770a997ffe387ee1040a5366cf}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_BITO\_DEFAULT@{\_I2C\_IF\_BITO\_DEFAULT}}
\index{\_I2C\_IF\_BITO\_DEFAULT@{\_I2C\_IF\_BITO\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_BITO\_DEFAULT}{\_I2C\_IF\_BITO\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gae46a4c770a997ffe387ee1040a5366cf} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+BITO\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga87982fd2b657689df251eb777358150a}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_BITO\_MASK@{\_I2C\_IF\_BITO\_MASK}}
\index{\_I2C\_IF\_BITO\_MASK@{\_I2C\_IF\_BITO\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_BITO\_MASK}{\_I2C\_IF\_BITO\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga87982fd2b657689df251eb777358150a} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+BITO\+\_\+\+MASK~0x4000\+UL}

Bit mask for I2\+C\+\_\+\+BITO \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab0cea87685956dadb3b1e0c86ff249fd}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_BITO\_SHIFT@{\_I2C\_IF\_BITO\_SHIFT}}
\index{\_I2C\_IF\_BITO\_SHIFT@{\_I2C\_IF\_BITO\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_BITO\_SHIFT}{\_I2C\_IF\_BITO\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab0cea87685956dadb3b1e0c86ff249fd} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+BITO\+\_\+\+SHIFT~14}

Shift value for I2\+C\+\_\+\+BITO \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga52d5739baa264fe6f9a273d355c2fdd0}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_BUSERR\_DEFAULT@{\_I2C\_IF\_BUSERR\_DEFAULT}}
\index{\_I2C\_IF\_BUSERR\_DEFAULT@{\_I2C\_IF\_BUSERR\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_BUSERR\_DEFAULT}{\_I2C\_IF\_BUSERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga52d5739baa264fe6f9a273d355c2fdd0} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+BUSERR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga1de330eb2ef0e21cd1371de31df061b9}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_BUSERR\_MASK@{\_I2C\_IF\_BUSERR\_MASK}}
\index{\_I2C\_IF\_BUSERR\_MASK@{\_I2C\_IF\_BUSERR\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_BUSERR\_MASK}{\_I2C\_IF\_BUSERR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga1de330eb2ef0e21cd1371de31df061b9} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+BUSERR\+\_\+\+MASK~0x400\+UL}

Bit mask for I2\+C\+\_\+\+BUSERR \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga94714292f8a5a52de0b3df6274eee9fb}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_BUSERR\_SHIFT@{\_I2C\_IF\_BUSERR\_SHIFT}}
\index{\_I2C\_IF\_BUSERR\_SHIFT@{\_I2C\_IF\_BUSERR\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_BUSERR\_SHIFT}{\_I2C\_IF\_BUSERR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga94714292f8a5a52de0b3df6274eee9fb} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+BUSERR\+\_\+\+SHIFT~10}

Shift value for I2\+C\+\_\+\+BUSERR \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gae74bf30d36acc8a27a598b86c588dd17}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_BUSHOLD\_DEFAULT@{\_I2C\_IF\_BUSHOLD\_DEFAULT}}
\index{\_I2C\_IF\_BUSHOLD\_DEFAULT@{\_I2C\_IF\_BUSHOLD\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_BUSHOLD\_DEFAULT}{\_I2C\_IF\_BUSHOLD\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gae74bf30d36acc8a27a598b86c588dd17} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+BUSHOLD\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga2cf5f8af790936dfbedc61bb3d09c99c}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_BUSHOLD\_MASK@{\_I2C\_IF\_BUSHOLD\_MASK}}
\index{\_I2C\_IF\_BUSHOLD\_MASK@{\_I2C\_IF\_BUSHOLD\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_BUSHOLD\_MASK}{\_I2C\_IF\_BUSHOLD\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga2cf5f8af790936dfbedc61bb3d09c99c} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+BUSHOLD\+\_\+\+MASK~0x800\+UL}

Bit mask for I2\+C\+\_\+\+BUSHOLD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga005482bfb54e6e68e1b86300c70cf104}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_BUSHOLD\_SHIFT@{\_I2C\_IF\_BUSHOLD\_SHIFT}}
\index{\_I2C\_IF\_BUSHOLD\_SHIFT@{\_I2C\_IF\_BUSHOLD\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_BUSHOLD\_SHIFT}{\_I2C\_IF\_BUSHOLD\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga005482bfb54e6e68e1b86300c70cf104} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+BUSHOLD\+\_\+\+SHIFT~11}

Shift value for I2\+C\+\_\+\+BUSHOLD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga4917239faca92a90c35ac8ebc252416b}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_CLTO\_DEFAULT@{\_I2C\_IF\_CLTO\_DEFAULT}}
\index{\_I2C\_IF\_CLTO\_DEFAULT@{\_I2C\_IF\_CLTO\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_CLTO\_DEFAULT}{\_I2C\_IF\_CLTO\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga4917239faca92a90c35ac8ebc252416b} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+CLTO\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga36b5d12f7aace96ff8c5c800cdc462cc}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_CLTO\_MASK@{\_I2C\_IF\_CLTO\_MASK}}
\index{\_I2C\_IF\_CLTO\_MASK@{\_I2C\_IF\_CLTO\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_CLTO\_MASK}{\_I2C\_IF\_CLTO\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga36b5d12f7aace96ff8c5c800cdc462cc} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+CLTO\+\_\+\+MASK~0x8000\+UL}

Bit mask for I2\+C\+\_\+\+CLTO \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga28e75fa2b8fc70b3b1f161a119f87272}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_CLTO\_SHIFT@{\_I2C\_IF\_CLTO\_SHIFT}}
\index{\_I2C\_IF\_CLTO\_SHIFT@{\_I2C\_IF\_CLTO\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_CLTO\_SHIFT}{\_I2C\_IF\_CLTO\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga28e75fa2b8fc70b3b1f161a119f87272} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+CLTO\+\_\+\+SHIFT~15}

Shift value for I2\+C\+\_\+\+CLTO \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gabfb183855c5035cbe78d4fe75b2d0919}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_MASK@{\_I2C\_IF\_MASK}}
\index{\_I2C\_IF\_MASK@{\_I2C\_IF\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_MASK}{\_I2C\_IF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gabfb183855c5035cbe78d4fe75b2d0919} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+MASK~0x0001\+FFFFUL}

Mask for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gacfe825c3af34e00582765ba3a1574d50}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_MSTOP\_DEFAULT@{\_I2C\_IF\_MSTOP\_DEFAULT}}
\index{\_I2C\_IF\_MSTOP\_DEFAULT@{\_I2C\_IF\_MSTOP\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_MSTOP\_DEFAULT}{\_I2C\_IF\_MSTOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gacfe825c3af34e00582765ba3a1574d50} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+MSTOP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga292575d001eea196f483ecba0ff883a0}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_MSTOP\_MASK@{\_I2C\_IF\_MSTOP\_MASK}}
\index{\_I2C\_IF\_MSTOP\_MASK@{\_I2C\_IF\_MSTOP\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_MSTOP\_MASK}{\_I2C\_IF\_MSTOP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga292575d001eea196f483ecba0ff883a0} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+MSTOP\+\_\+\+MASK~0x100\+UL}

Bit mask for I2\+C\+\_\+\+MSTOP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga03b0feba783ed660ada5172740ea0439}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_MSTOP\_SHIFT@{\_I2C\_IF\_MSTOP\_SHIFT}}
\index{\_I2C\_IF\_MSTOP\_SHIFT@{\_I2C\_IF\_MSTOP\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_MSTOP\_SHIFT}{\_I2C\_IF\_MSTOP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga03b0feba783ed660ada5172740ea0439} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+MSTOP\+\_\+\+SHIFT~8}

Shift value for I2\+C\+\_\+\+MSTOP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga32000d098eee5d19e7fd4b380081491f}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_NACK\_DEFAULT@{\_I2C\_IF\_NACK\_DEFAULT}}
\index{\_I2C\_IF\_NACK\_DEFAULT@{\_I2C\_IF\_NACK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_NACK\_DEFAULT}{\_I2C\_IF\_NACK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga32000d098eee5d19e7fd4b380081491f} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+NACK\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaf6a26c3352b2109216b55c3070afc41e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_NACK\_MASK@{\_I2C\_IF\_NACK\_MASK}}
\index{\_I2C\_IF\_NACK\_MASK@{\_I2C\_IF\_NACK\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_NACK\_MASK}{\_I2C\_IF\_NACK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaf6a26c3352b2109216b55c3070afc41e} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+NACK\+\_\+\+MASK~0x80\+UL}

Bit mask for I2\+C\+\_\+\+NACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gae0ce3aab463183b8927945bf78beafff}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_NACK\_SHIFT@{\_I2C\_IF\_NACK\_SHIFT}}
\index{\_I2C\_IF\_NACK\_SHIFT@{\_I2C\_IF\_NACK\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_NACK\_SHIFT}{\_I2C\_IF\_NACK\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gae0ce3aab463183b8927945bf78beafff} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+NACK\+\_\+\+SHIFT~7}

Shift value for I2\+C\+\_\+\+NACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga5378234b04eda5a5bcb7ead7e787c4f0}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_RESETVALUE@{\_I2C\_IF\_RESETVALUE}}
\index{\_I2C\_IF\_RESETVALUE@{\_I2C\_IF\_RESETVALUE}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_RESETVALUE}{\_I2C\_IF\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga5378234b04eda5a5bcb7ead7e787c4f0} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+RESETVALUE~0x00000010\+UL}

Default value for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaa7dda7d0918c71e70a09c6694d54590f}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_RSTART\_DEFAULT@{\_I2C\_IF\_RSTART\_DEFAULT}}
\index{\_I2C\_IF\_RSTART\_DEFAULT@{\_I2C\_IF\_RSTART\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_RSTART\_DEFAULT}{\_I2C\_IF\_RSTART\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaa7dda7d0918c71e70a09c6694d54590f} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+RSTART\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga43d88dabb0d8fcfef25a506ac2561a84}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_RSTART\_MASK@{\_I2C\_IF\_RSTART\_MASK}}
\index{\_I2C\_IF\_RSTART\_MASK@{\_I2C\_IF\_RSTART\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_RSTART\_MASK}{\_I2C\_IF\_RSTART\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga43d88dabb0d8fcfef25a506ac2561a84} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+RSTART\+\_\+\+MASK~0x2\+UL}

Bit mask for I2\+C\+\_\+\+RSTART \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga830a4b4a71cf09497275acdc85a52b4d}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_RSTART\_SHIFT@{\_I2C\_IF\_RSTART\_SHIFT}}
\index{\_I2C\_IF\_RSTART\_SHIFT@{\_I2C\_IF\_RSTART\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_RSTART\_SHIFT}{\_I2C\_IF\_RSTART\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga830a4b4a71cf09497275acdc85a52b4d} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+RSTART\+\_\+\+SHIFT~1}

Shift value for I2\+C\+\_\+\+RSTART \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga86facb197d325cad79881f998bb3f926}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_RXDATAV\_DEFAULT@{\_I2C\_IF\_RXDATAV\_DEFAULT}}
\index{\_I2C\_IF\_RXDATAV\_DEFAULT@{\_I2C\_IF\_RXDATAV\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_RXDATAV\_DEFAULT}{\_I2C\_IF\_RXDATAV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga86facb197d325cad79881f998bb3f926} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+RXDATAV\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga0dcf307d5c6ecb609fe88f0fb21e2ad5}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_RXDATAV\_MASK@{\_I2C\_IF\_RXDATAV\_MASK}}
\index{\_I2C\_IF\_RXDATAV\_MASK@{\_I2C\_IF\_RXDATAV\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_RXDATAV\_MASK}{\_I2C\_IF\_RXDATAV\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga0dcf307d5c6ecb609fe88f0fb21e2ad5} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+RXDATAV\+\_\+\+MASK~0x20\+UL}

Bit mask for I2\+C\+\_\+\+RXDATAV \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaaab64c54b031f80e954669224d38c87e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_RXDATAV\_SHIFT@{\_I2C\_IF\_RXDATAV\_SHIFT}}
\index{\_I2C\_IF\_RXDATAV\_SHIFT@{\_I2C\_IF\_RXDATAV\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_RXDATAV\_SHIFT}{\_I2C\_IF\_RXDATAV\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaaab64c54b031f80e954669224d38c87e} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+RXDATAV\+\_\+\+SHIFT~5}

Shift value for I2\+C\+\_\+\+RXDATAV \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga32a5563e7e866a1c1af916979837a99c}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_RXUF\_DEFAULT@{\_I2C\_IF\_RXUF\_DEFAULT}}
\index{\_I2C\_IF\_RXUF\_DEFAULT@{\_I2C\_IF\_RXUF\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_RXUF\_DEFAULT}{\_I2C\_IF\_RXUF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga32a5563e7e866a1c1af916979837a99c} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+RXUF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga58eb84fa9454f45099ab2e481e5d6711}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_RXUF\_MASK@{\_I2C\_IF\_RXUF\_MASK}}
\index{\_I2C\_IF\_RXUF\_MASK@{\_I2C\_IF\_RXUF\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_RXUF\_MASK}{\_I2C\_IF\_RXUF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga58eb84fa9454f45099ab2e481e5d6711} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+RXUF\+\_\+\+MASK~0x2000\+UL}

Bit mask for I2\+C\+\_\+\+RXUF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga091b7db94a082d3476cf1d634d454ed5}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_RXUF\_SHIFT@{\_I2C\_IF\_RXUF\_SHIFT}}
\index{\_I2C\_IF\_RXUF\_SHIFT@{\_I2C\_IF\_RXUF\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_RXUF\_SHIFT}{\_I2C\_IF\_RXUF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga091b7db94a082d3476cf1d634d454ed5} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+RXUF\+\_\+\+SHIFT~13}

Shift value for I2\+C\+\_\+\+RXUF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga6ffc7913a685b5e8f4b60a718b6cc813}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_SSTOP\_DEFAULT@{\_I2C\_IF\_SSTOP\_DEFAULT}}
\index{\_I2C\_IF\_SSTOP\_DEFAULT@{\_I2C\_IF\_SSTOP\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_SSTOP\_DEFAULT}{\_I2C\_IF\_SSTOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga6ffc7913a685b5e8f4b60a718b6cc813} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+SSTOP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga9136e5e34aae096085d90e191b9679ef}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_SSTOP\_MASK@{\_I2C\_IF\_SSTOP\_MASK}}
\index{\_I2C\_IF\_SSTOP\_MASK@{\_I2C\_IF\_SSTOP\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_SSTOP\_MASK}{\_I2C\_IF\_SSTOP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga9136e5e34aae096085d90e191b9679ef} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+SSTOP\+\_\+\+MASK~0x10000\+UL}

Bit mask for I2\+C\+\_\+\+SSTOP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga1972856aba0db2fbc46ea4bb18ba5ba9}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_SSTOP\_SHIFT@{\_I2C\_IF\_SSTOP\_SHIFT}}
\index{\_I2C\_IF\_SSTOP\_SHIFT@{\_I2C\_IF\_SSTOP\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_SSTOP\_SHIFT}{\_I2C\_IF\_SSTOP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga1972856aba0db2fbc46ea4bb18ba5ba9} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+SSTOP\+\_\+\+SHIFT~16}

Shift value for I2\+C\+\_\+\+SSTOP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gae87687d7d25cce4d25722395927f7b8c}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_START\_DEFAULT@{\_I2C\_IF\_START\_DEFAULT}}
\index{\_I2C\_IF\_START\_DEFAULT@{\_I2C\_IF\_START\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_START\_DEFAULT}{\_I2C\_IF\_START\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gae87687d7d25cce4d25722395927f7b8c} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+START\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaefab7e11c036adc638f4d03622989d08}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_START\_MASK@{\_I2C\_IF\_START\_MASK}}
\index{\_I2C\_IF\_START\_MASK@{\_I2C\_IF\_START\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_START\_MASK}{\_I2C\_IF\_START\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaefab7e11c036adc638f4d03622989d08} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+START\+\_\+\+MASK~0x1\+UL}

Bit mask for I2\+C\+\_\+\+START \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga370dcefa8c772f0ac67389216eb39ccb}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_START\_SHIFT@{\_I2C\_IF\_START\_SHIFT}}
\index{\_I2C\_IF\_START\_SHIFT@{\_I2C\_IF\_START\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_START\_SHIFT}{\_I2C\_IF\_START\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga370dcefa8c772f0ac67389216eb39ccb} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+START\+\_\+\+SHIFT~0}

Shift value for I2\+C\+\_\+\+START \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga848484c49d3ba927a7d6cff253716ec5}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_TXBL\_DEFAULT@{\_I2C\_IF\_TXBL\_DEFAULT}}
\index{\_I2C\_IF\_TXBL\_DEFAULT@{\_I2C\_IF\_TXBL\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_TXBL\_DEFAULT}{\_I2C\_IF\_TXBL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga848484c49d3ba927a7d6cff253716ec5} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+TXBL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad7591628384adb9d7c20701ddd2457be}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_TXBL\_MASK@{\_I2C\_IF\_TXBL\_MASK}}
\index{\_I2C\_IF\_TXBL\_MASK@{\_I2C\_IF\_TXBL\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_TXBL\_MASK}{\_I2C\_IF\_TXBL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad7591628384adb9d7c20701ddd2457be} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+TXBL\+\_\+\+MASK~0x10\+UL}

Bit mask for I2\+C\+\_\+\+TXBL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga2c65b44247ab4450e0614b319756ae3f}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_TXBL\_SHIFT@{\_I2C\_IF\_TXBL\_SHIFT}}
\index{\_I2C\_IF\_TXBL\_SHIFT@{\_I2C\_IF\_TXBL\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_TXBL\_SHIFT}{\_I2C\_IF\_TXBL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga2c65b44247ab4450e0614b319756ae3f} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+TXBL\+\_\+\+SHIFT~4}

Shift value for I2\+C\+\_\+\+TXBL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaa4c3d745c2dff5f2f2f4d0c25bc66f3d}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_TXC\_DEFAULT@{\_I2C\_IF\_TXC\_DEFAULT}}
\index{\_I2C\_IF\_TXC\_DEFAULT@{\_I2C\_IF\_TXC\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_TXC\_DEFAULT}{\_I2C\_IF\_TXC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaa4c3d745c2dff5f2f2f4d0c25bc66f3d} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+TXC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaef042b5ff2b95e92295b223caf2cc249}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_TXC\_MASK@{\_I2C\_IF\_TXC\_MASK}}
\index{\_I2C\_IF\_TXC\_MASK@{\_I2C\_IF\_TXC\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_TXC\_MASK}{\_I2C\_IF\_TXC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaef042b5ff2b95e92295b223caf2cc249} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+TXC\+\_\+\+MASK~0x8\+UL}

Bit mask for I2\+C\+\_\+\+TXC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga2942a059b34c30a7edda137f9b172fcf}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_TXC\_SHIFT@{\_I2C\_IF\_TXC\_SHIFT}}
\index{\_I2C\_IF\_TXC\_SHIFT@{\_I2C\_IF\_TXC\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_TXC\_SHIFT}{\_I2C\_IF\_TXC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga2942a059b34c30a7edda137f9b172fcf} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+TXC\+\_\+\+SHIFT~3}

Shift value for I2\+C\+\_\+\+TXC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga383b98cfeb32849f4127281f88ff36ad}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_TXOF\_DEFAULT@{\_I2C\_IF\_TXOF\_DEFAULT}}
\index{\_I2C\_IF\_TXOF\_DEFAULT@{\_I2C\_IF\_TXOF\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_TXOF\_DEFAULT}{\_I2C\_IF\_TXOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga383b98cfeb32849f4127281f88ff36ad} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+TXOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga4fb0c87fcf26a7866a1e914dcfd702ca}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_TXOF\_MASK@{\_I2C\_IF\_TXOF\_MASK}}
\index{\_I2C\_IF\_TXOF\_MASK@{\_I2C\_IF\_TXOF\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_TXOF\_MASK}{\_I2C\_IF\_TXOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga4fb0c87fcf26a7866a1e914dcfd702ca} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+TXOF\+\_\+\+MASK~0x1000\+UL}

Bit mask for I2\+C\+\_\+\+TXOF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaa0cab9149611f0c47bdf7ba8c0b73fe6}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IF\_TXOF\_SHIFT@{\_I2C\_IF\_TXOF\_SHIFT}}
\index{\_I2C\_IF\_TXOF\_SHIFT@{\_I2C\_IF\_TXOF\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IF\_TXOF\_SHIFT}{\_I2C\_IF\_TXOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaa0cab9149611f0c47bdf7ba8c0b73fe6} 
\#define \+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+TXOF\+\_\+\+SHIFT~12}

Shift value for I2\+C\+\_\+\+TXOF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga8c2e813141b93fd6b04ec7780a796807}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_ACK\_DEFAULT@{\_I2C\_IFC\_ACK\_DEFAULT}}
\index{\_I2C\_IFC\_ACK\_DEFAULT@{\_I2C\_IFC\_ACK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_ACK\_DEFAULT}{\_I2C\_IFC\_ACK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga8c2e813141b93fd6b04ec7780a796807} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+ACK\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga32ea44daf2c69c0ed654e5e07496a1c2}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_ACK\_MASK@{\_I2C\_IFC\_ACK\_MASK}}
\index{\_I2C\_IFC\_ACK\_MASK@{\_I2C\_IFC\_ACK\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_ACK\_MASK}{\_I2C\_IFC\_ACK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga32ea44daf2c69c0ed654e5e07496a1c2} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+ACK\+\_\+\+MASK~0x40\+UL}

Bit mask for I2\+C\+\_\+\+ACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab72ebc5d76e78280adfb0bd115a4f8d9}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_ACK\_SHIFT@{\_I2C\_IFC\_ACK\_SHIFT}}
\index{\_I2C\_IFC\_ACK\_SHIFT@{\_I2C\_IFC\_ACK\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_ACK\_SHIFT}{\_I2C\_IFC\_ACK\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab72ebc5d76e78280adfb0bd115a4f8d9} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+ACK\+\_\+\+SHIFT~6}

Shift value for I2\+C\+\_\+\+ACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad6f7746899d3b9919f4ceda45f3ccde7}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_ADDR\_DEFAULT@{\_I2C\_IFC\_ADDR\_DEFAULT}}
\index{\_I2C\_IFC\_ADDR\_DEFAULT@{\_I2C\_IFC\_ADDR\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_ADDR\_DEFAULT}{\_I2C\_IFC\_ADDR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad6f7746899d3b9919f4ceda45f3ccde7} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+ADDR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaba2e3b80f640012951f4f9e37a930001}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_ADDR\_MASK@{\_I2C\_IFC\_ADDR\_MASK}}
\index{\_I2C\_IFC\_ADDR\_MASK@{\_I2C\_IFC\_ADDR\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_ADDR\_MASK}{\_I2C\_IFC\_ADDR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaba2e3b80f640012951f4f9e37a930001} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+ADDR\+\_\+\+MASK~0x4\+UL}

Bit mask for I2\+C\+\_\+\+ADDR \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad963c335cdcb42c964f38a184abc8b1b}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_ADDR\_SHIFT@{\_I2C\_IFC\_ADDR\_SHIFT}}
\index{\_I2C\_IFC\_ADDR\_SHIFT@{\_I2C\_IFC\_ADDR\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_ADDR\_SHIFT}{\_I2C\_IFC\_ADDR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad963c335cdcb42c964f38a184abc8b1b} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+ADDR\+\_\+\+SHIFT~2}

Shift value for I2\+C\+\_\+\+ADDR \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab179861c06501de40acdacbe1902dbd0}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_ARBLOST\_DEFAULT@{\_I2C\_IFC\_ARBLOST\_DEFAULT}}
\index{\_I2C\_IFC\_ARBLOST\_DEFAULT@{\_I2C\_IFC\_ARBLOST\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_ARBLOST\_DEFAULT}{\_I2C\_IFC\_ARBLOST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab179861c06501de40acdacbe1902dbd0} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+ARBLOST\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaad1f04d59b52dc8edeeb984e3c905338}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_ARBLOST\_MASK@{\_I2C\_IFC\_ARBLOST\_MASK}}
\index{\_I2C\_IFC\_ARBLOST\_MASK@{\_I2C\_IFC\_ARBLOST\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_ARBLOST\_MASK}{\_I2C\_IFC\_ARBLOST\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaad1f04d59b52dc8edeeb984e3c905338} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+ARBLOST\+\_\+\+MASK~0x200\+UL}

Bit mask for I2\+C\+\_\+\+ARBLOST \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga4d4399dd8acf0490b79b6156b9fb5ed1}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_ARBLOST\_SHIFT@{\_I2C\_IFC\_ARBLOST\_SHIFT}}
\index{\_I2C\_IFC\_ARBLOST\_SHIFT@{\_I2C\_IFC\_ARBLOST\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_ARBLOST\_SHIFT}{\_I2C\_IFC\_ARBLOST\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga4d4399dd8acf0490b79b6156b9fb5ed1} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+ARBLOST\+\_\+\+SHIFT~9}

Shift value for I2\+C\+\_\+\+ARBLOST \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gafe41beaae79da25681189174119d6650}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_BITO\_DEFAULT@{\_I2C\_IFC\_BITO\_DEFAULT}}
\index{\_I2C\_IFC\_BITO\_DEFAULT@{\_I2C\_IFC\_BITO\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_BITO\_DEFAULT}{\_I2C\_IFC\_BITO\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gafe41beaae79da25681189174119d6650} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+BITO\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gae373928f058cb63a0f2c4496cbc001dd}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_BITO\_MASK@{\_I2C\_IFC\_BITO\_MASK}}
\index{\_I2C\_IFC\_BITO\_MASK@{\_I2C\_IFC\_BITO\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_BITO\_MASK}{\_I2C\_IFC\_BITO\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gae373928f058cb63a0f2c4496cbc001dd} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+BITO\+\_\+\+MASK~0x4000\+UL}

Bit mask for I2\+C\+\_\+\+BITO \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad3259682b19783cfb0eed0f9ea6955a6}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_BITO\_SHIFT@{\_I2C\_IFC\_BITO\_SHIFT}}
\index{\_I2C\_IFC\_BITO\_SHIFT@{\_I2C\_IFC\_BITO\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_BITO\_SHIFT}{\_I2C\_IFC\_BITO\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad3259682b19783cfb0eed0f9ea6955a6} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+BITO\+\_\+\+SHIFT~14}

Shift value for I2\+C\+\_\+\+BITO \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga6932e164fe9b06fb79d44b7f8491e4e1}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_BUSERR\_DEFAULT@{\_I2C\_IFC\_BUSERR\_DEFAULT}}
\index{\_I2C\_IFC\_BUSERR\_DEFAULT@{\_I2C\_IFC\_BUSERR\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_BUSERR\_DEFAULT}{\_I2C\_IFC\_BUSERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga6932e164fe9b06fb79d44b7f8491e4e1} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+BUSERR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga090c746fe98cf06d28b92ea70b98a27d}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_BUSERR\_MASK@{\_I2C\_IFC\_BUSERR\_MASK}}
\index{\_I2C\_IFC\_BUSERR\_MASK@{\_I2C\_IFC\_BUSERR\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_BUSERR\_MASK}{\_I2C\_IFC\_BUSERR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga090c746fe98cf06d28b92ea70b98a27d} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+BUSERR\+\_\+\+MASK~0x400\+UL}

Bit mask for I2\+C\+\_\+\+BUSERR \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga27f570d2dd10120da4d08a4e917b632e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_BUSERR\_SHIFT@{\_I2C\_IFC\_BUSERR\_SHIFT}}
\index{\_I2C\_IFC\_BUSERR\_SHIFT@{\_I2C\_IFC\_BUSERR\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_BUSERR\_SHIFT}{\_I2C\_IFC\_BUSERR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga27f570d2dd10120da4d08a4e917b632e} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+BUSERR\+\_\+\+SHIFT~10}

Shift value for I2\+C\+\_\+\+BUSERR \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga7d83333962a9516745b2999a767446bd}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_BUSHOLD\_DEFAULT@{\_I2C\_IFC\_BUSHOLD\_DEFAULT}}
\index{\_I2C\_IFC\_BUSHOLD\_DEFAULT@{\_I2C\_IFC\_BUSHOLD\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_BUSHOLD\_DEFAULT}{\_I2C\_IFC\_BUSHOLD\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga7d83333962a9516745b2999a767446bd} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+BUSHOLD\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga6c2b6bdf5e7676dd01d987b1f9f12cc0}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_BUSHOLD\_MASK@{\_I2C\_IFC\_BUSHOLD\_MASK}}
\index{\_I2C\_IFC\_BUSHOLD\_MASK@{\_I2C\_IFC\_BUSHOLD\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_BUSHOLD\_MASK}{\_I2C\_IFC\_BUSHOLD\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga6c2b6bdf5e7676dd01d987b1f9f12cc0} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+BUSHOLD\+\_\+\+MASK~0x800\+UL}

Bit mask for I2\+C\+\_\+\+BUSHOLD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga14e56277227f2ed2d3a5151179ca3270}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_BUSHOLD\_SHIFT@{\_I2C\_IFC\_BUSHOLD\_SHIFT}}
\index{\_I2C\_IFC\_BUSHOLD\_SHIFT@{\_I2C\_IFC\_BUSHOLD\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_BUSHOLD\_SHIFT}{\_I2C\_IFC\_BUSHOLD\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga14e56277227f2ed2d3a5151179ca3270} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+BUSHOLD\+\_\+\+SHIFT~11}

Shift value for I2\+C\+\_\+\+BUSHOLD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga633bb8abee7cd7c93aa91c1d2a891d6b}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_CLTO\_DEFAULT@{\_I2C\_IFC\_CLTO\_DEFAULT}}
\index{\_I2C\_IFC\_CLTO\_DEFAULT@{\_I2C\_IFC\_CLTO\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_CLTO\_DEFAULT}{\_I2C\_IFC\_CLTO\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga633bb8abee7cd7c93aa91c1d2a891d6b} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+CLTO\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gae2757d0d84d143030188ad03034b56d4}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_CLTO\_MASK@{\_I2C\_IFC\_CLTO\_MASK}}
\index{\_I2C\_IFC\_CLTO\_MASK@{\_I2C\_IFC\_CLTO\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_CLTO\_MASK}{\_I2C\_IFC\_CLTO\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gae2757d0d84d143030188ad03034b56d4} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+CLTO\+\_\+\+MASK~0x8000\+UL}

Bit mask for I2\+C\+\_\+\+CLTO \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga84d8d1be6d6145e7e6573d50193f0f8a}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_CLTO\_SHIFT@{\_I2C\_IFC\_CLTO\_SHIFT}}
\index{\_I2C\_IFC\_CLTO\_SHIFT@{\_I2C\_IFC\_CLTO\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_CLTO\_SHIFT}{\_I2C\_IFC\_CLTO\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga84d8d1be6d6145e7e6573d50193f0f8a} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+CLTO\+\_\+\+SHIFT~15}

Shift value for I2\+C\+\_\+\+CLTO \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga4c7d4b074406d855fea4880e58519c53}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_MASK@{\_I2C\_IFC\_MASK}}
\index{\_I2C\_IFC\_MASK@{\_I2C\_IFC\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_MASK}{\_I2C\_IFC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga4c7d4b074406d855fea4880e58519c53} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+MASK~0x0001\+FFCFUL}

Mask for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaa1600297798352dbc3ca7fb0fdd7a951}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_MSTOP\_DEFAULT@{\_I2C\_IFC\_MSTOP\_DEFAULT}}
\index{\_I2C\_IFC\_MSTOP\_DEFAULT@{\_I2C\_IFC\_MSTOP\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_MSTOP\_DEFAULT}{\_I2C\_IFC\_MSTOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaa1600297798352dbc3ca7fb0fdd7a951} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+MSTOP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga66f292342ee706dacee6f55de0f165de}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_MSTOP\_MASK@{\_I2C\_IFC\_MSTOP\_MASK}}
\index{\_I2C\_IFC\_MSTOP\_MASK@{\_I2C\_IFC\_MSTOP\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_MSTOP\_MASK}{\_I2C\_IFC\_MSTOP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga66f292342ee706dacee6f55de0f165de} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+MSTOP\+\_\+\+MASK~0x100\+UL}

Bit mask for I2\+C\+\_\+\+MSTOP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga6a879fce8ef9643e3d0b3da17e67a994}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_MSTOP\_SHIFT@{\_I2C\_IFC\_MSTOP\_SHIFT}}
\index{\_I2C\_IFC\_MSTOP\_SHIFT@{\_I2C\_IFC\_MSTOP\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_MSTOP\_SHIFT}{\_I2C\_IFC\_MSTOP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga6a879fce8ef9643e3d0b3da17e67a994} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+MSTOP\+\_\+\+SHIFT~8}

Shift value for I2\+C\+\_\+\+MSTOP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga5de25438e055122165b09944aca76a08}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_NACK\_DEFAULT@{\_I2C\_IFC\_NACK\_DEFAULT}}
\index{\_I2C\_IFC\_NACK\_DEFAULT@{\_I2C\_IFC\_NACK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_NACK\_DEFAULT}{\_I2C\_IFC\_NACK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga5de25438e055122165b09944aca76a08} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+NACK\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga661bf70a025b15d3d9c500a868b48e72}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_NACK\_MASK@{\_I2C\_IFC\_NACK\_MASK}}
\index{\_I2C\_IFC\_NACK\_MASK@{\_I2C\_IFC\_NACK\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_NACK\_MASK}{\_I2C\_IFC\_NACK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga661bf70a025b15d3d9c500a868b48e72} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+NACK\+\_\+\+MASK~0x80\+UL}

Bit mask for I2\+C\+\_\+\+NACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gacb8d85a04d07a9e084ac32504a5490ea}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_NACK\_SHIFT@{\_I2C\_IFC\_NACK\_SHIFT}}
\index{\_I2C\_IFC\_NACK\_SHIFT@{\_I2C\_IFC\_NACK\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_NACK\_SHIFT}{\_I2C\_IFC\_NACK\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gacb8d85a04d07a9e084ac32504a5490ea} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+NACK\+\_\+\+SHIFT~7}

Shift value for I2\+C\+\_\+\+NACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga9cd81f8602cbdf81b529f8d1695073ea}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_RESETVALUE@{\_I2C\_IFC\_RESETVALUE}}
\index{\_I2C\_IFC\_RESETVALUE@{\_I2C\_IFC\_RESETVALUE}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_RESETVALUE}{\_I2C\_IFC\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga9cd81f8602cbdf81b529f8d1695073ea} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaacfab5d80487b598b85a8461abef2320}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_RSTART\_DEFAULT@{\_I2C\_IFC\_RSTART\_DEFAULT}}
\index{\_I2C\_IFC\_RSTART\_DEFAULT@{\_I2C\_IFC\_RSTART\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_RSTART\_DEFAULT}{\_I2C\_IFC\_RSTART\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaacfab5d80487b598b85a8461abef2320} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+RSTART\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga859397c0b40d88f88e3dcca08b6ddc0c}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_RSTART\_MASK@{\_I2C\_IFC\_RSTART\_MASK}}
\index{\_I2C\_IFC\_RSTART\_MASK@{\_I2C\_IFC\_RSTART\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_RSTART\_MASK}{\_I2C\_IFC\_RSTART\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga859397c0b40d88f88e3dcca08b6ddc0c} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+RSTART\+\_\+\+MASK~0x2\+UL}

Bit mask for I2\+C\+\_\+\+RSTART \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga02a9b99b983ba8f28a997f213ad815e3}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_RSTART\_SHIFT@{\_I2C\_IFC\_RSTART\_SHIFT}}
\index{\_I2C\_IFC\_RSTART\_SHIFT@{\_I2C\_IFC\_RSTART\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_RSTART\_SHIFT}{\_I2C\_IFC\_RSTART\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga02a9b99b983ba8f28a997f213ad815e3} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+RSTART\+\_\+\+SHIFT~1}

Shift value for I2\+C\+\_\+\+RSTART \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gafa3b0c21d8f62ab2f19a77aa45e01c21}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_RXUF\_DEFAULT@{\_I2C\_IFC\_RXUF\_DEFAULT}}
\index{\_I2C\_IFC\_RXUF\_DEFAULT@{\_I2C\_IFC\_RXUF\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_RXUF\_DEFAULT}{\_I2C\_IFC\_RXUF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gafa3b0c21d8f62ab2f19a77aa45e01c21} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+RXUF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga483121c667f473fd10486eb30f764fce}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_RXUF\_MASK@{\_I2C\_IFC\_RXUF\_MASK}}
\index{\_I2C\_IFC\_RXUF\_MASK@{\_I2C\_IFC\_RXUF\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_RXUF\_MASK}{\_I2C\_IFC\_RXUF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga483121c667f473fd10486eb30f764fce} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+RXUF\+\_\+\+MASK~0x2000\+UL}

Bit mask for I2\+C\+\_\+\+RXUF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga250ac7e6a17dcb3c76e6d21d73d34859}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_RXUF\_SHIFT@{\_I2C\_IFC\_RXUF\_SHIFT}}
\index{\_I2C\_IFC\_RXUF\_SHIFT@{\_I2C\_IFC\_RXUF\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_RXUF\_SHIFT}{\_I2C\_IFC\_RXUF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga250ac7e6a17dcb3c76e6d21d73d34859} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+RXUF\+\_\+\+SHIFT~13}

Shift value for I2\+C\+\_\+\+RXUF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga85086f6e0f81e499c8768c45a5fc284a}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_SSTOP\_DEFAULT@{\_I2C\_IFC\_SSTOP\_DEFAULT}}
\index{\_I2C\_IFC\_SSTOP\_DEFAULT@{\_I2C\_IFC\_SSTOP\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_SSTOP\_DEFAULT}{\_I2C\_IFC\_SSTOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga85086f6e0f81e499c8768c45a5fc284a} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+SSTOP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga3bbe1fac068c2076743e03f38da2c64e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_SSTOP\_MASK@{\_I2C\_IFC\_SSTOP\_MASK}}
\index{\_I2C\_IFC\_SSTOP\_MASK@{\_I2C\_IFC\_SSTOP\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_SSTOP\_MASK}{\_I2C\_IFC\_SSTOP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga3bbe1fac068c2076743e03f38da2c64e} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+SSTOP\+\_\+\+MASK~0x10000\+UL}

Bit mask for I2\+C\+\_\+\+SSTOP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga1e54beab76e017a4526c7f6c89086ea7}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_SSTOP\_SHIFT@{\_I2C\_IFC\_SSTOP\_SHIFT}}
\index{\_I2C\_IFC\_SSTOP\_SHIFT@{\_I2C\_IFC\_SSTOP\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_SSTOP\_SHIFT}{\_I2C\_IFC\_SSTOP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga1e54beab76e017a4526c7f6c89086ea7} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+SSTOP\+\_\+\+SHIFT~16}

Shift value for I2\+C\+\_\+\+SSTOP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga093713e240abace191d00d5d1dd450b7}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_START\_DEFAULT@{\_I2C\_IFC\_START\_DEFAULT}}
\index{\_I2C\_IFC\_START\_DEFAULT@{\_I2C\_IFC\_START\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_START\_DEFAULT}{\_I2C\_IFC\_START\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga093713e240abace191d00d5d1dd450b7} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+START\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga681d6bb85302538477cf761d99ee146c}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_START\_MASK@{\_I2C\_IFC\_START\_MASK}}
\index{\_I2C\_IFC\_START\_MASK@{\_I2C\_IFC\_START\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_START\_MASK}{\_I2C\_IFC\_START\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga681d6bb85302538477cf761d99ee146c} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+START\+\_\+\+MASK~0x1\+UL}

Bit mask for I2\+C\+\_\+\+START \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga196350792628eaf653cb873909f8247c}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_START\_SHIFT@{\_I2C\_IFC\_START\_SHIFT}}
\index{\_I2C\_IFC\_START\_SHIFT@{\_I2C\_IFC\_START\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_START\_SHIFT}{\_I2C\_IFC\_START\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga196350792628eaf653cb873909f8247c} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+START\+\_\+\+SHIFT~0}

Shift value for I2\+C\+\_\+\+START \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga7781a72eb65ee761bd25c06b1e67afe7}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_TXC\_DEFAULT@{\_I2C\_IFC\_TXC\_DEFAULT}}
\index{\_I2C\_IFC\_TXC\_DEFAULT@{\_I2C\_IFC\_TXC\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_TXC\_DEFAULT}{\_I2C\_IFC\_TXC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga7781a72eb65ee761bd25c06b1e67afe7} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+TXC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga5c5a89b084216d9cde1005254af18422}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_TXC\_MASK@{\_I2C\_IFC\_TXC\_MASK}}
\index{\_I2C\_IFC\_TXC\_MASK@{\_I2C\_IFC\_TXC\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_TXC\_MASK}{\_I2C\_IFC\_TXC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga5c5a89b084216d9cde1005254af18422} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+TXC\+\_\+\+MASK~0x8\+UL}

Bit mask for I2\+C\+\_\+\+TXC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab51667c0a5c7b228698fa695ad598a07}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_TXC\_SHIFT@{\_I2C\_IFC\_TXC\_SHIFT}}
\index{\_I2C\_IFC\_TXC\_SHIFT@{\_I2C\_IFC\_TXC\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_TXC\_SHIFT}{\_I2C\_IFC\_TXC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab51667c0a5c7b228698fa695ad598a07} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+TXC\+\_\+\+SHIFT~3}

Shift value for I2\+C\+\_\+\+TXC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gace79d907b965bc7d73edac5b10a91c41}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_TXOF\_DEFAULT@{\_I2C\_IFC\_TXOF\_DEFAULT}}
\index{\_I2C\_IFC\_TXOF\_DEFAULT@{\_I2C\_IFC\_TXOF\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_TXOF\_DEFAULT}{\_I2C\_IFC\_TXOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gace79d907b965bc7d73edac5b10a91c41} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+TXOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga84d5149c902fff497c85faeec82b98c1}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_TXOF\_MASK@{\_I2C\_IFC\_TXOF\_MASK}}
\index{\_I2C\_IFC\_TXOF\_MASK@{\_I2C\_IFC\_TXOF\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_TXOF\_MASK}{\_I2C\_IFC\_TXOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga84d5149c902fff497c85faeec82b98c1} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+TXOF\+\_\+\+MASK~0x1000\+UL}

Bit mask for I2\+C\+\_\+\+TXOF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga9571e6643514f1e3ca4d5c144cd59b30}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFC\_TXOF\_SHIFT@{\_I2C\_IFC\_TXOF\_SHIFT}}
\index{\_I2C\_IFC\_TXOF\_SHIFT@{\_I2C\_IFC\_TXOF\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFC\_TXOF\_SHIFT}{\_I2C\_IFC\_TXOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga9571e6643514f1e3ca4d5c144cd59b30} 
\#define \+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+TXOF\+\_\+\+SHIFT~12}

Shift value for I2\+C\+\_\+\+TXOF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga6a850e73c05a0153c7352b623260da07}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_ACK\_DEFAULT@{\_I2C\_IFS\_ACK\_DEFAULT}}
\index{\_I2C\_IFS\_ACK\_DEFAULT@{\_I2C\_IFS\_ACK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_ACK\_DEFAULT}{\_I2C\_IFS\_ACK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga6a850e73c05a0153c7352b623260da07} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+ACK\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga6f68f1d0701d78c06ea6498c91ab9f82}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_ACK\_MASK@{\_I2C\_IFS\_ACK\_MASK}}
\index{\_I2C\_IFS\_ACK\_MASK@{\_I2C\_IFS\_ACK\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_ACK\_MASK}{\_I2C\_IFS\_ACK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga6f68f1d0701d78c06ea6498c91ab9f82} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+ACK\+\_\+\+MASK~0x40\+UL}

Bit mask for I2\+C\+\_\+\+ACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga0d6409cc2f84e3a66f491b482d309176}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_ACK\_SHIFT@{\_I2C\_IFS\_ACK\_SHIFT}}
\index{\_I2C\_IFS\_ACK\_SHIFT@{\_I2C\_IFS\_ACK\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_ACK\_SHIFT}{\_I2C\_IFS\_ACK\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga0d6409cc2f84e3a66f491b482d309176} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+ACK\+\_\+\+SHIFT~6}

Shift value for I2\+C\+\_\+\+ACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga1738f9cb8fe74dbd5645aeec5d2873b8}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_ADDR\_DEFAULT@{\_I2C\_IFS\_ADDR\_DEFAULT}}
\index{\_I2C\_IFS\_ADDR\_DEFAULT@{\_I2C\_IFS\_ADDR\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_ADDR\_DEFAULT}{\_I2C\_IFS\_ADDR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga1738f9cb8fe74dbd5645aeec5d2873b8} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+ADDR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga2ced020271f50bf967a07e0856085b36}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_ADDR\_MASK@{\_I2C\_IFS\_ADDR\_MASK}}
\index{\_I2C\_IFS\_ADDR\_MASK@{\_I2C\_IFS\_ADDR\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_ADDR\_MASK}{\_I2C\_IFS\_ADDR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga2ced020271f50bf967a07e0856085b36} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+ADDR\+\_\+\+MASK~0x4\+UL}

Bit mask for I2\+C\+\_\+\+ADDR \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga0d39899baad103df7fabf89d3029f5e8}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_ADDR\_SHIFT@{\_I2C\_IFS\_ADDR\_SHIFT}}
\index{\_I2C\_IFS\_ADDR\_SHIFT@{\_I2C\_IFS\_ADDR\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_ADDR\_SHIFT}{\_I2C\_IFS\_ADDR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga0d39899baad103df7fabf89d3029f5e8} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+ADDR\+\_\+\+SHIFT~2}

Shift value for I2\+C\+\_\+\+ADDR \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaa5fa64c14c11188de40fe7d3a9d619f8}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_ARBLOST\_DEFAULT@{\_I2C\_IFS\_ARBLOST\_DEFAULT}}
\index{\_I2C\_IFS\_ARBLOST\_DEFAULT@{\_I2C\_IFS\_ARBLOST\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_ARBLOST\_DEFAULT}{\_I2C\_IFS\_ARBLOST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaa5fa64c14c11188de40fe7d3a9d619f8} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+ARBLOST\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gafa768148502cf82915ed3b8963495bc6}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_ARBLOST\_MASK@{\_I2C\_IFS\_ARBLOST\_MASK}}
\index{\_I2C\_IFS\_ARBLOST\_MASK@{\_I2C\_IFS\_ARBLOST\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_ARBLOST\_MASK}{\_I2C\_IFS\_ARBLOST\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gafa768148502cf82915ed3b8963495bc6} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+ARBLOST\+\_\+\+MASK~0x200\+UL}

Bit mask for I2\+C\+\_\+\+ARBLOST \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gace2c188bc588cadbabcd370617a3405d}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_ARBLOST\_SHIFT@{\_I2C\_IFS\_ARBLOST\_SHIFT}}
\index{\_I2C\_IFS\_ARBLOST\_SHIFT@{\_I2C\_IFS\_ARBLOST\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_ARBLOST\_SHIFT}{\_I2C\_IFS\_ARBLOST\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gace2c188bc588cadbabcd370617a3405d} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+ARBLOST\+\_\+\+SHIFT~9}

Shift value for I2\+C\+\_\+\+ARBLOST \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga71de3779b3d894b2db00a5ac2c662c3c}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_BITO\_DEFAULT@{\_I2C\_IFS\_BITO\_DEFAULT}}
\index{\_I2C\_IFS\_BITO\_DEFAULT@{\_I2C\_IFS\_BITO\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_BITO\_DEFAULT}{\_I2C\_IFS\_BITO\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga71de3779b3d894b2db00a5ac2c662c3c} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+BITO\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga3a8f5c04972d6eeb011cae53efac64ee}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_BITO\_MASK@{\_I2C\_IFS\_BITO\_MASK}}
\index{\_I2C\_IFS\_BITO\_MASK@{\_I2C\_IFS\_BITO\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_BITO\_MASK}{\_I2C\_IFS\_BITO\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga3a8f5c04972d6eeb011cae53efac64ee} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+BITO\+\_\+\+MASK~0x4000\+UL}

Bit mask for I2\+C\+\_\+\+BITO \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga161eb69ae6402e60e34787669d28e86b}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_BITO\_SHIFT@{\_I2C\_IFS\_BITO\_SHIFT}}
\index{\_I2C\_IFS\_BITO\_SHIFT@{\_I2C\_IFS\_BITO\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_BITO\_SHIFT}{\_I2C\_IFS\_BITO\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga161eb69ae6402e60e34787669d28e86b} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+BITO\+\_\+\+SHIFT~14}

Shift value for I2\+C\+\_\+\+BITO \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga9fbe080a488524cd21cad481f2ea8522}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_BUSERR\_DEFAULT@{\_I2C\_IFS\_BUSERR\_DEFAULT}}
\index{\_I2C\_IFS\_BUSERR\_DEFAULT@{\_I2C\_IFS\_BUSERR\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_BUSERR\_DEFAULT}{\_I2C\_IFS\_BUSERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga9fbe080a488524cd21cad481f2ea8522} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+BUSERR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaa6c662db2cbb058c76c929379f3b1a88}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_BUSERR\_MASK@{\_I2C\_IFS\_BUSERR\_MASK}}
\index{\_I2C\_IFS\_BUSERR\_MASK@{\_I2C\_IFS\_BUSERR\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_BUSERR\_MASK}{\_I2C\_IFS\_BUSERR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaa6c662db2cbb058c76c929379f3b1a88} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+BUSERR\+\_\+\+MASK~0x400\+UL}

Bit mask for I2\+C\+\_\+\+BUSERR \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga4f5f9666d16587d1c1eb293a7c61124e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_BUSERR\_SHIFT@{\_I2C\_IFS\_BUSERR\_SHIFT}}
\index{\_I2C\_IFS\_BUSERR\_SHIFT@{\_I2C\_IFS\_BUSERR\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_BUSERR\_SHIFT}{\_I2C\_IFS\_BUSERR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga4f5f9666d16587d1c1eb293a7c61124e} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+BUSERR\+\_\+\+SHIFT~10}

Shift value for I2\+C\+\_\+\+BUSERR \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga2ec617a07e2ab559775fe12350e38d31}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_BUSHOLD\_DEFAULT@{\_I2C\_IFS\_BUSHOLD\_DEFAULT}}
\index{\_I2C\_IFS\_BUSHOLD\_DEFAULT@{\_I2C\_IFS\_BUSHOLD\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_BUSHOLD\_DEFAULT}{\_I2C\_IFS\_BUSHOLD\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga2ec617a07e2ab559775fe12350e38d31} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+BUSHOLD\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaba98999efcef03d9415ee60e9fa379da}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_BUSHOLD\_MASK@{\_I2C\_IFS\_BUSHOLD\_MASK}}
\index{\_I2C\_IFS\_BUSHOLD\_MASK@{\_I2C\_IFS\_BUSHOLD\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_BUSHOLD\_MASK}{\_I2C\_IFS\_BUSHOLD\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaba98999efcef03d9415ee60e9fa379da} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+BUSHOLD\+\_\+\+MASK~0x800\+UL}

Bit mask for I2\+C\+\_\+\+BUSHOLD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab34b66aae601fd33eeae794e3f8e693f}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_BUSHOLD\_SHIFT@{\_I2C\_IFS\_BUSHOLD\_SHIFT}}
\index{\_I2C\_IFS\_BUSHOLD\_SHIFT@{\_I2C\_IFS\_BUSHOLD\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_BUSHOLD\_SHIFT}{\_I2C\_IFS\_BUSHOLD\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab34b66aae601fd33eeae794e3f8e693f} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+BUSHOLD\+\_\+\+SHIFT~11}

Shift value for I2\+C\+\_\+\+BUSHOLD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga4dd198a6b24fa3a100a00c25d98ad2f5}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_CLTO\_DEFAULT@{\_I2C\_IFS\_CLTO\_DEFAULT}}
\index{\_I2C\_IFS\_CLTO\_DEFAULT@{\_I2C\_IFS\_CLTO\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_CLTO\_DEFAULT}{\_I2C\_IFS\_CLTO\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga4dd198a6b24fa3a100a00c25d98ad2f5} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+CLTO\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga6d1432e126ae4cb30cfd8802d3626ce6}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_CLTO\_MASK@{\_I2C\_IFS\_CLTO\_MASK}}
\index{\_I2C\_IFS\_CLTO\_MASK@{\_I2C\_IFS\_CLTO\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_CLTO\_MASK}{\_I2C\_IFS\_CLTO\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga6d1432e126ae4cb30cfd8802d3626ce6} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+CLTO\+\_\+\+MASK~0x8000\+UL}

Bit mask for I2\+C\+\_\+\+CLTO \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad30d253d1d96ffc0a4e13e5b9f80927f}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_CLTO\_SHIFT@{\_I2C\_IFS\_CLTO\_SHIFT}}
\index{\_I2C\_IFS\_CLTO\_SHIFT@{\_I2C\_IFS\_CLTO\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_CLTO\_SHIFT}{\_I2C\_IFS\_CLTO\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad30d253d1d96ffc0a4e13e5b9f80927f} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+CLTO\+\_\+\+SHIFT~15}

Shift value for I2\+C\+\_\+\+CLTO \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga9874af8776d167f17bc040a769a9cdc9}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_MASK@{\_I2C\_IFS\_MASK}}
\index{\_I2C\_IFS\_MASK@{\_I2C\_IFS\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_MASK}{\_I2C\_IFS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga9874af8776d167f17bc040a769a9cdc9} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+MASK~0x0001\+FFCFUL}

Mask for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gafb1c797fccb9f6a9a33f2d2a5cbcfd54}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_MSTOP\_DEFAULT@{\_I2C\_IFS\_MSTOP\_DEFAULT}}
\index{\_I2C\_IFS\_MSTOP\_DEFAULT@{\_I2C\_IFS\_MSTOP\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_MSTOP\_DEFAULT}{\_I2C\_IFS\_MSTOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gafb1c797fccb9f6a9a33f2d2a5cbcfd54} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+MSTOP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga1457595d137d69719dbe3a2786ed209d}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_MSTOP\_MASK@{\_I2C\_IFS\_MSTOP\_MASK}}
\index{\_I2C\_IFS\_MSTOP\_MASK@{\_I2C\_IFS\_MSTOP\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_MSTOP\_MASK}{\_I2C\_IFS\_MSTOP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga1457595d137d69719dbe3a2786ed209d} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+MSTOP\+\_\+\+MASK~0x100\+UL}

Bit mask for I2\+C\+\_\+\+MSTOP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gac127a4b71cea8bd4e89cea704c5c604d}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_MSTOP\_SHIFT@{\_I2C\_IFS\_MSTOP\_SHIFT}}
\index{\_I2C\_IFS\_MSTOP\_SHIFT@{\_I2C\_IFS\_MSTOP\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_MSTOP\_SHIFT}{\_I2C\_IFS\_MSTOP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gac127a4b71cea8bd4e89cea704c5c604d} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+MSTOP\+\_\+\+SHIFT~8}

Shift value for I2\+C\+\_\+\+MSTOP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga7464e0c828966d2aa02050af964b77dd}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_NACK\_DEFAULT@{\_I2C\_IFS\_NACK\_DEFAULT}}
\index{\_I2C\_IFS\_NACK\_DEFAULT@{\_I2C\_IFS\_NACK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_NACK\_DEFAULT}{\_I2C\_IFS\_NACK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga7464e0c828966d2aa02050af964b77dd} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+NACK\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga0866e8e15e94f60820a2b7a9ddc5625e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_NACK\_MASK@{\_I2C\_IFS\_NACK\_MASK}}
\index{\_I2C\_IFS\_NACK\_MASK@{\_I2C\_IFS\_NACK\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_NACK\_MASK}{\_I2C\_IFS\_NACK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga0866e8e15e94f60820a2b7a9ddc5625e} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+NACK\+\_\+\+MASK~0x80\+UL}

Bit mask for I2\+C\+\_\+\+NACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga7677b32dc74f0c0ccefaaab29829e522}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_NACK\_SHIFT@{\_I2C\_IFS\_NACK\_SHIFT}}
\index{\_I2C\_IFS\_NACK\_SHIFT@{\_I2C\_IFS\_NACK\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_NACK\_SHIFT}{\_I2C\_IFS\_NACK\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga7677b32dc74f0c0ccefaaab29829e522} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+NACK\+\_\+\+SHIFT~7}

Shift value for I2\+C\+\_\+\+NACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga8e4935dfa8f7fe00d7709101ac1f7212}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_RESETVALUE@{\_I2C\_IFS\_RESETVALUE}}
\index{\_I2C\_IFS\_RESETVALUE@{\_I2C\_IFS\_RESETVALUE}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_RESETVALUE}{\_I2C\_IFS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga8e4935dfa8f7fe00d7709101ac1f7212} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga6ba3468747940e355782c7ceb9a7c93e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_RSTART\_DEFAULT@{\_I2C\_IFS\_RSTART\_DEFAULT}}
\index{\_I2C\_IFS\_RSTART\_DEFAULT@{\_I2C\_IFS\_RSTART\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_RSTART\_DEFAULT}{\_I2C\_IFS\_RSTART\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga6ba3468747940e355782c7ceb9a7c93e} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+RSTART\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaea80c5154461aeacb288e1b5588d1715}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_RSTART\_MASK@{\_I2C\_IFS\_RSTART\_MASK}}
\index{\_I2C\_IFS\_RSTART\_MASK@{\_I2C\_IFS\_RSTART\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_RSTART\_MASK}{\_I2C\_IFS\_RSTART\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaea80c5154461aeacb288e1b5588d1715} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+RSTART\+\_\+\+MASK~0x2\+UL}

Bit mask for I2\+C\+\_\+\+RSTART \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga4347f4fab2043bd95635a1f8f349f235}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_RSTART\_SHIFT@{\_I2C\_IFS\_RSTART\_SHIFT}}
\index{\_I2C\_IFS\_RSTART\_SHIFT@{\_I2C\_IFS\_RSTART\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_RSTART\_SHIFT}{\_I2C\_IFS\_RSTART\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga4347f4fab2043bd95635a1f8f349f235} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+RSTART\+\_\+\+SHIFT~1}

Shift value for I2\+C\+\_\+\+RSTART \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gada10d0e6808060b86b7d8212f4db499a}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_RXUF\_DEFAULT@{\_I2C\_IFS\_RXUF\_DEFAULT}}
\index{\_I2C\_IFS\_RXUF\_DEFAULT@{\_I2C\_IFS\_RXUF\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_RXUF\_DEFAULT}{\_I2C\_IFS\_RXUF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gada10d0e6808060b86b7d8212f4db499a} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+RXUF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga72540b1ba70228437d227a6f5f3fda64}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_RXUF\_MASK@{\_I2C\_IFS\_RXUF\_MASK}}
\index{\_I2C\_IFS\_RXUF\_MASK@{\_I2C\_IFS\_RXUF\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_RXUF\_MASK}{\_I2C\_IFS\_RXUF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga72540b1ba70228437d227a6f5f3fda64} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+RXUF\+\_\+\+MASK~0x2000\+UL}

Bit mask for I2\+C\+\_\+\+RXUF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab8637c2af4addfc1507caf2a3efa77b8}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_RXUF\_SHIFT@{\_I2C\_IFS\_RXUF\_SHIFT}}
\index{\_I2C\_IFS\_RXUF\_SHIFT@{\_I2C\_IFS\_RXUF\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_RXUF\_SHIFT}{\_I2C\_IFS\_RXUF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab8637c2af4addfc1507caf2a3efa77b8} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+RXUF\+\_\+\+SHIFT~13}

Shift value for I2\+C\+\_\+\+RXUF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaa72a73f03ad7c68bcd82357d7aed1633}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_SSTOP\_DEFAULT@{\_I2C\_IFS\_SSTOP\_DEFAULT}}
\index{\_I2C\_IFS\_SSTOP\_DEFAULT@{\_I2C\_IFS\_SSTOP\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_SSTOP\_DEFAULT}{\_I2C\_IFS\_SSTOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaa72a73f03ad7c68bcd82357d7aed1633} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+SSTOP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga071f575aa22d9dc9a48e8713a6872705}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_SSTOP\_MASK@{\_I2C\_IFS\_SSTOP\_MASK}}
\index{\_I2C\_IFS\_SSTOP\_MASK@{\_I2C\_IFS\_SSTOP\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_SSTOP\_MASK}{\_I2C\_IFS\_SSTOP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga071f575aa22d9dc9a48e8713a6872705} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+SSTOP\+\_\+\+MASK~0x10000\+UL}

Bit mask for I2\+C\+\_\+\+SSTOP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga5f322f5588576c2867c17110666edf19}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_SSTOP\_SHIFT@{\_I2C\_IFS\_SSTOP\_SHIFT}}
\index{\_I2C\_IFS\_SSTOP\_SHIFT@{\_I2C\_IFS\_SSTOP\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_SSTOP\_SHIFT}{\_I2C\_IFS\_SSTOP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga5f322f5588576c2867c17110666edf19} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+SSTOP\+\_\+\+SHIFT~16}

Shift value for I2\+C\+\_\+\+SSTOP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga7489dba86c873109d2733d31a3a09fb5}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_START\_DEFAULT@{\_I2C\_IFS\_START\_DEFAULT}}
\index{\_I2C\_IFS\_START\_DEFAULT@{\_I2C\_IFS\_START\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_START\_DEFAULT}{\_I2C\_IFS\_START\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga7489dba86c873109d2733d31a3a09fb5} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+START\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga30031a60cc96935335eb6f5541e2c76d}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_START\_MASK@{\_I2C\_IFS\_START\_MASK}}
\index{\_I2C\_IFS\_START\_MASK@{\_I2C\_IFS\_START\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_START\_MASK}{\_I2C\_IFS\_START\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga30031a60cc96935335eb6f5541e2c76d} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+START\+\_\+\+MASK~0x1\+UL}

Bit mask for I2\+C\+\_\+\+START \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga82b7b0d9ed862e4e95023d96f689697a}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_START\_SHIFT@{\_I2C\_IFS\_START\_SHIFT}}
\index{\_I2C\_IFS\_START\_SHIFT@{\_I2C\_IFS\_START\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_START\_SHIFT}{\_I2C\_IFS\_START\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga82b7b0d9ed862e4e95023d96f689697a} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+START\+\_\+\+SHIFT~0}

Shift value for I2\+C\+\_\+\+START \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gae10175484cd6876e7826f8f7e77f91b4}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_TXC\_DEFAULT@{\_I2C\_IFS\_TXC\_DEFAULT}}
\index{\_I2C\_IFS\_TXC\_DEFAULT@{\_I2C\_IFS\_TXC\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_TXC\_DEFAULT}{\_I2C\_IFS\_TXC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gae10175484cd6876e7826f8f7e77f91b4} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+TXC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad79988a260f5e8144a0a5ae1cadc6648}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_TXC\_MASK@{\_I2C\_IFS\_TXC\_MASK}}
\index{\_I2C\_IFS\_TXC\_MASK@{\_I2C\_IFS\_TXC\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_TXC\_MASK}{\_I2C\_IFS\_TXC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad79988a260f5e8144a0a5ae1cadc6648} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+TXC\+\_\+\+MASK~0x8\+UL}

Bit mask for I2\+C\+\_\+\+TXC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga079ddc36e89271849451eb5f462bdb8f}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_TXC\_SHIFT@{\_I2C\_IFS\_TXC\_SHIFT}}
\index{\_I2C\_IFS\_TXC\_SHIFT@{\_I2C\_IFS\_TXC\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_TXC\_SHIFT}{\_I2C\_IFS\_TXC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga079ddc36e89271849451eb5f462bdb8f} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+TXC\+\_\+\+SHIFT~3}

Shift value for I2\+C\+\_\+\+TXC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gafe39fd64bb1ed613aa88d90f2b786989}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_TXOF\_DEFAULT@{\_I2C\_IFS\_TXOF\_DEFAULT}}
\index{\_I2C\_IFS\_TXOF\_DEFAULT@{\_I2C\_IFS\_TXOF\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_TXOF\_DEFAULT}{\_I2C\_IFS\_TXOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gafe39fd64bb1ed613aa88d90f2b786989} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+TXOF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga1248f3bffb22bff9d27ad3f3f8a05ab1}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_TXOF\_MASK@{\_I2C\_IFS\_TXOF\_MASK}}
\index{\_I2C\_IFS\_TXOF\_MASK@{\_I2C\_IFS\_TXOF\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_TXOF\_MASK}{\_I2C\_IFS\_TXOF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga1248f3bffb22bff9d27ad3f3f8a05ab1} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+TXOF\+\_\+\+MASK~0x1000\+UL}

Bit mask for I2\+C\+\_\+\+TXOF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga89f16ccbb541d219f42bf91ae69a8c96}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_IFS\_TXOF\_SHIFT@{\_I2C\_IFS\_TXOF\_SHIFT}}
\index{\_I2C\_IFS\_TXOF\_SHIFT@{\_I2C\_IFS\_TXOF\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_IFS\_TXOF\_SHIFT}{\_I2C\_IFS\_TXOF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga89f16ccbb541d219f42bf91ae69a8c96} 
\#define \+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+TXOF\+\_\+\+SHIFT~12}

Shift value for I2\+C\+\_\+\+TXOF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga4e9bd62081c4e67bdba1c3d459074016}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_ROUTE\_LOCATION\_DEFAULT@{\_I2C\_ROUTE\_LOCATION\_DEFAULT}}
\index{\_I2C\_ROUTE\_LOCATION\_DEFAULT@{\_I2C\_ROUTE\_LOCATION\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_ROUTE\_LOCATION\_DEFAULT}{\_I2C\_ROUTE\_LOCATION\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga4e9bd62081c4e67bdba1c3d459074016} 
\#define \+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaee76a034d3fb3481aef5c9bf8e90e901}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_ROUTE\_LOCATION\_LOC0@{\_I2C\_ROUTE\_LOCATION\_LOC0}}
\index{\_I2C\_ROUTE\_LOCATION\_LOC0@{\_I2C\_ROUTE\_LOCATION\_LOC0}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_ROUTE\_LOCATION\_LOC0}{\_I2C\_ROUTE\_LOCATION\_LOC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaee76a034d3fb3481aef5c9bf8e90e901} 
\#define \+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0~0x00000000\+UL}

Mode LOC0 for I2\+C\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga7665855efa98e3c784efee02999bf6f4}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_ROUTE\_LOCATION\_LOC1@{\_I2C\_ROUTE\_LOCATION\_LOC1}}
\index{\_I2C\_ROUTE\_LOCATION\_LOC1@{\_I2C\_ROUTE\_LOCATION\_LOC1}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_ROUTE\_LOCATION\_LOC1}{\_I2C\_ROUTE\_LOCATION\_LOC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga7665855efa98e3c784efee02999bf6f4} 
\#define \+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1~0x00000001\+UL}

Mode LOC1 for I2\+C\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaadb3522a7ab7d15d57108647cd7b19f8}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_ROUTE\_LOCATION\_LOC2@{\_I2C\_ROUTE\_LOCATION\_LOC2}}
\index{\_I2C\_ROUTE\_LOCATION\_LOC2@{\_I2C\_ROUTE\_LOCATION\_LOC2}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_ROUTE\_LOCATION\_LOC2}{\_I2C\_ROUTE\_LOCATION\_LOC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaadb3522a7ab7d15d57108647cd7b19f8} 
\#define \+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC2~0x00000002\+UL}

Mode LOC2 for I2\+C\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga51a72ca2fad22d7bb91b8db8d153a9e6}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_ROUTE\_LOCATION\_LOC3@{\_I2C\_ROUTE\_LOCATION\_LOC3}}
\index{\_I2C\_ROUTE\_LOCATION\_LOC3@{\_I2C\_ROUTE\_LOCATION\_LOC3}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_ROUTE\_LOCATION\_LOC3}{\_I2C\_ROUTE\_LOCATION\_LOC3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga51a72ca2fad22d7bb91b8db8d153a9e6} 
\#define \+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC3~0x00000003\+UL}

Mode LOC3 for I2\+C\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaccd3e24865a0fd2e5b9cee39bf23dc3d}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_ROUTE\_LOCATION\_LOC4@{\_I2C\_ROUTE\_LOCATION\_LOC4}}
\index{\_I2C\_ROUTE\_LOCATION\_LOC4@{\_I2C\_ROUTE\_LOCATION\_LOC4}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_ROUTE\_LOCATION\_LOC4}{\_I2C\_ROUTE\_LOCATION\_LOC4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaccd3e24865a0fd2e5b9cee39bf23dc3d} 
\#define \+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC4~0x00000004\+UL}

Mode LOC4 for I2\+C\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga154d98f41f2a75e8673ef8de33636fe2}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_ROUTE\_LOCATION\_LOC5@{\_I2C\_ROUTE\_LOCATION\_LOC5}}
\index{\_I2C\_ROUTE\_LOCATION\_LOC5@{\_I2C\_ROUTE\_LOCATION\_LOC5}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_ROUTE\_LOCATION\_LOC5}{\_I2C\_ROUTE\_LOCATION\_LOC5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga154d98f41f2a75e8673ef8de33636fe2} 
\#define \+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC5~0x00000005\+UL}

Mode LOC5 for I2\+C\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad016c755b8d99331a358a9927547c7e6}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_ROUTE\_LOCATION\_LOC6@{\_I2C\_ROUTE\_LOCATION\_LOC6}}
\index{\_I2C\_ROUTE\_LOCATION\_LOC6@{\_I2C\_ROUTE\_LOCATION\_LOC6}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_ROUTE\_LOCATION\_LOC6}{\_I2C\_ROUTE\_LOCATION\_LOC6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad016c755b8d99331a358a9927547c7e6} 
\#define \+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC6~0x00000006\+UL}

Mode LOC6 for I2\+C\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaa9d024733e8868a1ef63b0dfaed62c8a}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_ROUTE\_LOCATION\_MASK@{\_I2C\_ROUTE\_LOCATION\_MASK}}
\index{\_I2C\_ROUTE\_LOCATION\_MASK@{\_I2C\_ROUTE\_LOCATION\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_ROUTE\_LOCATION\_MASK}{\_I2C\_ROUTE\_LOCATION\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaa9d024733e8868a1ef63b0dfaed62c8a} 
\#define \+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+MASK~0x700\+UL}

Bit mask for I2\+C\+\_\+\+LOCATION \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga9e174989841fb6bcd04420636997b530}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_ROUTE\_LOCATION\_SHIFT@{\_I2C\_ROUTE\_LOCATION\_SHIFT}}
\index{\_I2C\_ROUTE\_LOCATION\_SHIFT@{\_I2C\_ROUTE\_LOCATION\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_ROUTE\_LOCATION\_SHIFT}{\_I2C\_ROUTE\_LOCATION\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga9e174989841fb6bcd04420636997b530} 
\#define \+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+SHIFT~8}

Shift value for I2\+C\+\_\+\+LOCATION \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaa2e3097c9e16d91f9d26bb4c9c172fb0}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_ROUTE\_MASK@{\_I2C\_ROUTE\_MASK}}
\index{\_I2C\_ROUTE\_MASK@{\_I2C\_ROUTE\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_ROUTE\_MASK}{\_I2C\_ROUTE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaa2e3097c9e16d91f9d26bb4c9c172fb0} 
\#define \+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+MASK~0x00000703\+UL}

Mask for I2\+C\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga269de8e74ec39b863b02e1278bb78fa0}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_ROUTE\_RESETVALUE@{\_I2C\_ROUTE\_RESETVALUE}}
\index{\_I2C\_ROUTE\_RESETVALUE@{\_I2C\_ROUTE\_RESETVALUE}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_ROUTE\_RESETVALUE}{\_I2C\_ROUTE\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga269de8e74ec39b863b02e1278bb78fa0} 
\#define \+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for I2\+C\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga8dfa709119b71ba55410162c35e812d1}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_ROUTE\_SCLPEN\_DEFAULT@{\_I2C\_ROUTE\_SCLPEN\_DEFAULT}}
\index{\_I2C\_ROUTE\_SCLPEN\_DEFAULT@{\_I2C\_ROUTE\_SCLPEN\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_ROUTE\_SCLPEN\_DEFAULT}{\_I2C\_ROUTE\_SCLPEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga8dfa709119b71ba55410162c35e812d1} 
\#define \+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+SCLPEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gac4b4d917f169c77800ccfdd4f28d0d6f}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_ROUTE\_SCLPEN\_MASK@{\_I2C\_ROUTE\_SCLPEN\_MASK}}
\index{\_I2C\_ROUTE\_SCLPEN\_MASK@{\_I2C\_ROUTE\_SCLPEN\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_ROUTE\_SCLPEN\_MASK}{\_I2C\_ROUTE\_SCLPEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gac4b4d917f169c77800ccfdd4f28d0d6f} 
\#define \+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+SCLPEN\+\_\+\+MASK~0x2\+UL}

Bit mask for I2\+C\+\_\+\+SCLPEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga1c48862cf7a8e5af0a0c5c09dafad444}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_ROUTE\_SCLPEN\_SHIFT@{\_I2C\_ROUTE\_SCLPEN\_SHIFT}}
\index{\_I2C\_ROUTE\_SCLPEN\_SHIFT@{\_I2C\_ROUTE\_SCLPEN\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_ROUTE\_SCLPEN\_SHIFT}{\_I2C\_ROUTE\_SCLPEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga1c48862cf7a8e5af0a0c5c09dafad444} 
\#define \+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+SCLPEN\+\_\+\+SHIFT~1}

Shift value for I2\+C\+\_\+\+SCLPEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gafc492fd26a5475e70ccae5cfcd34590e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_ROUTE\_SDAPEN\_DEFAULT@{\_I2C\_ROUTE\_SDAPEN\_DEFAULT}}
\index{\_I2C\_ROUTE\_SDAPEN\_DEFAULT@{\_I2C\_ROUTE\_SDAPEN\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_ROUTE\_SDAPEN\_DEFAULT}{\_I2C\_ROUTE\_SDAPEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gafc492fd26a5475e70ccae5cfcd34590e} 
\#define \+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+SDAPEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga78b72a20a366cc7537c1d2e2cf0d83a9}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_ROUTE\_SDAPEN\_MASK@{\_I2C\_ROUTE\_SDAPEN\_MASK}}
\index{\_I2C\_ROUTE\_SDAPEN\_MASK@{\_I2C\_ROUTE\_SDAPEN\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_ROUTE\_SDAPEN\_MASK}{\_I2C\_ROUTE\_SDAPEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga78b72a20a366cc7537c1d2e2cf0d83a9} 
\#define \+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+SDAPEN\+\_\+\+MASK~0x1\+UL}

Bit mask for I2\+C\+\_\+\+SDAPEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gabd49b88fa727fecb9d158b8db260fba9}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_ROUTE\_SDAPEN\_SHIFT@{\_I2C\_ROUTE\_SDAPEN\_SHIFT}}
\index{\_I2C\_ROUTE\_SDAPEN\_SHIFT@{\_I2C\_ROUTE\_SDAPEN\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_ROUTE\_SDAPEN\_SHIFT}{\_I2C\_ROUTE\_SDAPEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gabd49b88fa727fecb9d158b8db260fba9} 
\#define \+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+SDAPEN\+\_\+\+SHIFT~0}

Shift value for I2\+C\+\_\+\+SDAPEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga4987d21c8ed335e675350478f3227ea5}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_RXDATA\_MASK@{\_I2C\_RXDATA\_MASK}}
\index{\_I2C\_RXDATA\_MASK@{\_I2C\_RXDATA\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_RXDATA\_MASK}{\_I2C\_RXDATA\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga4987d21c8ed335e675350478f3227ea5} 
\#define \+\_\+\+I2\+C\+\_\+\+RXDATA\+\_\+\+MASK~0x000000\+FFUL}

Mask for I2\+C\+\_\+\+RXDATA \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaf43c550fda1069165ee63452b613f948}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_RXDATA\_RESETVALUE@{\_I2C\_RXDATA\_RESETVALUE}}
\index{\_I2C\_RXDATA\_RESETVALUE@{\_I2C\_RXDATA\_RESETVALUE}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_RXDATA\_RESETVALUE}{\_I2C\_RXDATA\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaf43c550fda1069165ee63452b613f948} 
\#define \+\_\+\+I2\+C\+\_\+\+RXDATA\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for I2\+C\+\_\+\+RXDATA \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga4e014edc8970d64177a5806b80efd735}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_RXDATA\_RXDATA\_DEFAULT@{\_I2C\_RXDATA\_RXDATA\_DEFAULT}}
\index{\_I2C\_RXDATA\_RXDATA\_DEFAULT@{\_I2C\_RXDATA\_RXDATA\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_RXDATA\_RXDATA\_DEFAULT}{\_I2C\_RXDATA\_RXDATA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga4e014edc8970d64177a5806b80efd735} 
\#define \+\_\+\+I2\+C\+\_\+\+RXDATA\+\_\+\+RXDATA\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+RXDATA \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gafec9ee4ea9c45a79bb733aaec0f0b4f8}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_RXDATA\_RXDATA\_MASK@{\_I2C\_RXDATA\_RXDATA\_MASK}}
\index{\_I2C\_RXDATA\_RXDATA\_MASK@{\_I2C\_RXDATA\_RXDATA\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_RXDATA\_RXDATA\_MASK}{\_I2C\_RXDATA\_RXDATA\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gafec9ee4ea9c45a79bb733aaec0f0b4f8} 
\#define \+\_\+\+I2\+C\+\_\+\+RXDATA\+\_\+\+RXDATA\+\_\+\+MASK~0x\+FFUL}

Bit mask for I2\+C\+\_\+\+RXDATA \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga5c0d4aa4d3dd77e37eebb72fbc3b6a40}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_RXDATA\_RXDATA\_SHIFT@{\_I2C\_RXDATA\_RXDATA\_SHIFT}}
\index{\_I2C\_RXDATA\_RXDATA\_SHIFT@{\_I2C\_RXDATA\_RXDATA\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_RXDATA\_RXDATA\_SHIFT}{\_I2C\_RXDATA\_RXDATA\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga5c0d4aa4d3dd77e37eebb72fbc3b6a40} 
\#define \+\_\+\+I2\+C\+\_\+\+RXDATA\+\_\+\+RXDATA\+\_\+\+SHIFT~0}

Shift value for I2\+C\+\_\+\+RXDATA \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gae547a41b652b5d2402e4d4a2448c1eeb}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_RXDATAP\_MASK@{\_I2C\_RXDATAP\_MASK}}
\index{\_I2C\_RXDATAP\_MASK@{\_I2C\_RXDATAP\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_RXDATAP\_MASK}{\_I2C\_RXDATAP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gae547a41b652b5d2402e4d4a2448c1eeb} 
\#define \+\_\+\+I2\+C\+\_\+\+RXDATAP\+\_\+\+MASK~0x000000\+FFUL}

Mask for I2\+C\+\_\+\+RXDATAP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gade14e226993c8e8fb551c6184d3417be}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_RXDATAP\_RESETVALUE@{\_I2C\_RXDATAP\_RESETVALUE}}
\index{\_I2C\_RXDATAP\_RESETVALUE@{\_I2C\_RXDATAP\_RESETVALUE}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_RXDATAP\_RESETVALUE}{\_I2C\_RXDATAP\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gade14e226993c8e8fb551c6184d3417be} 
\#define \+\_\+\+I2\+C\+\_\+\+RXDATAP\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for I2\+C\+\_\+\+RXDATAP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad51d4c9dbcc3dabbd8477620cf9054bd}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_RXDATAP\_RXDATAP\_DEFAULT@{\_I2C\_RXDATAP\_RXDATAP\_DEFAULT}}
\index{\_I2C\_RXDATAP\_RXDATAP\_DEFAULT@{\_I2C\_RXDATAP\_RXDATAP\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_RXDATAP\_RXDATAP\_DEFAULT}{\_I2C\_RXDATAP\_RXDATAP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad51d4c9dbcc3dabbd8477620cf9054bd} 
\#define \+\_\+\+I2\+C\+\_\+\+RXDATAP\+\_\+\+RXDATAP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+RXDATAP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga428858bd2b05632f0f6b9a21ea9c5f64}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_RXDATAP\_RXDATAP\_MASK@{\_I2C\_RXDATAP\_RXDATAP\_MASK}}
\index{\_I2C\_RXDATAP\_RXDATAP\_MASK@{\_I2C\_RXDATAP\_RXDATAP\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_RXDATAP\_RXDATAP\_MASK}{\_I2C\_RXDATAP\_RXDATAP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga428858bd2b05632f0f6b9a21ea9c5f64} 
\#define \+\_\+\+I2\+C\+\_\+\+RXDATAP\+\_\+\+RXDATAP\+\_\+\+MASK~0x\+FFUL}

Bit mask for I2\+C\+\_\+\+RXDATAP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaf2d6f39ac694697781ec178c1e1c95f5}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_RXDATAP\_RXDATAP\_SHIFT@{\_I2C\_RXDATAP\_RXDATAP\_SHIFT}}
\index{\_I2C\_RXDATAP\_RXDATAP\_SHIFT@{\_I2C\_RXDATAP\_RXDATAP\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_RXDATAP\_RXDATAP\_SHIFT}{\_I2C\_RXDATAP\_RXDATAP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaf2d6f39ac694697781ec178c1e1c95f5} 
\#define \+\_\+\+I2\+C\+\_\+\+RXDATAP\+\_\+\+RXDATAP\+\_\+\+SHIFT~0}

Shift value for I2\+C\+\_\+\+RXDATAP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gac6d143d1ec25876522fb714555c05634}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_SADDR\_ADDR\_DEFAULT@{\_I2C\_SADDR\_ADDR\_DEFAULT}}
\index{\_I2C\_SADDR\_ADDR\_DEFAULT@{\_I2C\_SADDR\_ADDR\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_SADDR\_ADDR\_DEFAULT}{\_I2C\_SADDR\_ADDR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gac6d143d1ec25876522fb714555c05634} 
\#define \+\_\+\+I2\+C\+\_\+\+SADDR\+\_\+\+ADDR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+SADDR \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaefdd2ca7a16e732cf8c619744d75296d}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_SADDR\_ADDR\_MASK@{\_I2C\_SADDR\_ADDR\_MASK}}
\index{\_I2C\_SADDR\_ADDR\_MASK@{\_I2C\_SADDR\_ADDR\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_SADDR\_ADDR\_MASK}{\_I2C\_SADDR\_ADDR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaefdd2ca7a16e732cf8c619744d75296d} 
\#define \+\_\+\+I2\+C\+\_\+\+SADDR\+\_\+\+ADDR\+\_\+\+MASK~0x\+FEUL}

Bit mask for I2\+C\+\_\+\+ADDR \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gadd66ad906339ca1e073a8ac049d98669}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_SADDR\_ADDR\_SHIFT@{\_I2C\_SADDR\_ADDR\_SHIFT}}
\index{\_I2C\_SADDR\_ADDR\_SHIFT@{\_I2C\_SADDR\_ADDR\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_SADDR\_ADDR\_SHIFT}{\_I2C\_SADDR\_ADDR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gadd66ad906339ca1e073a8ac049d98669} 
\#define \+\_\+\+I2\+C\+\_\+\+SADDR\+\_\+\+ADDR\+\_\+\+SHIFT~1}

Shift value for I2\+C\+\_\+\+ADDR \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga6f0675531a115c99ef8c96379276b4e2}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_SADDR\_MASK@{\_I2C\_SADDR\_MASK}}
\index{\_I2C\_SADDR\_MASK@{\_I2C\_SADDR\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_SADDR\_MASK}{\_I2C\_SADDR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga6f0675531a115c99ef8c96379276b4e2} 
\#define \+\_\+\+I2\+C\+\_\+\+SADDR\+\_\+\+MASK~0x000000\+FEUL}

Mask for I2\+C\+\_\+\+SADDR \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga5020ef3be0423f122654f5c05205b84c}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_SADDR\_RESETVALUE@{\_I2C\_SADDR\_RESETVALUE}}
\index{\_I2C\_SADDR\_RESETVALUE@{\_I2C\_SADDR\_RESETVALUE}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_SADDR\_RESETVALUE}{\_I2C\_SADDR\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga5020ef3be0423f122654f5c05205b84c} 
\#define \+\_\+\+I2\+C\+\_\+\+SADDR\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for I2\+C\+\_\+\+SADDR \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga567c40cad5ce0f998cfc547cebf36e7d}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_SADDRMASK\_MASK@{\_I2C\_SADDRMASK\_MASK}}
\index{\_I2C\_SADDRMASK\_MASK@{\_I2C\_SADDRMASK\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_SADDRMASK\_MASK}{\_I2C\_SADDRMASK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga567c40cad5ce0f998cfc547cebf36e7d} 
\#define \+\_\+\+I2\+C\+\_\+\+SADDRMASK\+\_\+\+MASK~0x000000\+FEUL}

Mask for I2\+C\+\_\+\+SADDRMASK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaf95e6ace389184f8ecd5e814b22b7797}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_SADDRMASK\_MASK\_DEFAULT@{\_I2C\_SADDRMASK\_MASK\_DEFAULT}}
\index{\_I2C\_SADDRMASK\_MASK\_DEFAULT@{\_I2C\_SADDRMASK\_MASK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_SADDRMASK\_MASK\_DEFAULT}{\_I2C\_SADDRMASK\_MASK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaf95e6ace389184f8ecd5e814b22b7797} 
\#define \+\_\+\+I2\+C\+\_\+\+SADDRMASK\+\_\+\+MASK\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+SADDRMASK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gadb35cb49922d1d9f91d5361b90c14d74}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_SADDRMASK\_MASK\_MASK@{\_I2C\_SADDRMASK\_MASK\_MASK}}
\index{\_I2C\_SADDRMASK\_MASK\_MASK@{\_I2C\_SADDRMASK\_MASK\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_SADDRMASK\_MASK\_MASK}{\_I2C\_SADDRMASK\_MASK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gadb35cb49922d1d9f91d5361b90c14d74} 
\#define \+\_\+\+I2\+C\+\_\+\+SADDRMASK\+\_\+\+MASK\+\_\+\+MASK~0x\+FEUL}

Bit mask for I2\+C\+\_\+\+MASK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad6e170a2a29ab53a1bb5723e47d2396d}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_SADDRMASK\_MASK\_SHIFT@{\_I2C\_SADDRMASK\_MASK\_SHIFT}}
\index{\_I2C\_SADDRMASK\_MASK\_SHIFT@{\_I2C\_SADDRMASK\_MASK\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_SADDRMASK\_MASK\_SHIFT}{\_I2C\_SADDRMASK\_MASK\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad6e170a2a29ab53a1bb5723e47d2396d} 
\#define \+\_\+\+I2\+C\+\_\+\+SADDRMASK\+\_\+\+MASK\+\_\+\+SHIFT~1}

Shift value for I2\+C\+\_\+\+MASK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gadf3df98f4e68946a667308b326d9e410}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_SADDRMASK\_RESETVALUE@{\_I2C\_SADDRMASK\_RESETVALUE}}
\index{\_I2C\_SADDRMASK\_RESETVALUE@{\_I2C\_SADDRMASK\_RESETVALUE}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_SADDRMASK\_RESETVALUE}{\_I2C\_SADDRMASK\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gadf3df98f4e68946a667308b326d9e410} 
\#define \+\_\+\+I2\+C\+\_\+\+SADDRMASK\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for I2\+C\+\_\+\+SADDRMASK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad447411bb34d7c7ac09908987713544d}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_BUSHOLD\_DEFAULT@{\_I2C\_STATE\_BUSHOLD\_DEFAULT}}
\index{\_I2C\_STATE\_BUSHOLD\_DEFAULT@{\_I2C\_STATE\_BUSHOLD\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_BUSHOLD\_DEFAULT}{\_I2C\_STATE\_BUSHOLD\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad447411bb34d7c7ac09908987713544d} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSHOLD\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gac68d90455ac151704a33a211c3144a37}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_BUSHOLD\_MASK@{\_I2C\_STATE\_BUSHOLD\_MASK}}
\index{\_I2C\_STATE\_BUSHOLD\_MASK@{\_I2C\_STATE\_BUSHOLD\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_BUSHOLD\_MASK}{\_I2C\_STATE\_BUSHOLD\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gac68d90455ac151704a33a211c3144a37} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSHOLD\+\_\+\+MASK~0x10\+UL}

Bit mask for I2\+C\+\_\+\+BUSHOLD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga191816ee02dc61ab66df82fb593e1ca4}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_BUSHOLD\_SHIFT@{\_I2C\_STATE\_BUSHOLD\_SHIFT}}
\index{\_I2C\_STATE\_BUSHOLD\_SHIFT@{\_I2C\_STATE\_BUSHOLD\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_BUSHOLD\_SHIFT}{\_I2C\_STATE\_BUSHOLD\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga191816ee02dc61ab66df82fb593e1ca4} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSHOLD\+\_\+\+SHIFT~4}

Shift value for I2\+C\+\_\+\+BUSHOLD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gae83ef2b29c4bd6b1265ce8c25c8565c5}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_BUSY\_DEFAULT@{\_I2C\_STATE\_BUSY\_DEFAULT}}
\index{\_I2C\_STATE\_BUSY\_DEFAULT@{\_I2C\_STATE\_BUSY\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_BUSY\_DEFAULT}{\_I2C\_STATE\_BUSY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gae83ef2b29c4bd6b1265ce8c25c8565c5} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga430a7cdbbbbc669f81e10d9066796d75}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_BUSY\_MASK@{\_I2C\_STATE\_BUSY\_MASK}}
\index{\_I2C\_STATE\_BUSY\_MASK@{\_I2C\_STATE\_BUSY\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_BUSY\_MASK}{\_I2C\_STATE\_BUSY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga430a7cdbbbbc669f81e10d9066796d75} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+MASK~0x1\+UL}

Bit mask for I2\+C\+\_\+\+BUSY \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad4774820912015d9e6167b2c5c920537}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_BUSY\_SHIFT@{\_I2C\_STATE\_BUSY\_SHIFT}}
\index{\_I2C\_STATE\_BUSY\_SHIFT@{\_I2C\_STATE\_BUSY\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_BUSY\_SHIFT}{\_I2C\_STATE\_BUSY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad4774820912015d9e6167b2c5c920537} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+SHIFT~0}

Shift value for I2\+C\+\_\+\+BUSY \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga4590c09531cc6ce7f1659f24b2dc14ff}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_MASK@{\_I2C\_STATE\_MASK}}
\index{\_I2C\_STATE\_MASK@{\_I2C\_STATE\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_MASK}{\_I2C\_STATE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga4590c09531cc6ce7f1659f24b2dc14ff} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+MASK~0x000000\+FFUL}

Mask for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga212a14a9bc257b468b01008ef5d0c693}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_MASTER\_DEFAULT@{\_I2C\_STATE\_MASTER\_DEFAULT}}
\index{\_I2C\_STATE\_MASTER\_DEFAULT@{\_I2C\_STATE\_MASTER\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_MASTER\_DEFAULT}{\_I2C\_STATE\_MASTER\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga212a14a9bc257b468b01008ef5d0c693} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+MASTER\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga505da437d3ffb37d5628231140a9c7c5}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_MASTER\_MASK@{\_I2C\_STATE\_MASTER\_MASK}}
\index{\_I2C\_STATE\_MASTER\_MASK@{\_I2C\_STATE\_MASTER\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_MASTER\_MASK}{\_I2C\_STATE\_MASTER\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga505da437d3ffb37d5628231140a9c7c5} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+MASTER\+\_\+\+MASK~0x2\+UL}

Bit mask for I2\+C\+\_\+\+MASTER \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga4d87c234ec21a80263d99acdc7abf8c3}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_MASTER\_SHIFT@{\_I2C\_STATE\_MASTER\_SHIFT}}
\index{\_I2C\_STATE\_MASTER\_SHIFT@{\_I2C\_STATE\_MASTER\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_MASTER\_SHIFT}{\_I2C\_STATE\_MASTER\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga4d87c234ec21a80263d99acdc7abf8c3} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+MASTER\+\_\+\+SHIFT~1}

Shift value for I2\+C\+\_\+\+MASTER \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga439ff03269bd2247c4451d28e4736eec}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_NACKED\_DEFAULT@{\_I2C\_STATE\_NACKED\_DEFAULT}}
\index{\_I2C\_STATE\_NACKED\_DEFAULT@{\_I2C\_STATE\_NACKED\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_NACKED\_DEFAULT}{\_I2C\_STATE\_NACKED\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga439ff03269bd2247c4451d28e4736eec} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+NACKED\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga81a1d052dcf4679c05288db0d30b597c}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_NACKED\_MASK@{\_I2C\_STATE\_NACKED\_MASK}}
\index{\_I2C\_STATE\_NACKED\_MASK@{\_I2C\_STATE\_NACKED\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_NACKED\_MASK}{\_I2C\_STATE\_NACKED\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga81a1d052dcf4679c05288db0d30b597c} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+NACKED\+\_\+\+MASK~0x8\+UL}

Bit mask for I2\+C\+\_\+\+NACKED \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga562284162b45cb30d9c3cbd8252fff21}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_NACKED\_SHIFT@{\_I2C\_STATE\_NACKED\_SHIFT}}
\index{\_I2C\_STATE\_NACKED\_SHIFT@{\_I2C\_STATE\_NACKED\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_NACKED\_SHIFT}{\_I2C\_STATE\_NACKED\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga562284162b45cb30d9c3cbd8252fff21} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+NACKED\+\_\+\+SHIFT~3}

Shift value for I2\+C\+\_\+\+NACKED \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga8b745c800b2f42b1dd37123feefdfeca}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_RESETVALUE@{\_I2C\_STATE\_RESETVALUE}}
\index{\_I2C\_STATE\_RESETVALUE@{\_I2C\_STATE\_RESETVALUE}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_RESETVALUE}{\_I2C\_STATE\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga8b745c800b2f42b1dd37123feefdfeca} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+RESETVALUE~0x00000001\+UL}

Default value for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga8fdb2d169b8c42841a5f0b4a5ac9b32e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_STATE\_ADDR@{\_I2C\_STATE\_STATE\_ADDR}}
\index{\_I2C\_STATE\_STATE\_ADDR@{\_I2C\_STATE\_STATE\_ADDR}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_STATE\_ADDR}{\_I2C\_STATE\_STATE\_ADDR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga8fdb2d169b8c42841a5f0b4a5ac9b32e} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+ADDR~0x00000003\+UL}

Mode ADDR for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga0a0bc791c8b6c59f1e5c0f499d30e894}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_STATE\_ADDRACK@{\_I2C\_STATE\_STATE\_ADDRACK}}
\index{\_I2C\_STATE\_STATE\_ADDRACK@{\_I2C\_STATE\_STATE\_ADDRACK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_STATE\_ADDRACK}{\_I2C\_STATE\_STATE\_ADDRACK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga0a0bc791c8b6c59f1e5c0f499d30e894} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+ADDRACK~0x00000004\+UL}

Mode ADDRACK for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga53d5b925ce2b602935d2d6dd9c9597e1}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_STATE\_DATA@{\_I2C\_STATE\_STATE\_DATA}}
\index{\_I2C\_STATE\_STATE\_DATA@{\_I2C\_STATE\_STATE\_DATA}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_STATE\_DATA}{\_I2C\_STATE\_STATE\_DATA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga53d5b925ce2b602935d2d6dd9c9597e1} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+DATA~0x00000005\+UL}

Mode DATA for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga352b24496e50424aa6b22807e10a1fca}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_STATE\_DATAACK@{\_I2C\_STATE\_STATE\_DATAACK}}
\index{\_I2C\_STATE\_STATE\_DATAACK@{\_I2C\_STATE\_STATE\_DATAACK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_STATE\_DATAACK}{\_I2C\_STATE\_STATE\_DATAACK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga352b24496e50424aa6b22807e10a1fca} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+DATAACK~0x00000006\+UL}

Mode DATAACK for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga62937c23f6da56bb186654609f7f9e1b}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_STATE\_DEFAULT@{\_I2C\_STATE\_STATE\_DEFAULT}}
\index{\_I2C\_STATE\_STATE\_DEFAULT@{\_I2C\_STATE\_STATE\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_STATE\_DEFAULT}{\_I2C\_STATE\_STATE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga62937c23f6da56bb186654609f7f9e1b} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga4c26d6fac7ce51970d8259b666f19746}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_STATE\_IDLE@{\_I2C\_STATE\_STATE\_IDLE}}
\index{\_I2C\_STATE\_STATE\_IDLE@{\_I2C\_STATE\_STATE\_IDLE}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_STATE\_IDLE}{\_I2C\_STATE\_STATE\_IDLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga4c26d6fac7ce51970d8259b666f19746} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+IDLE~0x00000000\+UL}

Mode IDLE for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaad71e69022138827f77e8cbaae1acde7}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_STATE\_MASK@{\_I2C\_STATE\_STATE\_MASK}}
\index{\_I2C\_STATE\_STATE\_MASK@{\_I2C\_STATE\_STATE\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_STATE\_MASK}{\_I2C\_STATE\_STATE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaad71e69022138827f77e8cbaae1acde7} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+MASK~0x\+E0\+UL}

Bit mask for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad5ff35060a211933369d343e82d3abbf}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_STATE\_SHIFT@{\_I2C\_STATE\_STATE\_SHIFT}}
\index{\_I2C\_STATE\_STATE\_SHIFT@{\_I2C\_STATE\_STATE\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_STATE\_SHIFT}{\_I2C\_STATE\_STATE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad5ff35060a211933369d343e82d3abbf} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+SHIFT~5}

Shift value for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga1ce1fcb8fd9971ffa54b2a739bea6f7a}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_STATE\_START@{\_I2C\_STATE\_STATE\_START}}
\index{\_I2C\_STATE\_STATE\_START@{\_I2C\_STATE\_STATE\_START}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_STATE\_START}{\_I2C\_STATE\_STATE\_START}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga1ce1fcb8fd9971ffa54b2a739bea6f7a} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+START~0x00000002\+UL}

Mode START for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga3fc84be40386eb0742c7658d4ff2b213}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_STATE\_WAIT@{\_I2C\_STATE\_STATE\_WAIT}}
\index{\_I2C\_STATE\_STATE\_WAIT@{\_I2C\_STATE\_STATE\_WAIT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_STATE\_WAIT}{\_I2C\_STATE\_STATE\_WAIT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga3fc84be40386eb0742c7658d4ff2b213} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+WAIT~0x00000001\+UL}

Mode WAIT for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga30522dedc93165bd7eb79f7fad025f74}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_TRANSMITTER\_DEFAULT@{\_I2C\_STATE\_TRANSMITTER\_DEFAULT}}
\index{\_I2C\_STATE\_TRANSMITTER\_DEFAULT@{\_I2C\_STATE\_TRANSMITTER\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_TRANSMITTER\_DEFAULT}{\_I2C\_STATE\_TRANSMITTER\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga30522dedc93165bd7eb79f7fad025f74} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+TRANSMITTER\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga0ce6db432e1b1a076fe54724a36caf56}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_TRANSMITTER\_MASK@{\_I2C\_STATE\_TRANSMITTER\_MASK}}
\index{\_I2C\_STATE\_TRANSMITTER\_MASK@{\_I2C\_STATE\_TRANSMITTER\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_TRANSMITTER\_MASK}{\_I2C\_STATE\_TRANSMITTER\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga0ce6db432e1b1a076fe54724a36caf56} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+TRANSMITTER\+\_\+\+MASK~0x4\+UL}

Bit mask for I2\+C\+\_\+\+TRANSMITTER \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad76becadf86330103fcd213c36d2746e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATE\_TRANSMITTER\_SHIFT@{\_I2C\_STATE\_TRANSMITTER\_SHIFT}}
\index{\_I2C\_STATE\_TRANSMITTER\_SHIFT@{\_I2C\_STATE\_TRANSMITTER\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATE\_TRANSMITTER\_SHIFT}{\_I2C\_STATE\_TRANSMITTER\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad76becadf86330103fcd213c36d2746e} 
\#define \+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+TRANSMITTER\+\_\+\+SHIFT~2}

Shift value for I2\+C\+\_\+\+TRANSMITTER \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga7cbd4da2570dd937470dc46225c249f9}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_MASK@{\_I2C\_STATUS\_MASK}}
\index{\_I2C\_STATUS\_MASK@{\_I2C\_STATUS\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_MASK}{\_I2C\_STATUS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga7cbd4da2570dd937470dc46225c249f9} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+MASK~0x000001\+FFUL}

Mask for I2\+C\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga0246edde55ddce81867b74000880347a}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_PABORT\_DEFAULT@{\_I2C\_STATUS\_PABORT\_DEFAULT}}
\index{\_I2C\_STATUS\_PABORT\_DEFAULT@{\_I2C\_STATUS\_PABORT\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_PABORT\_DEFAULT}{\_I2C\_STATUS\_PABORT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga0246edde55ddce81867b74000880347a} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PABORT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga32cc7b8c3cf8a76502f2f392730a6090}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_PABORT\_MASK@{\_I2C\_STATUS\_PABORT\_MASK}}
\index{\_I2C\_STATUS\_PABORT\_MASK@{\_I2C\_STATUS\_PABORT\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_PABORT\_MASK}{\_I2C\_STATUS\_PABORT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga32cc7b8c3cf8a76502f2f392730a6090} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PABORT\+\_\+\+MASK~0x20\+UL}

Bit mask for I2\+C\+\_\+\+PABORT \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga2a53001943029b268a196afa1c436077}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_PABORT\_SHIFT@{\_I2C\_STATUS\_PABORT\_SHIFT}}
\index{\_I2C\_STATUS\_PABORT\_SHIFT@{\_I2C\_STATUS\_PABORT\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_PABORT\_SHIFT}{\_I2C\_STATUS\_PABORT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga2a53001943029b268a196afa1c436077} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PABORT\+\_\+\+SHIFT~5}

Shift value for I2\+C\+\_\+\+PABORT \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga7428988f5cb3d81d08b560010e455e20}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_PACK\_DEFAULT@{\_I2C\_STATUS\_PACK\_DEFAULT}}
\index{\_I2C\_STATUS\_PACK\_DEFAULT@{\_I2C\_STATUS\_PACK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_PACK\_DEFAULT}{\_I2C\_STATUS\_PACK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga7428988f5cb3d81d08b560010e455e20} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PACK\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga19b39104e79eb545b193d0e55e7c00e0}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_PACK\_MASK@{\_I2C\_STATUS\_PACK\_MASK}}
\index{\_I2C\_STATUS\_PACK\_MASK@{\_I2C\_STATUS\_PACK\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_PACK\_MASK}{\_I2C\_STATUS\_PACK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga19b39104e79eb545b193d0e55e7c00e0} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PACK\+\_\+\+MASK~0x4\+UL}

Bit mask for I2\+C\+\_\+\+PACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga8fa6c73570e7a14b1e7cf76f8d96be15}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_PACK\_SHIFT@{\_I2C\_STATUS\_PACK\_SHIFT}}
\index{\_I2C\_STATUS\_PACK\_SHIFT@{\_I2C\_STATUS\_PACK\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_PACK\_SHIFT}{\_I2C\_STATUS\_PACK\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga8fa6c73570e7a14b1e7cf76f8d96be15} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PACK\+\_\+\+SHIFT~2}

Shift value for I2\+C\+\_\+\+PACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga5611572c2e7a9e49c43eb3a1394c18b2}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_PCONT\_DEFAULT@{\_I2C\_STATUS\_PCONT\_DEFAULT}}
\index{\_I2C\_STATUS\_PCONT\_DEFAULT@{\_I2C\_STATUS\_PCONT\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_PCONT\_DEFAULT}{\_I2C\_STATUS\_PCONT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga5611572c2e7a9e49c43eb3a1394c18b2} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PCONT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gae9e9253fbd7419785ca60b8a1f0e207a}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_PCONT\_MASK@{\_I2C\_STATUS\_PCONT\_MASK}}
\index{\_I2C\_STATUS\_PCONT\_MASK@{\_I2C\_STATUS\_PCONT\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_PCONT\_MASK}{\_I2C\_STATUS\_PCONT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gae9e9253fbd7419785ca60b8a1f0e207a} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PCONT\+\_\+\+MASK~0x10\+UL}

Bit mask for I2\+C\+\_\+\+PCONT \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga30cf71d8a221dea3165f13537641b379}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_PCONT\_SHIFT@{\_I2C\_STATUS\_PCONT\_SHIFT}}
\index{\_I2C\_STATUS\_PCONT\_SHIFT@{\_I2C\_STATUS\_PCONT\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_PCONT\_SHIFT}{\_I2C\_STATUS\_PCONT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga30cf71d8a221dea3165f13537641b379} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PCONT\+\_\+\+SHIFT~4}

Shift value for I2\+C\+\_\+\+PCONT \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gadd2997a34ecea91ce86875e2d78e0711}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_PNACK\_DEFAULT@{\_I2C\_STATUS\_PNACK\_DEFAULT}}
\index{\_I2C\_STATUS\_PNACK\_DEFAULT@{\_I2C\_STATUS\_PNACK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_PNACK\_DEFAULT}{\_I2C\_STATUS\_PNACK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gadd2997a34ecea91ce86875e2d78e0711} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PNACK\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gabc7ceb4016049551eda9685745422419}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_PNACK\_MASK@{\_I2C\_STATUS\_PNACK\_MASK}}
\index{\_I2C\_STATUS\_PNACK\_MASK@{\_I2C\_STATUS\_PNACK\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_PNACK\_MASK}{\_I2C\_STATUS\_PNACK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gabc7ceb4016049551eda9685745422419} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PNACK\+\_\+\+MASK~0x8\+UL}

Bit mask for I2\+C\+\_\+\+PNACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga6e471a17e12508cd75c6ed6dea8e099e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_PNACK\_SHIFT@{\_I2C\_STATUS\_PNACK\_SHIFT}}
\index{\_I2C\_STATUS\_PNACK\_SHIFT@{\_I2C\_STATUS\_PNACK\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_PNACK\_SHIFT}{\_I2C\_STATUS\_PNACK\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga6e471a17e12508cd75c6ed6dea8e099e} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PNACK\+\_\+\+SHIFT~3}

Shift value for I2\+C\+\_\+\+PNACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga50262255c0a3e78c235033672c7f4979}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_PSTART\_DEFAULT@{\_I2C\_STATUS\_PSTART\_DEFAULT}}
\index{\_I2C\_STATUS\_PSTART\_DEFAULT@{\_I2C\_STATUS\_PSTART\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_PSTART\_DEFAULT}{\_I2C\_STATUS\_PSTART\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga50262255c0a3e78c235033672c7f4979} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PSTART\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gac6aa1b1a12e7ecd513cef7dc83d507e5}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_PSTART\_MASK@{\_I2C\_STATUS\_PSTART\_MASK}}
\index{\_I2C\_STATUS\_PSTART\_MASK@{\_I2C\_STATUS\_PSTART\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_PSTART\_MASK}{\_I2C\_STATUS\_PSTART\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gac6aa1b1a12e7ecd513cef7dc83d507e5} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PSTART\+\_\+\+MASK~0x1\+UL}

Bit mask for I2\+C\+\_\+\+PSTART \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga8dc27c779a03f5e2e6d22103a62fe535}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_PSTART\_SHIFT@{\_I2C\_STATUS\_PSTART\_SHIFT}}
\index{\_I2C\_STATUS\_PSTART\_SHIFT@{\_I2C\_STATUS\_PSTART\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_PSTART\_SHIFT}{\_I2C\_STATUS\_PSTART\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga8dc27c779a03f5e2e6d22103a62fe535} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PSTART\+\_\+\+SHIFT~0}

Shift value for I2\+C\+\_\+\+PSTART \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga539e16fb362ec3f9e192280b3abd6658}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_PSTOP\_DEFAULT@{\_I2C\_STATUS\_PSTOP\_DEFAULT}}
\index{\_I2C\_STATUS\_PSTOP\_DEFAULT@{\_I2C\_STATUS\_PSTOP\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_PSTOP\_DEFAULT}{\_I2C\_STATUS\_PSTOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga539e16fb362ec3f9e192280b3abd6658} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PSTOP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga64f85eac417e3820349aacdcbbe3503d}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_PSTOP\_MASK@{\_I2C\_STATUS\_PSTOP\_MASK}}
\index{\_I2C\_STATUS\_PSTOP\_MASK@{\_I2C\_STATUS\_PSTOP\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_PSTOP\_MASK}{\_I2C\_STATUS\_PSTOP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga64f85eac417e3820349aacdcbbe3503d} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PSTOP\+\_\+\+MASK~0x2\+UL}

Bit mask for I2\+C\+\_\+\+PSTOP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga7c4d9cc45d55d12aa91493213a2c879f}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_PSTOP\_SHIFT@{\_I2C\_STATUS\_PSTOP\_SHIFT}}
\index{\_I2C\_STATUS\_PSTOP\_SHIFT@{\_I2C\_STATUS\_PSTOP\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_PSTOP\_SHIFT}{\_I2C\_STATUS\_PSTOP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga7c4d9cc45d55d12aa91493213a2c879f} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PSTOP\+\_\+\+SHIFT~1}

Shift value for I2\+C\+\_\+\+PSTOP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga5219d6e9cb1536cc83ccadc5a937aca9}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_RESETVALUE@{\_I2C\_STATUS\_RESETVALUE}}
\index{\_I2C\_STATUS\_RESETVALUE@{\_I2C\_STATUS\_RESETVALUE}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_RESETVALUE}{\_I2C\_STATUS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga5219d6e9cb1536cc83ccadc5a937aca9} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+RESETVALUE~0x00000080\+UL}

Default value for I2\+C\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaec7a4b7541bbb376c81945cdc1c20012}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_RXDATAV\_DEFAULT@{\_I2C\_STATUS\_RXDATAV\_DEFAULT}}
\index{\_I2C\_STATUS\_RXDATAV\_DEFAULT@{\_I2C\_STATUS\_RXDATAV\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_RXDATAV\_DEFAULT}{\_I2C\_STATUS\_RXDATAV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaec7a4b7541bbb376c81945cdc1c20012} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+RXDATAV\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga53d34f405bf60d786215aee5d44299ef}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_RXDATAV\_MASK@{\_I2C\_STATUS\_RXDATAV\_MASK}}
\index{\_I2C\_STATUS\_RXDATAV\_MASK@{\_I2C\_STATUS\_RXDATAV\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_RXDATAV\_MASK}{\_I2C\_STATUS\_RXDATAV\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga53d34f405bf60d786215aee5d44299ef} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+RXDATAV\+\_\+\+MASK~0x100\+UL}

Bit mask for I2\+C\+\_\+\+RXDATAV \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaeedf6dc3f4fe24f7014d4a5fe6129df4}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_RXDATAV\_SHIFT@{\_I2C\_STATUS\_RXDATAV\_SHIFT}}
\index{\_I2C\_STATUS\_RXDATAV\_SHIFT@{\_I2C\_STATUS\_RXDATAV\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_RXDATAV\_SHIFT}{\_I2C\_STATUS\_RXDATAV\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaeedf6dc3f4fe24f7014d4a5fe6129df4} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+RXDATAV\+\_\+\+SHIFT~8}

Shift value for I2\+C\+\_\+\+RXDATAV \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga1723ea61aa117b9d0a720a936e8c0b8d}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_TXBL\_DEFAULT@{\_I2C\_STATUS\_TXBL\_DEFAULT}}
\index{\_I2C\_STATUS\_TXBL\_DEFAULT@{\_I2C\_STATUS\_TXBL\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_TXBL\_DEFAULT}{\_I2C\_STATUS\_TXBL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga1723ea61aa117b9d0a720a936e8c0b8d} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+TXBL\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for I2\+C\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga8fa0255e0c03f2356ae75353560fa6db}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_TXBL\_MASK@{\_I2C\_STATUS\_TXBL\_MASK}}
\index{\_I2C\_STATUS\_TXBL\_MASK@{\_I2C\_STATUS\_TXBL\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_TXBL\_MASK}{\_I2C\_STATUS\_TXBL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga8fa0255e0c03f2356ae75353560fa6db} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+TXBL\+\_\+\+MASK~0x80\+UL}

Bit mask for I2\+C\+\_\+\+TXBL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gabe8ede9bef384c68066b37a0022b1f93}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_TXBL\_SHIFT@{\_I2C\_STATUS\_TXBL\_SHIFT}}
\index{\_I2C\_STATUS\_TXBL\_SHIFT@{\_I2C\_STATUS\_TXBL\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_TXBL\_SHIFT}{\_I2C\_STATUS\_TXBL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gabe8ede9bef384c68066b37a0022b1f93} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+TXBL\+\_\+\+SHIFT~7}

Shift value for I2\+C\+\_\+\+TXBL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad11c09efcc3efd0e939f4c9f3b93761c}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_TXC\_DEFAULT@{\_I2C\_STATUS\_TXC\_DEFAULT}}
\index{\_I2C\_STATUS\_TXC\_DEFAULT@{\_I2C\_STATUS\_TXC\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_TXC\_DEFAULT}{\_I2C\_STATUS\_TXC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad11c09efcc3efd0e939f4c9f3b93761c} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+TXC\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga547effab41f5cc8e4ef4224a975702cb}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_TXC\_MASK@{\_I2C\_STATUS\_TXC\_MASK}}
\index{\_I2C\_STATUS\_TXC\_MASK@{\_I2C\_STATUS\_TXC\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_TXC\_MASK}{\_I2C\_STATUS\_TXC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga547effab41f5cc8e4ef4224a975702cb} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+TXC\+\_\+\+MASK~0x40\+UL}

Bit mask for I2\+C\+\_\+\+TXC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga3d1ba2fcee8d57e159994e2c607e517c}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_STATUS\_TXC\_SHIFT@{\_I2C\_STATUS\_TXC\_SHIFT}}
\index{\_I2C\_STATUS\_TXC\_SHIFT@{\_I2C\_STATUS\_TXC\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_STATUS\_TXC\_SHIFT}{\_I2C\_STATUS\_TXC\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga3d1ba2fcee8d57e159994e2c607e517c} 
\#define \+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+TXC\+\_\+\+SHIFT~6}

Shift value for I2\+C\+\_\+\+TXC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga6be2802367104e81605de4a34cc5cb13}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_TXDATA\_MASK@{\_I2C\_TXDATA\_MASK}}
\index{\_I2C\_TXDATA\_MASK@{\_I2C\_TXDATA\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_TXDATA\_MASK}{\_I2C\_TXDATA\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga6be2802367104e81605de4a34cc5cb13} 
\#define \+\_\+\+I2\+C\+\_\+\+TXDATA\+\_\+\+MASK~0x000000\+FFUL}

Mask for I2\+C\+\_\+\+TXDATA \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga3c5f279d56e7ef3c380758600d064d83}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_TXDATA\_RESETVALUE@{\_I2C\_TXDATA\_RESETVALUE}}
\index{\_I2C\_TXDATA\_RESETVALUE@{\_I2C\_TXDATA\_RESETVALUE}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_TXDATA\_RESETVALUE}{\_I2C\_TXDATA\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga3c5f279d56e7ef3c380758600d064d83} 
\#define \+\_\+\+I2\+C\+\_\+\+TXDATA\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for I2\+C\+\_\+\+TXDATA \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gac6d4f4a6310c077b56226ff82aa5232a}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_TXDATA\_TXDATA\_DEFAULT@{\_I2C\_TXDATA\_TXDATA\_DEFAULT}}
\index{\_I2C\_TXDATA\_TXDATA\_DEFAULT@{\_I2C\_TXDATA\_TXDATA\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_TXDATA\_TXDATA\_DEFAULT}{\_I2C\_TXDATA\_TXDATA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gac6d4f4a6310c077b56226ff82aa5232a} 
\#define \+\_\+\+I2\+C\+\_\+\+TXDATA\+\_\+\+TXDATA\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for I2\+C\+\_\+\+TXDATA \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gafd9e41c44eb88dc191511983238907e4}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_TXDATA\_TXDATA\_MASK@{\_I2C\_TXDATA\_TXDATA\_MASK}}
\index{\_I2C\_TXDATA\_TXDATA\_MASK@{\_I2C\_TXDATA\_TXDATA\_MASK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_TXDATA\_TXDATA\_MASK}{\_I2C\_TXDATA\_TXDATA\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gafd9e41c44eb88dc191511983238907e4} 
\#define \+\_\+\+I2\+C\+\_\+\+TXDATA\+\_\+\+TXDATA\+\_\+\+MASK~0x\+FFUL}

Bit mask for I2\+C\+\_\+\+TXDATA \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga2ad81f0650d1cc3ba36945e0f37c4083}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!\_I2C\_TXDATA\_TXDATA\_SHIFT@{\_I2C\_TXDATA\_TXDATA\_SHIFT}}
\index{\_I2C\_TXDATA\_TXDATA\_SHIFT@{\_I2C\_TXDATA\_TXDATA\_SHIFT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_I2C\_TXDATA\_TXDATA\_SHIFT}{\_I2C\_TXDATA\_TXDATA\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga2ad81f0650d1cc3ba36945e0f37c4083} 
\#define \+\_\+\+I2\+C\+\_\+\+TXDATA\+\_\+\+TXDATA\+\_\+\+SHIFT~0}

Shift value for I2\+C\+\_\+\+TXDATA \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad35f2aac100ce2a2be85a459225d9ec0}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CLKDIV\_DIV\_DEFAULT@{I2C\_CLKDIV\_DIV\_DEFAULT}}
\index{I2C\_CLKDIV\_DIV\_DEFAULT@{I2C\_CLKDIV\_DIV\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CLKDIV\_DIV\_DEFAULT}{I2C\_CLKDIV\_DIV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad35f2aac100ce2a2be85a459225d9ec0} 
\#define I2\+C\+\_\+\+CLKDIV\+\_\+\+DIV\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4c079ca3ec5ba4197abced65303caad4}{\+\_\+\+I2\+C\+\_\+\+CLKDIV\+\_\+\+DIV\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for I2\+C\+\_\+\+CLKDIV \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaa5d8a7b4cf747e7c876e3c221ce33f6f}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CMD\_ABORT@{I2C\_CMD\_ABORT}}
\index{I2C\_CMD\_ABORT@{I2C\_CMD\_ABORT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CMD\_ABORT}{I2C\_CMD\_ABORT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaa5d8a7b4cf747e7c876e3c221ce33f6f} 
\#define I2\+C\+\_\+\+CMD\+\_\+\+ABORT~(0x1\+UL $<$$<$ 5)}

Abort transmission \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gabb54b14c5e3ba147fdb4064a728cbdb0}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CMD\_ABORT\_DEFAULT@{I2C\_CMD\_ABORT\_DEFAULT}}
\index{I2C\_CMD\_ABORT\_DEFAULT@{I2C\_CMD\_ABORT\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CMD\_ABORT\_DEFAULT}{I2C\_CMD\_ABORT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gabb54b14c5e3ba147fdb4064a728cbdb0} 
\#define I2\+C\+\_\+\+CMD\+\_\+\+ABORT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga91dea5a61f50229d67049b09ead5726e}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+ABORT\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for I2\+C\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga984bfbaf552cbbcd3968e5e43497ef9a}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CMD\_ACK@{I2C\_CMD\_ACK}}
\index{I2C\_CMD\_ACK@{I2C\_CMD\_ACK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CMD\_ACK}{I2C\_CMD\_ACK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga984bfbaf552cbbcd3968e5e43497ef9a} 
\#define I2\+C\+\_\+\+CMD\+\_\+\+ACK~(0x1\+UL $<$$<$ 2)}

Send ACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaafbfd2d9171c4f0239886421370d26be}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CMD\_ACK\_DEFAULT@{I2C\_CMD\_ACK\_DEFAULT}}
\index{I2C\_CMD\_ACK\_DEFAULT@{I2C\_CMD\_ACK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CMD\_ACK\_DEFAULT}{I2C\_CMD\_ACK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaafbfd2d9171c4f0239886421370d26be} 
\#define I2\+C\+\_\+\+CMD\+\_\+\+ACK\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0c5c1cf66b82d3857af2b6f313b1dbac}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+ACK\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for I2\+C\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga666be3339c1aa6aa2cac11bf6e6f7b06}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CMD\_CLEARPC@{I2C\_CMD\_CLEARPC}}
\index{I2C\_CMD\_CLEARPC@{I2C\_CMD\_CLEARPC}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CMD\_CLEARPC}{I2C\_CMD\_CLEARPC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga666be3339c1aa6aa2cac11bf6e6f7b06} 
\#define I2\+C\+\_\+\+CMD\+\_\+\+CLEARPC~(0x1\+UL $<$$<$ 7)}

Clear Pending Commands \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga738b0d8d60eada467d23939dff58d914}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CMD\_CLEARPC\_DEFAULT@{I2C\_CMD\_CLEARPC\_DEFAULT}}
\index{I2C\_CMD\_CLEARPC\_DEFAULT@{I2C\_CMD\_CLEARPC\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CMD\_CLEARPC\_DEFAULT}{I2C\_CMD\_CLEARPC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga738b0d8d60eada467d23939dff58d914} 
\#define I2\+C\+\_\+\+CMD\+\_\+\+CLEARPC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0e8556e52105749ec11d448270ebdac5}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+CLEARPC\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for I2\+C\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga04c82f0d85f5da0d94685cd85666e29e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CMD\_CLEARTX@{I2C\_CMD\_CLEARTX}}
\index{I2C\_CMD\_CLEARTX@{I2C\_CMD\_CLEARTX}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CMD\_CLEARTX}{I2C\_CMD\_CLEARTX}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga04c82f0d85f5da0d94685cd85666e29e} 
\#define I2\+C\+\_\+\+CMD\+\_\+\+CLEARTX~(0x1\+UL $<$$<$ 6)}

Clear TX \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga6520f30204fadc2eac7d6649377a74a0}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CMD\_CLEARTX\_DEFAULT@{I2C\_CMD\_CLEARTX\_DEFAULT}}
\index{I2C\_CMD\_CLEARTX\_DEFAULT@{I2C\_CMD\_CLEARTX\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CMD\_CLEARTX\_DEFAULT}{I2C\_CMD\_CLEARTX\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga6520f30204fadc2eac7d6649377a74a0} 
\#define I2\+C\+\_\+\+CMD\+\_\+\+CLEARTX\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga25fb444cc411f9a555f58c9956447b6f}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+CLEARTX\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for I2\+C\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab285ce03a6ee65502ec5316670d599b9}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CMD\_CONT@{I2C\_CMD\_CONT}}
\index{I2C\_CMD\_CONT@{I2C\_CMD\_CONT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CMD\_CONT}{I2C\_CMD\_CONT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab285ce03a6ee65502ec5316670d599b9} 
\#define I2\+C\+\_\+\+CMD\+\_\+\+CONT~(0x1\+UL $<$$<$ 4)}

Continue transmission \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga10779923e6b1450f4eef305f123ed280}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CMD\_CONT\_DEFAULT@{I2C\_CMD\_CONT\_DEFAULT}}
\index{I2C\_CMD\_CONT\_DEFAULT@{I2C\_CMD\_CONT\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CMD\_CONT\_DEFAULT}{I2C\_CMD\_CONT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga10779923e6b1450f4eef305f123ed280} 
\#define I2\+C\+\_\+\+CMD\+\_\+\+CONT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6cff6bb44a0bc10a7bda0f195cb948d7}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+CONT\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for I2\+C\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga0ca785703eb12d53e1bb80154006dce7}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CMD\_NACK@{I2C\_CMD\_NACK}}
\index{I2C\_CMD\_NACK@{I2C\_CMD\_NACK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CMD\_NACK}{I2C\_CMD\_NACK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga0ca785703eb12d53e1bb80154006dce7} 
\#define I2\+C\+\_\+\+CMD\+\_\+\+NACK~(0x1\+UL $<$$<$ 3)}

Send NACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga4566f944164b93a92858a79b974cbd96}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CMD\_NACK\_DEFAULT@{I2C\_CMD\_NACK\_DEFAULT}}
\index{I2C\_CMD\_NACK\_DEFAULT@{I2C\_CMD\_NACK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CMD\_NACK\_DEFAULT}{I2C\_CMD\_NACK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga4566f944164b93a92858a79b974cbd96} 
\#define I2\+C\+\_\+\+CMD\+\_\+\+NACK\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab5705a6350c39abc7cae5e69c512a6ec}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+NACK\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for I2\+C\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga9811b4c973a2c4a8a5c0ef6c1070d2c8}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CMD\_START@{I2C\_CMD\_START}}
\index{I2C\_CMD\_START@{I2C\_CMD\_START}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CMD\_START}{I2C\_CMD\_START}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga9811b4c973a2c4a8a5c0ef6c1070d2c8} 
\#define I2\+C\+\_\+\+CMD\+\_\+\+START~(0x1\+UL $<$$<$ 0)}

Send start condition \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad99a44dc245d32d49c23b59c4a8fc20f}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CMD\_START\_DEFAULT@{I2C\_CMD\_START\_DEFAULT}}
\index{I2C\_CMD\_START\_DEFAULT@{I2C\_CMD\_START\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CMD\_START\_DEFAULT}{I2C\_CMD\_START\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad99a44dc245d32d49c23b59c4a8fc20f} 
\#define I2\+C\+\_\+\+CMD\+\_\+\+START\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga19c66a34b42ae2810878d0b829812a28}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+START\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for I2\+C\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab268e894a5a9e6c0fd58c3e77f827462}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CMD\_STOP@{I2C\_CMD\_STOP}}
\index{I2C\_CMD\_STOP@{I2C\_CMD\_STOP}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CMD\_STOP}{I2C\_CMD\_STOP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab268e894a5a9e6c0fd58c3e77f827462} 
\#define I2\+C\+\_\+\+CMD\+\_\+\+STOP~(0x1\+UL $<$$<$ 1)}

Send stop condition \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga7dc4a71a776de629e425e555e498c8a1}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CMD\_STOP\_DEFAULT@{I2C\_CMD\_STOP\_DEFAULT}}
\index{I2C\_CMD\_STOP\_DEFAULT@{I2C\_CMD\_STOP\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CMD\_STOP\_DEFAULT}{I2C\_CMD\_STOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga7dc4a71a776de629e425e555e498c8a1} 
\#define I2\+C\+\_\+\+CMD\+\_\+\+STOP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gadeb7a35ed836f9512e16d7c76bedc756}{\+\_\+\+I2\+C\+\_\+\+CMD\+\_\+\+STOP\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for I2\+C\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaf35a9be4eb960a435d43effaed18b8ed}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_ARBDIS@{I2C\_CTRL\_ARBDIS}}
\index{I2C\_CTRL\_ARBDIS@{I2C\_CTRL\_ARBDIS}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_ARBDIS}{I2C\_CTRL\_ARBDIS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaf35a9be4eb960a435d43effaed18b8ed} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+ARBDIS~(0x1\+UL $<$$<$ 5)}

Arbitration Disable \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga1d402edd342c4a18bbbec76145ed894d}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_ARBDIS\_DEFAULT@{I2C\_CTRL\_ARBDIS\_DEFAULT}}
\index{I2C\_CTRL\_ARBDIS\_DEFAULT@{I2C\_CTRL\_ARBDIS\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_ARBDIS\_DEFAULT}{I2C\_CTRL\_ARBDIS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga1d402edd342c4a18bbbec76145ed894d} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+ARBDIS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga845c6ecb0f72c75ec5aa88826d10ff85}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+ARBDIS\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga5f5f3c4bd60314dc6b0fd6b6d63d62c3}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_AUTOACK@{I2C\_CTRL\_AUTOACK}}
\index{I2C\_CTRL\_AUTOACK@{I2C\_CTRL\_AUTOACK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_AUTOACK}{I2C\_CTRL\_AUTOACK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga5f5f3c4bd60314dc6b0fd6b6d63d62c3} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+AUTOACK~(0x1\+UL $<$$<$ 2)}

Automatic Acknowledge \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga8302b0183f03855265f83d32ea24e827}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_AUTOACK\_DEFAULT@{I2C\_CTRL\_AUTOACK\_DEFAULT}}
\index{I2C\_CTRL\_AUTOACK\_DEFAULT@{I2C\_CTRL\_AUTOACK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_AUTOACK\_DEFAULT}{I2C\_CTRL\_AUTOACK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga8302b0183f03855265f83d32ea24e827} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+AUTOACK\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaf392c23bf79daba214ca0119a39cc8fa}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+AUTOACK\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga6b8f86ef05c168a922eb487fc8f12d97}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_AUTOSE@{I2C\_CTRL\_AUTOSE}}
\index{I2C\_CTRL\_AUTOSE@{I2C\_CTRL\_AUTOSE}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_AUTOSE}{I2C\_CTRL\_AUTOSE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga6b8f86ef05c168a922eb487fc8f12d97} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+AUTOSE~(0x1\+UL $<$$<$ 3)}

Automatic STOP when Empty \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaef3ffb3a56aeb397a0ab1885959a31e1}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_AUTOSE\_DEFAULT@{I2C\_CTRL\_AUTOSE\_DEFAULT}}
\index{I2C\_CTRL\_AUTOSE\_DEFAULT@{I2C\_CTRL\_AUTOSE\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_AUTOSE\_DEFAULT}{I2C\_CTRL\_AUTOSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaef3ffb3a56aeb397a0ab1885959a31e1} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+AUTOSE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga943a8cfbed2f4f710f88ab47559d62e4}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+AUTOSE\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga882979429d19b3316cdc21131f037267}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_AUTOSN@{I2C\_CTRL\_AUTOSN}}
\index{I2C\_CTRL\_AUTOSN@{I2C\_CTRL\_AUTOSN}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_AUTOSN}{I2C\_CTRL\_AUTOSN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga882979429d19b3316cdc21131f037267} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+AUTOSN~(0x1\+UL $<$$<$ 4)}

Automatic STOP on NACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga710a6599a07fc7a11f04224e2bc45d6c}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_AUTOSN\_DEFAULT@{I2C\_CTRL\_AUTOSN\_DEFAULT}}
\index{I2C\_CTRL\_AUTOSN\_DEFAULT@{I2C\_CTRL\_AUTOSN\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_AUTOSN\_DEFAULT}{I2C\_CTRL\_AUTOSN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga710a6599a07fc7a11f04224e2bc45d6c} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+AUTOSN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga65d37fef80ff65274b48b9ac77e53743}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+AUTOSN\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga3941d97bdcd57ac984220f3bcdf27d18}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_BITO\_160PCC@{I2C\_CTRL\_BITO\_160PCC}}
\index{I2C\_CTRL\_BITO\_160PCC@{I2C\_CTRL\_BITO\_160PCC}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_BITO\_160PCC}{I2C\_CTRL\_BITO\_160PCC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga3941d97bdcd57ac984220f3bcdf27d18} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+160\+PCC~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga3d34fec80b2d4033dcdf26065a60d9e4}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+160\+PCC}} $<$$<$ 12)}

Shifted mode 160PCC for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab62acb30ab3e0f85511d8cae19005bc0}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_BITO\_40PCC@{I2C\_CTRL\_BITO\_40PCC}}
\index{I2C\_CTRL\_BITO\_40PCC@{I2C\_CTRL\_BITO\_40PCC}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_BITO\_40PCC}{I2C\_CTRL\_BITO\_40PCC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab62acb30ab3e0f85511d8cae19005bc0} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+40\+PCC~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga72110b04a538196fe25873bf557027d9}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+40\+PCC}} $<$$<$ 12)}

Shifted mode 40PCC for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga0bbc91641c377b525968620080587e8a}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_BITO\_80PCC@{I2C\_CTRL\_BITO\_80PCC}}
\index{I2C\_CTRL\_BITO\_80PCC@{I2C\_CTRL\_BITO\_80PCC}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_BITO\_80PCC}{I2C\_CTRL\_BITO\_80PCC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga0bbc91641c377b525968620080587e8a} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+80\+PCC~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7381d66287daa5dd5f7430c0015ba335}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+80\+PCC}} $<$$<$ 12)}

Shifted mode 80PCC for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga845bb85c9477da5849363706c9c5ebcb}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_BITO\_DEFAULT@{I2C\_CTRL\_BITO\_DEFAULT}}
\index{I2C\_CTRL\_BITO\_DEFAULT@{I2C\_CTRL\_BITO\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_BITO\_DEFAULT}{I2C\_CTRL\_BITO\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga845bb85c9477da5849363706c9c5ebcb} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga15c732c865a279fe34862ee23c21b3ab}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+\+DEFAULT}} $<$$<$ 12)}

Shifted mode DEFAULT for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga77a0bb72eb4585a1ae628da1106bb675}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_BITO\_OFF@{I2C\_CTRL\_BITO\_OFF}}
\index{I2C\_CTRL\_BITO\_OFF@{I2C\_CTRL\_BITO\_OFF}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_BITO\_OFF}{I2C\_CTRL\_BITO\_OFF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga77a0bb72eb4585a1ae628da1106bb675} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+\+OFF~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaffc0adbbd3d7867f40b7b445ae6415a0}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+BITO\+\_\+\+OFF}} $<$$<$ 12)}

Shifted mode OFF for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaccaed1cc313d2db93cbb0acb49c71967}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_CLHR\_ASYMMETRIC@{I2C\_CTRL\_CLHR\_ASYMMETRIC}}
\index{I2C\_CTRL\_CLHR\_ASYMMETRIC@{I2C\_CTRL\_CLHR\_ASYMMETRIC}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_CLHR\_ASYMMETRIC}{I2C\_CTRL\_CLHR\_ASYMMETRIC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaccaed1cc313d2db93cbb0acb49c71967} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+ASYMMETRIC~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1dd7bb6b825df36504573bd4ec207c41}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+ASYMMETRIC}} $<$$<$ 8)}

Shifted mode ASYMMETRIC for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gabde600cd4eee0d7a8c3d6ffcd857a9b1}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_CLHR\_DEFAULT@{I2C\_CTRL\_CLHR\_DEFAULT}}
\index{I2C\_CTRL\_CLHR\_DEFAULT@{I2C\_CTRL\_CLHR\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_CLHR\_DEFAULT}{I2C\_CTRL\_CLHR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gabde600cd4eee0d7a8c3d6ffcd857a9b1} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga5c39900b837ea2480b0093a271e1321f}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga8398fe460f00ee705c5f3b528c5c1b38}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_CLHR\_FAST@{I2C\_CTRL\_CLHR\_FAST}}
\index{I2C\_CTRL\_CLHR\_FAST@{I2C\_CTRL\_CLHR\_FAST}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_CLHR\_FAST}{I2C\_CTRL\_CLHR\_FAST}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga8398fe460f00ee705c5f3b528c5c1b38} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+FAST~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga634722250da40b0fdc493dfdece0f42e}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+FAST}} $<$$<$ 8)}

Shifted mode FAST for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga05ddcf5403ede917efa85176b47a355c}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_CLHR\_STANDARD@{I2C\_CTRL\_CLHR\_STANDARD}}
\index{I2C\_CTRL\_CLHR\_STANDARD@{I2C\_CTRL\_CLHR\_STANDARD}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_CLHR\_STANDARD}{I2C\_CTRL\_CLHR\_STANDARD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga05ddcf5403ede917efa85176b47a355c} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+STANDARD~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga21af56c532e5e1017e6d642a2b7d4740}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLHR\+\_\+\+STANDARD}} $<$$<$ 8)}

Shifted mode STANDARD for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gabb8b4a395ee2a455746b12d61d0c7655}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_CLTO\_1024PPC@{I2C\_CTRL\_CLTO\_1024PPC}}
\index{I2C\_CTRL\_CLTO\_1024PPC@{I2C\_CTRL\_CLTO\_1024PPC}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_CLTO\_1024PPC}{I2C\_CTRL\_CLTO\_1024PPC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gabb8b4a395ee2a455746b12d61d0c7655} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+1024\+PPC~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae024e2c18b4278ec1a9f20404a67894a}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+1024\+PPC}} $<$$<$ 16)}

Shifted mode 1024PPC for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaf7bdcdba6009cfddc63be0651ceed393}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_CLTO\_160PCC@{I2C\_CTRL\_CLTO\_160PCC}}
\index{I2C\_CTRL\_CLTO\_160PCC@{I2C\_CTRL\_CLTO\_160PCC}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_CLTO\_160PCC}{I2C\_CTRL\_CLTO\_160PCC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaf7bdcdba6009cfddc63be0651ceed393} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+160\+PCC~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga31a4f9aae97a083c1b12ac47c06a26ac}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+160\+PCC}} $<$$<$ 16)}

Shifted mode 160PCC for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga9e61d8bb81a46f44a2b4d658c229a868}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_CLTO\_320PPC@{I2C\_CTRL\_CLTO\_320PPC}}
\index{I2C\_CTRL\_CLTO\_320PPC@{I2C\_CTRL\_CLTO\_320PPC}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_CLTO\_320PPC}{I2C\_CTRL\_CLTO\_320PPC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga9e61d8bb81a46f44a2b4d658c229a868} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+320\+PPC~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaaf49c02008e3f541a9084336a724c633}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+320\+PPC}} $<$$<$ 16)}

Shifted mode 320PPC for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gabb0fad092b22fa30bece1cd07d371d85}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_CLTO\_40PCC@{I2C\_CTRL\_CLTO\_40PCC}}
\index{I2C\_CTRL\_CLTO\_40PCC@{I2C\_CTRL\_CLTO\_40PCC}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_CLTO\_40PCC}{I2C\_CTRL\_CLTO\_40PCC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gabb0fad092b22fa30bece1cd07d371d85} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+40\+PCC~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga25825f9bb1f5c811c73da9999cdb0fdd}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+40\+PCC}} $<$$<$ 16)}

Shifted mode 40PCC for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga47174fc970e1f12792ff8ff703e4035c}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_CLTO\_80PCC@{I2C\_CTRL\_CLTO\_80PCC}}
\index{I2C\_CTRL\_CLTO\_80PCC@{I2C\_CTRL\_CLTO\_80PCC}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_CLTO\_80PCC}{I2C\_CTRL\_CLTO\_80PCC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga47174fc970e1f12792ff8ff703e4035c} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+80\+PCC~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga931aa203ef2fb37b55268f1f6b0a3b33}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+80\+PCC}} $<$$<$ 16)}

Shifted mode 80PCC for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga00f4c3297f610453f4b454c99596fd61}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_CLTO\_DEFAULT@{I2C\_CTRL\_CLTO\_DEFAULT}}
\index{I2C\_CTRL\_CLTO\_DEFAULT@{I2C\_CTRL\_CLTO\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_CLTO\_DEFAULT}{I2C\_CTRL\_CLTO\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga00f4c3297f610453f4b454c99596fd61} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga722638384212b426e775af10e6c661c9}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaf4f5f04caf0bc9a1061de4ad958e137f}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_CLTO\_OFF@{I2C\_CTRL\_CLTO\_OFF}}
\index{I2C\_CTRL\_CLTO\_OFF@{I2C\_CTRL\_CLTO\_OFF}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_CLTO\_OFF}{I2C\_CTRL\_CLTO\_OFF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaf4f5f04caf0bc9a1061de4ad958e137f} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+\+OFF~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9f9fe07dbc6131d9e1d63d590bf57c7f}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+CLTO\+\_\+\+OFF}} $<$$<$ 16)}

Shifted mode OFF for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga88e3ee34045070d79e201c4d926b942b}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_EN@{I2C\_CTRL\_EN}}
\index{I2C\_CTRL\_EN@{I2C\_CTRL\_EN}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_EN}{I2C\_CTRL\_EN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga88e3ee34045070d79e201c4d926b942b} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+EN~(0x1\+UL $<$$<$ 0)}

I2C Enable \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga4a35a4ddce4a14a9ce949f5d73a602ad}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_EN\_DEFAULT@{I2C\_CTRL\_EN\_DEFAULT}}
\index{I2C\_CTRL\_EN\_DEFAULT@{I2C\_CTRL\_EN\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_EN\_DEFAULT}{I2C\_CTRL\_EN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga4a35a4ddce4a14a9ce949f5d73a602ad} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga3eef16860e704a622e79fe5fd6182a47}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga3cac0dab2c1f8e58be8756ba8d6f3d50}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_GCAMEN@{I2C\_CTRL\_GCAMEN}}
\index{I2C\_CTRL\_GCAMEN@{I2C\_CTRL\_GCAMEN}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_GCAMEN}{I2C\_CTRL\_GCAMEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga3cac0dab2c1f8e58be8756ba8d6f3d50} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+GCAMEN~(0x1\+UL $<$$<$ 6)}

General Call Address Match Enable \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaac5e16cb7c23736be3a6d67abee38396}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_GCAMEN\_DEFAULT@{I2C\_CTRL\_GCAMEN\_DEFAULT}}
\index{I2C\_CTRL\_GCAMEN\_DEFAULT@{I2C\_CTRL\_GCAMEN\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_GCAMEN\_DEFAULT}{I2C\_CTRL\_GCAMEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaac5e16cb7c23736be3a6d67abee38396} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+GCAMEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0889906e783efe773238de84f2a6111a}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+GCAMEN\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga3959adb325fc70b37cf2d356302620eb}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_GIBITO@{I2C\_CTRL\_GIBITO}}
\index{I2C\_CTRL\_GIBITO@{I2C\_CTRL\_GIBITO}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_GIBITO}{I2C\_CTRL\_GIBITO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga3959adb325fc70b37cf2d356302620eb} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+GIBITO~(0x1\+UL $<$$<$ 15)}

Go Idle on Bus Idle Timeout ~\newline
 \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gafe767724d198ea230c487448959a7eaf}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_GIBITO\_DEFAULT@{I2C\_CTRL\_GIBITO\_DEFAULT}}
\index{I2C\_CTRL\_GIBITO\_DEFAULT@{I2C\_CTRL\_GIBITO\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_GIBITO\_DEFAULT}{I2C\_CTRL\_GIBITO\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gafe767724d198ea230c487448959a7eaf} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+GIBITO\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gabc660ca540b6f667a29caead83ae0983}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+GIBITO\+\_\+\+DEFAULT}} $<$$<$ 15)}

Shifted mode DEFAULT for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga9cf1123d9dad281bf0bde6a5582e0915}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_SLAVE@{I2C\_CTRL\_SLAVE}}
\index{I2C\_CTRL\_SLAVE@{I2C\_CTRL\_SLAVE}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_SLAVE}{I2C\_CTRL\_SLAVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga9cf1123d9dad281bf0bde6a5582e0915} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+SLAVE~(0x1\+UL $<$$<$ 1)}

Addressable as Slave \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab0dcc1fa8b9d70fc2243f1830191c6b8}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_CTRL\_SLAVE\_DEFAULT@{I2C\_CTRL\_SLAVE\_DEFAULT}}
\index{I2C\_CTRL\_SLAVE\_DEFAULT@{I2C\_CTRL\_SLAVE\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_CTRL\_SLAVE\_DEFAULT}{I2C\_CTRL\_SLAVE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab0dcc1fa8b9d70fc2243f1830191c6b8} 
\#define I2\+C\+\_\+\+CTRL\+\_\+\+SLAVE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gac60b63e1b5480541c1bb2bcfd24e442b}{\+\_\+\+I2\+C\+\_\+\+CTRL\+\_\+\+SLAVE\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for I2\+C\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga785258647e367f87686120bc17837df0}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_ACK@{I2C\_IEN\_ACK}}
\index{I2C\_IEN\_ACK@{I2C\_IEN\_ACK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_ACK}{I2C\_IEN\_ACK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga785258647e367f87686120bc17837df0} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+ACK~(0x1\+UL $<$$<$ 6)}

Acknowledge Received Interrupt Enable \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga35af9fead0ba2d711227929ab58ac8ec}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_ACK\_DEFAULT@{I2C\_IEN\_ACK\_DEFAULT}}
\index{I2C\_IEN\_ACK\_DEFAULT@{I2C\_IEN\_ACK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_ACK\_DEFAULT}{I2C\_IEN\_ACK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga35af9fead0ba2d711227929ab58ac8ec} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+ACK\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gadf0928bdb1215bccca633ec78d8eaaa0}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+ACK\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga9b86bcb819f9a525d526c4272304fad1}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_ADDR@{I2C\_IEN\_ADDR}}
\index{I2C\_IEN\_ADDR@{I2C\_IEN\_ADDR}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_ADDR}{I2C\_IEN\_ADDR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga9b86bcb819f9a525d526c4272304fad1} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+ADDR~(0x1\+UL $<$$<$ 2)}

Address Interrupt Enable \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga429c943904cde6c9d0b8f84e03a0d6c2}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_ADDR\_DEFAULT@{I2C\_IEN\_ADDR\_DEFAULT}}
\index{I2C\_IEN\_ADDR\_DEFAULT@{I2C\_IEN\_ADDR\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_ADDR\_DEFAULT}{I2C\_IEN\_ADDR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga429c943904cde6c9d0b8f84e03a0d6c2} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+ADDR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae3ccd0fa71b100345e0faef3f2e30947}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+ADDR\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga46b491bb2c58d29f9c8356967ddd74bf}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_ARBLOST@{I2C\_IEN\_ARBLOST}}
\index{I2C\_IEN\_ARBLOST@{I2C\_IEN\_ARBLOST}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_ARBLOST}{I2C\_IEN\_ARBLOST}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga46b491bb2c58d29f9c8356967ddd74bf} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+ARBLOST~(0x1\+UL $<$$<$ 9)}

Arbitration Lost Interrupt Enable \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga9da44f5f373ca4c97dd9e25836e3e0d3}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_ARBLOST\_DEFAULT@{I2C\_IEN\_ARBLOST\_DEFAULT}}
\index{I2C\_IEN\_ARBLOST\_DEFAULT@{I2C\_IEN\_ARBLOST\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_ARBLOST\_DEFAULT}{I2C\_IEN\_ARBLOST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga9da44f5f373ca4c97dd9e25836e3e0d3} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+ARBLOST\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0f91be64701ff0038da591bab0c7a6bb}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+ARBLOST\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaec55fde8d56887e90769aa520153e2d0}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_BITO@{I2C\_IEN\_BITO}}
\index{I2C\_IEN\_BITO@{I2C\_IEN\_BITO}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_BITO}{I2C\_IEN\_BITO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaec55fde8d56887e90769aa520153e2d0} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+BITO~(0x1\+UL $<$$<$ 14)}

Bus Idle Timeout Interrupt Enable \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gabbfb103c30bfa180c5ab01ef4a3a0fa3}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_BITO\_DEFAULT@{I2C\_IEN\_BITO\_DEFAULT}}
\index{I2C\_IEN\_BITO\_DEFAULT@{I2C\_IEN\_BITO\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_BITO\_DEFAULT}{I2C\_IEN\_BITO\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gabbfb103c30bfa180c5ab01ef4a3a0fa3} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+BITO\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab3a315a35b75bd922bf44640a8ed902e}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+BITO\+\_\+\+DEFAULT}} $<$$<$ 14)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gabc8ac354e732b6699884afde0cc01f4b}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_BUSERR@{I2C\_IEN\_BUSERR}}
\index{I2C\_IEN\_BUSERR@{I2C\_IEN\_BUSERR}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_BUSERR}{I2C\_IEN\_BUSERR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gabc8ac354e732b6699884afde0cc01f4b} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+BUSERR~(0x1\+UL $<$$<$ 10)}

Bus Error Interrupt Enable \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaefa26afda0c813ea7eeb7f305888f4b7}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_BUSERR\_DEFAULT@{I2C\_IEN\_BUSERR\_DEFAULT}}
\index{I2C\_IEN\_BUSERR\_DEFAULT@{I2C\_IEN\_BUSERR\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_BUSERR\_DEFAULT}{I2C\_IEN\_BUSERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaefa26afda0c813ea7eeb7f305888f4b7} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+BUSERR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaf7ee941b08b08563e0fbc490570928b3}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+BUSERR\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga25ba36b8697e6d6b22578f9775ba421e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_BUSHOLD@{I2C\_IEN\_BUSHOLD}}
\index{I2C\_IEN\_BUSHOLD@{I2C\_IEN\_BUSHOLD}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_BUSHOLD}{I2C\_IEN\_BUSHOLD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga25ba36b8697e6d6b22578f9775ba421e} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+BUSHOLD~(0x1\+UL $<$$<$ 11)}

Bus Held Interrupt Enable \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga40e50e8ff3901cd8d058b849751a8557}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_BUSHOLD\_DEFAULT@{I2C\_IEN\_BUSHOLD\_DEFAULT}}
\index{I2C\_IEN\_BUSHOLD\_DEFAULT@{I2C\_IEN\_BUSHOLD\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_BUSHOLD\_DEFAULT}{I2C\_IEN\_BUSHOLD\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga40e50e8ff3901cd8d058b849751a8557} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+BUSHOLD\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga5374bc2496e4a43b75d3c3b8728b8e04}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+BUSHOLD\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga2be84bcb887c7f94eeadf40961570136}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_CLTO@{I2C\_IEN\_CLTO}}
\index{I2C\_IEN\_CLTO@{I2C\_IEN\_CLTO}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_CLTO}{I2C\_IEN\_CLTO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga2be84bcb887c7f94eeadf40961570136} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+CLTO~(0x1\+UL $<$$<$ 15)}

Clock Low Interrupt Enable \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga286e065f5c9142cc878cc9a9c19512cc}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_CLTO\_DEFAULT@{I2C\_IEN\_CLTO\_DEFAULT}}
\index{I2C\_IEN\_CLTO\_DEFAULT@{I2C\_IEN\_CLTO\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_CLTO\_DEFAULT}{I2C\_IEN\_CLTO\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga286e065f5c9142cc878cc9a9c19512cc} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+CLTO\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4ab11bf3f62d7f2ed8a6ab7b27d8c70b}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+CLTO\+\_\+\+DEFAULT}} $<$$<$ 15)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga572fda1519bffd6460aaed6f6cd9367e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_MSTOP@{I2C\_IEN\_MSTOP}}
\index{I2C\_IEN\_MSTOP@{I2C\_IEN\_MSTOP}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_MSTOP}{I2C\_IEN\_MSTOP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga572fda1519bffd6460aaed6f6cd9367e} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+MSTOP~(0x1\+UL $<$$<$ 8)}

MSTOP Interrupt Enable \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga93967fc375074624ec8e1d1cd1703bc5}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_MSTOP\_DEFAULT@{I2C\_IEN\_MSTOP\_DEFAULT}}
\index{I2C\_IEN\_MSTOP\_DEFAULT@{I2C\_IEN\_MSTOP\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_MSTOP\_DEFAULT}{I2C\_IEN\_MSTOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga93967fc375074624ec8e1d1cd1703bc5} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+MSTOP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga047906fe9e985b2b540526ab9ef90313}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+MSTOP\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga258b48749bd6dd7d4ecaa94ffb626ea6}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_NACK@{I2C\_IEN\_NACK}}
\index{I2C\_IEN\_NACK@{I2C\_IEN\_NACK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_NACK}{I2C\_IEN\_NACK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga258b48749bd6dd7d4ecaa94ffb626ea6} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+NACK~(0x1\+UL $<$$<$ 7)}

Not Acknowledge Received Interrupt Enable \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gafc2c0521ba89b65a15e53ca342f04730}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_NACK\_DEFAULT@{I2C\_IEN\_NACK\_DEFAULT}}
\index{I2C\_IEN\_NACK\_DEFAULT@{I2C\_IEN\_NACK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_NACK\_DEFAULT}{I2C\_IEN\_NACK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gafc2c0521ba89b65a15e53ca342f04730} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+NACK\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1100f72c04c18cc0a1fd592715486443}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+NACK\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga1a5a8d6bd8334f45ba1d18f1ac0f6a6c}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_RSTART@{I2C\_IEN\_RSTART}}
\index{I2C\_IEN\_RSTART@{I2C\_IEN\_RSTART}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_RSTART}{I2C\_IEN\_RSTART}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga1a5a8d6bd8334f45ba1d18f1ac0f6a6c} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+RSTART~(0x1\+UL $<$$<$ 1)}

Repeated START condition Interrupt Enable \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad5d31bbcd7bd73326aa1b0bf447a86e1}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_RSTART\_DEFAULT@{I2C\_IEN\_RSTART\_DEFAULT}}
\index{I2C\_IEN\_RSTART\_DEFAULT@{I2C\_IEN\_RSTART\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_RSTART\_DEFAULT}{I2C\_IEN\_RSTART\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad5d31bbcd7bd73326aa1b0bf447a86e1} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+RSTART\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga666d38df5a59ab225fb003d4cb40aab1}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+RSTART\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga55b990cc232962286227cc5e3ca82a1b}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_RXDATAV@{I2C\_IEN\_RXDATAV}}
\index{I2C\_IEN\_RXDATAV@{I2C\_IEN\_RXDATAV}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_RXDATAV}{I2C\_IEN\_RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga55b990cc232962286227cc5e3ca82a1b} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+RXDATAV~(0x1\+UL $<$$<$ 5)}

Receive Data Valid Interrupt Enable \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga9d64c15bbc0faff091a1f36c9ed9c762}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_RXDATAV\_DEFAULT@{I2C\_IEN\_RXDATAV\_DEFAULT}}
\index{I2C\_IEN\_RXDATAV\_DEFAULT@{I2C\_IEN\_RXDATAV\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_RXDATAV\_DEFAULT}{I2C\_IEN\_RXDATAV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga9d64c15bbc0faff091a1f36c9ed9c762} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+RXDATAV\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4c02279cab2198ad80f278de56f8118e}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+RXDATAV\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga8d962042753d251a58b1c17915f390ad}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_RXUF@{I2C\_IEN\_RXUF}}
\index{I2C\_IEN\_RXUF@{I2C\_IEN\_RXUF}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_RXUF}{I2C\_IEN\_RXUF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga8d962042753d251a58b1c17915f390ad} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+RXUF~(0x1\+UL $<$$<$ 13)}

Receive Buffer Underflow Interrupt Enable \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga2cbc70449b544057be8a0e7edfad9cd6}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_RXUF\_DEFAULT@{I2C\_IEN\_RXUF\_DEFAULT}}
\index{I2C\_IEN\_RXUF\_DEFAULT@{I2C\_IEN\_RXUF\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_RXUF\_DEFAULT}{I2C\_IEN\_RXUF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga2cbc70449b544057be8a0e7edfad9cd6} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+RXUF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaea6282c67769e09a44d2d8080a4e8bcf}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+RXUF\+\_\+\+DEFAULT}} $<$$<$ 13)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga2fb859601959f86d8945a19d56b40578}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_SSTOP@{I2C\_IEN\_SSTOP}}
\index{I2C\_IEN\_SSTOP@{I2C\_IEN\_SSTOP}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_SSTOP}{I2C\_IEN\_SSTOP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga2fb859601959f86d8945a19d56b40578} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+SSTOP~(0x1\+UL $<$$<$ 16)}

SSTOP Interrupt Enable \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gafd86a369b722e09d26a0ebd90a5f1782}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_SSTOP\_DEFAULT@{I2C\_IEN\_SSTOP\_DEFAULT}}
\index{I2C\_IEN\_SSTOP\_DEFAULT@{I2C\_IEN\_SSTOP\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_SSTOP\_DEFAULT}{I2C\_IEN\_SSTOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gafd86a369b722e09d26a0ebd90a5f1782} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+SSTOP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga2bd7efe8da2518c71fc6ee3906056a12}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+SSTOP\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab7cee44281ac25a4b6a6a2d5b85805f6}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_START@{I2C\_IEN\_START}}
\index{I2C\_IEN\_START@{I2C\_IEN\_START}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_START}{I2C\_IEN\_START}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab7cee44281ac25a4b6a6a2d5b85805f6} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+START~(0x1\+UL $<$$<$ 0)}

START Condition Interrupt Enable \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaec1ab9b6d2ee536d295342f8661de484}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_START\_DEFAULT@{I2C\_IEN\_START\_DEFAULT}}
\index{I2C\_IEN\_START\_DEFAULT@{I2C\_IEN\_START\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_START\_DEFAULT}{I2C\_IEN\_START\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaec1ab9b6d2ee536d295342f8661de484} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+START\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0389a499a66089ccc8229a030c657f9d}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+START\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga8ae0b969b09f7fe52e1fdd57d1d149b2}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_TXBL@{I2C\_IEN\_TXBL}}
\index{I2C\_IEN\_TXBL@{I2C\_IEN\_TXBL}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_TXBL}{I2C\_IEN\_TXBL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga8ae0b969b09f7fe52e1fdd57d1d149b2} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+TXBL~(0x1\+UL $<$$<$ 4)}

Transmit Buffer level Interrupt Enable \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaceeeaa8f93fd7ac96107677425335d8c}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_TXBL\_DEFAULT@{I2C\_IEN\_TXBL\_DEFAULT}}
\index{I2C\_IEN\_TXBL\_DEFAULT@{I2C\_IEN\_TXBL\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_TXBL\_DEFAULT}{I2C\_IEN\_TXBL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaceeeaa8f93fd7ac96107677425335d8c} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+TXBL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga30b7c30fe3887eefdb0e3cee7dd2c21b}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+TXBL\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga442035e9e9258cf8da83f2c95a401e0f}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_TXC@{I2C\_IEN\_TXC}}
\index{I2C\_IEN\_TXC@{I2C\_IEN\_TXC}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_TXC}{I2C\_IEN\_TXC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga442035e9e9258cf8da83f2c95a401e0f} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+TXC~(0x1\+UL $<$$<$ 3)}

Transfer Completed Interrupt Enable \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaaf3933ebf9e632301f6f5da40c396094}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_TXC\_DEFAULT@{I2C\_IEN\_TXC\_DEFAULT}}
\index{I2C\_IEN\_TXC\_DEFAULT@{I2C\_IEN\_TXC\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_TXC\_DEFAULT}{I2C\_IEN\_TXC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaaf3933ebf9e632301f6f5da40c396094} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+TXC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga82a29ed9f38e46220247d7be6ced93ac}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+TXC\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaae82c0d569175444f5349eb7568ba023}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_TXOF@{I2C\_IEN\_TXOF}}
\index{I2C\_IEN\_TXOF@{I2C\_IEN\_TXOF}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_TXOF}{I2C\_IEN\_TXOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaae82c0d569175444f5349eb7568ba023} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+TXOF~(0x1\+UL $<$$<$ 12)}

Transmit Buffer Overflow Interrupt Enable \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga695ce726dc6c8a6d68f57ed2ee3bf456}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IEN\_TXOF\_DEFAULT@{I2C\_IEN\_TXOF\_DEFAULT}}
\index{I2C\_IEN\_TXOF\_DEFAULT@{I2C\_IEN\_TXOF\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IEN\_TXOF\_DEFAULT}{I2C\_IEN\_TXOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga695ce726dc6c8a6d68f57ed2ee3bf456} 
\#define I2\+C\+\_\+\+IEN\+\_\+\+TXOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad48f4d191fb4f1c29c747689f7ed96c1}{\+\_\+\+I2\+C\+\_\+\+IEN\+\_\+\+TXOF\+\_\+\+DEFAULT}} $<$$<$ 12)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab345bfd7135a3d796e9167e14ad7ed2e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_ACK@{I2C\_IF\_ACK}}
\index{I2C\_IF\_ACK@{I2C\_IF\_ACK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_ACK}{I2C\_IF\_ACK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab345bfd7135a3d796e9167e14ad7ed2e} 
\#define I2\+C\+\_\+\+IF\+\_\+\+ACK~(0x1\+UL $<$$<$ 6)}

Acknowledge Received Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga36733015cf83f29ae5d47576c456f3cf}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_ACK\_DEFAULT@{I2C\_IF\_ACK\_DEFAULT}}
\index{I2C\_IF\_ACK\_DEFAULT@{I2C\_IF\_ACK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_ACK\_DEFAULT}{I2C\_IF\_ACK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga36733015cf83f29ae5d47576c456f3cf} 
\#define I2\+C\+\_\+\+IF\+\_\+\+ACK\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab5ac6764b4fc15192341c31bacae3efa}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+ACK\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab4b3830d6e887745932708af3c80bdcc}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_ADDR@{I2C\_IF\_ADDR}}
\index{I2C\_IF\_ADDR@{I2C\_IF\_ADDR}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_ADDR}{I2C\_IF\_ADDR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab4b3830d6e887745932708af3c80bdcc} 
\#define I2\+C\+\_\+\+IF\+\_\+\+ADDR~(0x1\+UL $<$$<$ 2)}

Address Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga80c373a791a16ba69f17dd756332261e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_ADDR\_DEFAULT@{I2C\_IF\_ADDR\_DEFAULT}}
\index{I2C\_IF\_ADDR\_DEFAULT@{I2C\_IF\_ADDR\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_ADDR\_DEFAULT}{I2C\_IF\_ADDR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga80c373a791a16ba69f17dd756332261e} 
\#define I2\+C\+\_\+\+IF\+\_\+\+ADDR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaaf1cb77dbf381a9ba5d301393d3ba598}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+ADDR\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga82129e78d14aee2d80d749d450995e91}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_ARBLOST@{I2C\_IF\_ARBLOST}}
\index{I2C\_IF\_ARBLOST@{I2C\_IF\_ARBLOST}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_ARBLOST}{I2C\_IF\_ARBLOST}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga82129e78d14aee2d80d749d450995e91} 
\#define I2\+C\+\_\+\+IF\+\_\+\+ARBLOST~(0x1\+UL $<$$<$ 9)}

Arbitration Lost Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaefd0eb6c528c4b6bbbc8d493f4bbd7c8}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_ARBLOST\_DEFAULT@{I2C\_IF\_ARBLOST\_DEFAULT}}
\index{I2C\_IF\_ARBLOST\_DEFAULT@{I2C\_IF\_ARBLOST\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_ARBLOST\_DEFAULT}{I2C\_IF\_ARBLOST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaefd0eb6c528c4b6bbbc8d493f4bbd7c8} 
\#define I2\+C\+\_\+\+IF\+\_\+\+ARBLOST\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga89faeed43a274c82fc0ae0fe3fcb94c3}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+ARBLOST\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga377c11d167f79cfdfbfbd6e24d09fcde}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_BITO@{I2C\_IF\_BITO}}
\index{I2C\_IF\_BITO@{I2C\_IF\_BITO}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_BITO}{I2C\_IF\_BITO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga377c11d167f79cfdfbfbd6e24d09fcde} 
\#define I2\+C\+\_\+\+IF\+\_\+\+BITO~(0x1\+UL $<$$<$ 14)}

Bus Idle Timeout Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga8c5ff62e29bbd652073ed00d4bd67a11}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_BITO\_DEFAULT@{I2C\_IF\_BITO\_DEFAULT}}
\index{I2C\_IF\_BITO\_DEFAULT@{I2C\_IF\_BITO\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_BITO\_DEFAULT}{I2C\_IF\_BITO\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga8c5ff62e29bbd652073ed00d4bd67a11} 
\#define I2\+C\+\_\+\+IF\+\_\+\+BITO\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae46a4c770a997ffe387ee1040a5366cf}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+BITO\+\_\+\+DEFAULT}} $<$$<$ 14)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaac0e7c392ff0af3e91e88785b8e5b08d}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_BUSERR@{I2C\_IF\_BUSERR}}
\index{I2C\_IF\_BUSERR@{I2C\_IF\_BUSERR}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_BUSERR}{I2C\_IF\_BUSERR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaac0e7c392ff0af3e91e88785b8e5b08d} 
\#define I2\+C\+\_\+\+IF\+\_\+\+BUSERR~(0x1\+UL $<$$<$ 10)}

Bus Error Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaa29a69bb247bffb96a97178ee187f054}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_BUSERR\_DEFAULT@{I2C\_IF\_BUSERR\_DEFAULT}}
\index{I2C\_IF\_BUSERR\_DEFAULT@{I2C\_IF\_BUSERR\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_BUSERR\_DEFAULT}{I2C\_IF\_BUSERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaa29a69bb247bffb96a97178ee187f054} 
\#define I2\+C\+\_\+\+IF\+\_\+\+BUSERR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga52d5739baa264fe6f9a273d355c2fdd0}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+BUSERR\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaec195c9b47616e03d0e762690a08e4ec}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_BUSHOLD@{I2C\_IF\_BUSHOLD}}
\index{I2C\_IF\_BUSHOLD@{I2C\_IF\_BUSHOLD}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_BUSHOLD}{I2C\_IF\_BUSHOLD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaec195c9b47616e03d0e762690a08e4ec} 
\#define I2\+C\+\_\+\+IF\+\_\+\+BUSHOLD~(0x1\+UL $<$$<$ 11)}

Bus Held Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga68ed25ed87572e789f0dc62c6252ef01}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_BUSHOLD\_DEFAULT@{I2C\_IF\_BUSHOLD\_DEFAULT}}
\index{I2C\_IF\_BUSHOLD\_DEFAULT@{I2C\_IF\_BUSHOLD\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_BUSHOLD\_DEFAULT}{I2C\_IF\_BUSHOLD\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga68ed25ed87572e789f0dc62c6252ef01} 
\#define I2\+C\+\_\+\+IF\+\_\+\+BUSHOLD\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae74bf30d36acc8a27a598b86c588dd17}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+BUSHOLD\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaef196ceb004fdb47449d47c0a77b9b02}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_CLTO@{I2C\_IF\_CLTO}}
\index{I2C\_IF\_CLTO@{I2C\_IF\_CLTO}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_CLTO}{I2C\_IF\_CLTO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaef196ceb004fdb47449d47c0a77b9b02} 
\#define I2\+C\+\_\+\+IF\+\_\+\+CLTO~(0x1\+UL $<$$<$ 15)}

Clock Low Timeout Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga7291df23fd8549dcf18914d2ceab7b43}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_CLTO\_DEFAULT@{I2C\_IF\_CLTO\_DEFAULT}}
\index{I2C\_IF\_CLTO\_DEFAULT@{I2C\_IF\_CLTO\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_CLTO\_DEFAULT}{I2C\_IF\_CLTO\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga7291df23fd8549dcf18914d2ceab7b43} 
\#define I2\+C\+\_\+\+IF\+\_\+\+CLTO\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4917239faca92a90c35ac8ebc252416b}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+CLTO\+\_\+\+DEFAULT}} $<$$<$ 15)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga56d250d829264822613f469e643d15ed}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_MSTOP@{I2C\_IF\_MSTOP}}
\index{I2C\_IF\_MSTOP@{I2C\_IF\_MSTOP}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_MSTOP}{I2C\_IF\_MSTOP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga56d250d829264822613f469e643d15ed} 
\#define I2\+C\+\_\+\+IF\+\_\+\+MSTOP~(0x1\+UL $<$$<$ 8)}

Master STOP Condition Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga0e37cb3a0112cef01dde2222cb5d67c6}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_MSTOP\_DEFAULT@{I2C\_IF\_MSTOP\_DEFAULT}}
\index{I2C\_IF\_MSTOP\_DEFAULT@{I2C\_IF\_MSTOP\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_MSTOP\_DEFAULT}{I2C\_IF\_MSTOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga0e37cb3a0112cef01dde2222cb5d67c6} 
\#define I2\+C\+\_\+\+IF\+\_\+\+MSTOP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gacfe825c3af34e00582765ba3a1574d50}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+MSTOP\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga680542dbba8b23cf70e5c414e8af6545}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_NACK@{I2C\_IF\_NACK}}
\index{I2C\_IF\_NACK@{I2C\_IF\_NACK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_NACK}{I2C\_IF\_NACK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga680542dbba8b23cf70e5c414e8af6545} 
\#define I2\+C\+\_\+\+IF\+\_\+\+NACK~(0x1\+UL $<$$<$ 7)}

Not Acknowledge Received Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga22bc0def312a6a0d60b4f65567da87fd}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_NACK\_DEFAULT@{I2C\_IF\_NACK\_DEFAULT}}
\index{I2C\_IF\_NACK\_DEFAULT@{I2C\_IF\_NACK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_NACK\_DEFAULT}{I2C\_IF\_NACK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga22bc0def312a6a0d60b4f65567da87fd} 
\#define I2\+C\+\_\+\+IF\+\_\+\+NACK\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga32000d098eee5d19e7fd4b380081491f}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+NACK\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaa1df4df940d3b7f17a3b0435b2b56f7b}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_RSTART@{I2C\_IF\_RSTART}}
\index{I2C\_IF\_RSTART@{I2C\_IF\_RSTART}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_RSTART}{I2C\_IF\_RSTART}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaa1df4df940d3b7f17a3b0435b2b56f7b} 
\#define I2\+C\+\_\+\+IF\+\_\+\+RSTART~(0x1\+UL $<$$<$ 1)}

Repeated START condition Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab5b6e7e4d38bbf657c35941c7da67659}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_RSTART\_DEFAULT@{I2C\_IF\_RSTART\_DEFAULT}}
\index{I2C\_IF\_RSTART\_DEFAULT@{I2C\_IF\_RSTART\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_RSTART\_DEFAULT}{I2C\_IF\_RSTART\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab5b6e7e4d38bbf657c35941c7da67659} 
\#define I2\+C\+\_\+\+IF\+\_\+\+RSTART\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa7dda7d0918c71e70a09c6694d54590f}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+RSTART\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga178ce96f3ba88c84d538a4377aaca7a0}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_RXDATAV@{I2C\_IF\_RXDATAV}}
\index{I2C\_IF\_RXDATAV@{I2C\_IF\_RXDATAV}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_RXDATAV}{I2C\_IF\_RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga178ce96f3ba88c84d538a4377aaca7a0} 
\#define I2\+C\+\_\+\+IF\+\_\+\+RXDATAV~(0x1\+UL $<$$<$ 5)}

Receive Data Valid Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga1dbf8da17c375f6ac71b83dabd3d82cc}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_RXDATAV\_DEFAULT@{I2C\_IF\_RXDATAV\_DEFAULT}}
\index{I2C\_IF\_RXDATAV\_DEFAULT@{I2C\_IF\_RXDATAV\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_RXDATAV\_DEFAULT}{I2C\_IF\_RXDATAV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga1dbf8da17c375f6ac71b83dabd3d82cc} 
\#define I2\+C\+\_\+\+IF\+\_\+\+RXDATAV\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga86facb197d325cad79881f998bb3f926}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+RXDATAV\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad3b47accee2738bb0d326995b7dba439}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_RXUF@{I2C\_IF\_RXUF}}
\index{I2C\_IF\_RXUF@{I2C\_IF\_RXUF}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_RXUF}{I2C\_IF\_RXUF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad3b47accee2738bb0d326995b7dba439} 
\#define I2\+C\+\_\+\+IF\+\_\+\+RXUF~(0x1\+UL $<$$<$ 13)}

Receive Buffer Underflow Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga6c6329da3f1ee1b9f6fe15ce67252e88}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_RXUF\_DEFAULT@{I2C\_IF\_RXUF\_DEFAULT}}
\index{I2C\_IF\_RXUF\_DEFAULT@{I2C\_IF\_RXUF\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_RXUF\_DEFAULT}{I2C\_IF\_RXUF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga6c6329da3f1ee1b9f6fe15ce67252e88} 
\#define I2\+C\+\_\+\+IF\+\_\+\+RXUF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga32a5563e7e866a1c1af916979837a99c}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+RXUF\+\_\+\+DEFAULT}} $<$$<$ 13)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga7b7fe231e895dd931c88ab06228dba72}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_SSTOP@{I2C\_IF\_SSTOP}}
\index{I2C\_IF\_SSTOP@{I2C\_IF\_SSTOP}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_SSTOP}{I2C\_IF\_SSTOP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga7b7fe231e895dd931c88ab06228dba72} 
\#define I2\+C\+\_\+\+IF\+\_\+\+SSTOP~(0x1\+UL $<$$<$ 16)}

Slave STOP condition Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga9b71eb0d08a410131a310243cccd633f}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_SSTOP\_DEFAULT@{I2C\_IF\_SSTOP\_DEFAULT}}
\index{I2C\_IF\_SSTOP\_DEFAULT@{I2C\_IF\_SSTOP\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_SSTOP\_DEFAULT}{I2C\_IF\_SSTOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga9b71eb0d08a410131a310243cccd633f} 
\#define I2\+C\+\_\+\+IF\+\_\+\+SSTOP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6ffc7913a685b5e8f4b60a718b6cc813}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+SSTOP\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaeadb86b02ec112df23ceb3cd192e3d2b}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_START@{I2C\_IF\_START}}
\index{I2C\_IF\_START@{I2C\_IF\_START}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_START}{I2C\_IF\_START}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaeadb86b02ec112df23ceb3cd192e3d2b} 
\#define I2\+C\+\_\+\+IF\+\_\+\+START~(0x1\+UL $<$$<$ 0)}

START condition Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaa950a3570ccbb4c1c531aea405050904}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_START\_DEFAULT@{I2C\_IF\_START\_DEFAULT}}
\index{I2C\_IF\_START\_DEFAULT@{I2C\_IF\_START\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_START\_DEFAULT}{I2C\_IF\_START\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaa950a3570ccbb4c1c531aea405050904} 
\#define I2\+C\+\_\+\+IF\+\_\+\+START\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae87687d7d25cce4d25722395927f7b8c}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+START\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga0d6bb081236e52f0e2e5d9adcbe5c596}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_TXBL@{I2C\_IF\_TXBL}}
\index{I2C\_IF\_TXBL@{I2C\_IF\_TXBL}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_TXBL}{I2C\_IF\_TXBL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga0d6bb081236e52f0e2e5d9adcbe5c596} 
\#define I2\+C\+\_\+\+IF\+\_\+\+TXBL~(0x1\+UL $<$$<$ 4)}

Transmit Buffer Level Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga65a8c013b46aae85a2b354272db68651}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_TXBL\_DEFAULT@{I2C\_IF\_TXBL\_DEFAULT}}
\index{I2C\_IF\_TXBL\_DEFAULT@{I2C\_IF\_TXBL\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_TXBL\_DEFAULT}{I2C\_IF\_TXBL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga65a8c013b46aae85a2b354272db68651} 
\#define I2\+C\+\_\+\+IF\+\_\+\+TXBL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga848484c49d3ba927a7d6cff253716ec5}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+TXBL\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gac1afa46fd2a376e7b08d21b7a3017e99}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_TXC@{I2C\_IF\_TXC}}
\index{I2C\_IF\_TXC@{I2C\_IF\_TXC}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_TXC}{I2C\_IF\_TXC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gac1afa46fd2a376e7b08d21b7a3017e99} 
\#define I2\+C\+\_\+\+IF\+\_\+\+TXC~(0x1\+UL $<$$<$ 3)}

Transfer Completed Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga28eb787985f24377cfa66378a6e2496b}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_TXC\_DEFAULT@{I2C\_IF\_TXC\_DEFAULT}}
\index{I2C\_IF\_TXC\_DEFAULT@{I2C\_IF\_TXC\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_TXC\_DEFAULT}{I2C\_IF\_TXC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga28eb787985f24377cfa66378a6e2496b} 
\#define I2\+C\+\_\+\+IF\+\_\+\+TXC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa4c3d745c2dff5f2f2f4d0c25bc66f3d}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+TXC\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga1edfa0ca936fb7ec2209ae1aef0b9be2}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_TXOF@{I2C\_IF\_TXOF}}
\index{I2C\_IF\_TXOF@{I2C\_IF\_TXOF}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_TXOF}{I2C\_IF\_TXOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga1edfa0ca936fb7ec2209ae1aef0b9be2} 
\#define I2\+C\+\_\+\+IF\+\_\+\+TXOF~(0x1\+UL $<$$<$ 12)}

Transmit Buffer Overflow Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga7d8c240fd8e0724903a6eb37ce678883}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IF\_TXOF\_DEFAULT@{I2C\_IF\_TXOF\_DEFAULT}}
\index{I2C\_IF\_TXOF\_DEFAULT@{I2C\_IF\_TXOF\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IF\_TXOF\_DEFAULT}{I2C\_IF\_TXOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga7d8c240fd8e0724903a6eb37ce678883} 
\#define I2\+C\+\_\+\+IF\+\_\+\+TXOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga383b98cfeb32849f4127281f88ff36ad}{\+\_\+\+I2\+C\+\_\+\+IF\+\_\+\+TXOF\+\_\+\+DEFAULT}} $<$$<$ 12)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad4a6a4658a62daecc783b9728fbabbb3}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_ACK@{I2C\_IFC\_ACK}}
\index{I2C\_IFC\_ACK@{I2C\_IFC\_ACK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_ACK}{I2C\_IFC\_ACK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad4a6a4658a62daecc783b9728fbabbb3} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+ACK~(0x1\+UL $<$$<$ 6)}

Clear Acknowledge Received Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga50bf8e7f6e29d12ffc407a11021f0135}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_ACK\_DEFAULT@{I2C\_IFC\_ACK\_DEFAULT}}
\index{I2C\_IFC\_ACK\_DEFAULT@{I2C\_IFC\_ACK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_ACK\_DEFAULT}{I2C\_IFC\_ACK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga50bf8e7f6e29d12ffc407a11021f0135} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+ACK\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga8c2e813141b93fd6b04ec7780a796807}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+ACK\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad53fe85f7a2b49e428f9de319cfd6eb7}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_ADDR@{I2C\_IFC\_ADDR}}
\index{I2C\_IFC\_ADDR@{I2C\_IFC\_ADDR}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_ADDR}{I2C\_IFC\_ADDR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad53fe85f7a2b49e428f9de319cfd6eb7} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+ADDR~(0x1\+UL $<$$<$ 2)}

Clear Address Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga482b17f2cb768eaf9f71079ee59d69f6}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_ADDR\_DEFAULT@{I2C\_IFC\_ADDR\_DEFAULT}}
\index{I2C\_IFC\_ADDR\_DEFAULT@{I2C\_IFC\_ADDR\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_ADDR\_DEFAULT}{I2C\_IFC\_ADDR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga482b17f2cb768eaf9f71079ee59d69f6} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+ADDR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad6f7746899d3b9919f4ceda45f3ccde7}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+ADDR\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gabaa099d484e9b800b07678d6ef48832d}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_ARBLOST@{I2C\_IFC\_ARBLOST}}
\index{I2C\_IFC\_ARBLOST@{I2C\_IFC\_ARBLOST}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_ARBLOST}{I2C\_IFC\_ARBLOST}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gabaa099d484e9b800b07678d6ef48832d} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+ARBLOST~(0x1\+UL $<$$<$ 9)}

Clear Arbitration Lost Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gae44e2f2ba23801ef3e5f5e6222627c8f}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_ARBLOST\_DEFAULT@{I2C\_IFC\_ARBLOST\_DEFAULT}}
\index{I2C\_IFC\_ARBLOST\_DEFAULT@{I2C\_IFC\_ARBLOST\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_ARBLOST\_DEFAULT}{I2C\_IFC\_ARBLOST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gae44e2f2ba23801ef3e5f5e6222627c8f} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+ARBLOST\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gab179861c06501de40acdacbe1902dbd0}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+ARBLOST\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaabb9789210438125fde05269c355f087}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_BITO@{I2C\_IFC\_BITO}}
\index{I2C\_IFC\_BITO@{I2C\_IFC\_BITO}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_BITO}{I2C\_IFC\_BITO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaabb9789210438125fde05269c355f087} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+BITO~(0x1\+UL $<$$<$ 14)}

Clear Bus Idle Timeout Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga938a15c8e0dc85f7f4cb2a934256a29e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_BITO\_DEFAULT@{I2C\_IFC\_BITO\_DEFAULT}}
\index{I2C\_IFC\_BITO\_DEFAULT@{I2C\_IFC\_BITO\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_BITO\_DEFAULT}{I2C\_IFC\_BITO\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga938a15c8e0dc85f7f4cb2a934256a29e} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+BITO\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gafe41beaae79da25681189174119d6650}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+BITO\+\_\+\+DEFAULT}} $<$$<$ 14)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga0b554d833317fc75375d1c3d83cac16a}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_BUSERR@{I2C\_IFC\_BUSERR}}
\index{I2C\_IFC\_BUSERR@{I2C\_IFC\_BUSERR}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_BUSERR}{I2C\_IFC\_BUSERR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga0b554d833317fc75375d1c3d83cac16a} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+BUSERR~(0x1\+UL $<$$<$ 10)}

Clear Bus Error Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga443d1607778f2a08d16e03acc7a5a69a}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_BUSERR\_DEFAULT@{I2C\_IFC\_BUSERR\_DEFAULT}}
\index{I2C\_IFC\_BUSERR\_DEFAULT@{I2C\_IFC\_BUSERR\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_BUSERR\_DEFAULT}{I2C\_IFC\_BUSERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga443d1607778f2a08d16e03acc7a5a69a} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+BUSERR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6932e164fe9b06fb79d44b7f8491e4e1}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+BUSERR\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gabed56f622f20d19a758bd54f04220a9c}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_BUSHOLD@{I2C\_IFC\_BUSHOLD}}
\index{I2C\_IFC\_BUSHOLD@{I2C\_IFC\_BUSHOLD}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_BUSHOLD}{I2C\_IFC\_BUSHOLD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gabed56f622f20d19a758bd54f04220a9c} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+BUSHOLD~(0x1\+UL $<$$<$ 11)}

Clear Bus Held Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga49a6848b91d43b0e917d7b6ce236de48}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_BUSHOLD\_DEFAULT@{I2C\_IFC\_BUSHOLD\_DEFAULT}}
\index{I2C\_IFC\_BUSHOLD\_DEFAULT@{I2C\_IFC\_BUSHOLD\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_BUSHOLD\_DEFAULT}{I2C\_IFC\_BUSHOLD\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga49a6848b91d43b0e917d7b6ce236de48} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+BUSHOLD\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7d83333962a9516745b2999a767446bd}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+BUSHOLD\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga519f09ad2044c9fa01f1865a41a51668}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_CLTO@{I2C\_IFC\_CLTO}}
\index{I2C\_IFC\_CLTO@{I2C\_IFC\_CLTO}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_CLTO}{I2C\_IFC\_CLTO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga519f09ad2044c9fa01f1865a41a51668} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+CLTO~(0x1\+UL $<$$<$ 15)}

Clear Clock Low Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga1a9b4ef32a590f4638aa7f48a9d5be51}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_CLTO\_DEFAULT@{I2C\_IFC\_CLTO\_DEFAULT}}
\index{I2C\_IFC\_CLTO\_DEFAULT@{I2C\_IFC\_CLTO\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_CLTO\_DEFAULT}{I2C\_IFC\_CLTO\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga1a9b4ef32a590f4638aa7f48a9d5be51} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+CLTO\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga633bb8abee7cd7c93aa91c1d2a891d6b}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+CLTO\+\_\+\+DEFAULT}} $<$$<$ 15)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaa7069f5b8ebd908dfce60953b9683960}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_MSTOP@{I2C\_IFC\_MSTOP}}
\index{I2C\_IFC\_MSTOP@{I2C\_IFC\_MSTOP}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_MSTOP}{I2C\_IFC\_MSTOP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaa7069f5b8ebd908dfce60953b9683960} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+MSTOP~(0x1\+UL $<$$<$ 8)}

Clear MSTOP Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga262258c0efb52255bf0d8be46f114088}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_MSTOP\_DEFAULT@{I2C\_IFC\_MSTOP\_DEFAULT}}
\index{I2C\_IFC\_MSTOP\_DEFAULT@{I2C\_IFC\_MSTOP\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_MSTOP\_DEFAULT}{I2C\_IFC\_MSTOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga262258c0efb52255bf0d8be46f114088} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+MSTOP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa1600297798352dbc3ca7fb0fdd7a951}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+MSTOP\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga2ad160f5962b5c3e31df21a3f98fb4f5}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_NACK@{I2C\_IFC\_NACK}}
\index{I2C\_IFC\_NACK@{I2C\_IFC\_NACK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_NACK}{I2C\_IFC\_NACK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga2ad160f5962b5c3e31df21a3f98fb4f5} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+NACK~(0x1\+UL $<$$<$ 7)}

Clear Not Acknowledge Received Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gac67b526d8aeb0a5b03d70c3a3c4ff191}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_NACK\_DEFAULT@{I2C\_IFC\_NACK\_DEFAULT}}
\index{I2C\_IFC\_NACK\_DEFAULT@{I2C\_IFC\_NACK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_NACK\_DEFAULT}{I2C\_IFC\_NACK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gac67b526d8aeb0a5b03d70c3a3c4ff191} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+NACK\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga5de25438e055122165b09944aca76a08}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+NACK\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab426f453a0b7309ec7c095d6969aba31}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_RSTART@{I2C\_IFC\_RSTART}}
\index{I2C\_IFC\_RSTART@{I2C\_IFC\_RSTART}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_RSTART}{I2C\_IFC\_RSTART}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab426f453a0b7309ec7c095d6969aba31} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+RSTART~(0x1\+UL $<$$<$ 1)}

Clear Repeated START Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gae2550432fc1ce9de70a5067ea523d987}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_RSTART\_DEFAULT@{I2C\_IFC\_RSTART\_DEFAULT}}
\index{I2C\_IFC\_RSTART\_DEFAULT@{I2C\_IFC\_RSTART\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_RSTART\_DEFAULT}{I2C\_IFC\_RSTART\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gae2550432fc1ce9de70a5067ea523d987} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+RSTART\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaacfab5d80487b598b85a8461abef2320}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+RSTART\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab2fed8581e029577bb9ad18f2b8e31cd}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_RXUF@{I2C\_IFC\_RXUF}}
\index{I2C\_IFC\_RXUF@{I2C\_IFC\_RXUF}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_RXUF}{I2C\_IFC\_RXUF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab2fed8581e029577bb9ad18f2b8e31cd} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+RXUF~(0x1\+UL $<$$<$ 13)}

Clear Receive Buffer Underflow Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga4d6bbb2d259a21855d9ea9e76c816b03}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_RXUF\_DEFAULT@{I2C\_IFC\_RXUF\_DEFAULT}}
\index{I2C\_IFC\_RXUF\_DEFAULT@{I2C\_IFC\_RXUF\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_RXUF\_DEFAULT}{I2C\_IFC\_RXUF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga4d6bbb2d259a21855d9ea9e76c816b03} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+RXUF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gafa3b0c21d8f62ab2f19a77aa45e01c21}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+RXUF\+\_\+\+DEFAULT}} $<$$<$ 13)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad0d3d3fe7e92a180fa3b89b4b43ab436}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_SSTOP@{I2C\_IFC\_SSTOP}}
\index{I2C\_IFC\_SSTOP@{I2C\_IFC\_SSTOP}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_SSTOP}{I2C\_IFC\_SSTOP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad0d3d3fe7e92a180fa3b89b4b43ab436} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+SSTOP~(0x1\+UL $<$$<$ 16)}

Clear SSTOP Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga0c0a169c7cdfd64cdd08293299efbde5}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_SSTOP\_DEFAULT@{I2C\_IFC\_SSTOP\_DEFAULT}}
\index{I2C\_IFC\_SSTOP\_DEFAULT@{I2C\_IFC\_SSTOP\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_SSTOP\_DEFAULT}{I2C\_IFC\_SSTOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga0c0a169c7cdfd64cdd08293299efbde5} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+SSTOP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga85086f6e0f81e499c8768c45a5fc284a}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+SSTOP\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab5efe4d00c0ace437c5752033b6aedca}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_START@{I2C\_IFC\_START}}
\index{I2C\_IFC\_START@{I2C\_IFC\_START}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_START}{I2C\_IFC\_START}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab5efe4d00c0ace437c5752033b6aedca} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+START~(0x1\+UL $<$$<$ 0)}

Clear START Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gae151e862535908f256379e0419c967c2}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_START\_DEFAULT@{I2C\_IFC\_START\_DEFAULT}}
\index{I2C\_IFC\_START\_DEFAULT@{I2C\_IFC\_START\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_START\_DEFAULT}{I2C\_IFC\_START\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gae151e862535908f256379e0419c967c2} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+START\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga093713e240abace191d00d5d1dd450b7}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+START\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga512682ba9b4f9c04047ef28d8fcd6643}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_TXC@{I2C\_IFC\_TXC}}
\index{I2C\_IFC\_TXC@{I2C\_IFC\_TXC}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_TXC}{I2C\_IFC\_TXC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga512682ba9b4f9c04047ef28d8fcd6643} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+TXC~(0x1\+UL $<$$<$ 3)}

Clear Transfer Completed Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga122349344e2e56c3b8b6f7c771babf54}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_TXC\_DEFAULT@{I2C\_IFC\_TXC\_DEFAULT}}
\index{I2C\_IFC\_TXC\_DEFAULT@{I2C\_IFC\_TXC\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_TXC\_DEFAULT}{I2C\_IFC\_TXC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga122349344e2e56c3b8b6f7c771babf54} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+TXC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7781a72eb65ee761bd25c06b1e67afe7}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+TXC\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gae36c2c3c15156ff2774a823ccca411f8}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_TXOF@{I2C\_IFC\_TXOF}}
\index{I2C\_IFC\_TXOF@{I2C\_IFC\_TXOF}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_TXOF}{I2C\_IFC\_TXOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gae36c2c3c15156ff2774a823ccca411f8} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+TXOF~(0x1\+UL $<$$<$ 12)}

Clear Transmit Buffer Overflow Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga24b788fa366bd250a2c021ae1204f728}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFC\_TXOF\_DEFAULT@{I2C\_IFC\_TXOF\_DEFAULT}}
\index{I2C\_IFC\_TXOF\_DEFAULT@{I2C\_IFC\_TXOF\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFC\_TXOF\_DEFAULT}{I2C\_IFC\_TXOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga24b788fa366bd250a2c021ae1204f728} 
\#define I2\+C\+\_\+\+IFC\+\_\+\+TXOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gace79d907b965bc7d73edac5b10a91c41}{\+\_\+\+I2\+C\+\_\+\+IFC\+\_\+\+TXOF\+\_\+\+DEFAULT}} $<$$<$ 12)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad644ebcf337473f2f34f71b9c8454032}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_ACK@{I2C\_IFS\_ACK}}
\index{I2C\_IFS\_ACK@{I2C\_IFS\_ACK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_ACK}{I2C\_IFS\_ACK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad644ebcf337473f2f34f71b9c8454032} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+ACK~(0x1\+UL $<$$<$ 6)}

Set Acknowledge Received Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga0a7aae755808c4b175306c5a09e8c9ec}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_ACK\_DEFAULT@{I2C\_IFS\_ACK\_DEFAULT}}
\index{I2C\_IFS\_ACK\_DEFAULT@{I2C\_IFS\_ACK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_ACK\_DEFAULT}{I2C\_IFS\_ACK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga0a7aae755808c4b175306c5a09e8c9ec} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+ACK\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6a850e73c05a0153c7352b623260da07}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+ACK\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga23af1560df4cd608c0156cc09402e0a3}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_ADDR@{I2C\_IFS\_ADDR}}
\index{I2C\_IFS\_ADDR@{I2C\_IFS\_ADDR}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_ADDR}{I2C\_IFS\_ADDR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga23af1560df4cd608c0156cc09402e0a3} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+ADDR~(0x1\+UL $<$$<$ 2)}

Set Address Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga85df24d91a6c29ce420476e13cb1b7b2}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_ADDR\_DEFAULT@{I2C\_IFS\_ADDR\_DEFAULT}}
\index{I2C\_IFS\_ADDR\_DEFAULT@{I2C\_IFS\_ADDR\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_ADDR\_DEFAULT}{I2C\_IFS\_ADDR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga85df24d91a6c29ce420476e13cb1b7b2} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+ADDR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1738f9cb8fe74dbd5645aeec5d2873b8}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+ADDR\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gabb4a2558be4691f19c1de0051901cff8}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_ARBLOST@{I2C\_IFS\_ARBLOST}}
\index{I2C\_IFS\_ARBLOST@{I2C\_IFS\_ARBLOST}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_ARBLOST}{I2C\_IFS\_ARBLOST}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gabb4a2558be4691f19c1de0051901cff8} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+ARBLOST~(0x1\+UL $<$$<$ 9)}

Set Arbitration Lost Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga833c280f0d6b65fd85952e17b5a89660}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_ARBLOST\_DEFAULT@{I2C\_IFS\_ARBLOST\_DEFAULT}}
\index{I2C\_IFS\_ARBLOST\_DEFAULT@{I2C\_IFS\_ARBLOST\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_ARBLOST\_DEFAULT}{I2C\_IFS\_ARBLOST\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga833c280f0d6b65fd85952e17b5a89660} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+ARBLOST\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa5fa64c14c11188de40fe7d3a9d619f8}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+ARBLOST\+\_\+\+DEFAULT}} $<$$<$ 9)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaf7e597bfbbec1c871f46cbe138233764}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_BITO@{I2C\_IFS\_BITO}}
\index{I2C\_IFS\_BITO@{I2C\_IFS\_BITO}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_BITO}{I2C\_IFS\_BITO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaf7e597bfbbec1c871f46cbe138233764} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+BITO~(0x1\+UL $<$$<$ 14)}

Set Bus Idle Timeout Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gabb2c029a4888181c8c54a736bb957149}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_BITO\_DEFAULT@{I2C\_IFS\_BITO\_DEFAULT}}
\index{I2C\_IFS\_BITO\_DEFAULT@{I2C\_IFS\_BITO\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_BITO\_DEFAULT}{I2C\_IFS\_BITO\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gabb2c029a4888181c8c54a736bb957149} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+BITO\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga71de3779b3d894b2db00a5ac2c662c3c}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+BITO\+\_\+\+DEFAULT}} $<$$<$ 14)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gac656a2fa01dadbf6b5628fae77237db1}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_BUSERR@{I2C\_IFS\_BUSERR}}
\index{I2C\_IFS\_BUSERR@{I2C\_IFS\_BUSERR}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_BUSERR}{I2C\_IFS\_BUSERR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gac656a2fa01dadbf6b5628fae77237db1} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+BUSERR~(0x1\+UL $<$$<$ 10)}

Set Bus Error Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gae68c331329c94d7807fe607e309d1797}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_BUSERR\_DEFAULT@{I2C\_IFS\_BUSERR\_DEFAULT}}
\index{I2C\_IFS\_BUSERR\_DEFAULT@{I2C\_IFS\_BUSERR\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_BUSERR\_DEFAULT}{I2C\_IFS\_BUSERR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gae68c331329c94d7807fe607e309d1797} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+BUSERR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga9fbe080a488524cd21cad481f2ea8522}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+BUSERR\+\_\+\+DEFAULT}} $<$$<$ 10)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga7441f53794e948e76dec966a810d557b}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_BUSHOLD@{I2C\_IFS\_BUSHOLD}}
\index{I2C\_IFS\_BUSHOLD@{I2C\_IFS\_BUSHOLD}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_BUSHOLD}{I2C\_IFS\_BUSHOLD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga7441f53794e948e76dec966a810d557b} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+BUSHOLD~(0x1\+UL $<$$<$ 11)}

Set Bus Held Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga698cd917cf8c36ce82d999a172b34ee9}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_BUSHOLD\_DEFAULT@{I2C\_IFS\_BUSHOLD\_DEFAULT}}
\index{I2C\_IFS\_BUSHOLD\_DEFAULT@{I2C\_IFS\_BUSHOLD\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_BUSHOLD\_DEFAULT}{I2C\_IFS\_BUSHOLD\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga698cd917cf8c36ce82d999a172b34ee9} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+BUSHOLD\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga2ec617a07e2ab559775fe12350e38d31}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+BUSHOLD\+\_\+\+DEFAULT}} $<$$<$ 11)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab8d89b1ff57091375dffadd8afe172e9}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_CLTO@{I2C\_IFS\_CLTO}}
\index{I2C\_IFS\_CLTO@{I2C\_IFS\_CLTO}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_CLTO}{I2C\_IFS\_CLTO}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab8d89b1ff57091375dffadd8afe172e9} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+CLTO~(0x1\+UL $<$$<$ 15)}

Set Clock Low Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga322c0c1c23c0f96cb6d9df0c11756463}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_CLTO\_DEFAULT@{I2C\_IFS\_CLTO\_DEFAULT}}
\index{I2C\_IFS\_CLTO\_DEFAULT@{I2C\_IFS\_CLTO\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_CLTO\_DEFAULT}{I2C\_IFS\_CLTO\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga322c0c1c23c0f96cb6d9df0c11756463} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+CLTO\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4dd198a6b24fa3a100a00c25d98ad2f5}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+CLTO\+\_\+\+DEFAULT}} $<$$<$ 15)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga630e09b48beacdb6247231c5be8565c7}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_MSTOP@{I2C\_IFS\_MSTOP}}
\index{I2C\_IFS\_MSTOP@{I2C\_IFS\_MSTOP}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_MSTOP}{I2C\_IFS\_MSTOP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga630e09b48beacdb6247231c5be8565c7} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+MSTOP~(0x1\+UL $<$$<$ 8)}

Set MSTOP Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga739fe1b59ce5e0b78d56e860f5abfb17}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_MSTOP\_DEFAULT@{I2C\_IFS\_MSTOP\_DEFAULT}}
\index{I2C\_IFS\_MSTOP\_DEFAULT@{I2C\_IFS\_MSTOP\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_MSTOP\_DEFAULT}{I2C\_IFS\_MSTOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga739fe1b59ce5e0b78d56e860f5abfb17} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+MSTOP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gafb1c797fccb9f6a9a33f2d2a5cbcfd54}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+MSTOP\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga5a8c523305b8ae0755afa1d7378347db}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_NACK@{I2C\_IFS\_NACK}}
\index{I2C\_IFS\_NACK@{I2C\_IFS\_NACK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_NACK}{I2C\_IFS\_NACK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga5a8c523305b8ae0755afa1d7378347db} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+NACK~(0x1\+UL $<$$<$ 7)}

Set Not Acknowledge Received Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga51d2dee30e9d81ae968adeb9cb35f601}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_NACK\_DEFAULT@{I2C\_IFS\_NACK\_DEFAULT}}
\index{I2C\_IFS\_NACK\_DEFAULT@{I2C\_IFS\_NACK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_NACK\_DEFAULT}{I2C\_IFS\_NACK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga51d2dee30e9d81ae968adeb9cb35f601} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+NACK\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7464e0c828966d2aa02050af964b77dd}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+NACK\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga199b0693b20f5d9928f2c001e9f7db36}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_RSTART@{I2C\_IFS\_RSTART}}
\index{I2C\_IFS\_RSTART@{I2C\_IFS\_RSTART}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_RSTART}{I2C\_IFS\_RSTART}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga199b0693b20f5d9928f2c001e9f7db36} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+RSTART~(0x1\+UL $<$$<$ 1)}

Set Repeated START Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga69a572855bf9104a86a40950c51bbec6}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_RSTART\_DEFAULT@{I2C\_IFS\_RSTART\_DEFAULT}}
\index{I2C\_IFS\_RSTART\_DEFAULT@{I2C\_IFS\_RSTART\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_RSTART\_DEFAULT}{I2C\_IFS\_RSTART\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga69a572855bf9104a86a40950c51bbec6} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+RSTART\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga6ba3468747940e355782c7ceb9a7c93e}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+RSTART\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaf3a70b508b5073da6927723fd9b9165c}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_RXUF@{I2C\_IFS\_RXUF}}
\index{I2C\_IFS\_RXUF@{I2C\_IFS\_RXUF}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_RXUF}{I2C\_IFS\_RXUF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaf3a70b508b5073da6927723fd9b9165c} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+RXUF~(0x1\+UL $<$$<$ 13)}

Set Receive Buffer Underflow Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaef4c75f90800822777bdcb90b7560e84}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_RXUF\_DEFAULT@{I2C\_IFS\_RXUF\_DEFAULT}}
\index{I2C\_IFS\_RXUF\_DEFAULT@{I2C\_IFS\_RXUF\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_RXUF\_DEFAULT}{I2C\_IFS\_RXUF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaef4c75f90800822777bdcb90b7560e84} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+RXUF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gada10d0e6808060b86b7d8212f4db499a}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+RXUF\+\_\+\+DEFAULT}} $<$$<$ 13)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga08a0e3406e109fe59eae5f204b6ed824}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_SSTOP@{I2C\_IFS\_SSTOP}}
\index{I2C\_IFS\_SSTOP@{I2C\_IFS\_SSTOP}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_SSTOP}{I2C\_IFS\_SSTOP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga08a0e3406e109fe59eae5f204b6ed824} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+SSTOP~(0x1\+UL $<$$<$ 16)}

Set SSTOP Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga76837c6fa4c48ddcf76d78bd609d8390}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_SSTOP\_DEFAULT@{I2C\_IFS\_SSTOP\_DEFAULT}}
\index{I2C\_IFS\_SSTOP\_DEFAULT@{I2C\_IFS\_SSTOP\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_SSTOP\_DEFAULT}{I2C\_IFS\_SSTOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga76837c6fa4c48ddcf76d78bd609d8390} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+SSTOP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaa72a73f03ad7c68bcd82357d7aed1633}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+SSTOP\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga719b3efbff225ca40cc35271a961a1f8}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_START@{I2C\_IFS\_START}}
\index{I2C\_IFS\_START@{I2C\_IFS\_START}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_START}{I2C\_IFS\_START}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga719b3efbff225ca40cc35271a961a1f8} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+START~(0x1\+UL $<$$<$ 0)}

Set START Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaca95994ac9f247999e667991d46d6037}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_START\_DEFAULT@{I2C\_IFS\_START\_DEFAULT}}
\index{I2C\_IFS\_START\_DEFAULT@{I2C\_IFS\_START\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_START\_DEFAULT}{I2C\_IFS\_START\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaca95994ac9f247999e667991d46d6037} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+START\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7489dba86c873109d2733d31a3a09fb5}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+START\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga7a3ac59ec7dcd863a3975faad319130f}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_TXC@{I2C\_IFS\_TXC}}
\index{I2C\_IFS\_TXC@{I2C\_IFS\_TXC}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_TXC}{I2C\_IFS\_TXC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga7a3ac59ec7dcd863a3975faad319130f} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+TXC~(0x1\+UL $<$$<$ 3)}

Set Transfer Completed Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga1b32b5f167d0fb0a24ee00558a411201}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_TXC\_DEFAULT@{I2C\_IFS\_TXC\_DEFAULT}}
\index{I2C\_IFS\_TXC\_DEFAULT@{I2C\_IFS\_TXC\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_TXC\_DEFAULT}{I2C\_IFS\_TXC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga1b32b5f167d0fb0a24ee00558a411201} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+TXC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae10175484cd6876e7826f8f7e77f91b4}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+TXC\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gadc2aef3803832760d921bd7939cc8ed3}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_TXOF@{I2C\_IFS\_TXOF}}
\index{I2C\_IFS\_TXOF@{I2C\_IFS\_TXOF}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_TXOF}{I2C\_IFS\_TXOF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gadc2aef3803832760d921bd7939cc8ed3} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+TXOF~(0x1\+UL $<$$<$ 12)}

Set Transmit Buffer Overflow Interrupt Flag \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga0f3fd70389964ab6927048f109020369}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_IFS\_TXOF\_DEFAULT@{I2C\_IFS\_TXOF\_DEFAULT}}
\index{I2C\_IFS\_TXOF\_DEFAULT@{I2C\_IFS\_TXOF\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_IFS\_TXOF\_DEFAULT}{I2C\_IFS\_TXOF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga0f3fd70389964ab6927048f109020369} 
\#define I2\+C\+\_\+\+IFS\+\_\+\+TXOF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gafe39fd64bb1ed613aa88d90f2b786989}{\+\_\+\+I2\+C\+\_\+\+IFS\+\_\+\+TXOF\+\_\+\+DEFAULT}} $<$$<$ 12)}

Shifted mode DEFAULT for I2\+C\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gae3759551cce8e6785d0d5b123f4262ef}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_ROUTE\_LOCATION\_DEFAULT@{I2C\_ROUTE\_LOCATION\_DEFAULT}}
\index{I2C\_ROUTE\_LOCATION\_DEFAULT@{I2C\_ROUTE\_LOCATION\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_ROUTE\_LOCATION\_DEFAULT}{I2C\_ROUTE\_LOCATION\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gae3759551cce8e6785d0d5b123f4262ef} 
\#define I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4e9bd62081c4e67bdba1c3d459074016}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for I2\+C\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gada95e6b5b71ab550d933e4c4ac30eeb7}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_ROUTE\_LOCATION\_LOC0@{I2C\_ROUTE\_LOCATION\_LOC0}}
\index{I2C\_ROUTE\_LOCATION\_LOC0@{I2C\_ROUTE\_LOCATION\_LOC0}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_ROUTE\_LOCATION\_LOC0}{I2C\_ROUTE\_LOCATION\_LOC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gada95e6b5b71ab550d933e4c4ac30eeb7} 
\#define I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaee76a034d3fb3481aef5c9bf8e90e901}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC0}} $<$$<$ 8)}

Shifted mode LOC0 for I2\+C\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gae95738ac08467a98007b9e5593396a79}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_ROUTE\_LOCATION\_LOC1@{I2C\_ROUTE\_LOCATION\_LOC1}}
\index{I2C\_ROUTE\_LOCATION\_LOC1@{I2C\_ROUTE\_LOCATION\_LOC1}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_ROUTE\_LOCATION\_LOC1}{I2C\_ROUTE\_LOCATION\_LOC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gae95738ac08467a98007b9e5593396a79} 
\#define I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7665855efa98e3c784efee02999bf6f4}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC1}} $<$$<$ 8)}

Shifted mode LOC1 for I2\+C\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaf508088d830089f9c1b7f3ca38ca7d81}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_ROUTE\_LOCATION\_LOC2@{I2C\_ROUTE\_LOCATION\_LOC2}}
\index{I2C\_ROUTE\_LOCATION\_LOC2@{I2C\_ROUTE\_LOCATION\_LOC2}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_ROUTE\_LOCATION\_LOC2}{I2C\_ROUTE\_LOCATION\_LOC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaf508088d830089f9c1b7f3ca38ca7d81} 
\#define I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC2~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaadb3522a7ab7d15d57108647cd7b19f8}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC2}} $<$$<$ 8)}

Shifted mode LOC2 for I2\+C\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga87d14f9b6297a9434f0c87afe011270a}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_ROUTE\_LOCATION\_LOC3@{I2C\_ROUTE\_LOCATION\_LOC3}}
\index{I2C\_ROUTE\_LOCATION\_LOC3@{I2C\_ROUTE\_LOCATION\_LOC3}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_ROUTE\_LOCATION\_LOC3}{I2C\_ROUTE\_LOCATION\_LOC3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga87d14f9b6297a9434f0c87afe011270a} 
\#define I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC3~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga51a72ca2fad22d7bb91b8db8d153a9e6}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC3}} $<$$<$ 8)}

Shifted mode LOC3 for I2\+C\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gabf722292da9b436665d187a50066f5cd}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_ROUTE\_LOCATION\_LOC4@{I2C\_ROUTE\_LOCATION\_LOC4}}
\index{I2C\_ROUTE\_LOCATION\_LOC4@{I2C\_ROUTE\_LOCATION\_LOC4}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_ROUTE\_LOCATION\_LOC4}{I2C\_ROUTE\_LOCATION\_LOC4}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gabf722292da9b436665d187a50066f5cd} 
\#define I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC4~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaccd3e24865a0fd2e5b9cee39bf23dc3d}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC4}} $<$$<$ 8)}

Shifted mode LOC4 for I2\+C\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gae168169bdc1637049eefc1d6375d1f83}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_ROUTE\_LOCATION\_LOC5@{I2C\_ROUTE\_LOCATION\_LOC5}}
\index{I2C\_ROUTE\_LOCATION\_LOC5@{I2C\_ROUTE\_LOCATION\_LOC5}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_ROUTE\_LOCATION\_LOC5}{I2C\_ROUTE\_LOCATION\_LOC5}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gae168169bdc1637049eefc1d6375d1f83} 
\#define I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC5~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga154d98f41f2a75e8673ef8de33636fe2}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC5}} $<$$<$ 8)}

Shifted mode LOC5 for I2\+C\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gace841657aa7466306b1b633662589bdc}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_ROUTE\_LOCATION\_LOC6@{I2C\_ROUTE\_LOCATION\_LOC6}}
\index{I2C\_ROUTE\_LOCATION\_LOC6@{I2C\_ROUTE\_LOCATION\_LOC6}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_ROUTE\_LOCATION\_LOC6}{I2C\_ROUTE\_LOCATION\_LOC6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gace841657aa7466306b1b633662589bdc} 
\#define I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC6~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad016c755b8d99331a358a9927547c7e6}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+LOCATION\+\_\+\+LOC6}} $<$$<$ 8)}

Shifted mode LOC6 for I2\+C\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga462a67be392b016cd3b63fe2b57e5390}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_ROUTE\_SCLPEN@{I2C\_ROUTE\_SCLPEN}}
\index{I2C\_ROUTE\_SCLPEN@{I2C\_ROUTE\_SCLPEN}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_ROUTE\_SCLPEN}{I2C\_ROUTE\_SCLPEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga462a67be392b016cd3b63fe2b57e5390} 
\#define I2\+C\+\_\+\+ROUTE\+\_\+\+SCLPEN~(0x1\+UL $<$$<$ 1)}

SCL Pin Enable \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gae357a34ae098974cec4598c49674b8da}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_ROUTE\_SCLPEN\_DEFAULT@{I2C\_ROUTE\_SCLPEN\_DEFAULT}}
\index{I2C\_ROUTE\_SCLPEN\_DEFAULT@{I2C\_ROUTE\_SCLPEN\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_ROUTE\_SCLPEN\_DEFAULT}{I2C\_ROUTE\_SCLPEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gae357a34ae098974cec4598c49674b8da} 
\#define I2\+C\+\_\+\+ROUTE\+\_\+\+SCLPEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga8dfa709119b71ba55410162c35e812d1}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+SCLPEN\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for I2\+C\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab8b17a1c10d8fca6f4812b57571ff954}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_ROUTE\_SDAPEN@{I2C\_ROUTE\_SDAPEN}}
\index{I2C\_ROUTE\_SDAPEN@{I2C\_ROUTE\_SDAPEN}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_ROUTE\_SDAPEN}{I2C\_ROUTE\_SDAPEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab8b17a1c10d8fca6f4812b57571ff954} 
\#define I2\+C\+\_\+\+ROUTE\+\_\+\+SDAPEN~(0x1\+UL $<$$<$ 0)}

SDA Pin Enable \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab4eadba5ad9b0800e21024f6099c2e9d}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_ROUTE\_SDAPEN\_DEFAULT@{I2C\_ROUTE\_SDAPEN\_DEFAULT}}
\index{I2C\_ROUTE\_SDAPEN\_DEFAULT@{I2C\_ROUTE\_SDAPEN\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_ROUTE\_SDAPEN\_DEFAULT}{I2C\_ROUTE\_SDAPEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab4eadba5ad9b0800e21024f6099c2e9d} 
\#define I2\+C\+\_\+\+ROUTE\+\_\+\+SDAPEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gafc492fd26a5475e70ccae5cfcd34590e}{\+\_\+\+I2\+C\+\_\+\+ROUTE\+\_\+\+SDAPEN\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for I2\+C\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab38168aed200710eea271efd5b4b0fda}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_RXDATA\_RXDATA\_DEFAULT@{I2C\_RXDATA\_RXDATA\_DEFAULT}}
\index{I2C\_RXDATA\_RXDATA\_DEFAULT@{I2C\_RXDATA\_RXDATA\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_RXDATA\_RXDATA\_DEFAULT}{I2C\_RXDATA\_RXDATA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab38168aed200710eea271efd5b4b0fda} 
\#define I2\+C\+\_\+\+RXDATA\+\_\+\+RXDATA\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4e014edc8970d64177a5806b80efd735}{\+\_\+\+I2\+C\+\_\+\+RXDATA\+\_\+\+RXDATA\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for I2\+C\+\_\+\+RXDATA \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gae6a876c4309b39d0e6e0e6b15520817d}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_RXDATAP\_RXDATAP\_DEFAULT@{I2C\_RXDATAP\_RXDATAP\_DEFAULT}}
\index{I2C\_RXDATAP\_RXDATAP\_DEFAULT@{I2C\_RXDATAP\_RXDATAP\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_RXDATAP\_RXDATAP\_DEFAULT}{I2C\_RXDATAP\_RXDATAP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gae6a876c4309b39d0e6e0e6b15520817d} 
\#define I2\+C\+\_\+\+RXDATAP\+\_\+\+RXDATAP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad51d4c9dbcc3dabbd8477620cf9054bd}{\+\_\+\+I2\+C\+\_\+\+RXDATAP\+\_\+\+RXDATAP\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for I2\+C\+\_\+\+RXDATAP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga52d32da614aedfa5307fff3592463439}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_SADDR\_ADDR\_DEFAULT@{I2C\_SADDR\_ADDR\_DEFAULT}}
\index{I2C\_SADDR\_ADDR\_DEFAULT@{I2C\_SADDR\_ADDR\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_SADDR\_ADDR\_DEFAULT}{I2C\_SADDR\_ADDR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga52d32da614aedfa5307fff3592463439} 
\#define I2\+C\+\_\+\+SADDR\+\_\+\+ADDR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gac6d143d1ec25876522fb714555c05634}{\+\_\+\+I2\+C\+\_\+\+SADDR\+\_\+\+ADDR\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for I2\+C\+\_\+\+SADDR \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga467bfe67542a54f1ca12798fc806ed20}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_SADDRMASK\_MASK\_DEFAULT@{I2C\_SADDRMASK\_MASK\_DEFAULT}}
\index{I2C\_SADDRMASK\_MASK\_DEFAULT@{I2C\_SADDRMASK\_MASK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_SADDRMASK\_MASK\_DEFAULT}{I2C\_SADDRMASK\_MASK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga467bfe67542a54f1ca12798fc806ed20} 
\#define I2\+C\+\_\+\+SADDRMASK\+\_\+\+MASK\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaf95e6ace389184f8ecd5e814b22b7797}{\+\_\+\+I2\+C\+\_\+\+SADDRMASK\+\_\+\+MASK\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for I2\+C\+\_\+\+SADDRMASK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga51b9895f3ae7b6cd6df5d84760d45153}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATE\_BUSHOLD@{I2C\_STATE\_BUSHOLD}}
\index{I2C\_STATE\_BUSHOLD@{I2C\_STATE\_BUSHOLD}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATE\_BUSHOLD}{I2C\_STATE\_BUSHOLD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga51b9895f3ae7b6cd6df5d84760d45153} 
\#define I2\+C\+\_\+\+STATE\+\_\+\+BUSHOLD~(0x1\+UL $<$$<$ 4)}

Bus Held \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga79d05f89954d8cd92a09b0a2772d383e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATE\_BUSHOLD\_DEFAULT@{I2C\_STATE\_BUSHOLD\_DEFAULT}}
\index{I2C\_STATE\_BUSHOLD\_DEFAULT@{I2C\_STATE\_BUSHOLD\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATE\_BUSHOLD\_DEFAULT}{I2C\_STATE\_BUSHOLD\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga79d05f89954d8cd92a09b0a2772d383e} 
\#define I2\+C\+\_\+\+STATE\+\_\+\+BUSHOLD\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad447411bb34d7c7ac09908987713544d}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSHOLD\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga41ac92fca39a95d125e4190b5853f73d}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATE\_BUSY@{I2C\_STATE\_BUSY}}
\index{I2C\_STATE\_BUSY@{I2C\_STATE\_BUSY}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATE\_BUSY}{I2C\_STATE\_BUSY}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga41ac92fca39a95d125e4190b5853f73d} 
\#define I2\+C\+\_\+\+STATE\+\_\+\+BUSY~(0x1\+UL $<$$<$ 0)}

Bus Busy \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga94acb03d4eb3e437500960bcb7ecdc25}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATE\_BUSY\_DEFAULT@{I2C\_STATE\_BUSY\_DEFAULT}}
\index{I2C\_STATE\_BUSY\_DEFAULT@{I2C\_STATE\_BUSY\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATE\_BUSY\_DEFAULT}{I2C\_STATE\_BUSY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga94acb03d4eb3e437500960bcb7ecdc25} 
\#define I2\+C\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gae83ef2b29c4bd6b1265ce8c25c8565c5}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga3f5be01e917c4f8927acfa3fbff739b7}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATE\_MASTER@{I2C\_STATE\_MASTER}}
\index{I2C\_STATE\_MASTER@{I2C\_STATE\_MASTER}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATE\_MASTER}{I2C\_STATE\_MASTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga3f5be01e917c4f8927acfa3fbff739b7} 
\#define I2\+C\+\_\+\+STATE\+\_\+\+MASTER~(0x1\+UL $<$$<$ 1)}

Master \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga189d10a1185604465f1f01e0dd8ab8d9}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATE\_MASTER\_DEFAULT@{I2C\_STATE\_MASTER\_DEFAULT}}
\index{I2C\_STATE\_MASTER\_DEFAULT@{I2C\_STATE\_MASTER\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATE\_MASTER\_DEFAULT}{I2C\_STATE\_MASTER\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga189d10a1185604465f1f01e0dd8ab8d9} 
\#define I2\+C\+\_\+\+STATE\+\_\+\+MASTER\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga212a14a9bc257b468b01008ef5d0c693}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+MASTER\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gae9ce9449d973af9d9de85d7c487c4311}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATE\_NACKED@{I2C\_STATE\_NACKED}}
\index{I2C\_STATE\_NACKED@{I2C\_STATE\_NACKED}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATE\_NACKED}{I2C\_STATE\_NACKED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gae9ce9449d973af9d9de85d7c487c4311} 
\#define I2\+C\+\_\+\+STATE\+\_\+\+NACKED~(0x1\+UL $<$$<$ 3)}

Nack Received \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaa9251664fe8445735ebbb6571f734bf8}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATE\_NACKED\_DEFAULT@{I2C\_STATE\_NACKED\_DEFAULT}}
\index{I2C\_STATE\_NACKED\_DEFAULT@{I2C\_STATE\_NACKED\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATE\_NACKED\_DEFAULT}{I2C\_STATE\_NACKED\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaa9251664fe8445735ebbb6571f734bf8} 
\#define I2\+C\+\_\+\+STATE\+\_\+\+NACKED\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga439ff03269bd2247c4451d28e4736eec}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+NACKED\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga58a0cc85d491913ff0228d1a45193fda}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATE\_STATE\_ADDR@{I2C\_STATE\_STATE\_ADDR}}
\index{I2C\_STATE\_STATE\_ADDR@{I2C\_STATE\_STATE\_ADDR}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATE\_STATE\_ADDR}{I2C\_STATE\_STATE\_ADDR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga58a0cc85d491913ff0228d1a45193fda} 
\#define I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+ADDR~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga8fdb2d169b8c42841a5f0b4a5ac9b32e}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+ADDR}} $<$$<$ 5)}

Shifted mode ADDR for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga47222d058cf96b40888d98f190097f19}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATE\_STATE\_ADDRACK@{I2C\_STATE\_STATE\_ADDRACK}}
\index{I2C\_STATE\_STATE\_ADDRACK@{I2C\_STATE\_STATE\_ADDRACK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATE\_STATE\_ADDRACK}{I2C\_STATE\_STATE\_ADDRACK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga47222d058cf96b40888d98f190097f19} 
\#define I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+ADDRACK~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0a0bc791c8b6c59f1e5c0f499d30e894}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+ADDRACK}} $<$$<$ 5)}

Shifted mode ADDRACK for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaa76e1c6ad7c7c56eeab9676e663dd7a2}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATE\_STATE\_DATA@{I2C\_STATE\_STATE\_DATA}}
\index{I2C\_STATE\_STATE\_DATA@{I2C\_STATE\_STATE\_DATA}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATE\_STATE\_DATA}{I2C\_STATE\_STATE\_DATA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaa76e1c6ad7c7c56eeab9676e663dd7a2} 
\#define I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+DATA~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga53d5b925ce2b602935d2d6dd9c9597e1}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+DATA}} $<$$<$ 5)}

Shifted mode DATA for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga062d2087981359e78723a815d71216a6}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATE\_STATE\_DATAACK@{I2C\_STATE\_STATE\_DATAACK}}
\index{I2C\_STATE\_STATE\_DATAACK@{I2C\_STATE\_STATE\_DATAACK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATE\_STATE\_DATAACK}{I2C\_STATE\_STATE\_DATAACK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga062d2087981359e78723a815d71216a6} 
\#define I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+DATAACK~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga352b24496e50424aa6b22807e10a1fca}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+DATAACK}} $<$$<$ 5)}

Shifted mode DATAACK for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga2c59486bc44d12cd2542748788944dcd}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATE\_STATE\_DEFAULT@{I2C\_STATE\_STATE\_DEFAULT}}
\index{I2C\_STATE\_STATE\_DEFAULT@{I2C\_STATE\_STATE\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATE\_STATE\_DEFAULT}{I2C\_STATE\_STATE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga2c59486bc44d12cd2542748788944dcd} 
\#define I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga62937c23f6da56bb186654609f7f9e1b}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga015d1cf955e159c60d7dcbf88071edce}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATE\_STATE\_IDLE@{I2C\_STATE\_STATE\_IDLE}}
\index{I2C\_STATE\_STATE\_IDLE@{I2C\_STATE\_STATE\_IDLE}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATE\_STATE\_IDLE}{I2C\_STATE\_STATE\_IDLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga015d1cf955e159c60d7dcbf88071edce} 
\#define I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+IDLE~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga4c26d6fac7ce51970d8259b666f19746}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+IDLE}} $<$$<$ 5)}

Shifted mode IDLE for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga9e86c2137f00bb49ed1dab977a6526d2}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATE\_STATE\_START@{I2C\_STATE\_STATE\_START}}
\index{I2C\_STATE\_STATE\_START@{I2C\_STATE\_STATE\_START}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATE\_STATE\_START}{I2C\_STATE\_STATE\_START}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga9e86c2137f00bb49ed1dab977a6526d2} 
\#define I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+START~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1ce1fcb8fd9971ffa54b2a739bea6f7a}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+START}} $<$$<$ 5)}

Shifted mode START for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga60e0ad01aa118726b9b5ce781e16f3eb}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATE\_STATE\_WAIT@{I2C\_STATE\_STATE\_WAIT}}
\index{I2C\_STATE\_STATE\_WAIT@{I2C\_STATE\_STATE\_WAIT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATE\_STATE\_WAIT}{I2C\_STATE\_STATE\_WAIT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga60e0ad01aa118726b9b5ce781e16f3eb} 
\#define I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+WAIT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga3fc84be40386eb0742c7658d4ff2b213}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+STATE\+\_\+\+WAIT}} $<$$<$ 5)}

Shifted mode WAIT for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaef9e4a9440c76a3d4d04f47924fe0838}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATE\_TRANSMITTER@{I2C\_STATE\_TRANSMITTER}}
\index{I2C\_STATE\_TRANSMITTER@{I2C\_STATE\_TRANSMITTER}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATE\_TRANSMITTER}{I2C\_STATE\_TRANSMITTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaef9e4a9440c76a3d4d04f47924fe0838} 
\#define I2\+C\+\_\+\+STATE\+\_\+\+TRANSMITTER~(0x1\+UL $<$$<$ 2)}

Transmitter \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga6c0dad146a3387a2c7ff47238998c9e8}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATE\_TRANSMITTER\_DEFAULT@{I2C\_STATE\_TRANSMITTER\_DEFAULT}}
\index{I2C\_STATE\_TRANSMITTER\_DEFAULT@{I2C\_STATE\_TRANSMITTER\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATE\_TRANSMITTER\_DEFAULT}{I2C\_STATE\_TRANSMITTER\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga6c0dad146a3387a2c7ff47238998c9e8} 
\#define I2\+C\+\_\+\+STATE\+\_\+\+TRANSMITTER\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga30522dedc93165bd7eb79f7fad025f74}{\+\_\+\+I2\+C\+\_\+\+STATE\+\_\+\+TRANSMITTER\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for I2\+C\+\_\+\+STATE \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gabd9734b1f0b32419f3d3b5b81f703424}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATUS\_PABORT@{I2C\_STATUS\_PABORT}}
\index{I2C\_STATUS\_PABORT@{I2C\_STATUS\_PABORT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATUS\_PABORT}{I2C\_STATUS\_PABORT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gabd9734b1f0b32419f3d3b5b81f703424} 
\#define I2\+C\+\_\+\+STATUS\+\_\+\+PABORT~(0x1\+UL $<$$<$ 5)}

Pending abort \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gafe2385a63d8ada019362a3b5d3c56ea8}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATUS\_PABORT\_DEFAULT@{I2C\_STATUS\_PABORT\_DEFAULT}}
\index{I2C\_STATUS\_PABORT\_DEFAULT@{I2C\_STATUS\_PABORT\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATUS\_PABORT\_DEFAULT}{I2C\_STATUS\_PABORT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gafe2385a63d8ada019362a3b5d3c56ea8} 
\#define I2\+C\+\_\+\+STATUS\+\_\+\+PABORT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga0246edde55ddce81867b74000880347a}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PABORT\+\_\+\+DEFAULT}} $<$$<$ 5)}

Shifted mode DEFAULT for I2\+C\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gafafcc0d36288f1c8ca81e0a010548944}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATUS\_PACK@{I2C\_STATUS\_PACK}}
\index{I2C\_STATUS\_PACK@{I2C\_STATUS\_PACK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATUS\_PACK}{I2C\_STATUS\_PACK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gafafcc0d36288f1c8ca81e0a010548944} 
\#define I2\+C\+\_\+\+STATUS\+\_\+\+PACK~(0x1\+UL $<$$<$ 2)}

Pending ACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga431343517810e908f4f10daf7fa131f6}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATUS\_PACK\_DEFAULT@{I2C\_STATUS\_PACK\_DEFAULT}}
\index{I2C\_STATUS\_PACK\_DEFAULT@{I2C\_STATUS\_PACK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATUS\_PACK\_DEFAULT}{I2C\_STATUS\_PACK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga431343517810e908f4f10daf7fa131f6} 
\#define I2\+C\+\_\+\+STATUS\+\_\+\+PACK\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga7428988f5cb3d81d08b560010e455e20}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PACK\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for I2\+C\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gada1a31c18aca13ce67d80ab6baab2479}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATUS\_PCONT@{I2C\_STATUS\_PCONT}}
\index{I2C\_STATUS\_PCONT@{I2C\_STATUS\_PCONT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATUS\_PCONT}{I2C\_STATUS\_PCONT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gada1a31c18aca13ce67d80ab6baab2479} 
\#define I2\+C\+\_\+\+STATUS\+\_\+\+PCONT~(0x1\+UL $<$$<$ 4)}

Pending continue \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga4f5a878a6f878adf6fef4b1ab4924743}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATUS\_PCONT\_DEFAULT@{I2C\_STATUS\_PCONT\_DEFAULT}}
\index{I2C\_STATUS\_PCONT\_DEFAULT@{I2C\_STATUS\_PCONT\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATUS\_PCONT\_DEFAULT}{I2C\_STATUS\_PCONT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga4f5a878a6f878adf6fef4b1ab4924743} 
\#define I2\+C\+\_\+\+STATUS\+\_\+\+PCONT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga5611572c2e7a9e49c43eb3a1394c18b2}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PCONT\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for I2\+C\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga1a84dacee40007a3b2e429a0bdffc190}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATUS\_PNACK@{I2C\_STATUS\_PNACK}}
\index{I2C\_STATUS\_PNACK@{I2C\_STATUS\_PNACK}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATUS\_PNACK}{I2C\_STATUS\_PNACK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga1a84dacee40007a3b2e429a0bdffc190} 
\#define I2\+C\+\_\+\+STATUS\+\_\+\+PNACK~(0x1\+UL $<$$<$ 3)}

Pending NACK \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga30ee04c018604d58940e928f70c7f9d3}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATUS\_PNACK\_DEFAULT@{I2C\_STATUS\_PNACK\_DEFAULT}}
\index{I2C\_STATUS\_PNACK\_DEFAULT@{I2C\_STATUS\_PNACK\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATUS\_PNACK\_DEFAULT}{I2C\_STATUS\_PNACK\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga30ee04c018604d58940e928f70c7f9d3} 
\#define I2\+C\+\_\+\+STATUS\+\_\+\+PNACK\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gadd2997a34ecea91ce86875e2d78e0711}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PNACK\+\_\+\+DEFAULT}} $<$$<$ 3)}

Shifted mode DEFAULT for I2\+C\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab28e6e496993b436d54b2543e2003459}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATUS\_PSTART@{I2C\_STATUS\_PSTART}}
\index{I2C\_STATUS\_PSTART@{I2C\_STATUS\_PSTART}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATUS\_PSTART}{I2C\_STATUS\_PSTART}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab28e6e496993b436d54b2543e2003459} 
\#define I2\+C\+\_\+\+STATUS\+\_\+\+PSTART~(0x1\+UL $<$$<$ 0)}

Pending START \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga9a9b923b4f235625a17654b281428d64}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATUS\_PSTART\_DEFAULT@{I2C\_STATUS\_PSTART\_DEFAULT}}
\index{I2C\_STATUS\_PSTART\_DEFAULT@{I2C\_STATUS\_PSTART\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATUS\_PSTART\_DEFAULT}{I2C\_STATUS\_PSTART\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga9a9b923b4f235625a17654b281428d64} 
\#define I2\+C\+\_\+\+STATUS\+\_\+\+PSTART\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga50262255c0a3e78c235033672c7f4979}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PSTART\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for I2\+C\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga7e4fc6e5095c5087a66531eeb36bd539}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATUS\_PSTOP@{I2C\_STATUS\_PSTOP}}
\index{I2C\_STATUS\_PSTOP@{I2C\_STATUS\_PSTOP}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATUS\_PSTOP}{I2C\_STATUS\_PSTOP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga7e4fc6e5095c5087a66531eeb36bd539} 
\#define I2\+C\+\_\+\+STATUS\+\_\+\+PSTOP~(0x1\+UL $<$$<$ 1)}

Pending STOP \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gab430947ed9e42fb2fb5157bd0015373e}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATUS\_PSTOP\_DEFAULT@{I2C\_STATUS\_PSTOP\_DEFAULT}}
\index{I2C\_STATUS\_PSTOP\_DEFAULT@{I2C\_STATUS\_PSTOP\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATUS\_PSTOP\_DEFAULT}{I2C\_STATUS\_PSTOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gab430947ed9e42fb2fb5157bd0015373e} 
\#define I2\+C\+\_\+\+STATUS\+\_\+\+PSTOP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga539e16fb362ec3f9e192280b3abd6658}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+PSTOP\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for I2\+C\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gae6c7b133d95a48cebcf728a95f2047af}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATUS\_RXDATAV@{I2C\_STATUS\_RXDATAV}}
\index{I2C\_STATUS\_RXDATAV@{I2C\_STATUS\_RXDATAV}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATUS\_RXDATAV}{I2C\_STATUS\_RXDATAV}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gae6c7b133d95a48cebcf728a95f2047af} 
\#define I2\+C\+\_\+\+STATUS\+\_\+\+RXDATAV~(0x1\+UL $<$$<$ 8)}

RX Data Valid \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaf7b8cf77be0b87079d7544e64798e5af}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATUS\_RXDATAV\_DEFAULT@{I2C\_STATUS\_RXDATAV\_DEFAULT}}
\index{I2C\_STATUS\_RXDATAV\_DEFAULT@{I2C\_STATUS\_RXDATAV\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATUS\_RXDATAV\_DEFAULT}{I2C\_STATUS\_RXDATAV\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaf7b8cf77be0b87079d7544e64798e5af} 
\#define I2\+C\+\_\+\+STATUS\+\_\+\+RXDATAV\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gaec7a4b7541bbb376c81945cdc1c20012}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+RXDATAV\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for I2\+C\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga5976e36b1dc0875c517a92e614a7ca25}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATUS\_TXBL@{I2C\_STATUS\_TXBL}}
\index{I2C\_STATUS\_TXBL@{I2C\_STATUS\_TXBL}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATUS\_TXBL}{I2C\_STATUS\_TXBL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga5976e36b1dc0875c517a92e614a7ca25} 
\#define I2\+C\+\_\+\+STATUS\+\_\+\+TXBL~(0x1\+UL $<$$<$ 7)}

TX Buffer Level \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga3861c94be629ad856de34a9f6ce4a4f2}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATUS\_TXBL\_DEFAULT@{I2C\_STATUS\_TXBL\_DEFAULT}}
\index{I2C\_STATUS\_TXBL\_DEFAULT@{I2C\_STATUS\_TXBL\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATUS\_TXBL\_DEFAULT}{I2C\_STATUS\_TXBL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga3861c94be629ad856de34a9f6ce4a4f2} 
\#define I2\+C\+\_\+\+STATUS\+\_\+\+TXBL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_ga1723ea61aa117b9d0a720a936e8c0b8d}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+TXBL\+\_\+\+DEFAULT}} $<$$<$ 7)}

Shifted mode DEFAULT for I2\+C\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gad8dbe7e36642e31df48f0cdc14a22f30}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATUS\_TXC@{I2C\_STATUS\_TXC}}
\index{I2C\_STATUS\_TXC@{I2C\_STATUS\_TXC}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATUS\_TXC}{I2C\_STATUS\_TXC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gad8dbe7e36642e31df48f0cdc14a22f30} 
\#define I2\+C\+\_\+\+STATUS\+\_\+\+TXC~(0x1\+UL $<$$<$ 6)}

TX Complete \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_gaa56a10880a6fc96a536a1ce367659e1b}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_STATUS\_TXC\_DEFAULT@{I2C\_STATUS\_TXC\_DEFAULT}}
\index{I2C\_STATUS\_TXC\_DEFAULT@{I2C\_STATUS\_TXC\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_STATUS\_TXC\_DEFAULT}{I2C\_STATUS\_TXC\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_gaa56a10880a6fc96a536a1ce367659e1b} 
\#define I2\+C\+\_\+\+STATUS\+\_\+\+TXC\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gad11c09efcc3efd0e939f4c9f3b93761c}{\+\_\+\+I2\+C\+\_\+\+STATUS\+\_\+\+TXC\+\_\+\+DEFAULT}} $<$$<$ 6)}

Shifted mode DEFAULT for I2\+C\+\_\+\+STATUS \Hypertarget{group___e_f_m32_g_g___i2_c___bit_fields_ga0777c59b4529cb41f69f3a7ebbf04661}\index{EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}!I2C\_TXDATA\_TXDATA\_DEFAULT@{I2C\_TXDATA\_TXDATA\_DEFAULT}}
\index{I2C\_TXDATA\_TXDATA\_DEFAULT@{I2C\_TXDATA\_TXDATA\_DEFAULT}!EFM32GG\_I2C\_BitFields@{EFM32GG\_I2C\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{I2C\_TXDATA\_TXDATA\_DEFAULT}{I2C\_TXDATA\_TXDATA\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___i2_c___bit_fields_ga0777c59b4529cb41f69f3a7ebbf04661} 
\#define I2\+C\+\_\+\+TXDATA\+\_\+\+TXDATA\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___i2_c___bit_fields_gac6d4f4a6310c077b56226ff82aa5232a}{\+\_\+\+I2\+C\+\_\+\+TXDATA\+\_\+\+TXDATA\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for I2\+C\+\_\+\+TXDATA 