

================================================================
== Vitis HLS Report for 'nodalSolver'
================================================================
* Date:           Mon Feb  1 13:23:04 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        IndutivoParaleloVDC_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.700 ns|     0.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       56|      122|  0.560 us|  1.220 us|   57|  123|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 56
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 57 [26/26] (0.00ns)   --->   "%call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:112]   --->   Operation 57 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 9.70>
ST_2 : Operation 58 [25/26] (9.70ns)   --->   "%call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:112]   --->   Operation 58 'call' 'call_ln112' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 9.70>
ST_3 : Operation 59 [24/26] (9.70ns)   --->   "%call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:112]   --->   Operation 59 'call' 'call_ln112' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 9.70>
ST_4 : Operation 60 [23/26] (9.70ns)   --->   "%call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:112]   --->   Operation 60 'call' 'call_ln112' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 9.70>
ST_5 : Operation 61 [22/26] (9.70ns)   --->   "%call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:112]   --->   Operation 61 'call' 'call_ln112' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 9.70>
ST_6 : Operation 62 [21/26] (9.70ns)   --->   "%call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:112]   --->   Operation 62 'call' 'call_ln112' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 9.70>
ST_7 : Operation 63 [20/26] (9.70ns)   --->   "%call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:112]   --->   Operation 63 'call' 'call_ln112' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 9.70>
ST_8 : Operation 64 [19/26] (9.70ns)   --->   "%call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:112]   --->   Operation 64 'call' 'call_ln112' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 9.70>
ST_9 : Operation 65 [18/26] (9.70ns)   --->   "%call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:112]   --->   Operation 65 'call' 'call_ln112' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 9.70>
ST_10 : Operation 66 [17/26] (9.70ns)   --->   "%call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:112]   --->   Operation 66 'call' 'call_ln112' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 9.70>
ST_11 : Operation 67 [16/26] (9.70ns)   --->   "%call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:112]   --->   Operation 67 'call' 'call_ln112' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 9.70>
ST_12 : Operation 68 [15/26] (9.70ns)   --->   "%call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:112]   --->   Operation 68 'call' 'call_ln112' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 9.70>
ST_13 : Operation 69 [14/26] (9.70ns)   --->   "%call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:112]   --->   Operation 69 'call' 'call_ln112' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 9.70>
ST_14 : Operation 70 [13/26] (9.70ns)   --->   "%call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:112]   --->   Operation 70 'call' 'call_ln112' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 9.70>
ST_15 : Operation 71 [12/26] (9.70ns)   --->   "%call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:112]   --->   Operation 71 'call' 'call_ln112' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 9.70>
ST_16 : Operation 72 [11/26] (9.70ns)   --->   "%call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:112]   --->   Operation 72 'call' 'call_ln112' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 9.70>
ST_17 : Operation 73 [10/26] (9.70ns)   --->   "%call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:112]   --->   Operation 73 'call' 'call_ln112' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 9.70>
ST_18 : Operation 74 [9/26] (9.70ns)   --->   "%call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:112]   --->   Operation 74 'call' 'call_ln112' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 9.70>
ST_19 : Operation 75 [8/26] (9.70ns)   --->   "%call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:112]   --->   Operation 75 'call' 'call_ln112' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 9.70>
ST_20 : Operation 76 [7/26] (9.70ns)   --->   "%call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:112]   --->   Operation 76 'call' 'call_ln112' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 9.70>
ST_21 : Operation 77 [6/26] (9.70ns)   --->   "%call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:112]   --->   Operation 77 'call' 'call_ln112' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 9.70>
ST_22 : Operation 78 [5/26] (9.70ns)   --->   "%call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:112]   --->   Operation 78 'call' 'call_ln112' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 9.70>
ST_23 : Operation 79 [4/26] (9.70ns)   --->   "%call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:112]   --->   Operation 79 'call' 'call_ln112' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 9.70>
ST_24 : Operation 80 [3/26] (9.70ns)   --->   "%call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:112]   --->   Operation 80 'call' 'call_ln112' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 9.70>
ST_25 : Operation 81 [2/26] (9.70ns)   --->   "%call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:112]   --->   Operation 81 'call' 'call_ln112' <Predicate = true> <Delay = 9.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 82 [1/26] (0.00ns)   --->   "%call_ln112 = call void @sinGen, i32 %sources_phase_0, i256 %ref_4oPi_table_256_V, i59 %fourth_order_double_sin_cos_K0_V, i52 %fourth_order_double_sin_cos_K1_V, i44 %fourth_order_double_sin_cos_K2_V, i33 %fourth_order_double_sin_cos_K3_V, i25 %fourth_order_double_sin_cos_K4_V, i32 %G_vec_I_3" [HLSfiles/main_core.cpp:112]   --->   Operation 82 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 83 [15/15] (0.00ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 83 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 8.44>
ST_28 : Operation 84 [14/15] (8.44ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 84 'call' 'call_ln113' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 8.44>
ST_29 : Operation 85 [13/15] (8.44ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 85 'call' 'call_ln113' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 8.44>
ST_30 : Operation 86 [12/15] (8.44ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 86 'call' 'call_ln113' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 8.44>
ST_31 : Operation 87 [11/15] (8.44ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 87 'call' 'call_ln113' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 8.44>
ST_32 : Operation 88 [10/15] (8.44ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 88 'call' 'call_ln113' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 8.44>
ST_33 : Operation 89 [9/15] (8.44ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 89 'call' 'call_ln113' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 8.44>
ST_34 : Operation 90 [8/15] (8.44ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 90 'call' 'call_ln113' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 8.44>
ST_35 : Operation 91 [7/15] (8.44ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 91 'call' 'call_ln113' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 8.44>
ST_36 : Operation 92 [6/15] (8.44ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 92 'call' 'call_ln113' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 8.44>
ST_37 : Operation 93 [5/15] (8.44ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 93 'call' 'call_ln113' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 8.44>
ST_38 : Operation 94 [4/15] (8.44ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 94 'call' 'call_ln113' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 8.44>
ST_39 : Operation 95 [3/15] (8.44ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 95 'call' 'call_ln113' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 8.44>
ST_40 : Operation 96 [2/15] (8.44ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 96 'call' 'call_ln113' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 0.00>
ST_41 : Operation 97 [1/15] (0.00ns)   --->   "%call_ln113 = call void @vetmat, i32 %G_vec_I_1, i32 %G_vec_I_2, i32 %G_vec_I_3, i32 %G_vec_V_0, i32 %G_vec_V_1, i32 %G_vec_V_2" [HLSfiles/main_core.cpp:113]   --->   Operation 97 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 0.00>
ST_42 : Operation 98 [15/15] (0.00ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1" [HLSfiles/main_core.cpp:119]   --->   Operation 98 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 8.44>
ST_43 : Operation 99 [14/15] (8.44ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1" [HLSfiles/main_core.cpp:119]   --->   Operation 99 'call' 'call_ln119' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 8.44>
ST_44 : Operation 100 [13/15] (8.44ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1" [HLSfiles/main_core.cpp:119]   --->   Operation 100 'call' 'call_ln119' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 8.44>
ST_45 : Operation 101 [12/15] (8.44ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1" [HLSfiles/main_core.cpp:119]   --->   Operation 101 'call' 'call_ln119' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 8.44>
ST_46 : Operation 102 [1/1] (0.00ns)   --->   "%G_vec_V_2_load = load i32 %G_vec_V_2" [HLSfiles/main_core.cpp:115]   --->   Operation 102 'load' 'G_vec_V_2_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 103 [3/3] (8.44ns)   --->   "%mul = fmul i32 %G_vec_V_2_load, i32 256" [HLSfiles/main_core.cpp:115]   --->   Operation 103 'fmul' 'mul' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 104 [1/1] (0.00ns)   --->   "%G_vec_V_1_load = load i32 %G_vec_V_1" [HLSfiles/main_core.cpp:116]   --->   Operation 104 'load' 'G_vec_V_1_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 105 [3/3] (8.44ns)   --->   "%mul2 = fmul i32 %G_vec_V_1_load, i32 256" [HLSfiles/main_core.cpp:116]   --->   Operation 105 'fmul' 'mul2' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 106 [1/1] (0.00ns)   --->   "%G_vec_V_0_load = load i32 %G_vec_V_0" [HLSfiles/main_core.cpp:118]   --->   Operation 106 'load' 'G_vec_V_0_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 107 [3/3] (8.44ns)   --->   "%mul1 = fmul i32 %G_vec_V_0_load, i32 256" [HLSfiles/main_core.cpp:118]   --->   Operation 107 'fmul' 'mul1' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 108 [11/15] (8.44ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1" [HLSfiles/main_core.cpp:119]   --->   Operation 108 'call' 'call_ln119' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 8.44>
ST_47 : Operation 109 [2/3] (8.44ns)   --->   "%mul = fmul i32 %G_vec_V_2_load, i32 256" [HLSfiles/main_core.cpp:115]   --->   Operation 109 'fmul' 'mul' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 110 [2/3] (8.44ns)   --->   "%mul2 = fmul i32 %G_vec_V_1_load, i32 256" [HLSfiles/main_core.cpp:116]   --->   Operation 110 'fmul' 'mul2' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 111 [2/3] (8.44ns)   --->   "%mul1 = fmul i32 %G_vec_V_0_load, i32 256" [HLSfiles/main_core.cpp:118]   --->   Operation 111 'fmul' 'mul1' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 112 [10/15] (8.44ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1" [HLSfiles/main_core.cpp:119]   --->   Operation 112 'call' 'call_ln119' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 8.44>
ST_48 : Operation 113 [1/3] (8.44ns)   --->   "%mul = fmul i32 %G_vec_V_2_load, i32 256" [HLSfiles/main_core.cpp:115]   --->   Operation 113 'fmul' 'mul' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 114 [1/3] (8.44ns)   --->   "%mul2 = fmul i32 %G_vec_V_1_load, i32 256" [HLSfiles/main_core.cpp:116]   --->   Operation 114 'fmul' 'mul2' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 115 [1/3] (8.44ns)   --->   "%mul1 = fmul i32 %G_vec_V_0_load, i32 256" [HLSfiles/main_core.cpp:118]   --->   Operation 115 'fmul' 'mul1' <Predicate = true> <Delay = 8.44> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 8.44> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 116 [9/15] (8.44ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1" [HLSfiles/main_core.cpp:119]   --->   Operation 116 'call' 'call_ln119' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 8.44>
ST_49 : Operation 117 [4/4] (8.21ns)   --->   "%add = fadd i32 %mul, i32 32768" [HLSfiles/main_core.cpp:115]   --->   Operation 117 'fadd' 'add' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 118 [4/4] (8.21ns)   --->   "%add3 = fadd i32 %mul2, i32 32768" [HLSfiles/main_core.cpp:116]   --->   Operation 118 'fadd' 'add3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 119 [4/4] (8.21ns)   --->   "%add2 = fadd i32 %mul1, i32 32768" [HLSfiles/main_core.cpp:118]   --->   Operation 119 'fadd' 'add2' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 120 [8/15] (8.44ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1" [HLSfiles/main_core.cpp:119]   --->   Operation 120 'call' 'call_ln119' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 8.44>
ST_50 : Operation 121 [3/4] (8.21ns)   --->   "%add = fadd i32 %mul, i32 32768" [HLSfiles/main_core.cpp:115]   --->   Operation 121 'fadd' 'add' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 122 [3/4] (8.21ns)   --->   "%add3 = fadd i32 %mul2, i32 32768" [HLSfiles/main_core.cpp:116]   --->   Operation 122 'fadd' 'add3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 123 [3/4] (8.21ns)   --->   "%add2 = fadd i32 %mul1, i32 32768" [HLSfiles/main_core.cpp:118]   --->   Operation 123 'fadd' 'add2' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 124 [7/15] (8.44ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1" [HLSfiles/main_core.cpp:119]   --->   Operation 124 'call' 'call_ln119' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 8.44>
ST_51 : Operation 125 [2/4] (8.21ns)   --->   "%add = fadd i32 %mul, i32 32768" [HLSfiles/main_core.cpp:115]   --->   Operation 125 'fadd' 'add' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 126 [2/4] (8.21ns)   --->   "%add3 = fadd i32 %mul2, i32 32768" [HLSfiles/main_core.cpp:116]   --->   Operation 126 'fadd' 'add3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 127 [2/4] (8.21ns)   --->   "%add2 = fadd i32 %mul1, i32 32768" [HLSfiles/main_core.cpp:118]   --->   Operation 127 'fadd' 'add2' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 128 [6/15] (8.44ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1" [HLSfiles/main_core.cpp:119]   --->   Operation 128 'call' 'call_ln119' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 8.44>
ST_52 : Operation 129 [1/4] (8.21ns)   --->   "%add = fadd i32 %mul, i32 32768" [HLSfiles/main_core.cpp:115]   --->   Operation 129 'fadd' 'add' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 130 [1/4] (8.21ns)   --->   "%add3 = fadd i32 %mul2, i32 32768" [HLSfiles/main_core.cpp:116]   --->   Operation 130 'fadd' 'add3' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 131 [1/4] (8.21ns)   --->   "%add2 = fadd i32 %mul1, i32 32768" [HLSfiles/main_core.cpp:118]   --->   Operation 131 'fadd' 'add2' <Predicate = true> <Delay = 8.21> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 8.21> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 132 [5/15] (8.44ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1" [HLSfiles/main_core.cpp:119]   --->   Operation 132 'call' 'call_ln119' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 8.44>
ST_53 : Operation 133 [2/2] (2.97ns)   --->   "%x_assign = fpext i32 %add" [HLSfiles/main_core.cpp:115]   --->   Operation 133 'fpext' 'x_assign' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 134 [2/2] (2.97ns)   --->   "%x_assign_1 = fpext i32 %add3" [HLSfiles/main_core.cpp:116]   --->   Operation 134 'fpext' 'x_assign_1' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 135 [2/2] (2.97ns)   --->   "%x_assign_2 = fpext i32 %add2" [HLSfiles/main_core.cpp:118]   --->   Operation 135 'fpext' 'x_assign_2' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 136 [4/15] (8.44ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1" [HLSfiles/main_core.cpp:119]   --->   Operation 136 'call' 'call_ln119' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 8.44>
ST_54 : Operation 137 [1/2] (2.97ns)   --->   "%x_assign = fpext i32 %add" [HLSfiles/main_core.cpp:115]   --->   Operation 137 'fpext' 'x_assign' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 138 [2/2] (3.71ns)   --->   "%dc = call i64 @generic_rint<double>, i64 %x_assign, i52 %mask_table, i52 %one_half_minus_one_table" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/nearbyintdouble.cpp:7]   --->   Operation 138 'call' 'dc' <Predicate = true> <Delay = 3.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 139 [1/2] (2.97ns)   --->   "%x_assign_1 = fpext i32 %add3" [HLSfiles/main_core.cpp:116]   --->   Operation 139 'fpext' 'x_assign_1' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 140 [2/2] (3.71ns)   --->   "%dc_1 = call i64 @generic_rint<double>, i64 %x_assign_1, i52 %mask_table, i52 %one_half_minus_one_table" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/nearbyintdouble.cpp:7]   --->   Operation 140 'call' 'dc_1' <Predicate = true> <Delay = 3.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 141 [1/2] (2.97ns)   --->   "%x_assign_2 = fpext i32 %add2" [HLSfiles/main_core.cpp:118]   --->   Operation 141 'fpext' 'x_assign_2' <Predicate = true> <Delay = 2.97> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 142 [2/2] (3.71ns)   --->   "%dc_2 = call i64 @generic_rint<double>, i64 %x_assign_2, i52 %mask_table, i52 %one_half_minus_one_table" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/nearbyintdouble.cpp:7]   --->   Operation 142 'call' 'dc_2' <Predicate = true> <Delay = 3.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 143 [3/15] (8.44ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1" [HLSfiles/main_core.cpp:119]   --->   Operation 143 'call' 'call_ln119' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 8.44>
ST_55 : Operation 144 [1/2] (5.55ns)   --->   "%dc = call i64 @generic_rint<double>, i64 %x_assign, i52 %mask_table, i52 %one_half_minus_one_table" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/nearbyintdouble.cpp:7]   --->   Operation 144 'call' 'dc' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 145 [1/2] (5.55ns)   --->   "%dc_1 = call i64 @generic_rint<double>, i64 %x_assign_1, i52 %mask_table, i52 %one_half_minus_one_table" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/nearbyintdouble.cpp:7]   --->   Operation 145 'call' 'dc_1' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 146 [1/2] (5.55ns)   --->   "%dc_2 = call i64 @generic_rint<double>, i64 %x_assign_2, i52 %mask_table, i52 %one_half_minus_one_table" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/nearbyintdouble.cpp:7]   --->   Operation 146 'call' 'dc_2' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 147 [2/15] (8.44ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1" [HLSfiles/main_core.cpp:119]   --->   Operation 147 'call' 'call_ln119' <Predicate = true> <Delay = 8.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 7.33>
ST_56 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 0"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 149 [1/1] (0.00ns)   --->   "%spectopmodule_ln112 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [HLSfiles/main_core.cpp:112]   --->   Operation 149 'spectopmodule' 'spectopmodule_ln112' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 150 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 150 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 151 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 151 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 152 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i64 %data_V"   --->   Operation 153 'trunc' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 154 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_29, i1 0"   --->   Operation 154 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 155 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_28" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 156 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 157 [1/1] (1.46ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 157 'add' 'add_ln510' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 158 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 158 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 159 [1/1] (1.46ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_28"   --->   Operation 159 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 160 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 161 [1/1] (0.76ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 161 'select' 'ush' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 162 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 162 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 163 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 163 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i137 %zext_ln15, i137 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 164 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_15 = shl i137 %zext_ln15, i137 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 165 'shl' 'r_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V, i32 53"   --->   Operation 166 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 167 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_15, i32 53, i32 84"   --->   Operation 168 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 169 [1/1] (2.86ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_s"   --->   Operation 169 'select' 'val' <Predicate = true> <Delay = 2.86> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 170 [1/1] (1.63ns)   --->   "%result_V_3 = sub i32 0, i32 %val"   --->   Operation 170 'sub' 'result_V_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 171 [1/1] (0.61ns)   --->   "%result_V_7 = select i1 %p_Result_s, i32 %result_V_3, i32 %val" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 171 'select' 'result_V_7' <Predicate = true> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 172 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %dc_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 172 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 173 [1/1] (0.00ns)   --->   "%p_Result_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_1, i32 63"   --->   Operation 173 'bitselect' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 174 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i64 %data_V_1"   --->   Operation 175 'trunc' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 176 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_31, i1 0"   --->   Operation 176 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i54 %mantissa_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 177 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln510_1 = zext i11 %tmp_30" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 178 'zext' 'zext_ln510_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 179 [1/1] (1.46ns)   --->   "%add_ln510_1 = add i12 %zext_ln510_1, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 179 'add' 'add_ln510_1' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 180 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11"   --->   Operation 180 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 181 [1/1] (1.46ns)   --->   "%sub_ln1311_1 = sub i11 1023, i11 %tmp_30"   --->   Operation 181 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i11 %sub_ln1311_1"   --->   Operation 182 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 183 [1/1] (0.76ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %sext_ln1311_1, i12 %add_ln510_1"   --->   Operation 183 'select' 'ush_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 184 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i14_cast_cast_cast = sext i12 %ush_1"   --->   Operation 184 'sext' 'sh_prom_i_i_i_i_i14_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 185 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i14_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i14_cast_cast_cast"   --->   Operation 185 'zext' 'sh_prom_i_i_i_i_i14_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_16 = lshr i137 %zext_ln15_1, i137 %sh_prom_i_i_i_i_i14_cast_cast_cast_cast"   --->   Operation 186 'lshr' 'r_V_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_17 = shl i137 %zext_ln15_1, i137 %sh_prom_i_i_i_i_i14_cast_cast_cast_cast"   --->   Operation 187 'shl' 'r_V_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_16, i32 53"   --->   Operation 188 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln662_2 = zext i1 %tmp_21"   --->   Operation 189 'zext' 'zext_ln662_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_17, i32 53, i32 84"   --->   Operation 190 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 191 [1/1] (2.86ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i32 %zext_ln662_2, i32 %tmp_2"   --->   Operation 191 'select' 'val_1' <Predicate = true> <Delay = 2.86> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 192 [1/1] (1.63ns)   --->   "%result_V_4 = sub i32 0, i32 %val_1"   --->   Operation 192 'sub' 'result_V_4' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 193 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i64 %dc_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 193 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 194 [1/1] (0.00ns)   --->   "%p_Result_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_2, i32 63"   --->   Operation 194 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_2, i32 52, i32 62"   --->   Operation 195 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_33 = trunc i64 %data_V_2"   --->   Operation 196 'trunc' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 197 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_33, i1 0"   --->   Operation 197 'bitconcatenate' 'mantissa_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i54 %mantissa_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 198 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln510_2 = zext i11 %tmp_32" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 199 'zext' 'zext_ln510_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 200 [1/1] (1.46ns)   --->   "%add_ln510_2 = add i12 %zext_ln510_2, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 200 'add' 'add_ln510_2' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 201 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_2, i32 11"   --->   Operation 201 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 202 [1/1] (1.46ns)   --->   "%sub_ln1311_2 = sub i11 1023, i11 %tmp_32"   --->   Operation 202 'sub' 'sub_ln1311_2' <Predicate = true> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i11 %sub_ln1311_2"   --->   Operation 203 'sext' 'sext_ln1311_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 204 [1/1] (0.76ns)   --->   "%ush_2 = select i1 %isNeg_2, i12 %sext_ln1311_2, i12 %add_ln510_2"   --->   Operation 204 'select' 'ush_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 205 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i35_cast_cast_cast = sext i12 %ush_2"   --->   Operation 205 'sext' 'sh_prom_i_i_i_i_i35_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 206 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i35_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i35_cast_cast_cast"   --->   Operation 206 'zext' 'sh_prom_i_i_i_i_i35_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_18 = lshr i137 %zext_ln15_2, i137 %sh_prom_i_i_i_i_i35_cast_cast_cast_cast"   --->   Operation 207 'lshr' 'r_V_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_19 = shl i137 %zext_ln15_2, i137 %sh_prom_i_i_i_i_i35_cast_cast_cast_cast"   --->   Operation 208 'shl' 'r_V_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V_18, i32 53"   --->   Operation 209 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%zext_ln662_3 = zext i1 %tmp_27"   --->   Operation 210 'zext' 'zext_ln662_3' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_19, i32 53, i32 84"   --->   Operation 211 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 212 [1/1] (2.86ns) (out node of the LUT)   --->   "%val_2 = select i1 %isNeg_2, i32 %zext_ln662_3, i32 %tmp_4"   --->   Operation 212 'select' 'val_2' <Predicate = true> <Delay = 2.86> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 213 [1/1] (1.63ns)   --->   "%result_V_6 = sub i32 0, i32 %val_2"   --->   Operation 213 'sub' 'result_V_6' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 214 [1/15] (0.00ns)   --->   "%call_ln119 = call void @histvect, i32 %G_vec_V_2, i32 %G_vec_V_1, i32 %elements_Ih_0, i32 %G_vec_I_2, i32 %G_vec_I_1" [HLSfiles/main_core.cpp:119]   --->   Operation 214 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 215 [1/1] (0.61ns)   --->   "%select_ln59 = select i1 %p_Result_28, i32 %result_V_4, i32 %val_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 215 'select' 'select_ln59' <Predicate = true> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 216 [1/1] (0.61ns)   --->   "%select_ln59_1 = select i1 %p_Result_29, i32 %result_V_6, i32 %val_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 216 'select' 'select_ln59_1' <Predicate = true> <Delay = 0.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 217 [1/1] (0.00ns)   --->   "%or_ln121_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %select_ln59_1, i32 %result_V_7, i32 %select_ln59, i32 %result_V_7" [HLSfiles/main_core.cpp:121]   --->   Operation 217 'bitconcatenate' 'or_ln121_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 218 [1/1] (0.00ns)   --->   "%ret_ln121 = ret i128 %or_ln121_2" [HLSfiles/main_core.cpp:121]   --->   Operation 218 'ret' 'ret_ln121' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.2ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 9.7ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [28]  (9.7 ns)

 <State 3>: 9.7ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [28]  (9.7 ns)

 <State 4>: 9.7ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [28]  (9.7 ns)

 <State 5>: 9.7ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [28]  (9.7 ns)

 <State 6>: 9.7ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [28]  (9.7 ns)

 <State 7>: 9.7ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [28]  (9.7 ns)

 <State 8>: 9.7ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [28]  (9.7 ns)

 <State 9>: 9.7ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [28]  (9.7 ns)

 <State 10>: 9.7ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [28]  (9.7 ns)

 <State 11>: 9.7ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [28]  (9.7 ns)

 <State 12>: 9.7ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [28]  (9.7 ns)

 <State 13>: 9.7ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [28]  (9.7 ns)

 <State 14>: 9.7ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [28]  (9.7 ns)

 <State 15>: 9.7ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [28]  (9.7 ns)

 <State 16>: 9.7ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [28]  (9.7 ns)

 <State 17>: 9.7ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [28]  (9.7 ns)

 <State 18>: 9.7ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [28]  (9.7 ns)

 <State 19>: 9.7ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [28]  (9.7 ns)

 <State 20>: 9.7ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [28]  (9.7 ns)

 <State 21>: 9.7ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [28]  (9.7 ns)

 <State 22>: 9.7ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [28]  (9.7 ns)

 <State 23>: 9.7ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [28]  (9.7 ns)

 <State 24>: 9.7ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [28]  (9.7 ns)

 <State 25>: 9.7ns
The critical path consists of the following:
	'call' operation ('call_ln112', HLSfiles/main_core.cpp:112) to 'sinGen' [28]  (9.7 ns)

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln113', HLSfiles/main_core.cpp:113) to 'vetmat' [29]  (8.44 ns)

 <State 29>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln113', HLSfiles/main_core.cpp:113) to 'vetmat' [29]  (8.44 ns)

 <State 30>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln113', HLSfiles/main_core.cpp:113) to 'vetmat' [29]  (8.44 ns)

 <State 31>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln113', HLSfiles/main_core.cpp:113) to 'vetmat' [29]  (8.44 ns)

 <State 32>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln113', HLSfiles/main_core.cpp:113) to 'vetmat' [29]  (8.44 ns)

 <State 33>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln113', HLSfiles/main_core.cpp:113) to 'vetmat' [29]  (8.44 ns)

 <State 34>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln113', HLSfiles/main_core.cpp:113) to 'vetmat' [29]  (8.44 ns)

 <State 35>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln113', HLSfiles/main_core.cpp:113) to 'vetmat' [29]  (8.44 ns)

 <State 36>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln113', HLSfiles/main_core.cpp:113) to 'vetmat' [29]  (8.44 ns)

 <State 37>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln113', HLSfiles/main_core.cpp:113) to 'vetmat' [29]  (8.44 ns)

 <State 38>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln113', HLSfiles/main_core.cpp:113) to 'vetmat' [29]  (8.44 ns)

 <State 39>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln113', HLSfiles/main_core.cpp:113) to 'vetmat' [29]  (8.44 ns)

 <State 40>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln113', HLSfiles/main_core.cpp:113) to 'vetmat' [29]  (8.44 ns)

 <State 41>: 0ns
The critical path consists of the following:

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln119', HLSfiles/main_core.cpp:119) to 'histvect' [109]  (8.44 ns)

 <State 44>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln119', HLSfiles/main_core.cpp:119) to 'histvect' [109]  (8.44 ns)

 <State 45>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln119', HLSfiles/main_core.cpp:119) to 'histvect' [109]  (8.44 ns)

 <State 46>: 8.44ns
The critical path consists of the following:
	'load' operation ('G_vec_V_2_load', HLSfiles/main_core.cpp:115) on static variable 'G_vec_V_2' [30]  (0 ns)
	'fmul' operation ('mul', HLSfiles/main_core.cpp:115) [31]  (8.44 ns)

 <State 47>: 8.44ns
The critical path consists of the following:
	'fmul' operation ('mul', HLSfiles/main_core.cpp:115) [31]  (8.44 ns)

 <State 48>: 8.44ns
The critical path consists of the following:
	'fmul' operation ('mul', HLSfiles/main_core.cpp:115) [31]  (8.44 ns)

 <State 49>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln119', HLSfiles/main_core.cpp:119) to 'histvect' [109]  (8.44 ns)

 <State 50>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln119', HLSfiles/main_core.cpp:119) to 'histvect' [109]  (8.44 ns)

 <State 51>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln119', HLSfiles/main_core.cpp:119) to 'histvect' [109]  (8.44 ns)

 <State 52>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln119', HLSfiles/main_core.cpp:119) to 'histvect' [109]  (8.44 ns)

 <State 53>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln119', HLSfiles/main_core.cpp:119) to 'histvect' [109]  (8.44 ns)

 <State 54>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln119', HLSfiles/main_core.cpp:119) to 'histvect' [109]  (8.44 ns)

 <State 55>: 8.44ns
The critical path consists of the following:
	'call' operation ('call_ln119', HLSfiles/main_core.cpp:119) to 'histvect' [109]  (8.44 ns)

 <State 56>: 7.34ns
The critical path consists of the following:
	'add' operation ('sh', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510) [42]  (1.47 ns)
	'select' operation ('ush') [46]  (0.76 ns)
	'shl' operation ('r.V') [50]  (0 ns)
	'select' operation ('val') [54]  (2.87 ns)
	'sub' operation ('result.V') [55]  (1.63 ns)
	'select' operation ('result.V', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [56]  (0.613 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
