-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fc2_top is
port (
    in_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    in_r_empty_n : IN STD_LOGIC;
    in_r_read : OUT STD_LOGIC;
    out_r_din : OUT STD_LOGIC_VECTOR (4 downto 0);
    out_r_full_n : IN STD_LOGIC;
    out_r_write : OUT STD_LOGIC;
    numReps : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of fc2_top is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fc2_top_fc2_top,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=2.695000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=68,HLS_SYN_LUT=243,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal Matrix_Vector_Activate_Batch_U0_ap_start : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_ap_done : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_ap_continue : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_ap_idle : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_ap_ready : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_in_r_read : STD_LOGIC;
    signal Matrix_Vector_Activate_Batch_U0_out_r_din : STD_LOGIC_VECTOR (4 downto 0);
    signal Matrix_Vector_Activate_Batch_U0_out_r_write : STD_LOGIC;

    component fc2_top_Matrix_Vector_Activate_Batch IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        in_r_empty_n : IN STD_LOGIC;
        in_r_read : OUT STD_LOGIC;
        out_r_din : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_r_full_n : IN STD_LOGIC;
        out_r_write : OUT STD_LOGIC;
        reps : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    Matrix_Vector_Activate_Batch_U0 : component fc2_top_Matrix_Vector_Activate_Batch
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Matrix_Vector_Activate_Batch_U0_ap_start,
        ap_done => Matrix_Vector_Activate_Batch_U0_ap_done,
        ap_continue => Matrix_Vector_Activate_Batch_U0_ap_continue,
        ap_idle => Matrix_Vector_Activate_Batch_U0_ap_idle,
        ap_ready => Matrix_Vector_Activate_Batch_U0_ap_ready,
        in_r_dout => in_r_dout,
        in_r_empty_n => in_r_empty_n,
        in_r_read => Matrix_Vector_Activate_Batch_U0_in_r_read,
        out_r_din => Matrix_Vector_Activate_Batch_U0_out_r_din,
        out_r_full_n => out_r_full_n,
        out_r_write => Matrix_Vector_Activate_Batch_U0_out_r_write,
        reps => numReps);




    Matrix_Vector_Activate_Batch_U0_ap_continue <= ap_const_logic_1;
    Matrix_Vector_Activate_Batch_U0_ap_start <= ap_start;
    ap_done <= Matrix_Vector_Activate_Batch_U0_ap_done;
    ap_idle <= Matrix_Vector_Activate_Batch_U0_ap_idle;
    ap_ready <= Matrix_Vector_Activate_Batch_U0_ap_ready;
    in_r_read <= Matrix_Vector_Activate_Batch_U0_in_r_read;
    out_r_din <= Matrix_Vector_Activate_Batch_U0_out_r_din;
    out_r_write <= Matrix_Vector_Activate_Batch_U0_out_r_write;
end behav;
