--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Software\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
2L -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14909 paths analyzed, 1189 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.400ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_7/M2/buffer_38 (SLICE_X44Y50.C5), 114 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_7/M2/buffer_38 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.350ns (Levels of Logic = 5)
  Clock Path Skew:      -0.315ns (0.997 - 1.312)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_7/M2/buffer_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO12  Trcko_DOA             1.800   XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y44.C5      net (fanout=1)        0.515   XLXN_53<12>
    SLICE_X47Y44.CMUX    Tilo                  0.244   XLXN_52<12>
                                                       XLXI_5/MUX1_DispData/Mmux_o_33
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_2
    SLICE_X45Y48.D6      net (fanout=15)       0.574   Disp_num<12>
    SLICE_X45Y48.D       Tilo                  0.043   XLXI_7/SM1/HTS4/MSEG/XLXN_74
                                                       XLXI_7/SM1/HTS4/MSEG/XLXI_20
    SLICE_X45Y51.A6      net (fanout=2)        0.469   XLXI_7/SM1/HTS4/MSEG/XLXN_74
    SLICE_X45Y51.A       Tilo                  0.043   XLXI_7/XLXN_390<41>
                                                       XLXI_7/SM1/HTS4/MSEG/XLXI_48
    SLICE_X44Y50.D6      net (fanout=1)        0.478   XLXI_7/XLXN_390<38>
    SLICE_X44Y50.D       Tilo                  0.043   XLXI_7/M2/buffer<38>
                                                       XLXI_7/M2/mux9511
    SLICE_X44Y50.C5      net (fanout=1)        0.164   XLXI_7/M2/state[1]_GND_3_o_wide_mux_15_OUT<38>
    SLICE_X44Y50.CLK     Tas                  -0.023   XLXI_7/M2/buffer<38>
                                                       XLXI_7/M2/buffer_38_rstpot
                                                       XLXI_7/M2/buffer_38
    -------------------------------------------------  ---------------------------
    Total                                      4.350ns (2.150ns logic, 2.200ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_7/M2/buffer_38 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.176ns (Levels of Logic = 5)
  Clock Path Skew:      -0.315ns (0.997 - 1.312)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_7/M2/buffer_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO15  Trcko_DOA             1.800   XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X44Y45.C6      net (fanout=1)        0.483   XLXN_53<15>
    SLICE_X44Y45.CMUX    Tilo                  0.239   XLXN_52<15>
                                                       XLXI_5/MUX1_DispData/Mmux_o_36
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_5
    SLICE_X45Y48.D5      net (fanout=15)       0.437   Disp_num<15>
    SLICE_X45Y48.D       Tilo                  0.043   XLXI_7/SM1/HTS4/MSEG/XLXN_74
                                                       XLXI_7/SM1/HTS4/MSEG/XLXI_20
    SLICE_X45Y51.A6      net (fanout=2)        0.469   XLXI_7/SM1/HTS4/MSEG/XLXN_74
    SLICE_X45Y51.A       Tilo                  0.043   XLXI_7/XLXN_390<41>
                                                       XLXI_7/SM1/HTS4/MSEG/XLXI_48
    SLICE_X44Y50.D6      net (fanout=1)        0.478   XLXI_7/XLXN_390<38>
    SLICE_X44Y50.D       Tilo                  0.043   XLXI_7/M2/buffer<38>
                                                       XLXI_7/M2/mux9511
    SLICE_X44Y50.C5      net (fanout=1)        0.164   XLXI_7/M2/state[1]_GND_3_o_wide_mux_15_OUT<38>
    SLICE_X44Y50.CLK     Tas                  -0.023   XLXI_7/M2/buffer<38>
                                                       XLXI_7/M2/buffer_38_rstpot
                                                       XLXI_7/M2/buffer_38
    -------------------------------------------------  ---------------------------
    Total                                      4.176ns (2.145ns logic, 2.031ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_7/M2/buffer_38 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.146ns (Levels of Logic = 5)
  Clock Path Skew:      -0.315ns (0.997 - 1.312)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_7/M2/buffer_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO14  Trcko_DOA             1.800   XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y42.C6      net (fanout=1)        0.365   XLXN_53<14>
    SLICE_X47Y42.CMUX    Tilo                  0.244   XLXN_52<14>
                                                       XLXI_5/MUX1_DispData/Mmux_o_35
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_4
    SLICE_X45Y48.D3      net (fanout=15)       0.520   Disp_num<14>
    SLICE_X45Y48.D       Tilo                  0.043   XLXI_7/SM1/HTS4/MSEG/XLXN_74
                                                       XLXI_7/SM1/HTS4/MSEG/XLXI_20
    SLICE_X45Y51.A6      net (fanout=2)        0.469   XLXI_7/SM1/HTS4/MSEG/XLXN_74
    SLICE_X45Y51.A       Tilo                  0.043   XLXI_7/XLXN_390<41>
                                                       XLXI_7/SM1/HTS4/MSEG/XLXI_48
    SLICE_X44Y50.D6      net (fanout=1)        0.478   XLXI_7/XLXN_390<38>
    SLICE_X44Y50.D       Tilo                  0.043   XLXI_7/M2/buffer<38>
                                                       XLXI_7/M2/mux9511
    SLICE_X44Y50.C5      net (fanout=1)        0.164   XLXI_7/M2/state[1]_GND_3_o_wide_mux_15_OUT<38>
    SLICE_X44Y50.CLK     Tas                  -0.023   XLXI_7/M2/buffer<38>
                                                       XLXI_7/M2/buffer_38_rstpot
                                                       XLXI_7/M2/buffer_38
    -------------------------------------------------  ---------------------------
    Total                                      4.146ns (2.150ns logic, 1.996ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/M2/buffer_36 (SLICE_X47Y49.C5), 178 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_7/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.580ns (Levels of Logic = 6)
  Clock Path Skew:      -0.070ns (0.558 - 0.628)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_7/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO14  Trcko_DOA             1.800   XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y42.C6      net (fanout=1)        0.365   XLXN_53<14>
    SLICE_X47Y42.CMUX    Tilo                  0.244   XLXN_52<14>
                                                       XLXI_5/MUX1_DispData/Mmux_o_35
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_4
    SLICE_X47Y45.A3      net (fanout=15)       0.772   Disp_num<14>
    SLICE_X47Y45.A       Tilo                  0.043   XLXI_7/XLXN_390<44>
                                                       XLXI_7/SM1/HTS4/MSEG/XLXI_6
    SLICE_X44Y46.B5      net (fanout=2)        0.462   XLXI_7/SM1/HTS4/MSEG/XLXN_26
    SLICE_X44Y46.B       Tilo                  0.043   XLXI_7/SM1/HTS4/MSEG/XLXN_211
                                                       XLXI_7/SM1/HTS4/MSEG/XLXI_29
    SLICE_X44Y48.D6      net (fanout=1)        0.368   XLXI_7/SM1/HTS4/MSEG/XLXN_211
    SLICE_X44Y48.D       Tilo                  0.043   XLXI_7/XLXN_390<36>
                                                       XLXI_7/SM1/HTS4/MSEG/XLXI_50
    SLICE_X47Y49.D5      net (fanout=1)        0.238   XLXI_7/XLXN_390<36>
    SLICE_X47Y49.D       Tilo                  0.043   XLXI_7/M2/buffer<36>
                                                       XLXI_7/M2/mux9311
    SLICE_X47Y49.C5      net (fanout=1)        0.150   XLXI_7/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X47Y49.CLK     Tas                   0.009   XLXI_7/M2/buffer<36>
                                                       XLXI_7/M2/buffer_36_rstpot
                                                       XLXI_7/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      4.580ns (2.225ns logic, 2.355ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_7/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.336ns (Levels of Logic = 6)
  Clock Path Skew:      -0.070ns (0.558 - 0.628)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_7/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO13  Trcko_DOA             1.800   XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y44.C6      net (fanout=1)        0.365   XLXN_53<13>
    SLICE_X46Y44.CMUX    Tilo                  0.239   XLXN_52<13>
                                                       XLXI_5/MUX1_DispData/Mmux_o_34
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_3
    SLICE_X47Y45.A4      net (fanout=14)       0.533   Disp_num<13>
    SLICE_X47Y45.A       Tilo                  0.043   XLXI_7/XLXN_390<44>
                                                       XLXI_7/SM1/HTS4/MSEG/XLXI_6
    SLICE_X44Y46.B5      net (fanout=2)        0.462   XLXI_7/SM1/HTS4/MSEG/XLXN_26
    SLICE_X44Y46.B       Tilo                  0.043   XLXI_7/SM1/HTS4/MSEG/XLXN_211
                                                       XLXI_7/SM1/HTS4/MSEG/XLXI_29
    SLICE_X44Y48.D6      net (fanout=1)        0.368   XLXI_7/SM1/HTS4/MSEG/XLXN_211
    SLICE_X44Y48.D       Tilo                  0.043   XLXI_7/XLXN_390<36>
                                                       XLXI_7/SM1/HTS4/MSEG/XLXI_50
    SLICE_X47Y49.D5      net (fanout=1)        0.238   XLXI_7/XLXN_390<36>
    SLICE_X47Y49.D       Tilo                  0.043   XLXI_7/M2/buffer<36>
                                                       XLXI_7/M2/mux9311
    SLICE_X47Y49.C5      net (fanout=1)        0.150   XLXI_7/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X47Y49.CLK     Tas                   0.009   XLXI_7/M2/buffer<36>
                                                       XLXI_7/M2/buffer_36_rstpot
                                                       XLXI_7/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      4.336ns (2.220ns logic, 2.116ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_7/M2/buffer_36 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.215ns (Levels of Logic = 6)
  Clock Path Skew:      -0.070ns (0.558 - 0.628)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_7/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO12  Trcko_DOA             1.800   XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y44.C5      net (fanout=1)        0.515   XLXN_53<12>
    SLICE_X47Y44.CMUX    Tilo                  0.244   XLXN_52<12>
                                                       XLXI_5/MUX1_DispData/Mmux_o_33
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_2
    SLICE_X47Y45.A5      net (fanout=15)       0.257   Disp_num<12>
    SLICE_X47Y45.A       Tilo                  0.043   XLXI_7/XLXN_390<44>
                                                       XLXI_7/SM1/HTS4/MSEG/XLXI_6
    SLICE_X44Y46.B5      net (fanout=2)        0.462   XLXI_7/SM1/HTS4/MSEG/XLXN_26
    SLICE_X44Y46.B       Tilo                  0.043   XLXI_7/SM1/HTS4/MSEG/XLXN_211
                                                       XLXI_7/SM1/HTS4/MSEG/XLXI_29
    SLICE_X44Y48.D6      net (fanout=1)        0.368   XLXI_7/SM1/HTS4/MSEG/XLXN_211
    SLICE_X44Y48.D       Tilo                  0.043   XLXI_7/XLXN_390<36>
                                                       XLXI_7/SM1/HTS4/MSEG/XLXI_50
    SLICE_X47Y49.D5      net (fanout=1)        0.238   XLXI_7/XLXN_390<36>
    SLICE_X47Y49.D       Tilo                  0.043   XLXI_7/M2/buffer<36>
                                                       XLXI_7/M2/mux9311
    SLICE_X47Y49.C5      net (fanout=1)        0.150   XLXI_7/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X47Y49.CLK     Tas                   0.009   XLXI_7/M2/buffer<36>
                                                       XLXI_7/M2/buffer_36_rstpot
                                                       XLXI_7/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      4.215ns (2.225ns logic, 1.990ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/M2/buffer_4 (SLICE_X46Y49.C5), 181 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_7/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.571ns (Levels of Logic = 6)
  Clock Path Skew:      -0.070ns (0.558 - 0.628)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_7/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO31  Trcko_DOA             1.800   XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y46.C6      net (fanout=1)        0.480   XLXN_53<31>
    SLICE_X47Y46.CMUX    Tilo                  0.244   XLXN_52<31>
                                                       XLXI_5/MUX1_DispData/Mmux_o_324
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_23
    SLICE_X45Y47.C4      net (fanout=15)       0.777   Disp_num<31>
    SLICE_X45Y47.C       Tilo                  0.043   XLXI_7/SM1/HTS0/MSEG/XLXN_26
                                                       XLXI_7/SM1/HTS0/MSEG/XLXI_6
    SLICE_X47Y48.B6      net (fanout=2)        0.192   XLXI_7/SM1/HTS0/MSEG/XLXN_26
    SLICE_X47Y48.B       Tilo                  0.043   XLXI_7/SM1/HTS4/MSEG/XLXN_28
                                                       XLXI_7/SM1/HTS0/MSEG/XLXI_29
    SLICE_X47Y48.A4      net (fanout=1)        0.232   XLXI_7/SM1/HTS0/MSEG/XLXN_211
    SLICE_X47Y48.A       Tilo                  0.043   XLXI_7/SM1/HTS4/MSEG/XLXN_28
                                                       XLXI_7/SM1/HTS0/MSEG/XLXI_50
    SLICE_X46Y49.D5      net (fanout=1)        0.533   XLXI_7/XLXN_390<4>
    SLICE_X46Y49.D       Tilo                  0.043   XLXI_7/M2/buffer<4>
                                                       XLXI_7/M2/mux10811
    SLICE_X46Y49.C5      net (fanout=1)        0.164   XLXI_7/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X46Y49.CLK     Tas                  -0.023   XLXI_7/M2/buffer<4>
                                                       XLXI_7/M2/buffer_4_rstpot
                                                       XLXI_7/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.571ns (2.193ns logic, 2.378ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_7/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.525ns (Levels of Logic = 6)
  Clock Path Skew:      -0.070ns (0.558 - 0.628)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_7/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO31  Trcko_DOA             1.800   XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X47Y46.C6      net (fanout=1)        0.480   XLXN_53<31>
    SLICE_X47Y46.CMUX    Tilo                  0.244   XLXN_52<31>
                                                       XLXI_5/MUX1_DispData/Mmux_o_324
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_23
    SLICE_X47Y47.A3      net (fanout=15)       0.590   Disp_num<31>
    SLICE_X47Y47.A       Tilo                  0.043   XLXI_7/XLXN_390<7>
                                                       XLXI_7/SM1/HTS0/MSEG/XLXI_5
    SLICE_X47Y48.B5      net (fanout=2)        0.333   XLXI_7/SM1/HTS0/MSEG/XLXN_119
    SLICE_X47Y48.B       Tilo                  0.043   XLXI_7/SM1/HTS4/MSEG/XLXN_28
                                                       XLXI_7/SM1/HTS0/MSEG/XLXI_29
    SLICE_X47Y48.A4      net (fanout=1)        0.232   XLXI_7/SM1/HTS0/MSEG/XLXN_211
    SLICE_X47Y48.A       Tilo                  0.043   XLXI_7/SM1/HTS4/MSEG/XLXN_28
                                                       XLXI_7/SM1/HTS0/MSEG/XLXI_50
    SLICE_X46Y49.D5      net (fanout=1)        0.533   XLXI_7/XLXN_390<4>
    SLICE_X46Y49.D       Tilo                  0.043   XLXI_7/M2/buffer<4>
                                                       XLXI_7/M2/mux10811
    SLICE_X46Y49.C5      net (fanout=1)        0.164   XLXI_7/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X46Y49.CLK     Tas                  -0.023   XLXI_7/M2/buffer<4>
                                                       XLXI_7/M2/buffer_4_rstpot
                                                       XLXI_7/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.525ns (2.193ns logic, 2.332ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_7/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.385ns (Levels of Logic = 6)
  Clock Path Skew:      -0.070ns (0.558 - 0.628)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_7/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO28  Trcko_DOA             1.800   XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X44Y46.C6      net (fanout=1)        0.507   XLXN_53<28>
    SLICE_X44Y46.CMUX    Tilo                  0.239   XLXI_7/SM1/HTS4/MSEG/XLXN_211
                                                       XLXI_5/MUX1_DispData/Mmux_o_320
                                                       XLXI_5/MUX1_DispData/Mmux_o_2_f7_19
    SLICE_X47Y47.A6      net (fanout=15)       0.428   Disp_num<28>
    SLICE_X47Y47.A       Tilo                  0.043   XLXI_7/XLXN_390<7>
                                                       XLXI_7/SM1/HTS0/MSEG/XLXI_5
    SLICE_X47Y48.B5      net (fanout=2)        0.333   XLXI_7/SM1/HTS0/MSEG/XLXN_119
    SLICE_X47Y48.B       Tilo                  0.043   XLXI_7/SM1/HTS4/MSEG/XLXN_28
                                                       XLXI_7/SM1/HTS0/MSEG/XLXI_29
    SLICE_X47Y48.A4      net (fanout=1)        0.232   XLXI_7/SM1/HTS0/MSEG/XLXN_211
    SLICE_X47Y48.A       Tilo                  0.043   XLXI_7/SM1/HTS4/MSEG/XLXN_28
                                                       XLXI_7/SM1/HTS0/MSEG/XLXI_50
    SLICE_X46Y49.D5      net (fanout=1)        0.533   XLXI_7/XLXN_390<4>
    SLICE_X46Y49.D       Tilo                  0.043   XLXI_7/M2/buffer<4>
                                                       XLXI_7/M2/mux10811
    SLICE_X46Y49.C5      net (fanout=1)        0.164   XLXI_7/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X46Y49.CLK     Tas                  -0.023   XLXI_7/M2/buffer<4>
                                                       XLXI_7/M2/buffer_4_rstpot
                                                       XLXI_7/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.385ns (2.188ns logic, 2.197ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_6/P2S_led/EN (SLICE_X12Y65.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/P2S_led/start_0 (FF)
  Destination:          XLXI_6/P2S_led/EN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_6/P2S_led/start_0 to XLXI_6/P2S_led/EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y65.AQ      Tcko                  0.100   XLXI_6/P2S_led/start<1>
                                                       XLXI_6/P2S_led/start_0
    SLICE_X12Y65.B5      net (fanout=4)        0.100   XLXI_6/P2S_led/start<0>
    SLICE_X12Y65.CLK     Tah         (-Th)     0.064   XLXI_6/P2S_led/state_FSM_FFd2
                                                       XLXI_6/P2S_led/EN_rstpot
                                                       XLXI_6/P2S_led/EN
    -------------------------------------------------  ---------------------------
    Total                                      0.136ns (0.036ns logic, 0.100ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/P2S_led/state_FSM_FFd2 (SLICE_X12Y65.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/P2S_led/start_0 (FF)
  Destination:          XLXI_6/P2S_led/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_6/P2S_led/start_0 to XLXI_6/P2S_led/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y65.AQ      Tcko                  0.100   XLXI_6/P2S_led/start<1>
                                                       XLXI_6/P2S_led/start_0
    SLICE_X12Y65.B5      net (fanout=4)        0.100   XLXI_6/P2S_led/start<0>
    SLICE_X12Y65.CLK     Tah         (-Th)     0.059   XLXI_6/P2S_led/state_FSM_FFd2
                                                       XLXI_6/P2S_led/state_FSM_FFd2-In1
                                                       XLXI_6/P2S_led/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (0.041ns logic, 0.100ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/P2S_led/buffer_14 (SLICE_X21Y66.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/P2S_led/buffer_15 (FF)
  Destination:          XLXI_6/P2S_led/buffer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_6/P2S_led/buffer_15 to XLXI_6/P2S_led/buffer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y66.AMUX    Tshcko                0.129   XLXI_6/P2S_led/buffer<14>
                                                       XLXI_6/P2S_led/buffer_15
    SLICE_X21Y66.B6      net (fanout=1)        0.051   XLXI_6/P2S_led/buffer<15>
    SLICE_X21Y66.CLK     Tah         (-Th)     0.032   XLXI_6/P2S_led/buffer<14>
                                                       XLXI_6/P2S_led/mux2111
                                                       XLXI_6/P2S_led/buffer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.097ns logic, 0.051ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y8.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y8.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: XLXI_15/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y8.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.667|    4.700|    2.494|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14909 paths, 0 nets, and 3039 connections

Design statistics:
   Minimum period:   9.400ns{1}   (Maximum frequency: 106.383MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 14 15:19:41 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 775 MB



