#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Fri Mar  8 13:55:14 2024
# Process ID: 10772
# Current directory: C:/Users/karol/Documents/studia/sem6/reconfigurable-systems/lab2/mod_n_counter/mod_n_counter.runs/synth_1
# Command line: vivado.exe -log mod_cntr.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mod_cntr.tcl
# Log file: C:/Users/karol/Documents/studia/sem6/reconfigurable-systems/lab2/mod_n_counter/mod_n_counter.runs/synth_1/mod_cntr.vds
# Journal file: C:/Users/karol/Documents/studia/sem6/reconfigurable-systems/lab2/mod_n_counter/mod_n_counter.runs/synth_1\vivado.jou
# Running On: LAPTOP-QPQJ1PK0, OS: Windows, CPU Frequency: 2096 MHz, CPU Physical cores: 8, Host memory: 6386 MB
#-----------------------------------------------------------
source mod_cntr.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 474.551 ; gain = 180.527
Command: read_checkpoint -auto_incremental -incremental C:/Users/karol/Documents/studia/sem6/reconfigurable-systems/lab2/mod_n_counter/mod_n_counter.srcs/utils_1/imports/synth_1/mod_cntr.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/karol/Documents/studia/sem6/reconfigurable-systems/lab2/mod_n_counter/mod_n_counter.srcs/utils_1/imports/synth_1/mod_cntr.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top mod_cntr -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13000
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1313.789 ; gain = 441.438
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'out', assumed default net type 'wire' [C:/Users/karol/Documents/studia/sem6/reconfigurable-systems/lab2/mod_n_counter/mod_n_counter.srcs/sources_1/new/mod_cntr.v:46]
INFO: [Synth 8-6157] synthesizing module 'mod_cntr' [C:/Users/karol/Documents/studia/sem6/reconfigurable-systems/lab2/mod_n_counter/mod_n_counter.srcs/sources_1/new/mod_cntr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mod_cntr' (0#1) [C:/Users/karol/Documents/studia/sem6/reconfigurable-systems/lab2/mod_n_counter/mod_n_counter.srcs/sources_1/new/mod_cntr.v:23]
WARNING: [Synth 8-3848] Net y in module/entity mod_cntr does not have driver. [C:/Users/karol/Documents/studia/sem6/reconfigurable-systems/lab2/mod_n_counter/mod_n_counter.srcs/sources_1/new/mod_cntr.v:32]
WARNING: [Synth 8-3330] design mod_cntr has an empty top module
WARNING: [Synth 8-7129] Port y[3] in module mod_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[2] in module mod_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[1] in module mod_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[0] in module mod_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module mod_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module mod_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module mod_cntr is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1420.230 ; gain = 547.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1420.230 ; gain = 547.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1420.230 ; gain = 547.879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1420.230 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/karol/Documents/studia/sem6/SR_hasiok/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/karol/Documents/studia/sem6/SR_hasiok/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/karol/Documents/studia/sem6/SR_hasiok/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mod_cntr_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mod_cntr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1420.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1420.230 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1420.230 ; gain = 547.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1420.230 ; gain = 547.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1420.230 ; gain = 547.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1420.230 ; gain = 547.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design mod_cntr has an empty top module
WARNING: [Synth 8-7129] Port y[3] in module mod_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[2] in module mod_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[1] in module mod_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port y[0] in module mod_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module mod_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module mod_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module mod_cntr is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1420.230 ; gain = 547.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1420.230 ; gain = 547.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1420.230 ; gain = 547.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1420.230 ; gain = 547.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1420.230 ; gain = 547.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1420.230 ; gain = 547.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1420.230 ; gain = 547.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1420.230 ; gain = 547.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1420.230 ; gain = 547.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1420.230 ; gain = 547.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |     4|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1420.230 ; gain = 547.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 1420.230 ; gain = 547.879
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 1420.230 ; gain = 547.879
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1426.188 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1433.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: df2b16f6
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 1433.781 ; gain = 950.988
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1433.781 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/karol/Documents/studia/sem6/reconfigurable-systems/lab2/mod_n_counter/mod_n_counter.runs/synth_1/mod_cntr.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mod_cntr_utilization_synth.rpt -pb mod_cntr_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar  8 13:56:27 2024...
