#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000002603339dc40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002603339ddd0 .scope module, "tb" "tb" 3 44;
 .timescale -12 -12;
L_000002603339a7e0 .functor NOT 1, L_00000260333f8b20, C4<0>, C4<0>, C4<0>;
L_000002603339acb0 .functor XOR 10, L_00000260333f8a80, L_00000260333f97a0, C4<0000000000>, C4<0000000000>;
L_000002603339ad20 .functor XOR 10, L_000002603339acb0, L_00000260333f9980, C4<0000000000>, C4<0000000000>;
v00000260333f9d40_0 .net *"_ivl_10", 9 0, L_00000260333f9980;  1 drivers
v00000260333f9de0_0 .net *"_ivl_12", 9 0, L_000002603339ad20;  1 drivers
v00000260333f9e80_0 .net *"_ivl_2", 9 0, L_00000260333f93e0;  1 drivers
v00000260333f8da0_0 .net *"_ivl_4", 9 0, L_00000260333f8a80;  1 drivers
v00000260333f9ac0_0 .net *"_ivl_6", 9 0, L_00000260333f97a0;  1 drivers
v00000260333f9200_0 .net *"_ivl_8", 9 0, L_000002603339acb0;  1 drivers
v00000260333f8620_0 .net "a", 2 0, v000002603337cad0_0;  1 drivers
v00000260333f8e40_0 .net "b", 2 0, v000002603337ccb0_0;  1 drivers
v00000260333f98e0_0 .var "clk", 0 0;
v00000260333f9b60_0 .net "out_not_dut", 5 0, L_00000260333f8940;  1 drivers
v00000260333f9ca0_0 .net "out_not_ref", 5 0, L_00000260333f8440;  1 drivers
v00000260333f7fe0_0 .net "out_or_bitwise_dut", 2 0, L_000002603339aaf0;  1 drivers
v00000260333f8120_0 .net "out_or_bitwise_ref", 2 0, L_000002603339a850;  1 drivers
v00000260333f8d00_0 .net "out_or_logical_dut", 0 0, L_000002603339ab60;  1 drivers
v00000260333f81c0_0 .net "out_or_logical_ref", 0 0, L_000002603339a8c0;  1 drivers
v00000260333f8260_0 .var/2u "stats1", 287 0;
v00000260333f8f80_0 .var/2u "strobe", 0 0;
v00000260333f8580_0 .net "tb_match", 0 0, L_00000260333f8b20;  1 drivers
v00000260333f89e0_0 .net "tb_mismatch", 0 0, L_000002603339a7e0;  1 drivers
v00000260333f92a0_0 .net "wavedrom_enable", 0 0, v00000260333f8080_0;  1 drivers
v00000260333f9020_0 .net "wavedrom_title", 511 0, v00000260333f8c60_0;  1 drivers
L_00000260333f93e0 .concat [ 6 1 3 0], L_00000260333f8440, L_000002603339a8c0, L_000002603339a850;
L_00000260333f8a80 .concat [ 6 1 3 0], L_00000260333f8440, L_000002603339a8c0, L_000002603339a850;
L_00000260333f97a0 .concat [ 6 1 3 0], L_00000260333f8940, L_000002603339ab60, L_000002603339aaf0;
L_00000260333f9980 .concat [ 6 1 3 0], L_00000260333f8440, L_000002603339a8c0, L_000002603339a850;
L_00000260333f8b20 .cmp/eeq 10, L_00000260333f93e0, L_000002603339ad20;
S_00000260333897f0 .scope module, "good1" "RefModule" 3 93, 4 2 0, S_000002603339ddd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /OUTPUT 3 "out_or_bitwise";
    .port_info 3 /OUTPUT 1 "out_or_logical";
    .port_info 4 /OUTPUT 6 "out_not";
L_000002603339a850 .functor OR 3, v000002603337cad0_0, v000002603337ccb0_0, C4<000>, C4<000>;
L_000002603339a8c0 .functor OR 1, L_00000260333f8ee0, L_00000260333f8300, C4<0>, C4<0>;
L_000002603339a930 .functor NOT 3, v000002603337ccb0_0, C4<000>, C4<000>, C4<000>;
L_000002603339aa80 .functor NOT 3, v000002603337cad0_0, C4<000>, C4<000>, C4<000>;
v000002603337be50_0 .net *"_ivl_12", 2 0, L_000002603339a930;  1 drivers
v000002603337cc10_0 .net *"_ivl_14", 2 0, L_000002603339aa80;  1 drivers
L_0000026033780088 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002603337c990_0 .net/2u *"_ivl_2", 2 0, L_0000026033780088;  1 drivers
v000002603337c0d0_0 .net *"_ivl_4", 0 0, L_00000260333f8ee0;  1 drivers
L_00000260337800d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002603337c170_0 .net/2u *"_ivl_6", 2 0, L_00000260337800d0;  1 drivers
v000002603337c210_0 .net *"_ivl_8", 0 0, L_00000260333f8300;  1 drivers
v000002603337c710_0 .net "a", 2 0, v000002603337cad0_0;  alias, 1 drivers
v000002603337c5d0_0 .net "b", 2 0, v000002603337ccb0_0;  alias, 1 drivers
v000002603337c2b0_0 .net "out_not", 5 0, L_00000260333f8440;  alias, 1 drivers
v000002603337c670_0 .net "out_or_bitwise", 2 0, L_000002603339a850;  alias, 1 drivers
v000002603337c7b0_0 .net "out_or_logical", 0 0, L_000002603339a8c0;  alias, 1 drivers
L_00000260333f8ee0 .cmp/ne 3, v000002603337cad0_0, L_0000026033780088;
L_00000260333f8300 .cmp/ne 3, v000002603337ccb0_0, L_00000260337800d0;
L_00000260333f8440 .concat [ 3 3 0 0], L_000002603339aa80, L_000002603339a930;
S_0000026033389980 .scope module, "stim1" "stimulus_gen" 3 88, 3 6 0, S_000002603339ddd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "a";
    .port_info 2 /OUTPUT 3 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v000002603337cad0_0 .var "a", 2 0;
v000002603337ccb0_0 .var "b", 2 0;
v000002603337cd50_0 .net "clk", 0 0, v00000260333f98e0_0;  1 drivers
v00000260333f8080_0 .var "wavedrom_enable", 0 0;
v00000260333f8c60_0 .var "wavedrom_title", 511 0;
S_0000026033389b10 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 27, 3 27 0, S_0000026033389980;
 .timescale -12 -12;
v000002603337c850_0 .var/2s "count", 31 0;
E_00000260333a2710/0 .event negedge, v000002603337cd50_0;
E_00000260333a2710/1 .event posedge, v000002603337cd50_0;
E_00000260333a2710 .event/or E_00000260333a2710/0, E_00000260333a2710/1;
E_00000260333a2b10 .event posedge, v000002603337cd50_0;
E_00000260333a2910 .event negedge, v000002603337cd50_0;
S_0000026033352f30 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_0000026033389980;
 .timescale -12 -12;
v000002603337ca30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_00000260333530c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_0000026033389980;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000026033353250 .scope module, "top_module1" "TopModule" 3 100, 5 3 0, S_000002603339ddd0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /OUTPUT 3 "out_or_bitwise";
    .port_info 3 /OUTPUT 1 "out_or_logical";
    .port_info 4 /OUTPUT 6 "out_not";
L_000002603339aaf0 .functor OR 3, v000002603337cad0_0, v000002603337ccb0_0, C4<000>, C4<000>;
L_000002603339ab60 .functor OR 1, L_00000260333f84e0, L_00000260333f88a0, C4<0>, C4<0>;
L_000002603339abd0 .functor NOT 3, v000002603337ccb0_0, C4<000>, C4<000>, C4<000>;
L_000002603339ac40 .functor NOT 3, v000002603337cad0_0, C4<000>, C4<000>, C4<000>;
v00000260333f8800_0 .net *"_ivl_10", 2 0, L_000002603339ac40;  1 drivers
v00000260333f8760_0 .net *"_ivl_3", 0 0, L_00000260333f84e0;  1 drivers
v00000260333f83a0_0 .net *"_ivl_5", 0 0, L_00000260333f88a0;  1 drivers
v00000260333f86c0_0 .net *"_ivl_8", 2 0, L_000002603339abd0;  1 drivers
v00000260333f9840_0 .net "a", 2 0, v000002603337cad0_0;  alias, 1 drivers
v00000260333f9a20_0 .net "b", 2 0, v000002603337ccb0_0;  alias, 1 drivers
v00000260333f9340_0 .net "out_not", 5 0, L_00000260333f8940;  alias, 1 drivers
v00000260333f9480_0 .net "out_or_bitwise", 2 0, L_000002603339aaf0;  alias, 1 drivers
v00000260333f8bc0_0 .net "out_or_logical", 0 0, L_000002603339ab60;  alias, 1 drivers
L_00000260333f84e0 .reduce/or v000002603337cad0_0;
L_00000260333f88a0 .reduce/or v000002603337ccb0_0;
L_00000260333f8940 .concat [ 3 3 0 0], L_000002603339ac40, L_000002603339abd0;
S_000002603326c410 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_000002603339ddd0;
 .timescale -12 -12;
E_00000260333a2110 .event edge, v00000260333f8f80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v00000260333f8f80_0;
    %nor/r;
    %assign/vec4 v00000260333f8f80_0, 0;
    %wait E_00000260333a2110;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000026033389980;
T_3 ;
    %fork t_1, S_0000026033389b10;
    %jmp t_0;
    .scope S_0000026033389b10;
t_1 ;
    %pushi/vec4 56, 0, 32;
    %store/vec4 v000002603337c850_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %split/vec4 3;
    %assign/vec4 v000002603337cad0_0, 0;
    %assign/vec4 v000002603337ccb0_0, 0;
    %wait E_00000260333a2910;
    %pushi/vec4 30, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000260333a2b10;
    %load/vec4 v000002603337c850_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002603337c850_0, 0, 32;
    %pad/s 6;
    %split/vec4 3;
    %assign/vec4 v000002603337cad0_0, 0;
    %assign/vec4 v000002603337ccb0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_00000260333530c0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000260333a2710;
    %vpi_func 3 37 "$random" 32 {0 0 0};
    %pad/s 6;
    %split/vec4 3;
    %assign/vec4 v000002603337cad0_0, 0;
    %assign/vec4 v000002603337ccb0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 39 "$finish" {0 0 0};
    %end;
    .scope S_0000026033389980;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_000002603339ddd0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000260333f98e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000260333f8f80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000002603339ddd0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v00000260333f98e0_0;
    %inv;
    %store/vec4 v00000260333f98e0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000002603339ddd0;
T_6 ;
    %vpi_call/w 3 80 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 81 "$dumpvars", 32'sb00000000000000000000000000000001, v000002603337cd50_0, v00000260333f89e0_0, v00000260333f8620_0, v00000260333f8e40_0, v00000260333f8120_0, v00000260333f7fe0_0, v00000260333f81c0_0, v00000260333f8d00_0, v00000260333f9ca0_0, v00000260333f9b60_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000002603339ddd0;
T_7 ;
    %load/vec4 v00000260333f8260_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_or_bitwise", &PV<v00000260333f8260_0, 192, 32>, &PV<v00000260333f8260_0, 160, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "out_or_bitwise" {0 0 0};
T_7.1 ;
    %load/vec4 v00000260333f8260_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 3 120 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_or_logical", &PV<v00000260333f8260_0, 128, 32>, &PV<v00000260333f8260_0, 96, 32> {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 121 "$display", "Hint: Output '%s' has no mismatches.", "out_or_logical" {0 0 0};
T_7.3 ;
    %load/vec4 v00000260333f8260_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_not", &PV<v00000260333f8260_0, 64, 32>, &PV<v00000260333f8260_0, 32, 32> {0 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "out_not" {0 0 0};
T_7.5 ;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v00000260333f8260_0, 256, 32>, &PV<v00000260333f8260_0, 0, 32> {0 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", &PV<v00000260333f8260_0, 256, 32>, &PV<v00000260333f8260_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_000002603339ddd0;
T_8 ;
    %wait E_00000260333a2710;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000260333f8260_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000260333f8260_0, 4, 32;
    %load/vec4 v00000260333f8580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000260333f8260_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000260333f8260_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000260333f8260_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000260333f8260_0, 4, 32;
T_8.0 ;
    %load/vec4 v00000260333f8120_0;
    %load/vec4 v00000260333f8120_0;
    %load/vec4 v00000260333f7fe0_0;
    %xor;
    %load/vec4 v00000260333f8120_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v00000260333f8260_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000260333f8260_0, 4, 32;
T_8.6 ;
    %load/vec4 v00000260333f8260_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000260333f8260_0, 4, 32;
T_8.4 ;
    %load/vec4 v00000260333f81c0_0;
    %load/vec4 v00000260333f81c0_0;
    %load/vec4 v00000260333f8d00_0;
    %xor;
    %load/vec4 v00000260333f81c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v00000260333f8260_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 145 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000260333f8260_0, 4, 32;
T_8.10 ;
    %load/vec4 v00000260333f8260_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000260333f8260_0, 4, 32;
T_8.8 ;
    %load/vec4 v00000260333f9ca0_0;
    %load/vec4 v00000260333f9ca0_0;
    %load/vec4 v00000260333f9b60_0;
    %xor;
    %load/vec4 v00000260333f9ca0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v00000260333f8260_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 148 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000260333f8260_0, 4, 32;
T_8.14 ;
    %load/vec4 v00000260333f8260_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000260333f8260_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002603339ddd0;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 156 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 157 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob044_vectorgates_test.sv";
    "dataset_code-complete-iccad2023/Prob044_vectorgates_ref.sv";
    "results\gpt-oss_20b_0shot_temp0.0\Prob044_vectorgates/Prob044_vectorgates_sample01.sv";
