module mealy(
  input   clock,
  input   reset,
  input   io_din, // @[src/main/scala/FSM/mealy.scala 8:14]
  output  io_risingEdge, // @[src/main/scala/FSM/mealy.scala 8:14]
  output  io_risingEdge_ref // @[src/main/scala/FSM/mealy.scala 8:14]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
`endif // RANDOMIZE_REG_INIT
  reg  io_risingEdge_ref_REG; // @[src/main/scala/FSM/mealy.scala 15:41]
  reg  stateReg; // @[src/main/scala/FSM/mealy.scala 20:25]
  wire  _GEN_0 = io_din | stateReg; // @[src/main/scala/FSM/mealy.scala 28:19 29:18 20:25]
  assign io_risingEdge = ~stateReg & io_din; // @[src/main/scala/FSM/mealy.scala 26:19]
  assign io_risingEdge_ref = io_din & ~io_risingEdge_ref_REG; // @[src/main/scala/FSM/mealy.scala 15:31]
  always @(posedge clock) begin
    io_risingEdge_ref_REG <= io_din; // @[src/main/scala/FSM/mealy.scala 15:41]
    if (reset) begin // @[src/main/scala/FSM/mealy.scala 20:25]
      stateReg <= 1'h0; // @[src/main/scala/FSM/mealy.scala 20:25]
    end else if (~stateReg) begin // @[src/main/scala/FSM/mealy.scala 26:19]
      stateReg <= _GEN_0;
    end else if (stateReg) begin // @[src/main/scala/FSM/mealy.scala 26:19]
      if (~io_din) begin // @[src/main/scala/FSM/mealy.scala 35:20]
        stateReg <= 1'h0; // @[src/main/scala/FSM/mealy.scala 36:18]
      end
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  io_risingEdge_ref_REG = _RAND_0[0:0];
  _RAND_1 = {1{`RANDOM}};
  stateReg = _RAND_1[0:0];
`endif // RANDOMIZE_REG_INIT
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
