#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed May  8 09:18:11 2024
# Process ID: 4072
# Current directory: D:/ZJUlesson/24Spring/CO/lab4/SOC-Int
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12944 D:\ZJUlesson\24Spring\CO\lab4\SOC-Int\OExp02-IP2SOC.xpr
# Log file: D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/vivado.log
# Journal file: D:/ZJUlesson/24Spring/CO/lab4/SOC-Int\vivado.jou
# Running On: LAPTOP-24U2CQ3S, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16892 MB
#-----------------------------------------------------------
start_gui
open_project D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/OExp02-IP2SOC.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -top CSSTE -part xc7a100tcsg324-1 -lint 
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top socTest [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/soc_tb_behav.wcfg
source soc_tb.tcl
current_wave_config {soc_tb_behav.wcfg}
add_wave {{/soc_tb/uut/u0/U2/PC_out}} 
current_wave_config {soc_tb_behav.wcfg}
add_wave {{/soc_tb/uut/u0/U2/Imm_out}} 
current_wave_config {soc_tb_behav.wcfg}
add_wave {{/soc_tb/uut/u0/U2/PC_add_imm}} 
current_wave_config {soc_tb_behav.wcfg}
add_wave {{/soc_tb/uut/u0/U2/PC_next}} 
relaunch_sim
save_wave_config {D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/soc_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/soc_tb_behav.wcfg
source soc_tb.tcl
close_sim
launch_simulation
open_wave_config D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/soc_tb_behav.wcfg
source soc_tb.tcl
close_sim
set_property CONFIG.coefficient_file {D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/I_mem_INT.coe} [get_ips ROM]
generate_target all [get_files  D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/OExp02-IP2SOC.srcs/sources_1/ip/ROM/ROM.xci]
catch { config_ip_cache -export [get_ips -all ROM] }
export_ip_user_files -of_objects [get_files D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/OExp02-IP2SOC.srcs/sources_1/ip/ROM/ROM.xci] -no_script -sync -force -quiet
reset_run ROM_synth_1
launch_runs ROM_synth_1 -jobs 8
wait_on_run ROM_synth_1
export_simulation -of_objects [get_files D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/OExp02-IP2SOC.srcs/sources_1/ip/ROM/ROM.xci] -directory D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/OExp02-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/OExp02-IP2SOC.ip_user_files -ipstatic_source_dir D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/OExp02-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/soc_tb_behav.wcfg
source soc_tb.tcl
close_sim
launch_simulation
open_wave_config D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/soc_tb_behav.wcfg
source soc_tb.tcl
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/soc_tb_behav.wcfg
source soc_tb.tcl
current_wave_config {soc_tb_behav.wcfg}
add_wave {{/soc_tb/uut/INT0}} 
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
save_wave_config {D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/soc_tb_behav.wcfg}
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top CSSTE [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/I_mem.coe] -no_script -reset -force -quiet
remove_files  D:/ZJUlesson/24Spring/CO/lab4/SOC-Int/I_mem.coe
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
