
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 30000000
Simulation Instructions: 30000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2549827 heartbeat IPC: 3.92184 cumulative IPC: 3.92184 (Simulation time: 0 hr 0 min 14 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5242337 heartbeat IPC: 3.71401 cumulative IPC: 3.81509 (Simulation time: 0 hr 0 min 30 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8005862 heartbeat IPC: 3.61857 cumulative IPC: 3.74725 (Simulation time: 0 hr 0 min 47 sec) 

Warmup complete CPU 0 instructions: 30000004 cycles: 8005862 (Simulation time: 0 hr 0 min 47 sec) 

Heartbeat CPU 0 instructions: 40000000 cycles: 55628814 heartbeat IPC: 0.209983 cumulative IPC: 0.209983 (Simulation time: 0 hr 1 min 26 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 102889092 heartbeat IPC: 0.211594 cumulative IPC: 0.210785 (Simulation time: 0 hr 2 min 4 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 148930194 heartbeat IPC: 0.217197 cumulative IPC: 0.21288 (Simulation time: 0 hr 2 min 44 sec) 
Finished CPU 0 instructions: 30000004 cycles: 140924333 cumulative IPC: 0.21288 (Simulation time: 0 hr 2 min 44 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.21288 instructions: 30000004 cycles: 140924333
cpu0_DTLB TOTAL     ACCESS:    7960463  HIT:    6382730  MISS:    1577733
cpu0_DTLB LOAD      ACCESS:    7853879  HIT:    6276146  MISS:    1577733
cpu0_DTLB RFO       ACCESS:     106584  HIT:     106584  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.74528 cycles
cpu0_ITLB TOTAL     ACCESS:    3225491  HIT:    3225491  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3225491  HIT:    3225491  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1577733  HIT:    1575395  MISS:       2338
cpu0_STLB LOAD      ACCESS:    1577733  HIT:    1575395  MISS:       2338
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 219.21 cycles
cpu0_L1D TOTAL     ACCESS:    6539036  HIT:    4151972  MISS:    2387064
cpu0_L1D LOAD      ACCESS:    6429766  HIT:    4044880  MISS:    2384886
cpu0_L1D RFO       ACCESS:     106932  HIT:     106932  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2338  HIT:        160  MISS:       2178
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 73.0232 cycles
cpu0_L2C TOTAL     ACCESS:    2475030  HIT:     821219  MISS:    1653811
cpu0_L2C LOAD      ACCESS:    2384886  HIT:     731328  MISS:    1653558
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      87966  HIT:      87819  MISS:        147
cpu0_L2C TRANSLATION ACCESS:       2178  HIT:       2072  MISS:        106
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 89.1925 cycles
LLC TOTAL     ACCESS:    1741358  HIT:    1107299  MISS:     634059
LLC LOAD      ACCESS:    1653558  HIT:    1021010  MISS:     632548
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      87694  HIT:      86183  MISS:       1511
LLC TRANSLATION ACCESS:        106  HIT:        106  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 177.871 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      13379  ROW_BUFFER_MISS:     619159
 DBUS AVG_CONGESTED_CYCLE:    3.69867
 WQ ROW_BUFFER_HIT:      39702  ROW_BUFFER_MISS:      40369  FULL:          0


CPU 0 Branch Prediction Accuracy: 84.6764% MPKI: 31.4387 Average ROB Occupancy at Mispredict: 14.6398
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.4387
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

