# Verification_w_SV_UVM

Learn how to use SystemVerilog and UVM to verify your designs.
