###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          375   # Number of WRITE/WRITEP commands
num_reads_done                 =      2038336   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1675511   # Number of read row buffer hits
num_read_cmds                  =      2038320   # Number of READ/READP commands
num_writes_done                =          381   # Number of read requests issued
num_write_row_hits             =          295   # Number of write row buffer hits
num_act_cmds                   =       364530   # Number of ACT commands
num_pre_cmds                   =       364509   # Number of PRE commands
num_ondemand_pres              =       349989   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9640835   # Cyles of rank active rank.0
rank_active_cycles.1           =      9562698   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       359165   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       437302   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1854415   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        80778   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        31437   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        21160   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        18503   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        10645   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6706   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4296   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2832   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1904   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6113   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            1   # Write cmd latency (cycles)
write_latency[80-99]           =            1   # Write cmd latency (cycles)
write_latency[100-119]         =            1   # Write cmd latency (cycles)
write_latency[120-139]         =            1   # Write cmd latency (cycles)
write_latency[140-159]         =            4   # Write cmd latency (cycles)
write_latency[160-179]         =            5   # Write cmd latency (cycles)
write_latency[180-199]         =            4   # Write cmd latency (cycles)
write_latency[200-]            =          358   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           22   # Read request latency (cycles)
read_latency[20-39]            =       500298   # Read request latency (cycles)
read_latency[40-59]            =       209017   # Read request latency (cycles)
read_latency[60-79]            =       207294   # Read request latency (cycles)
read_latency[80-99]            =       136850   # Read request latency (cycles)
read_latency[100-119]          =       115224   # Read request latency (cycles)
read_latency[120-139]          =       102560   # Read request latency (cycles)
read_latency[140-159]          =        79208   # Read request latency (cycles)
read_latency[160-179]          =        64962   # Read request latency (cycles)
read_latency[180-199]          =        54829   # Read request latency (cycles)
read_latency[200-]             =       568072   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =    1.872e+06   # Write energy
read_energy                    =  8.21851e+09   # Read energy
act_energy                     =  9.97354e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.72399e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.09905e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01588e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.96712e+09   # Active standby energy rank.1
average_read_latency           =       210.65   # Average read request latency (cycles)
average_interarrival           =      4.90487   # Average request interarrival latency (cycles)
total_energy                   =  2.22877e+10   # Total energy (pJ)
average_power                  =      2228.77   # Average power (mW)
average_bandwidth              =      17.3971   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          501   # Number of WRITE/WRITEP commands
num_reads_done                 =      2154592   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1918667   # Number of read row buffer hits
num_read_cmds                  =      2154581   # Number of READ/READP commands
num_writes_done                =          509   # Number of read requests issued
num_write_row_hits             =          425   # Number of write row buffer hits
num_act_cmds                   =       237223   # Number of ACT commands
num_pre_cmds                   =       237200   # Number of PRE commands
num_ondemand_pres              =       219192   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9618222   # Cyles of rank active rank.0
rank_active_cycles.1           =      9584269   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       381778   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       415731   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1969350   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        89166   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        29730   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        20091   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        17365   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         9982   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6090   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3966   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2508   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1753   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         5170   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            2   # Write cmd latency (cycles)
write_latency[120-139]         =            2   # Write cmd latency (cycles)
write_latency[140-159]         =            1   # Write cmd latency (cycles)
write_latency[160-179]         =            1   # Write cmd latency (cycles)
write_latency[180-199]         =            3   # Write cmd latency (cycles)
write_latency[200-]            =          492   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           17   # Read request latency (cycles)
read_latency[20-39]            =       572083   # Read request latency (cycles)
read_latency[40-59]            =       229792   # Read request latency (cycles)
read_latency[60-79]            =       177977   # Read request latency (cycles)
read_latency[80-99]            =       120869   # Read request latency (cycles)
read_latency[100-119]          =        97805   # Read request latency (cycles)
read_latency[120-139]          =        86942   # Read request latency (cycles)
read_latency[140-159]          =        70095   # Read request latency (cycles)
read_latency[160-179]          =        59017   # Read request latency (cycles)
read_latency[180-199]          =        50249   # Read request latency (cycles)
read_latency[200-]             =       689746   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.50099e+06   # Write energy
read_energy                    =  8.68727e+09   # Read energy
act_energy                     =  6.49042e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.83253e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.99551e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00177e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.98058e+09   # Active standby energy rank.1
average_read_latency           =      268.675   # Average read request latency (cycles)
average_interarrival           =         4.64   # Average request interarrival latency (cycles)
total_energy                   =  2.24086e+10   # Total energy (pJ)
average_power                  =      2240.86   # Average power (mW)
average_bandwidth              =      18.3902   # Average bandwidth
