INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Wed Jul 24 11:26:16 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : if_loop_2
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 tehb1/gen_OEHB[0].OEHB_inst/data_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            n/startBuff/tehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.741ns (22.572%)  route 2.542ns (77.428%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 5.152 - 4.000 ) 
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=633, unset)          1.282     1.282    tehb1/gen_OEHB[0].OEHB_inst/clk
    SLICE_X12Y110        FDCE                                         r  tehb1/gen_OEHB[0].OEHB_inst/data_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.259     1.541 r  tehb1/gen_OEHB[0].OEHB_inst/data_reg_reg[18]/Q
                         net (fo=5, routed)           0.689     2.230    tehb1/gen_OEHB[0].OEHB_inst/Q[18]
    SLICE_X12Y114        LUT4 (Prop_lut4_I0_O)        0.043     2.273 r  tehb1/gen_OEHB[0].OEHB_inst/dataOutArray[0]0_carry__1_i_7/O
                         net (fo=1, routed)           0.000     2.273    cmpi1/dataOutArray[0]0_carry__2_1[1]
    SLICE_X12Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.529 r  cmpi1/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.529    cmpi1/dataOutArray[0]0_carry__1_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.583 f  cmpi1/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=13, routed)          0.524     3.107    control_merge3/oehb1/O53[0]
    SLICE_X12Y119        LUT6 (Prop_lut6_I4_O)        0.043     3.150 r  control_merge3/oehb1/full_reg_i_2__2/O
                         net (fo=13, routed)          0.337     3.487    control_merge3/fork_C1/generateBlocks[1].regblock/data_reg_reg[0]_3
    SLICE_X12Y120        LUT3 (Prop_lut3_I2_O)        0.043     3.530 f  control_merge3/fork_C1/generateBlocks[1].regblock/full_reg_i_3/O
                         net (fo=42, routed)          0.600     4.129    n/startBuff/oehb1/data_reg_reg[31]_0
    SLICE_X9Y112         LUT6 (Prop_lut6_I3_O)        0.043     4.172 r  n/startBuff/oehb1/data_reg[31]_i_1__9/O
                         net (fo=32, routed)          0.392     4.565    n/startBuff/tehb1/E[0]
    SLICE_X8Y109         FDCE                                         r  n/startBuff/tehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=633, unset)          1.152     5.152    n/startBuff/tehb1/clk
    SLICE_X8Y109         FDCE                                         r  n/startBuff/tehb1/data_reg_reg[0]/C
                         clock pessimism              0.085     5.237    
                         clock uncertainty           -0.035     5.202    
    SLICE_X8Y109         FDCE (Setup_fdce_C_CE)      -0.178     5.024    n/startBuff/tehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.024    
                         arrival time                          -4.565    
  -------------------------------------------------------------------
                         slack                                  0.459    




