
cv04.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aea0  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  0800b060  0800b060  0000c060  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b1a8  0800b1a8  0000d064  2**0
                  CONTENTS
  4 .ARM          00000008  0800b1a8  0800b1a8  0000c1a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b1b0  0800b1b0  0000d064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b1b0  0800b1b0  0000c1b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b1b4  0800b1b4  0000c1b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20040000  0800b1b8  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000229c  20040068  0800b21c  0000d068  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20042304  0800b21c  0000d304  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028800  00000000  00000000  0000d094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004be8  00000000  00000000  00035894  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002030  00000000  00000000  0003a480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000018f8  00000000  00000000  0003c4b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004ac0  00000000  00000000  0003dda8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000247f6  00000000  00000000  00042868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00127202  00000000  00000000  0006705e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018e260  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008ed0  00000000  00000000  0018e2a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00197174  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20040068 	.word	0x20040068
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800b048 	.word	0x0800b048

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	2004006c 	.word	0x2004006c
 80001fc:	0800b048 	.word	0x0800b048

08000200 <__aeabi_drsub>:
 8000200:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000204:	e002      	b.n	800020c <__adddf3>
 8000206:	bf00      	nop

08000208 <__aeabi_dsub>:
 8000208:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800020c <__adddf3>:
 800020c:	b530      	push	{r4, r5, lr}
 800020e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000212:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000216:	ea94 0f05 	teq	r4, r5
 800021a:	bf08      	it	eq
 800021c:	ea90 0f02 	teqeq	r0, r2
 8000220:	bf1f      	itttt	ne
 8000222:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000226:	ea55 0c02 	orrsne.w	ip, r5, r2
 800022a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800022e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000232:	f000 80e2 	beq.w	80003fa <__adddf3+0x1ee>
 8000236:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800023a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800023e:	bfb8      	it	lt
 8000240:	426d      	neglt	r5, r5
 8000242:	dd0c      	ble.n	800025e <__adddf3+0x52>
 8000244:	442c      	add	r4, r5
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	ea82 0000 	eor.w	r0, r2, r0
 8000252:	ea83 0101 	eor.w	r1, r3, r1
 8000256:	ea80 0202 	eor.w	r2, r0, r2
 800025a:	ea81 0303 	eor.w	r3, r1, r3
 800025e:	2d36      	cmp	r5, #54	@ 0x36
 8000260:	bf88      	it	hi
 8000262:	bd30      	pophi	{r4, r5, pc}
 8000264:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000268:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800026c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000270:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x70>
 8000276:	4240      	negs	r0, r0
 8000278:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800027c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000280:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000284:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000288:	d002      	beq.n	8000290 <__adddf3+0x84>
 800028a:	4252      	negs	r2, r2
 800028c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000290:	ea94 0f05 	teq	r4, r5
 8000294:	f000 80a7 	beq.w	80003e6 <__adddf3+0x1da>
 8000298:	f1a4 0401 	sub.w	r4, r4, #1
 800029c:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a0:	db0d      	blt.n	80002be <__adddf3+0xb2>
 80002a2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002a6:	fa22 f205 	lsr.w	r2, r2, r5
 80002aa:	1880      	adds	r0, r0, r2
 80002ac:	f141 0100 	adc.w	r1, r1, #0
 80002b0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002b4:	1880      	adds	r0, r0, r2
 80002b6:	fa43 f305 	asr.w	r3, r3, r5
 80002ba:	4159      	adcs	r1, r3
 80002bc:	e00e      	b.n	80002dc <__adddf3+0xd0>
 80002be:	f1a5 0520 	sub.w	r5, r5, #32
 80002c2:	f10e 0e20 	add.w	lr, lr, #32
 80002c6:	2a01      	cmp	r2, #1
 80002c8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002cc:	bf28      	it	cs
 80002ce:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002d2:	fa43 f305 	asr.w	r3, r3, r5
 80002d6:	18c0      	adds	r0, r0, r3
 80002d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002dc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002e0:	d507      	bpl.n	80002f2 <__adddf3+0xe6>
 80002e2:	f04f 0e00 	mov.w	lr, #0
 80002e6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ea:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ee:	eb6e 0101 	sbc.w	r1, lr, r1
 80002f2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002f6:	d31b      	bcc.n	8000330 <__adddf3+0x124>
 80002f8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002fc:	d30c      	bcc.n	8000318 <__adddf3+0x10c>
 80002fe:	0849      	lsrs	r1, r1, #1
 8000300:	ea5f 0030 	movs.w	r0, r0, rrx
 8000304:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000308:	f104 0401 	add.w	r4, r4, #1
 800030c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000310:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000314:	f080 809a 	bcs.w	800044c <__adddf3+0x240>
 8000318:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800031c:	bf08      	it	eq
 800031e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000322:	f150 0000 	adcs.w	r0, r0, #0
 8000326:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800032a:	ea41 0105 	orr.w	r1, r1, r5
 800032e:	bd30      	pop	{r4, r5, pc}
 8000330:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000334:	4140      	adcs	r0, r0
 8000336:	eb41 0101 	adc.w	r1, r1, r1
 800033a:	3c01      	subs	r4, #1
 800033c:	bf28      	it	cs
 800033e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000342:	d2e9      	bcs.n	8000318 <__adddf3+0x10c>
 8000344:	f091 0f00 	teq	r1, #0
 8000348:	bf04      	itt	eq
 800034a:	4601      	moveq	r1, r0
 800034c:	2000      	moveq	r0, #0
 800034e:	fab1 f381 	clz	r3, r1
 8000352:	bf08      	it	eq
 8000354:	3320      	addeq	r3, #32
 8000356:	f1a3 030b 	sub.w	r3, r3, #11
 800035a:	f1b3 0220 	subs.w	r2, r3, #32
 800035e:	da0c      	bge.n	800037a <__adddf3+0x16e>
 8000360:	320c      	adds	r2, #12
 8000362:	dd08      	ble.n	8000376 <__adddf3+0x16a>
 8000364:	f102 0c14 	add.w	ip, r2, #20
 8000368:	f1c2 020c 	rsb	r2, r2, #12
 800036c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000370:	fa21 f102 	lsr.w	r1, r1, r2
 8000374:	e00c      	b.n	8000390 <__adddf3+0x184>
 8000376:	f102 0214 	add.w	r2, r2, #20
 800037a:	bfd8      	it	le
 800037c:	f1c2 0c20 	rsble	ip, r2, #32
 8000380:	fa01 f102 	lsl.w	r1, r1, r2
 8000384:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000388:	bfdc      	itt	le
 800038a:	ea41 010c 	orrle.w	r1, r1, ip
 800038e:	4090      	lslle	r0, r2
 8000390:	1ae4      	subs	r4, r4, r3
 8000392:	bfa2      	ittt	ge
 8000394:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000398:	4329      	orrge	r1, r5
 800039a:	bd30      	popge	{r4, r5, pc}
 800039c:	ea6f 0404 	mvn.w	r4, r4
 80003a0:	3c1f      	subs	r4, #31
 80003a2:	da1c      	bge.n	80003de <__adddf3+0x1d2>
 80003a4:	340c      	adds	r4, #12
 80003a6:	dc0e      	bgt.n	80003c6 <__adddf3+0x1ba>
 80003a8:	f104 0414 	add.w	r4, r4, #20
 80003ac:	f1c4 0220 	rsb	r2, r4, #32
 80003b0:	fa20 f004 	lsr.w	r0, r0, r4
 80003b4:	fa01 f302 	lsl.w	r3, r1, r2
 80003b8:	ea40 0003 	orr.w	r0, r0, r3
 80003bc:	fa21 f304 	lsr.w	r3, r1, r4
 80003c0:	ea45 0103 	orr.w	r1, r5, r3
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f1c4 040c 	rsb	r4, r4, #12
 80003ca:	f1c4 0220 	rsb	r2, r4, #32
 80003ce:	fa20 f002 	lsr.w	r0, r0, r2
 80003d2:	fa01 f304 	lsl.w	r3, r1, r4
 80003d6:	ea40 0003 	orr.w	r0, r0, r3
 80003da:	4629      	mov	r1, r5
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	fa21 f004 	lsr.w	r0, r1, r4
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f094 0f00 	teq	r4, #0
 80003ea:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003ee:	bf06      	itte	eq
 80003f0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003f4:	3401      	addeq	r4, #1
 80003f6:	3d01      	subne	r5, #1
 80003f8:	e74e      	b.n	8000298 <__adddf3+0x8c>
 80003fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003fe:	bf18      	it	ne
 8000400:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000404:	d029      	beq.n	800045a <__adddf3+0x24e>
 8000406:	ea94 0f05 	teq	r4, r5
 800040a:	bf08      	it	eq
 800040c:	ea90 0f02 	teqeq	r0, r2
 8000410:	d005      	beq.n	800041e <__adddf3+0x212>
 8000412:	ea54 0c00 	orrs.w	ip, r4, r0
 8000416:	bf04      	itt	eq
 8000418:	4619      	moveq	r1, r3
 800041a:	4610      	moveq	r0, r2
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	ea91 0f03 	teq	r1, r3
 8000422:	bf1e      	ittt	ne
 8000424:	2100      	movne	r1, #0
 8000426:	2000      	movne	r0, #0
 8000428:	bd30      	popne	{r4, r5, pc}
 800042a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800042e:	d105      	bne.n	800043c <__adddf3+0x230>
 8000430:	0040      	lsls	r0, r0, #1
 8000432:	4149      	adcs	r1, r1
 8000434:	bf28      	it	cs
 8000436:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800043a:	bd30      	pop	{r4, r5, pc}
 800043c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000440:	bf3c      	itt	cc
 8000442:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000446:	bd30      	popcc	{r4, r5, pc}
 8000448:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800044c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000450:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000454:	f04f 0000 	mov.w	r0, #0
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800045e:	bf1a      	itte	ne
 8000460:	4619      	movne	r1, r3
 8000462:	4610      	movne	r0, r2
 8000464:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000468:	bf1c      	itt	ne
 800046a:	460b      	movne	r3, r1
 800046c:	4602      	movne	r2, r0
 800046e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000472:	bf06      	itte	eq
 8000474:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000478:	ea91 0f03 	teqeq	r1, r3
 800047c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	bf00      	nop

08000484 <__aeabi_ui2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000498:	f04f 0500 	mov.w	r5, #0
 800049c:	f04f 0100 	mov.w	r1, #0
 80004a0:	e750      	b.n	8000344 <__adddf3+0x138>
 80004a2:	bf00      	nop

080004a4 <__aeabi_i2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004bc:	bf48      	it	mi
 80004be:	4240      	negmi	r0, r0
 80004c0:	f04f 0100 	mov.w	r1, #0
 80004c4:	e73e      	b.n	8000344 <__adddf3+0x138>
 80004c6:	bf00      	nop

080004c8 <__aeabi_f2d>:
 80004c8:	0042      	lsls	r2, r0, #1
 80004ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ce:	ea4f 0131 	mov.w	r1, r1, rrx
 80004d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004d6:	bf1f      	itttt	ne
 80004d8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004dc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004e0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004e4:	4770      	bxne	lr
 80004e6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004ea:	bf08      	it	eq
 80004ec:	4770      	bxeq	lr
 80004ee:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004f2:	bf04      	itt	eq
 80004f4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004f8:	4770      	bxeq	lr
 80004fa:	b530      	push	{r4, r5, lr}
 80004fc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000504:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000508:	e71c      	b.n	8000344 <__adddf3+0x138>
 800050a:	bf00      	nop

0800050c <__aeabi_ul2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	e00a      	b.n	8000532 <__aeabi_l2d+0x16>

0800051c <__aeabi_l2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800052a:	d502      	bpl.n	8000532 <__aeabi_l2d+0x16>
 800052c:	4240      	negs	r0, r0
 800052e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000532:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000536:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800053a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053e:	f43f aed8 	beq.w	80002f2 <__adddf3+0xe6>
 8000542:	f04f 0203 	mov.w	r2, #3
 8000546:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054a:	bf18      	it	ne
 800054c:	3203      	addne	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800055a:	f1c2 0320 	rsb	r3, r2, #32
 800055e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000562:	fa20 f002 	lsr.w	r0, r0, r2
 8000566:	fa01 fe03 	lsl.w	lr, r1, r3
 800056a:	ea40 000e 	orr.w	r0, r0, lr
 800056e:	fa21 f102 	lsr.w	r1, r1, r2
 8000572:	4414      	add	r4, r2
 8000574:	e6bd      	b.n	80002f2 <__adddf3+0xe6>
 8000576:	bf00      	nop

08000578 <__aeabi_dmul>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800057e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000582:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000586:	bf1d      	ittte	ne
 8000588:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800058c:	ea94 0f0c 	teqne	r4, ip
 8000590:	ea95 0f0c 	teqne	r5, ip
 8000594:	f000 f8de 	bleq	8000754 <__aeabi_dmul+0x1dc>
 8000598:	442c      	add	r4, r5
 800059a:	ea81 0603 	eor.w	r6, r1, r3
 800059e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005aa:	bf18      	it	ne
 80005ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005b8:	d038      	beq.n	800062c <__aeabi_dmul+0xb4>
 80005ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ce:	f04f 0600 	mov.w	r6, #0
 80005d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d6:	f09c 0f00 	teq	ip, #0
 80005da:	bf18      	it	ne
 80005dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005e4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005e8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005ec:	d204      	bcs.n	80005f8 <__aeabi_dmul+0x80>
 80005ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005f2:	416d      	adcs	r5, r5
 80005f4:	eb46 0606 	adc.w	r6, r6, r6
 80005f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000600:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000604:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000608:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800060c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000610:	bf88      	it	hi
 8000612:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000616:	d81e      	bhi.n	8000656 <__aeabi_dmul+0xde>
 8000618:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800061c:	bf08      	it	eq
 800061e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000622:	f150 0000 	adcs.w	r0, r0, #0
 8000626:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000630:	ea46 0101 	orr.w	r1, r6, r1
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	ea81 0103 	eor.w	r1, r1, r3
 800063c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000640:	bfc2      	ittt	gt
 8000642:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000646:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800064a:	bd70      	popgt	{r4, r5, r6, pc}
 800064c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000650:	f04f 0e00 	mov.w	lr, #0
 8000654:	3c01      	subs	r4, #1
 8000656:	f300 80ab 	bgt.w	80007b0 <__aeabi_dmul+0x238>
 800065a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800065e:	bfde      	ittt	le
 8000660:	2000      	movle	r0, #0
 8000662:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000666:	bd70      	pople	{r4, r5, r6, pc}
 8000668:	f1c4 0400 	rsb	r4, r4, #0
 800066c:	3c20      	subs	r4, #32
 800066e:	da35      	bge.n	80006dc <__aeabi_dmul+0x164>
 8000670:	340c      	adds	r4, #12
 8000672:	dc1b      	bgt.n	80006ac <__aeabi_dmul+0x134>
 8000674:	f104 0414 	add.w	r4, r4, #20
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f305 	lsl.w	r3, r0, r5
 8000680:	fa20 f004 	lsr.w	r0, r0, r4
 8000684:	fa01 f205 	lsl.w	r2, r1, r5
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000690:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000694:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000698:	fa21 f604 	lsr.w	r6, r1, r4
 800069c:	eb42 0106 	adc.w	r1, r2, r6
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 040c 	rsb	r4, r4, #12
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f304 	lsl.w	r3, r0, r4
 80006b8:	fa20 f005 	lsr.w	r0, r0, r5
 80006bc:	fa01 f204 	lsl.w	r2, r1, r4
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006cc:	f141 0100 	adc.w	r1, r1, #0
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 0520 	rsb	r5, r4, #32
 80006e0:	fa00 f205 	lsl.w	r2, r0, r5
 80006e4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea43 0302 	orr.w	r3, r3, r2
 80006f4:	fa21 f004 	lsr.w	r0, r1, r4
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006fc:	fa21 f204 	lsr.w	r2, r1, r4
 8000700:	ea20 0002 	bic.w	r0, r0, r2
 8000704:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f094 0f00 	teq	r4, #0
 8000718:	d10f      	bne.n	800073a <__aeabi_dmul+0x1c2>
 800071a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800071e:	0040      	lsls	r0, r0, #1
 8000720:	eb41 0101 	adc.w	r1, r1, r1
 8000724:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000728:	bf08      	it	eq
 800072a:	3c01      	subeq	r4, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1a6>
 800072e:	ea41 0106 	orr.w	r1, r1, r6
 8000732:	f095 0f00 	teq	r5, #0
 8000736:	bf18      	it	ne
 8000738:	4770      	bxne	lr
 800073a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800073e:	0052      	lsls	r2, r2, #1
 8000740:	eb43 0303 	adc.w	r3, r3, r3
 8000744:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000748:	bf08      	it	eq
 800074a:	3d01      	subeq	r5, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1c6>
 800074e:	ea43 0306 	orr.w	r3, r3, r6
 8000752:	4770      	bx	lr
 8000754:	ea94 0f0c 	teq	r4, ip
 8000758:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800075c:	bf18      	it	ne
 800075e:	ea95 0f0c 	teqne	r5, ip
 8000762:	d00c      	beq.n	800077e <__aeabi_dmul+0x206>
 8000764:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000768:	bf18      	it	ne
 800076a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076e:	d1d1      	bne.n	8000714 <__aeabi_dmul+0x19c>
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	bd70      	pop	{r4, r5, r6, pc}
 800077e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000782:	bf06      	itte	eq
 8000784:	4610      	moveq	r0, r2
 8000786:	4619      	moveq	r1, r3
 8000788:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078c:	d019      	beq.n	80007c2 <__aeabi_dmul+0x24a>
 800078e:	ea94 0f0c 	teq	r4, ip
 8000792:	d102      	bne.n	800079a <__aeabi_dmul+0x222>
 8000794:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000798:	d113      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 800079a:	ea95 0f0c 	teq	r5, ip
 800079e:	d105      	bne.n	80007ac <__aeabi_dmul+0x234>
 80007a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a4:	bf1c      	itt	ne
 80007a6:	4610      	movne	r0, r2
 80007a8:	4619      	movne	r1, r3
 80007aa:	d10a      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 80007ac:	ea81 0103 	eor.w	r1, r1, r3
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007b8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007bc:	f04f 0000 	mov.w	r0, #0
 80007c0:	bd70      	pop	{r4, r5, r6, pc}
 80007c2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007c6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007ca:	bd70      	pop	{r4, r5, r6, pc}

080007cc <__aeabi_ddiv>:
 80007cc:	b570      	push	{r4, r5, r6, lr}
 80007ce:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007d2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007da:	bf1d      	ittte	ne
 80007dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e0:	ea94 0f0c 	teqne	r4, ip
 80007e4:	ea95 0f0c 	teqne	r5, ip
 80007e8:	f000 f8a7 	bleq	800093a <__aeabi_ddiv+0x16e>
 80007ec:	eba4 0405 	sub.w	r4, r4, r5
 80007f0:	ea81 0e03 	eor.w	lr, r1, r3
 80007f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007fc:	f000 8088 	beq.w	8000910 <__aeabi_ddiv+0x144>
 8000800:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000804:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000808:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800080c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000810:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000814:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000818:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800081c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000820:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000824:	429d      	cmp	r5, r3
 8000826:	bf08      	it	eq
 8000828:	4296      	cmpeq	r6, r2
 800082a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800082e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000832:	d202      	bcs.n	800083a <__aeabi_ddiv+0x6e>
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	1ab6      	subs	r6, r6, r2
 800083c:	eb65 0503 	sbc.w	r5, r5, r3
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800084a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ac:	d018      	beq.n	80008e0 <__aeabi_ddiv+0x114>
 80008ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ca:	d1c0      	bne.n	800084e <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d0:	d10b      	bne.n	80008ea <__aeabi_ddiv+0x11e>
 80008d2:	ea41 0100 	orr.w	r1, r1, r0
 80008d6:	f04f 0000 	mov.w	r0, #0
 80008da:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008de:	e7b6      	b.n	800084e <__aeabi_ddiv+0x82>
 80008e0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e4:	bf04      	itt	eq
 80008e6:	4301      	orreq	r1, r0
 80008e8:	2000      	moveq	r0, #0
 80008ea:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008ee:	bf88      	it	hi
 80008f0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008f4:	f63f aeaf 	bhi.w	8000656 <__aeabi_dmul+0xde>
 80008f8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008fc:	bf04      	itt	eq
 80008fe:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000902:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000906:	f150 0000 	adcs.w	r0, r0, #0
 800090a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090e:	bd70      	pop	{r4, r5, r6, pc}
 8000910:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000914:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000918:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800091c:	bfc2      	ittt	gt
 800091e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000922:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000926:	bd70      	popgt	{r4, r5, r6, pc}
 8000928:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800092c:	f04f 0e00 	mov.w	lr, #0
 8000930:	3c01      	subs	r4, #1
 8000932:	e690      	b.n	8000656 <__aeabi_dmul+0xde>
 8000934:	ea45 0e06 	orr.w	lr, r5, r6
 8000938:	e68d      	b.n	8000656 <__aeabi_dmul+0xde>
 800093a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093e:	ea94 0f0c 	teq	r4, ip
 8000942:	bf08      	it	eq
 8000944:	ea95 0f0c 	teqeq	r5, ip
 8000948:	f43f af3b 	beq.w	80007c2 <__aeabi_dmul+0x24a>
 800094c:	ea94 0f0c 	teq	r4, ip
 8000950:	d10a      	bne.n	8000968 <__aeabi_ddiv+0x19c>
 8000952:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000956:	f47f af34 	bne.w	80007c2 <__aeabi_dmul+0x24a>
 800095a:	ea95 0f0c 	teq	r5, ip
 800095e:	f47f af25 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e72c      	b.n	80007c2 <__aeabi_dmul+0x24a>
 8000968:	ea95 0f0c 	teq	r5, ip
 800096c:	d106      	bne.n	800097c <__aeabi_ddiv+0x1b0>
 800096e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000972:	f43f aefd 	beq.w	8000770 <__aeabi_dmul+0x1f8>
 8000976:	4610      	mov	r0, r2
 8000978:	4619      	mov	r1, r3
 800097a:	e722      	b.n	80007c2 <__aeabi_dmul+0x24a>
 800097c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000986:	f47f aec5 	bne.w	8000714 <__aeabi_dmul+0x19c>
 800098a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098e:	f47f af0d 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000992:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000996:	f47f aeeb 	bne.w	8000770 <__aeabi_dmul+0x1f8>
 800099a:	e712      	b.n	80007c2 <__aeabi_dmul+0x24a>

0800099c <__aeabi_d2uiz>:
 800099c:	004a      	lsls	r2, r1, #1
 800099e:	d211      	bcs.n	80009c4 <__aeabi_d2uiz+0x28>
 80009a0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009a4:	d211      	bcs.n	80009ca <__aeabi_d2uiz+0x2e>
 80009a6:	d50d      	bpl.n	80009c4 <__aeabi_d2uiz+0x28>
 80009a8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009ac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009b0:	d40e      	bmi.n	80009d0 <__aeabi_d2uiz+0x34>
 80009b2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009ba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009be:	fa23 f002 	lsr.w	r0, r3, r2
 80009c2:	4770      	bx	lr
 80009c4:	f04f 0000 	mov.w	r0, #0
 80009c8:	4770      	bx	lr
 80009ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009ce:	d102      	bne.n	80009d6 <__aeabi_d2uiz+0x3a>
 80009d0:	f04f 30ff 	mov.w	r0, #4294967295
 80009d4:	4770      	bx	lr
 80009d6:	f04f 0000 	mov.w	r0, #0
 80009da:	4770      	bx	lr

080009dc <__aeabi_uldivmod>:
 80009dc:	b953      	cbnz	r3, 80009f4 <__aeabi_uldivmod+0x18>
 80009de:	b94a      	cbnz	r2, 80009f4 <__aeabi_uldivmod+0x18>
 80009e0:	2900      	cmp	r1, #0
 80009e2:	bf08      	it	eq
 80009e4:	2800      	cmpeq	r0, #0
 80009e6:	bf1c      	itt	ne
 80009e8:	f04f 31ff 	movne.w	r1, #4294967295
 80009ec:	f04f 30ff 	movne.w	r0, #4294967295
 80009f0:	f000 b96a 	b.w	8000cc8 <__aeabi_idiv0>
 80009f4:	f1ad 0c08 	sub.w	ip, sp, #8
 80009f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009fc:	f000 f806 	bl	8000a0c <__udivmoddi4>
 8000a00:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a08:	b004      	add	sp, #16
 8000a0a:	4770      	bx	lr

08000a0c <__udivmoddi4>:
 8000a0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a10:	9d08      	ldr	r5, [sp, #32]
 8000a12:	460c      	mov	r4, r1
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d14e      	bne.n	8000ab6 <__udivmoddi4+0xaa>
 8000a18:	4694      	mov	ip, r2
 8000a1a:	458c      	cmp	ip, r1
 8000a1c:	4686      	mov	lr, r0
 8000a1e:	fab2 f282 	clz	r2, r2
 8000a22:	d962      	bls.n	8000aea <__udivmoddi4+0xde>
 8000a24:	b14a      	cbz	r2, 8000a3a <__udivmoddi4+0x2e>
 8000a26:	f1c2 0320 	rsb	r3, r2, #32
 8000a2a:	4091      	lsls	r1, r2
 8000a2c:	fa20 f303 	lsr.w	r3, r0, r3
 8000a30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a34:	4319      	orrs	r1, r3
 8000a36:	fa00 fe02 	lsl.w	lr, r0, r2
 8000a3a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a3e:	fa1f f68c 	uxth.w	r6, ip
 8000a42:	fbb1 f4f7 	udiv	r4, r1, r7
 8000a46:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000a4a:	fb07 1114 	mls	r1, r7, r4, r1
 8000a4e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a52:	fb04 f106 	mul.w	r1, r4, r6
 8000a56:	4299      	cmp	r1, r3
 8000a58:	d90a      	bls.n	8000a70 <__udivmoddi4+0x64>
 8000a5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000a5e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000a62:	f080 8112 	bcs.w	8000c8a <__udivmoddi4+0x27e>
 8000a66:	4299      	cmp	r1, r3
 8000a68:	f240 810f 	bls.w	8000c8a <__udivmoddi4+0x27e>
 8000a6c:	3c02      	subs	r4, #2
 8000a6e:	4463      	add	r3, ip
 8000a70:	1a59      	subs	r1, r3, r1
 8000a72:	fa1f f38e 	uxth.w	r3, lr
 8000a76:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a7a:	fb07 1110 	mls	r1, r7, r0, r1
 8000a7e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a82:	fb00 f606 	mul.w	r6, r0, r6
 8000a86:	429e      	cmp	r6, r3
 8000a88:	d90a      	bls.n	8000aa0 <__udivmoddi4+0x94>
 8000a8a:	eb1c 0303 	adds.w	r3, ip, r3
 8000a8e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000a92:	f080 80fc 	bcs.w	8000c8e <__udivmoddi4+0x282>
 8000a96:	429e      	cmp	r6, r3
 8000a98:	f240 80f9 	bls.w	8000c8e <__udivmoddi4+0x282>
 8000a9c:	4463      	add	r3, ip
 8000a9e:	3802      	subs	r0, #2
 8000aa0:	1b9b      	subs	r3, r3, r6
 8000aa2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	b11d      	cbz	r5, 8000ab2 <__udivmoddi4+0xa6>
 8000aaa:	40d3      	lsrs	r3, r2
 8000aac:	2200      	movs	r2, #0
 8000aae:	e9c5 3200 	strd	r3, r2, [r5]
 8000ab2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ab6:	428b      	cmp	r3, r1
 8000ab8:	d905      	bls.n	8000ac6 <__udivmoddi4+0xba>
 8000aba:	b10d      	cbz	r5, 8000ac0 <__udivmoddi4+0xb4>
 8000abc:	e9c5 0100 	strd	r0, r1, [r5]
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	4608      	mov	r0, r1
 8000ac4:	e7f5      	b.n	8000ab2 <__udivmoddi4+0xa6>
 8000ac6:	fab3 f183 	clz	r1, r3
 8000aca:	2900      	cmp	r1, #0
 8000acc:	d146      	bne.n	8000b5c <__udivmoddi4+0x150>
 8000ace:	42a3      	cmp	r3, r4
 8000ad0:	d302      	bcc.n	8000ad8 <__udivmoddi4+0xcc>
 8000ad2:	4290      	cmp	r0, r2
 8000ad4:	f0c0 80f0 	bcc.w	8000cb8 <__udivmoddi4+0x2ac>
 8000ad8:	1a86      	subs	r6, r0, r2
 8000ada:	eb64 0303 	sbc.w	r3, r4, r3
 8000ade:	2001      	movs	r0, #1
 8000ae0:	2d00      	cmp	r5, #0
 8000ae2:	d0e6      	beq.n	8000ab2 <__udivmoddi4+0xa6>
 8000ae4:	e9c5 6300 	strd	r6, r3, [r5]
 8000ae8:	e7e3      	b.n	8000ab2 <__udivmoddi4+0xa6>
 8000aea:	2a00      	cmp	r2, #0
 8000aec:	f040 8090 	bne.w	8000c10 <__udivmoddi4+0x204>
 8000af0:	eba1 040c 	sub.w	r4, r1, ip
 8000af4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000af8:	fa1f f78c 	uxth.w	r7, ip
 8000afc:	2101      	movs	r1, #1
 8000afe:	fbb4 f6f8 	udiv	r6, r4, r8
 8000b02:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b06:	fb08 4416 	mls	r4, r8, r6, r4
 8000b0a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b0e:	fb07 f006 	mul.w	r0, r7, r6
 8000b12:	4298      	cmp	r0, r3
 8000b14:	d908      	bls.n	8000b28 <__udivmoddi4+0x11c>
 8000b16:	eb1c 0303 	adds.w	r3, ip, r3
 8000b1a:	f106 34ff 	add.w	r4, r6, #4294967295
 8000b1e:	d202      	bcs.n	8000b26 <__udivmoddi4+0x11a>
 8000b20:	4298      	cmp	r0, r3
 8000b22:	f200 80cd 	bhi.w	8000cc0 <__udivmoddi4+0x2b4>
 8000b26:	4626      	mov	r6, r4
 8000b28:	1a1c      	subs	r4, r3, r0
 8000b2a:	fa1f f38e 	uxth.w	r3, lr
 8000b2e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000b32:	fb08 4410 	mls	r4, r8, r0, r4
 8000b36:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b3a:	fb00 f707 	mul.w	r7, r0, r7
 8000b3e:	429f      	cmp	r7, r3
 8000b40:	d908      	bls.n	8000b54 <__udivmoddi4+0x148>
 8000b42:	eb1c 0303 	adds.w	r3, ip, r3
 8000b46:	f100 34ff 	add.w	r4, r0, #4294967295
 8000b4a:	d202      	bcs.n	8000b52 <__udivmoddi4+0x146>
 8000b4c:	429f      	cmp	r7, r3
 8000b4e:	f200 80b0 	bhi.w	8000cb2 <__udivmoddi4+0x2a6>
 8000b52:	4620      	mov	r0, r4
 8000b54:	1bdb      	subs	r3, r3, r7
 8000b56:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b5a:	e7a5      	b.n	8000aa8 <__udivmoddi4+0x9c>
 8000b5c:	f1c1 0620 	rsb	r6, r1, #32
 8000b60:	408b      	lsls	r3, r1
 8000b62:	fa22 f706 	lsr.w	r7, r2, r6
 8000b66:	431f      	orrs	r7, r3
 8000b68:	fa20 fc06 	lsr.w	ip, r0, r6
 8000b6c:	fa04 f301 	lsl.w	r3, r4, r1
 8000b70:	ea43 030c 	orr.w	r3, r3, ip
 8000b74:	40f4      	lsrs	r4, r6
 8000b76:	fa00 f801 	lsl.w	r8, r0, r1
 8000b7a:	0c38      	lsrs	r0, r7, #16
 8000b7c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000b80:	fbb4 fef0 	udiv	lr, r4, r0
 8000b84:	fa1f fc87 	uxth.w	ip, r7
 8000b88:	fb00 441e 	mls	r4, r0, lr, r4
 8000b8c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000b90:	fb0e f90c 	mul.w	r9, lr, ip
 8000b94:	45a1      	cmp	r9, r4
 8000b96:	fa02 f201 	lsl.w	r2, r2, r1
 8000b9a:	d90a      	bls.n	8000bb2 <__udivmoddi4+0x1a6>
 8000b9c:	193c      	adds	r4, r7, r4
 8000b9e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000ba2:	f080 8084 	bcs.w	8000cae <__udivmoddi4+0x2a2>
 8000ba6:	45a1      	cmp	r9, r4
 8000ba8:	f240 8081 	bls.w	8000cae <__udivmoddi4+0x2a2>
 8000bac:	f1ae 0e02 	sub.w	lr, lr, #2
 8000bb0:	443c      	add	r4, r7
 8000bb2:	eba4 0409 	sub.w	r4, r4, r9
 8000bb6:	fa1f f983 	uxth.w	r9, r3
 8000bba:	fbb4 f3f0 	udiv	r3, r4, r0
 8000bbe:	fb00 4413 	mls	r4, r0, r3, r4
 8000bc2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000bc6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000bca:	45a4      	cmp	ip, r4
 8000bcc:	d907      	bls.n	8000bde <__udivmoddi4+0x1d2>
 8000bce:	193c      	adds	r4, r7, r4
 8000bd0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000bd4:	d267      	bcs.n	8000ca6 <__udivmoddi4+0x29a>
 8000bd6:	45a4      	cmp	ip, r4
 8000bd8:	d965      	bls.n	8000ca6 <__udivmoddi4+0x29a>
 8000bda:	3b02      	subs	r3, #2
 8000bdc:	443c      	add	r4, r7
 8000bde:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000be2:	fba0 9302 	umull	r9, r3, r0, r2
 8000be6:	eba4 040c 	sub.w	r4, r4, ip
 8000bea:	429c      	cmp	r4, r3
 8000bec:	46ce      	mov	lr, r9
 8000bee:	469c      	mov	ip, r3
 8000bf0:	d351      	bcc.n	8000c96 <__udivmoddi4+0x28a>
 8000bf2:	d04e      	beq.n	8000c92 <__udivmoddi4+0x286>
 8000bf4:	b155      	cbz	r5, 8000c0c <__udivmoddi4+0x200>
 8000bf6:	ebb8 030e 	subs.w	r3, r8, lr
 8000bfa:	eb64 040c 	sbc.w	r4, r4, ip
 8000bfe:	fa04 f606 	lsl.w	r6, r4, r6
 8000c02:	40cb      	lsrs	r3, r1
 8000c04:	431e      	orrs	r6, r3
 8000c06:	40cc      	lsrs	r4, r1
 8000c08:	e9c5 6400 	strd	r6, r4, [r5]
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	e750      	b.n	8000ab2 <__udivmoddi4+0xa6>
 8000c10:	f1c2 0320 	rsb	r3, r2, #32
 8000c14:	fa20 f103 	lsr.w	r1, r0, r3
 8000c18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c1c:	fa24 f303 	lsr.w	r3, r4, r3
 8000c20:	4094      	lsls	r4, r2
 8000c22:	430c      	orrs	r4, r1
 8000c24:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c28:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c2c:	fa1f f78c 	uxth.w	r7, ip
 8000c30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c34:	fb08 3110 	mls	r1, r8, r0, r3
 8000c38:	0c23      	lsrs	r3, r4, #16
 8000c3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c3e:	fb00 f107 	mul.w	r1, r0, r7
 8000c42:	4299      	cmp	r1, r3
 8000c44:	d908      	bls.n	8000c58 <__udivmoddi4+0x24c>
 8000c46:	eb1c 0303 	adds.w	r3, ip, r3
 8000c4a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000c4e:	d22c      	bcs.n	8000caa <__udivmoddi4+0x29e>
 8000c50:	4299      	cmp	r1, r3
 8000c52:	d92a      	bls.n	8000caa <__udivmoddi4+0x29e>
 8000c54:	3802      	subs	r0, #2
 8000c56:	4463      	add	r3, ip
 8000c58:	1a5b      	subs	r3, r3, r1
 8000c5a:	b2a4      	uxth	r4, r4
 8000c5c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000c60:	fb08 3311 	mls	r3, r8, r1, r3
 8000c64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c68:	fb01 f307 	mul.w	r3, r1, r7
 8000c6c:	42a3      	cmp	r3, r4
 8000c6e:	d908      	bls.n	8000c82 <__udivmoddi4+0x276>
 8000c70:	eb1c 0404 	adds.w	r4, ip, r4
 8000c74:	f101 36ff 	add.w	r6, r1, #4294967295
 8000c78:	d213      	bcs.n	8000ca2 <__udivmoddi4+0x296>
 8000c7a:	42a3      	cmp	r3, r4
 8000c7c:	d911      	bls.n	8000ca2 <__udivmoddi4+0x296>
 8000c7e:	3902      	subs	r1, #2
 8000c80:	4464      	add	r4, ip
 8000c82:	1ae4      	subs	r4, r4, r3
 8000c84:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000c88:	e739      	b.n	8000afe <__udivmoddi4+0xf2>
 8000c8a:	4604      	mov	r4, r0
 8000c8c:	e6f0      	b.n	8000a70 <__udivmoddi4+0x64>
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e706      	b.n	8000aa0 <__udivmoddi4+0x94>
 8000c92:	45c8      	cmp	r8, r9
 8000c94:	d2ae      	bcs.n	8000bf4 <__udivmoddi4+0x1e8>
 8000c96:	ebb9 0e02 	subs.w	lr, r9, r2
 8000c9a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000c9e:	3801      	subs	r0, #1
 8000ca0:	e7a8      	b.n	8000bf4 <__udivmoddi4+0x1e8>
 8000ca2:	4631      	mov	r1, r6
 8000ca4:	e7ed      	b.n	8000c82 <__udivmoddi4+0x276>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	e799      	b.n	8000bde <__udivmoddi4+0x1d2>
 8000caa:	4630      	mov	r0, r6
 8000cac:	e7d4      	b.n	8000c58 <__udivmoddi4+0x24c>
 8000cae:	46d6      	mov	lr, sl
 8000cb0:	e77f      	b.n	8000bb2 <__udivmoddi4+0x1a6>
 8000cb2:	4463      	add	r3, ip
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	e74d      	b.n	8000b54 <__udivmoddi4+0x148>
 8000cb8:	4606      	mov	r6, r0
 8000cba:	4623      	mov	r3, r4
 8000cbc:	4608      	mov	r0, r1
 8000cbe:	e70f      	b.n	8000ae0 <__udivmoddi4+0xd4>
 8000cc0:	3e02      	subs	r6, #2
 8000cc2:	4463      	add	r3, ip
 8000cc4:	e730      	b.n	8000b28 <__udivmoddi4+0x11c>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_idiv0>:
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop

08000ccc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cd0:	f001 f831 	bl	8001d36 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cd4:	f000 f86c 	bl	8000db0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cd8:	f000 faa8 	bl	800122c <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000cdc:	f000 f95a 	bl	8000f94 <MX_LPUART1_UART_Init>
  MX_USART3_UART_Init();
 8000ce0:	f000 f9a6 	bl	8001030 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000ce4:	f000 fa74 	bl	80011d0 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM7_Init();
 8000ce8:	f000 fa3c 	bl	8001164 <MX_TIM7_Init>
  MX_ADC1_Init();
 8000cec:	f000 f8b4 	bl	8000e58 <MX_ADC1_Init>
  MX_TIM3_Init();
 8000cf0:	f000 f9ea 	bl	80010c8 <MX_TIM3_Init>
  MX_DAC1_Init();
 8000cf4:	f000 f91a 	bl	8000f2c <MX_DAC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 8000cf8:	481d      	ldr	r0, [pc, #116]	@ (8000d70 <main+0xa4>)
 8000cfa:	f004 ff91 	bl	8005c20 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 8000cfe:	481d      	ldr	r0, [pc, #116]	@ (8000d74 <main+0xa8>)
 8000d00:	f004 ff8e 	bl	8005c20 <HAL_TIM_Base_Start_IT>
  HAL_ADC_Start_IT(&hadc1);
 8000d04:	481c      	ldr	r0, [pc, #112]	@ (8000d78 <main+0xac>)
 8000d06:	f001 fbcd 	bl	80024a4 <HAL_ADC_Start_IT>
  HAL_DAC_Start(&hdac1, DAC1_CHANNEL_1);
 8000d0a:	2100      	movs	r1, #0
 8000d0c:	481b      	ldr	r0, [pc, #108]	@ (8000d7c <main+0xb0>)
 8000d0e:	f002 fcf7 	bl	8003700 <HAL_DAC_Start>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000d12:	f006 fd31 	bl	8007778 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of Semaphore1 */
  Semaphore1Handle = osSemaphoreNew(1, 0, &Semaphore1_attributes);
 8000d16:	4a1a      	ldr	r2, [pc, #104]	@ (8000d80 <main+0xb4>)
 8000d18:	2100      	movs	r1, #0
 8000d1a:	2001      	movs	r0, #1
 8000d1c:	f006 fe08 	bl	8007930 <osSemaphoreNew>
 8000d20:	4603      	mov	r3, r0
 8000d22:	4a18      	ldr	r2, [pc, #96]	@ (8000d84 <main+0xb8>)
 8000d24:	6013      	str	r3, [r2, #0]

  /* creation of RegulationSemaphore */
  RegulationSemaphoreHandle = osSemaphoreNew(1, 0, &RegulationSemaphore_attributes);
 8000d26:	4a18      	ldr	r2, [pc, #96]	@ (8000d88 <main+0xbc>)
 8000d28:	2100      	movs	r1, #0
 8000d2a:	2001      	movs	r0, #1
 8000d2c:	f006 fe00 	bl	8007930 <osSemaphoreNew>
 8000d30:	4603      	mov	r3, r0
 8000d32:	4a16      	ldr	r2, [pc, #88]	@ (8000d8c <main+0xc0>)
 8000d34:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of Fronta */
  FrontaHandle = osMessageQueueNew (1, sizeof(uint32_t), &Fronta_attributes);
 8000d36:	4a16      	ldr	r2, [pc, #88]	@ (8000d90 <main+0xc4>)
 8000d38:	2104      	movs	r1, #4
 8000d3a:	2001      	movs	r0, #1
 8000d3c:	f006 ff18 	bl	8007b70 <osMessageQueueNew>
 8000d40:	4603      	mov	r3, r0
 8000d42:	4a14      	ldr	r2, [pc, #80]	@ (8000d94 <main+0xc8>)
 8000d44:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Filtrace */
  FiltraceHandle = osThreadNew(StartFiltrace, NULL, &Filtrace_attributes);
 8000d46:	4a14      	ldr	r2, [pc, #80]	@ (8000d98 <main+0xcc>)
 8000d48:	2100      	movs	r1, #0
 8000d4a:	4814      	ldr	r0, [pc, #80]	@ (8000d9c <main+0xd0>)
 8000d4c:	f006 fd5e 	bl	800780c <osThreadNew>
 8000d50:	4603      	mov	r3, r0
 8000d52:	4a13      	ldr	r2, [pc, #76]	@ (8000da0 <main+0xd4>)
 8000d54:	6013      	str	r3, [r2, #0]

  /* creation of Regulace */
  RegulaceHandle = osThreadNew(StartRegulace, NULL, &Regulace_attributes);
 8000d56:	4a13      	ldr	r2, [pc, #76]	@ (8000da4 <main+0xd8>)
 8000d58:	2100      	movs	r1, #0
 8000d5a:	4813      	ldr	r0, [pc, #76]	@ (8000da8 <main+0xdc>)
 8000d5c:	f006 fd56 	bl	800780c <osThreadNew>
 8000d60:	4603      	mov	r3, r0
 8000d62:	4a12      	ldr	r2, [pc, #72]	@ (8000dac <main+0xe0>)
 8000d64:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000d66:	f006 fd2b 	bl	80077c0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d6a:	bf00      	nop
 8000d6c:	e7fd      	b.n	8000d6a <main+0x9e>
 8000d6e:	bf00      	nop
 8000d70:	20040244 	.word	0x20040244
 8000d74:	20040290 	.word	0x20040290
 8000d78:	200400a0 	.word	0x200400a0
 8000d7c:	20040108 	.word	0x20040108
 8000d80:	0800b118 	.word	0x0800b118
 8000d84:	200407cc 	.word	0x200407cc
 8000d88:	0800b128 	.word	0x0800b128
 8000d8c:	200407d0 	.word	0x200407d0
 8000d90:	0800b100 	.word	0x0800b100
 8000d94:	200407c8 	.word	0x200407c8
 8000d98:	0800b0b8 	.word	0x0800b0b8
 8000d9c:	080013a5 	.word	0x080013a5
 8000da0:	200407c0 	.word	0x200407c0
 8000da4:	0800b0dc 	.word	0x0800b0dc
 8000da8:	08001471 	.word	0x08001471
 8000dac:	200407c4 	.word	0x200407c4

08000db0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b096      	sub	sp, #88	@ 0x58
 8000db4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000db6:	f107 0314 	add.w	r3, r7, #20
 8000dba:	2244      	movs	r2, #68	@ 0x44
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f00a f85a 	bl	800ae78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dc4:	463b      	mov	r3, r7
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	601a      	str	r2, [r3, #0]
 8000dca:	605a      	str	r2, [r3, #4]
 8000dcc:	609a      	str	r2, [r3, #8]
 8000dce:	60da      	str	r2, [r3, #12]
 8000dd0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000dd2:	2000      	movs	r0, #0
 8000dd4:	f003 f9e6 	bl	80041a4 <HAL_PWREx_ControlVoltageScaling>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d001      	beq.n	8000de2 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000dde:	f000 fc4d 	bl	800167c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8000de2:	2322      	movs	r3, #34	@ 0x22
 8000de4:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000de6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000dea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000dec:	2301      	movs	r3, #1
 8000dee:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000df0:	2340      	movs	r3, #64	@ 0x40
 8000df2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000df4:	2302      	movs	r3, #2
 8000df6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000df8:	2302      	movs	r3, #2
 8000dfa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000dfc:	2302      	movs	r3, #2
 8000dfe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 30;
 8000e00:	231e      	movs	r3, #30
 8000e02:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e04:	2302      	movs	r3, #2
 8000e06:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000e08:	2302      	movs	r3, #2
 8000e0a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e10:	f107 0314 	add.w	r3, r7, #20
 8000e14:	4618      	mov	r0, r3
 8000e16:	f003 fa89 	bl	800432c <HAL_RCC_OscConfig>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000e20:	f000 fc2c 	bl	800167c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e24:	230f      	movs	r3, #15
 8000e26:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e28:	2303      	movs	r3, #3
 8000e2a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e30:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e34:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e36:	2300      	movs	r3, #0
 8000e38:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	2105      	movs	r1, #5
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f003 fe8e 	bl	8004b60 <HAL_RCC_ClockConfig>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000e4a:	f000 fc17 	bl	800167c <Error_Handler>
  }
}
 8000e4e:	bf00      	nop
 8000e50:	3758      	adds	r7, #88	@ 0x58
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
	...

08000e58 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b086      	sub	sp, #24
 8000e5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e5e:	463b      	mov	r3, r7
 8000e60:	2200      	movs	r2, #0
 8000e62:	601a      	str	r2, [r3, #0]
 8000e64:	605a      	str	r2, [r3, #4]
 8000e66:	609a      	str	r2, [r3, #8]
 8000e68:	60da      	str	r2, [r3, #12]
 8000e6a:	611a      	str	r2, [r3, #16]
 8000e6c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000e6e:	4b2c      	ldr	r3, [pc, #176]	@ (8000f20 <MX_ADC1_Init+0xc8>)
 8000e70:	4a2c      	ldr	r2, [pc, #176]	@ (8000f24 <MX_ADC1_Init+0xcc>)
 8000e72:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000e74:	4b2a      	ldr	r3, [pc, #168]	@ (8000f20 <MX_ADC1_Init+0xc8>)
 8000e76:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000e7a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e7c:	4b28      	ldr	r3, [pc, #160]	@ (8000f20 <MX_ADC1_Init+0xc8>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e82:	4b27      	ldr	r3, [pc, #156]	@ (8000f20 <MX_ADC1_Init+0xc8>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e88:	4b25      	ldr	r3, [pc, #148]	@ (8000f20 <MX_ADC1_Init+0xc8>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e8e:	4b24      	ldr	r3, [pc, #144]	@ (8000f20 <MX_ADC1_Init+0xc8>)
 8000e90:	2204      	movs	r2, #4
 8000e92:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000e94:	4b22      	ldr	r3, [pc, #136]	@ (8000f20 <MX_ADC1_Init+0xc8>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000e9a:	4b21      	ldr	r3, [pc, #132]	@ (8000f20 <MX_ADC1_Init+0xc8>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000ea0:	4b1f      	ldr	r3, [pc, #124]	@ (8000f20 <MX_ADC1_Init+0xc8>)
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ea6:	4b1e      	ldr	r3, [pc, #120]	@ (8000f20 <MX_ADC1_Init+0xc8>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 8000eae:	4b1c      	ldr	r3, [pc, #112]	@ (8000f20 <MX_ADC1_Init+0xc8>)
 8000eb0:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000eb4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000eb6:	4b1a      	ldr	r3, [pc, #104]	@ (8000f20 <MX_ADC1_Init+0xc8>)
 8000eb8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ebc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ebe:	4b18      	ldr	r3, [pc, #96]	@ (8000f20 <MX_ADC1_Init+0xc8>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000ec6:	4b16      	ldr	r3, [pc, #88]	@ (8000f20 <MX_ADC1_Init+0xc8>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000ecc:	4b14      	ldr	r3, [pc, #80]	@ (8000f20 <MX_ADC1_Init+0xc8>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ed4:	4812      	ldr	r0, [pc, #72]	@ (8000f20 <MX_ADC1_Init+0xc8>)
 8000ed6:	f001 f99f 	bl	8002218 <HAL_ADC_Init>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d001      	beq.n	8000ee4 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000ee0:	f000 fbcc 	bl	800167c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000ee4:	4b10      	ldr	r3, [pc, #64]	@ (8000f28 <MX_ADC1_Init+0xd0>)
 8000ee6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ee8:	2306      	movs	r3, #6
 8000eea:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000eec:	2300      	movs	r3, #0
 8000eee:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ef0:	237f      	movs	r3, #127	@ 0x7f
 8000ef2:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ef4:	2304      	movs	r3, #4
 8000ef6:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000efc:	463b      	mov	r3, r7
 8000efe:	4619      	mov	r1, r3
 8000f00:	4807      	ldr	r0, [pc, #28]	@ (8000f20 <MX_ADC1_Init+0xc8>)
 8000f02:	f001 fd59 	bl	80029b8 <HAL_ADC_ConfigChannel>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d001      	beq.n	8000f10 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 8000f0c:	f000 fbb6 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000f10:	217f      	movs	r1, #127	@ 0x7f
 8000f12:	4803      	ldr	r0, [pc, #12]	@ (8000f20 <MX_ADC1_Init+0xc8>)
 8000f14:	f002 fa5e 	bl	80033d4 <HAL_ADCEx_Calibration_Start>

  /* USER CODE END ADC1_Init 2 */

}
 8000f18:	bf00      	nop
 8000f1a:	3718      	adds	r7, #24
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	200400a0 	.word	0x200400a0
 8000f24:	50040000 	.word	0x50040000
 8000f28:	21800100 	.word	0x21800100

08000f2c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b08a      	sub	sp, #40	@ 0x28
 8000f30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000f32:	463b      	mov	r3, r7
 8000f34:	2228      	movs	r2, #40	@ 0x28
 8000f36:	2100      	movs	r1, #0
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f009 ff9d 	bl	800ae78 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000f3e:	4b13      	ldr	r3, [pc, #76]	@ (8000f8c <MX_DAC1_Init+0x60>)
 8000f40:	4a13      	ldr	r2, [pc, #76]	@ (8000f90 <MX_DAC1_Init+0x64>)
 8000f42:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000f44:	4811      	ldr	r0, [pc, #68]	@ (8000f8c <MX_DAC1_Init+0x60>)
 8000f46:	f002 fbb9 	bl	80036bc <HAL_DAC_Init>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000f50:	f000 fb94 	bl	800167c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000f54:	2300      	movs	r3, #0
 8000f56:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000f60:	2300      	movs	r3, #0
 8000f62:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000f64:	2300      	movs	r3, #0
 8000f66:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000f6c:	463b      	mov	r3, r7
 8000f6e:	2200      	movs	r2, #0
 8000f70:	4619      	mov	r1, r3
 8000f72:	4806      	ldr	r0, [pc, #24]	@ (8000f8c <MX_DAC1_Init+0x60>)
 8000f74:	f002 fca0 	bl	80038b8 <HAL_DAC_ConfigChannel>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <MX_DAC1_Init+0x56>
  {
    Error_Handler();
 8000f7e:	f000 fb7d 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000f82:	bf00      	nop
 8000f84:	3728      	adds	r7, #40	@ 0x28
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	20040108 	.word	0x20040108
 8000f90:	40007400 	.word	0x40007400

08000f94 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000f98:	4b22      	ldr	r3, [pc, #136]	@ (8001024 <MX_LPUART1_UART_Init+0x90>)
 8000f9a:	4a23      	ldr	r2, [pc, #140]	@ (8001028 <MX_LPUART1_UART_Init+0x94>)
 8000f9c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 8000f9e:	4b21      	ldr	r3, [pc, #132]	@ (8001024 <MX_LPUART1_UART_Init+0x90>)
 8000fa0:	4a22      	ldr	r2, [pc, #136]	@ (800102c <MX_LPUART1_UART_Init+0x98>)
 8000fa2:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 8000fa4:	4b1f      	ldr	r3, [pc, #124]	@ (8001024 <MX_LPUART1_UART_Init+0x90>)
 8000fa6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000faa:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000fac:	4b1d      	ldr	r3, [pc, #116]	@ (8001024 <MX_LPUART1_UART_Init+0x90>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000fb2:	4b1c      	ldr	r3, [pc, #112]	@ (8001024 <MX_LPUART1_UART_Init+0x90>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000fb8:	4b1a      	ldr	r3, [pc, #104]	@ (8001024 <MX_LPUART1_UART_Init+0x90>)
 8000fba:	220c      	movs	r2, #12
 8000fbc:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fbe:	4b19      	ldr	r3, [pc, #100]	@ (8001024 <MX_LPUART1_UART_Init+0x90>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fc4:	4b17      	ldr	r3, [pc, #92]	@ (8001024 <MX_LPUART1_UART_Init+0x90>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000fca:	4b16      	ldr	r3, [pc, #88]	@ (8001024 <MX_LPUART1_UART_Init+0x90>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fd0:	4b14      	ldr	r3, [pc, #80]	@ (8001024 <MX_LPUART1_UART_Init+0x90>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000fd6:	4b13      	ldr	r3, [pc, #76]	@ (8001024 <MX_LPUART1_UART_Init+0x90>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000fdc:	4811      	ldr	r0, [pc, #68]	@ (8001024 <MX_LPUART1_UART_Init+0x90>)
 8000fde:	f005 fa6d 	bl	80064bc <HAL_UART_Init>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8000fe8:	f000 fb48 	bl	800167c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000fec:	2100      	movs	r1, #0
 8000fee:	480d      	ldr	r0, [pc, #52]	@ (8001024 <MX_LPUART1_UART_Init+0x90>)
 8000ff0:	f006 f808 	bl	8007004 <HAL_UARTEx_SetTxFifoThreshold>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000ffa:	f000 fb3f 	bl	800167c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ffe:	2100      	movs	r1, #0
 8001000:	4808      	ldr	r0, [pc, #32]	@ (8001024 <MX_LPUART1_UART_Init+0x90>)
 8001002:	f006 f83d 	bl	8007080 <HAL_UARTEx_SetRxFifoThreshold>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 800100c:	f000 fb36 	bl	800167c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001010:	4804      	ldr	r0, [pc, #16]	@ (8001024 <MX_LPUART1_UART_Init+0x90>)
 8001012:	f005 ffbe 	bl	8006f92 <HAL_UARTEx_DisableFifoMode>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 800101c:	f000 fb2e 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001020:	bf00      	nop
 8001022:	bd80      	pop	{r7, pc}
 8001024:	2004011c 	.word	0x2004011c
 8001028:	40008000 	.word	0x40008000
 800102c:	00033324 	.word	0x00033324

08001030 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001034:	4b22      	ldr	r3, [pc, #136]	@ (80010c0 <MX_USART3_UART_Init+0x90>)
 8001036:	4a23      	ldr	r2, [pc, #140]	@ (80010c4 <MX_USART3_UART_Init+0x94>)
 8001038:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800103a:	4b21      	ldr	r3, [pc, #132]	@ (80010c0 <MX_USART3_UART_Init+0x90>)
 800103c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001040:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001042:	4b1f      	ldr	r3, [pc, #124]	@ (80010c0 <MX_USART3_UART_Init+0x90>)
 8001044:	2200      	movs	r2, #0
 8001046:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001048:	4b1d      	ldr	r3, [pc, #116]	@ (80010c0 <MX_USART3_UART_Init+0x90>)
 800104a:	2200      	movs	r2, #0
 800104c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800104e:	4b1c      	ldr	r3, [pc, #112]	@ (80010c0 <MX_USART3_UART_Init+0x90>)
 8001050:	2200      	movs	r2, #0
 8001052:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001054:	4b1a      	ldr	r3, [pc, #104]	@ (80010c0 <MX_USART3_UART_Init+0x90>)
 8001056:	220c      	movs	r2, #12
 8001058:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800105a:	4b19      	ldr	r3, [pc, #100]	@ (80010c0 <MX_USART3_UART_Init+0x90>)
 800105c:	2200      	movs	r2, #0
 800105e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001060:	4b17      	ldr	r3, [pc, #92]	@ (80010c0 <MX_USART3_UART_Init+0x90>)
 8001062:	2200      	movs	r2, #0
 8001064:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001066:	4b16      	ldr	r3, [pc, #88]	@ (80010c0 <MX_USART3_UART_Init+0x90>)
 8001068:	2200      	movs	r2, #0
 800106a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800106c:	4b14      	ldr	r3, [pc, #80]	@ (80010c0 <MX_USART3_UART_Init+0x90>)
 800106e:	2200      	movs	r2, #0
 8001070:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001072:	4b13      	ldr	r3, [pc, #76]	@ (80010c0 <MX_USART3_UART_Init+0x90>)
 8001074:	2200      	movs	r2, #0
 8001076:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001078:	4811      	ldr	r0, [pc, #68]	@ (80010c0 <MX_USART3_UART_Init+0x90>)
 800107a:	f005 fa1f 	bl	80064bc <HAL_UART_Init>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001084:	f000 fafa 	bl	800167c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001088:	2100      	movs	r1, #0
 800108a:	480d      	ldr	r0, [pc, #52]	@ (80010c0 <MX_USART3_UART_Init+0x90>)
 800108c:	f005 ffba 	bl	8007004 <HAL_UARTEx_SetTxFifoThreshold>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001096:	f000 faf1 	bl	800167c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800109a:	2100      	movs	r1, #0
 800109c:	4808      	ldr	r0, [pc, #32]	@ (80010c0 <MX_USART3_UART_Init+0x90>)
 800109e:	f005 ffef 	bl	8007080 <HAL_UARTEx_SetRxFifoThreshold>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80010a8:	f000 fae8 	bl	800167c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80010ac:	4804      	ldr	r0, [pc, #16]	@ (80010c0 <MX_USART3_UART_Init+0x90>)
 80010ae:	f005 ff70 	bl	8006f92 <HAL_UARTEx_DisableFifoMode>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80010b8:	f000 fae0 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	200401b0 	.word	0x200401b0
 80010c4:	40004800 	.word	0x40004800

080010c8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b088      	sub	sp, #32
 80010cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010ce:	f107 0310 	add.w	r3, r7, #16
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
 80010d6:	605a      	str	r2, [r3, #4]
 80010d8:	609a      	str	r2, [r3, #8]
 80010da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010dc:	1d3b      	adds	r3, r7, #4
 80010de:	2200      	movs	r2, #0
 80010e0:	601a      	str	r2, [r3, #0]
 80010e2:	605a      	str	r2, [r3, #4]
 80010e4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80010e6:	4b1d      	ldr	r3, [pc, #116]	@ (800115c <MX_TIM3_Init+0x94>)
 80010e8:	4a1d      	ldr	r2, [pc, #116]	@ (8001160 <MX_TIM3_Init+0x98>)
 80010ea:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 12-1;
 80010ec:	4b1b      	ldr	r3, [pc, #108]	@ (800115c <MX_TIM3_Init+0x94>)
 80010ee:	220b      	movs	r2, #11
 80010f0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010f2:	4b1a      	ldr	r3, [pc, #104]	@ (800115c <MX_TIM3_Init+0x94>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 80010f8:	4b18      	ldr	r3, [pc, #96]	@ (800115c <MX_TIM3_Init+0x94>)
 80010fa:	f242 720f 	movw	r2, #9999	@ 0x270f
 80010fe:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001100:	4b16      	ldr	r3, [pc, #88]	@ (800115c <MX_TIM3_Init+0x94>)
 8001102:	2200      	movs	r2, #0
 8001104:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001106:	4b15      	ldr	r3, [pc, #84]	@ (800115c <MX_TIM3_Init+0x94>)
 8001108:	2280      	movs	r2, #128	@ 0x80
 800110a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800110c:	4813      	ldr	r0, [pc, #76]	@ (800115c <MX_TIM3_Init+0x94>)
 800110e:	f004 fd2f 	bl	8005b70 <HAL_TIM_Base_Init>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001118:	f000 fab0 	bl	800167c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800111c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001120:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001122:	f107 0310 	add.w	r3, r7, #16
 8001126:	4619      	mov	r1, r3
 8001128:	480c      	ldr	r0, [pc, #48]	@ (800115c <MX_TIM3_Init+0x94>)
 800112a:	f004 fef0 	bl	8005f0e <HAL_TIM_ConfigClockSource>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d001      	beq.n	8001138 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001134:	f000 faa2 	bl	800167c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001138:	2320      	movs	r3, #32
 800113a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800113c:	2300      	movs	r3, #0
 800113e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001140:	1d3b      	adds	r3, r7, #4
 8001142:	4619      	mov	r1, r3
 8001144:	4805      	ldr	r0, [pc, #20]	@ (800115c <MX_TIM3_Init+0x94>)
 8001146:	f005 f913 	bl	8006370 <HAL_TIMEx_MasterConfigSynchronization>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001150:	f000 fa94 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001154:	bf00      	nop
 8001156:	3720      	adds	r7, #32
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	20040244 	.word	0x20040244
 8001160:	40000400 	.word	0x40000400

08001164 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800116a:	1d3b      	adds	r3, r7, #4
 800116c:	2200      	movs	r2, #0
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	605a      	str	r2, [r3, #4]
 8001172:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001174:	4b14      	ldr	r3, [pc, #80]	@ (80011c8 <MX_TIM7_Init+0x64>)
 8001176:	4a15      	ldr	r2, [pc, #84]	@ (80011cc <MX_TIM7_Init+0x68>)
 8001178:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 240-1;
 800117a:	4b13      	ldr	r3, [pc, #76]	@ (80011c8 <MX_TIM7_Init+0x64>)
 800117c:	22ef      	movs	r2, #239	@ 0xef
 800117e:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001180:	4b11      	ldr	r3, [pc, #68]	@ (80011c8 <MX_TIM7_Init+0x64>)
 8001182:	2200      	movs	r2, #0
 8001184:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 10000-1;
 8001186:	4b10      	ldr	r3, [pc, #64]	@ (80011c8 <MX_TIM7_Init+0x64>)
 8001188:	f242 720f 	movw	r2, #9999	@ 0x270f
 800118c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800118e:	4b0e      	ldr	r3, [pc, #56]	@ (80011c8 <MX_TIM7_Init+0x64>)
 8001190:	2280      	movs	r2, #128	@ 0x80
 8001192:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001194:	480c      	ldr	r0, [pc, #48]	@ (80011c8 <MX_TIM7_Init+0x64>)
 8001196:	f004 fceb 	bl	8005b70 <HAL_TIM_Base_Init>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80011a0:	f000 fa6c 	bl	800167c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80011a4:	2320      	movs	r3, #32
 80011a6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011a8:	2300      	movs	r3, #0
 80011aa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80011ac:	1d3b      	adds	r3, r7, #4
 80011ae:	4619      	mov	r1, r3
 80011b0:	4805      	ldr	r0, [pc, #20]	@ (80011c8 <MX_TIM7_Init+0x64>)
 80011b2:	f005 f8dd 	bl	8006370 <HAL_TIMEx_MasterConfigSynchronization>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d001      	beq.n	80011c0 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80011bc:	f000 fa5e 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80011c0:	bf00      	nop
 80011c2:	3710      	adds	r7, #16
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	20040290 	.word	0x20040290
 80011cc:	40001400 	.word	0x40001400

080011d0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80011d4:	4b14      	ldr	r3, [pc, #80]	@ (8001228 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011d6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80011da:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80011dc:	4b12      	ldr	r3, [pc, #72]	@ (8001228 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011de:	2206      	movs	r2, #6
 80011e0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80011e2:	4b11      	ldr	r3, [pc, #68]	@ (8001228 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011e4:	2202      	movs	r2, #2
 80011e6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80011e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001228 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011ea:	2202      	movs	r2, #2
 80011ec:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80011ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001228 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011f0:	2201      	movs	r2, #1
 80011f2:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80011f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001228 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80011fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001228 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8001200:	4b09      	ldr	r3, [pc, #36]	@ (8001228 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001202:	2201      	movs	r2, #1
 8001204:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001206:	4b08      	ldr	r3, [pc, #32]	@ (8001228 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001208:	2200      	movs	r2, #0
 800120a:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800120c:	4b06      	ldr	r3, [pc, #24]	@ (8001228 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800120e:	2201      	movs	r2, #1
 8001210:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001212:	4805      	ldr	r0, [pc, #20]	@ (8001228 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001214:	f002 fe73 	bl	8003efe <HAL_PCD_Init>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800121e:	f000 fa2d 	bl	800167c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001222:	bf00      	nop
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	200402dc 	.word	0x200402dc

0800122c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b08c      	sub	sp, #48	@ 0x30
 8001230:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001232:	f107 031c 	add.w	r3, r7, #28
 8001236:	2200      	movs	r2, #0
 8001238:	601a      	str	r2, [r3, #0]
 800123a:	605a      	str	r2, [r3, #4]
 800123c:	609a      	str	r2, [r3, #8]
 800123e:	60da      	str	r2, [r3, #12]
 8001240:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001242:	4b4c      	ldr	r3, [pc, #304]	@ (8001374 <MX_GPIO_Init+0x148>)
 8001244:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001246:	4a4b      	ldr	r2, [pc, #300]	@ (8001374 <MX_GPIO_Init+0x148>)
 8001248:	f043 0304 	orr.w	r3, r3, #4
 800124c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800124e:	4b49      	ldr	r3, [pc, #292]	@ (8001374 <MX_GPIO_Init+0x148>)
 8001250:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001252:	f003 0304 	and.w	r3, r3, #4
 8001256:	61bb      	str	r3, [r7, #24]
 8001258:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800125a:	4b46      	ldr	r3, [pc, #280]	@ (8001374 <MX_GPIO_Init+0x148>)
 800125c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800125e:	4a45      	ldr	r2, [pc, #276]	@ (8001374 <MX_GPIO_Init+0x148>)
 8001260:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001264:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001266:	4b43      	ldr	r3, [pc, #268]	@ (8001374 <MX_GPIO_Init+0x148>)
 8001268:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800126a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800126e:	617b      	str	r3, [r7, #20]
 8001270:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001272:	4b40      	ldr	r3, [pc, #256]	@ (8001374 <MX_GPIO_Init+0x148>)
 8001274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001276:	4a3f      	ldr	r2, [pc, #252]	@ (8001374 <MX_GPIO_Init+0x148>)
 8001278:	f043 0301 	orr.w	r3, r3, #1
 800127c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800127e:	4b3d      	ldr	r3, [pc, #244]	@ (8001374 <MX_GPIO_Init+0x148>)
 8001280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001282:	f003 0301 	and.w	r3, r3, #1
 8001286:	613b      	str	r3, [r7, #16]
 8001288:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800128a:	4b3a      	ldr	r3, [pc, #232]	@ (8001374 <MX_GPIO_Init+0x148>)
 800128c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800128e:	4a39      	ldr	r2, [pc, #228]	@ (8001374 <MX_GPIO_Init+0x148>)
 8001290:	f043 0302 	orr.w	r3, r3, #2
 8001294:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001296:	4b37      	ldr	r3, [pc, #220]	@ (8001374 <MX_GPIO_Init+0x148>)
 8001298:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800129a:	f003 0302 	and.w	r3, r3, #2
 800129e:	60fb      	str	r3, [r7, #12]
 80012a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012a2:	4b34      	ldr	r3, [pc, #208]	@ (8001374 <MX_GPIO_Init+0x148>)
 80012a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012a6:	4a33      	ldr	r2, [pc, #204]	@ (8001374 <MX_GPIO_Init+0x148>)
 80012a8:	f043 0308 	orr.w	r3, r3, #8
 80012ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ae:	4b31      	ldr	r3, [pc, #196]	@ (8001374 <MX_GPIO_Init+0x148>)
 80012b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012b2:	f003 0308 	and.w	r3, r3, #8
 80012b6:	60bb      	str	r3, [r7, #8]
 80012b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80012ba:	4b2e      	ldr	r3, [pc, #184]	@ (8001374 <MX_GPIO_Init+0x148>)
 80012bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012be:	4a2d      	ldr	r2, [pc, #180]	@ (8001374 <MX_GPIO_Init+0x148>)
 80012c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012c6:	4b2b      	ldr	r3, [pc, #172]	@ (8001374 <MX_GPIO_Init+0x148>)
 80012c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012ce:	607b      	str	r3, [r7, #4]
 80012d0:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 80012d2:	f003 f81b 	bl	800430c <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80012d6:	2200      	movs	r2, #0
 80012d8:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 80012dc:	4826      	ldr	r0, [pc, #152]	@ (8001378 <MX_GPIO_Init+0x14c>)
 80012de:	f002 fdd3 	bl	8003e88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80012e2:	2200      	movs	r2, #0
 80012e4:	2140      	movs	r1, #64	@ 0x40
 80012e6:	4825      	ldr	r0, [pc, #148]	@ (800137c <MX_GPIO_Init+0x150>)
 80012e8:	f002 fdce 	bl	8003e88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80012ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012f2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80012f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f8:	2300      	movs	r3, #0
 80012fa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80012fc:	f107 031c 	add.w	r3, r7, #28
 8001300:	4619      	mov	r1, r3
 8001302:	481f      	ldr	r0, [pc, #124]	@ (8001380 <MX_GPIO_Init+0x154>)
 8001304:	f002 fc2e 	bl	8003b64 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8001308:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 800130c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800130e:	2301      	movs	r3, #1
 8001310:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001312:	2300      	movs	r3, #0
 8001314:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001316:	2300      	movs	r3, #0
 8001318:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800131a:	f107 031c 	add.w	r3, r7, #28
 800131e:	4619      	mov	r1, r3
 8001320:	4815      	ldr	r0, [pc, #84]	@ (8001378 <MX_GPIO_Init+0x14c>)
 8001322:	f002 fc1f 	bl	8003b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001326:	2320      	movs	r3, #32
 8001328:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800132a:	2300      	movs	r3, #0
 800132c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132e:	2300      	movs	r3, #0
 8001330:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001332:	f107 031c 	add.w	r3, r7, #28
 8001336:	4619      	mov	r1, r3
 8001338:	4810      	ldr	r0, [pc, #64]	@ (800137c <MX_GPIO_Init+0x150>)
 800133a:	f002 fc13 	bl	8003b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800133e:	2340      	movs	r3, #64	@ 0x40
 8001340:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001342:	2301      	movs	r3, #1
 8001344:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001346:	2300      	movs	r3, #0
 8001348:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134a:	2300      	movs	r3, #0
 800134c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800134e:	f107 031c 	add.w	r3, r7, #28
 8001352:	4619      	mov	r1, r3
 8001354:	4809      	ldr	r0, [pc, #36]	@ (800137c <MX_GPIO_Init+0x150>)
 8001356:	f002 fc05 	bl	8003b64 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800135a:	2200      	movs	r2, #0
 800135c:	2105      	movs	r1, #5
 800135e:	2028      	movs	r0, #40	@ 0x28
 8001360:	f002 f982 	bl	8003668 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001364:	2028      	movs	r0, #40	@ 0x28
 8001366:	f002 f99b 	bl	80036a0 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800136a:	bf00      	nop
 800136c:	3730      	adds	r7, #48	@ 0x30
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	40021000 	.word	0x40021000
 8001378:	48000400 	.word	0x48000400
 800137c:	48001800 	.word	0x48001800
 8001380:	48000800 	.word	0x48000800

08001384 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvCpltCallback (ADC_HandleTypeDef * hadc) {
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
	osSemaphoreRelease(Semaphore1Handle);
 800138c:	4b04      	ldr	r3, [pc, #16]	@ (80013a0 <HAL_ADC_ConvCpltCallback+0x1c>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4618      	mov	r0, r3
 8001392:	f006 fba9 	bl	8007ae8 <osSemaphoreRelease>
}
 8001396:	bf00      	nop
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	200407cc 	.word	0x200407cc

080013a4 <StartFiltrace>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartFiltrace */
void StartFiltrace(void *argument)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b0a2      	sub	sp, #136	@ 0x88
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
   // Proměnná pro aktuální vzorek
  uint32_t buffer[N] = {0}; // Kruhový buffer pro N vzorků, inicializován na 0
 80013ac:	f107 030c 	add.w	r3, r7, #12
 80013b0:	2278      	movs	r2, #120	@ 0x78
 80013b2:	2100      	movs	r1, #0
 80013b4:	4618      	mov	r0, r3
 80013b6:	f009 fd5f 	bl	800ae78 <memset>
  int index = 0; // Index pro přístup do bufferu
 80013ba:	2300      	movs	r3, #0
 80013bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sum = 0; // Součet všech prvků v bufferu
 80013c0:	2300      	movs	r3, #0
 80013c2:	60bb      	str	r3, [r7, #8]
  /* Infinite loop */
  for (;;)
  {
    ADCInput = HAL_ADC_GetValue(&hadc1);
 80013c4:	4823      	ldr	r0, [pc, #140]	@ (8001454 <StartFiltrace+0xb0>)
 80013c6:	f001 f921 	bl	800260c <HAL_ADC_GetValue>
 80013ca:	4603      	mov	r3, r0
 80013cc:	4a22      	ldr	r2, [pc, #136]	@ (8001458 <StartFiltrace+0xb4>)
 80013ce:	6013      	str	r3, [r2, #0]

    sum -= buffer[index];
 80013d0:	68ba      	ldr	r2, [r7, #8]
 80013d2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	3388      	adds	r3, #136	@ 0x88
 80013da:	443b      	add	r3, r7
 80013dc:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 80013e0:	1ad3      	subs	r3, r2, r3
 80013e2:	60bb      	str	r3, [r7, #8]
    buffer[index] = ADCInput;
 80013e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001458 <StartFiltrace+0xb4>)
 80013e6:	681a      	ldr	r2, [r3, #0]
 80013e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	3388      	adds	r3, #136	@ 0x88
 80013f0:	443b      	add	r3, r7
 80013f2:	f843 2c7c 	str.w	r2, [r3, #-124]
    sum += ADCInput;
 80013f6:	68ba      	ldr	r2, [r7, #8]
 80013f8:	4b17      	ldr	r3, [pc, #92]	@ (8001458 <StartFiltrace+0xb4>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4413      	add	r3, r2
 80013fe:	60bb      	str	r3, [r7, #8]

    index = (index + 1) % N;
 8001400:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001404:	1c5a      	adds	r2, r3, #1
 8001406:	4b15      	ldr	r3, [pc, #84]	@ (800145c <StartFiltrace+0xb8>)
 8001408:	fb83 1302 	smull	r1, r3, r3, r2
 800140c:	4413      	add	r3, r2
 800140e:	1119      	asrs	r1, r3, #4
 8001410:	17d3      	asrs	r3, r2, #31
 8001412:	1ac9      	subs	r1, r1, r3
 8001414:	460b      	mov	r3, r1
 8001416:	011b      	lsls	r3, r3, #4
 8001418:	1a5b      	subs	r3, r3, r1
 800141a:	005b      	lsls	r3, r3, #1
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    xQueueOverwrite(FrontaHandle,&sum);
 8001422:	4b0f      	ldr	r3, [pc, #60]	@ (8001460 <StartFiltrace+0xbc>)
 8001424:	6818      	ldr	r0, [r3, #0]
 8001426:	f107 0108 	add.w	r1, r7, #8
 800142a:	2302      	movs	r3, #2
 800142c:	2200      	movs	r2, #0
 800142e:	f006 ff0d 	bl	800824c <xQueueGenericSend>
    FilterOutput = sum / N;
 8001432:	68bb      	ldr	r3, [r7, #8]
 8001434:	4a09      	ldr	r2, [pc, #36]	@ (800145c <StartFiltrace+0xb8>)
 8001436:	fba2 2303 	umull	r2, r3, r2, r3
 800143a:	091b      	lsrs	r3, r3, #4
 800143c:	4a09      	ldr	r2, [pc, #36]	@ (8001464 <StartFiltrace+0xc0>)
 800143e:	6013      	str	r3, [r2, #0]
    //HAL_DAC_SetValue(&hdac1, DAC1_CHANNEL_1, DAC_ALIGN_12B_R, DACOut);

    osSemaphoreAcquire(Semaphore1Handle, osWaitForever);
 8001440:	4b09      	ldr	r3, [pc, #36]	@ (8001468 <StartFiltrace+0xc4>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f04f 31ff 	mov.w	r1, #4294967295
 8001448:	4618      	mov	r0, r3
 800144a:	f006 fafb 	bl	8007a44 <osSemaphoreAcquire>
    ADCInput = HAL_ADC_GetValue(&hadc1);
 800144e:	bf00      	nop
 8001450:	e7b8      	b.n	80013c4 <StartFiltrace+0x20>
 8001452:	bf00      	nop
 8001454:	200400a0 	.word	0x200400a0
 8001458:	20040088 	.word	0x20040088
 800145c:	88888889 	.word	0x88888889
 8001460:	200407c8 	.word	0x200407c8
 8001464:	20040084 	.word	0x20040084
 8001468:	200407cc 	.word	0x200407cc
 800146c:	00000000 	.word	0x00000000

08001470 <StartRegulace>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartRegulace */
void StartRegulace(void *argument)
{
 8001470:	b5b0      	push	{r4, r5, r7, lr}
 8001472:	b096      	sub	sp, #88	@ 0x58
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
	double ControlError;
double Ti;
	double  Tsampling;
	double Pterm;
	double PropGain = 1;
 8001478:	f04f 0200 	mov.w	r2, #0
 800147c:	4b66      	ldr	r3, [pc, #408]	@ (8001618 <StartRegulace+0x1a8>)
 800147e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
	double Iterm;
	uint32_t ManipulatedVariable;
	uint32_t Umin = 0;
 8001482:	2300      	movs	r3, #0
 8001484:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t Umax = 4096;
 8001486:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800148a:	62bb      	str	r3, [r7, #40]	@ 0x28
	 double Epast=0,  Ipast=0;
 800148c:	f04f 0200 	mov.w	r2, #0
 8001490:	f04f 0300 	mov.w	r3, #0
 8001494:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 8001498:	f04f 0200 	mov.w	r2, #0
 800149c:	f04f 0300 	mov.w	r3, #0
 80014a0:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38

  for(;;)
  {

	  osSemaphoreAcquire(RegulationSemaphoreHandle, osWaitForever);
 80014a4:	4b5d      	ldr	r3, [pc, #372]	@ (800161c <StartRegulace+0x1ac>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f04f 31ff 	mov.w	r1, #4294967295
 80014ac:	4618      	mov	r0, r3
 80014ae:	f006 fac9 	bl	8007a44 <osSemaphoreAcquire>
	  osMessageQueueGet(FrontaHandle, &ControlledVariable, NULL, 2000);
 80014b2:	4b5b      	ldr	r3, [pc, #364]	@ (8001620 <StartRegulace+0x1b0>)
 80014b4:	6818      	ldr	r0, [r3, #0]
 80014b6:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80014ba:	2200      	movs	r2, #0
 80014bc:	4959      	ldr	r1, [pc, #356]	@ (8001624 <StartRegulace+0x1b4>)
 80014be:	f006 fbcb 	bl	8007c58 <osMessageQueueGet>
	  ControlledVariable=ControlledVariable/N;
 80014c2:	4b58      	ldr	r3, [pc, #352]	@ (8001624 <StartRegulace+0x1b4>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	4a58      	ldr	r2, [pc, #352]	@ (8001628 <StartRegulace+0x1b8>)
 80014c8:	fba2 2303 	umull	r2, r3, r2, r3
 80014cc:	091b      	lsrs	r3, r3, #4
 80014ce:	4a55      	ldr	r2, [pc, #340]	@ (8001624 <StartRegulace+0x1b4>)
 80014d0:	6013      	str	r3, [r2, #0]
	  //SetPoint=1500;
	 RPM=1400*ControlledVariable/1700.0;
 80014d2:	4b54      	ldr	r3, [pc, #336]	@ (8001624 <StartRegulace+0x1b4>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f44f 62af 	mov.w	r2, #1400	@ 0x578
 80014da:	fb02 f303 	mul.w	r3, r2, r3
 80014de:	4618      	mov	r0, r3
 80014e0:	f7fe ffd0 	bl	8000484 <__aeabi_ui2d>
 80014e4:	a348      	add	r3, pc, #288	@ (adr r3, 8001608 <StartRegulace+0x198>)
 80014e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ea:	f7ff f96f 	bl	80007cc <__aeabi_ddiv>
 80014ee:	4602      	mov	r2, r0
 80014f0:	460b      	mov	r3, r1
 80014f2:	494e      	ldr	r1, [pc, #312]	@ (800162c <StartRegulace+0x1bc>)
 80014f4:	e9c1 2300 	strd	r2, r3, [r1]
	 	 ControlError=SetPoint-RPM;
 80014f8:	4b4d      	ldr	r3, [pc, #308]	@ (8001630 <StartRegulace+0x1c0>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7fe ffc1 	bl	8000484 <__aeabi_ui2d>
 8001502:	4b4a      	ldr	r3, [pc, #296]	@ (800162c <StartRegulace+0x1bc>)
 8001504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001508:	f7fe fe7e 	bl	8000208 <__aeabi_dsub>
 800150c:	4602      	mov	r2, r0
 800150e:	460b      	mov	r3, r1
 8001510:	e9c7 2308 	strd	r2, r3, [r7, #32]
//	  0-4095
//	  u(min) = 0
//	  u(max) = 4095
//	  PropGain=1
//	  Tsampling=20ms=0.02s
	  Ti=2;//2s
 8001514:	f04f 0200 	mov.w	r2, #0
 8001518:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800151c:	e9c7 2306 	strd	r2, r3, [r7, #24]
	  Tsampling=0.02;
 8001520:	a33b      	add	r3, pc, #236	@ (adr r3, 8001610 <StartRegulace+0x1a0>)
 8001522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001526:	e9c7 2304 	strd	r2, r3, [r7, #16]
	  Pterm=PropGain*ControlError;
 800152a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800152e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001532:	f7ff f821 	bl	8000578 <__aeabi_dmul>
 8001536:	4602      	mov	r2, r0
 8001538:	460b      	mov	r3, r1
 800153a:	e9c7 2302 	strd	r2, r3, [r7, #8]
	  Iterm=Ipast+0.5*PropGain*Tsampling*(ControlError+Epast)/Ti;
 800153e:	f04f 0200 	mov.w	r2, #0
 8001542:	4b3c      	ldr	r3, [pc, #240]	@ (8001634 <StartRegulace+0x1c4>)
 8001544:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001548:	f7ff f816 	bl	8000578 <__aeabi_dmul>
 800154c:	4602      	mov	r2, r0
 800154e:	460b      	mov	r3, r1
 8001550:	4610      	mov	r0, r2
 8001552:	4619      	mov	r1, r3
 8001554:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001558:	f7ff f80e 	bl	8000578 <__aeabi_dmul>
 800155c:	4602      	mov	r2, r0
 800155e:	460b      	mov	r3, r1
 8001560:	4614      	mov	r4, r2
 8001562:	461d      	mov	r5, r3
 8001564:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001568:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800156c:	f7fe fe4e 	bl	800020c <__adddf3>
 8001570:	4602      	mov	r2, r0
 8001572:	460b      	mov	r3, r1
 8001574:	4620      	mov	r0, r4
 8001576:	4629      	mov	r1, r5
 8001578:	f7fe fffe 	bl	8000578 <__aeabi_dmul>
 800157c:	4602      	mov	r2, r0
 800157e:	460b      	mov	r3, r1
 8001580:	4610      	mov	r0, r2
 8001582:	4619      	mov	r1, r3
 8001584:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001588:	f7ff f920 	bl	80007cc <__aeabi_ddiv>
 800158c:	4602      	mov	r2, r0
 800158e:	460b      	mov	r3, r1
 8001590:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001594:	f7fe fe3a 	bl	800020c <__adddf3>
 8001598:	4602      	mov	r2, r0
 800159a:	460b      	mov	r3, r1
 800159c:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50

	  ManipulatedVariable=Pterm+Iterm;
 80015a0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80015a4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80015a8:	f7fe fe30 	bl	800020c <__adddf3>
 80015ac:	4602      	mov	r2, r0
 80015ae:	460b      	mov	r3, r1
 80015b0:	4610      	mov	r0, r2
 80015b2:	4619      	mov	r1, r3
 80015b4:	f7ff f9f2 	bl	800099c <__aeabi_d2uiz>
 80015b8:	4603      	mov	r3, r0
 80015ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  if (ManipulatedVariable>Umax) {
 80015bc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80015be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015c0:	429a      	cmp	r2, r3
 80015c2:	d905      	bls.n	80015d0 <StartRegulace+0x160>
	  	ManipulatedVariable=Umax;
 80015c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  	Iterm=Ipast;
 80015c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80015cc:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
	  }
	  if (ManipulatedVariable<Umin) {
 80015d0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80015d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d205      	bcs.n	80015e4 <StartRegulace+0x174>
	  	ManipulatedVariable=Umin;
 80015d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015da:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  	Iterm=Ipast;
 80015dc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80015e0:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
	  }
//	  SetOutputVoltage(ManipulatedVariable);
//	  Poslat na da DAC.
	  DAC_OUTPUT=ManipulatedVariable;
 80015e4:	4a14      	ldr	r2, [pc, #80]	@ (8001638 <StartRegulace+0x1c8>)
 80015e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80015e8:	6013      	str	r3, [r2, #0]
	  HAL_DAC_SetValue(&hdac1, DAC1_CHANNEL_1, DAC_ALIGN_12B_R, ManipulatedVariable);
 80015ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80015ec:	2200      	movs	r2, #0
 80015ee:	2100      	movs	r1, #0
 80015f0:	4812      	ldr	r0, [pc, #72]	@ (800163c <StartRegulace+0x1cc>)
 80015f2:	f002 f931 	bl	8003858 <HAL_DAC_SetValue>
	  Ipast=Iterm;
 80015f6:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80015fa:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
	  Epast=ControlError;
 80015fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001602:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
	  osSemaphoreAcquire(RegulationSemaphoreHandle, osWaitForever);
 8001606:	e74d      	b.n	80014a4 <StartRegulace+0x34>
 8001608:	00000000 	.word	0x00000000
 800160c:	409a9000 	.word	0x409a9000
 8001610:	47ae147b 	.word	0x47ae147b
 8001614:	3f947ae1 	.word	0x3f947ae1
 8001618:	3ff00000 	.word	0x3ff00000
 800161c:	200407d0 	.word	0x200407d0
 8001620:	200407c8 	.word	0x200407c8
 8001624:	2004008c 	.word	0x2004008c
 8001628:	88888889 	.word	0x88888889
 800162c:	20040098 	.word	0x20040098
 8001630:	20040000 	.word	0x20040000
 8001634:	3fe00000 	.word	0x3fe00000
 8001638:	20040090 	.word	0x20040090
 800163c:	20040108 	.word	0x20040108

08001640 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a08      	ldr	r2, [pc, #32]	@ (8001670 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d101      	bne.n	8001656 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001652:	f000 fb89 	bl	8001d68 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
	if (htim==&htim3){
	}
	if (htim==&htim7){
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4a06      	ldr	r2, [pc, #24]	@ (8001674 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d104      	bne.n	8001668 <HAL_TIM_PeriodElapsedCallback+0x28>
		osSemaphoreRelease(RegulationSemaphoreHandle);
 800165e:	4b06      	ldr	r3, [pc, #24]	@ (8001678 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4618      	mov	r0, r3
 8001664:	f006 fa40 	bl	8007ae8 <osSemaphoreRelease>
	}
  /* USER CODE END Callback 1 */
}
 8001668:	bf00      	nop
 800166a:	3708      	adds	r7, #8
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	40001000 	.word	0x40001000
 8001674:	20040290 	.word	0x20040290
 8001678:	200407d0 	.word	0x200407d0

0800167c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001680:	b672      	cpsid	i
}
 8001682:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001684:	bf00      	nop
 8001686:	e7fd      	b.n	8001684 <Error_Handler+0x8>

08001688 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800168e:	4b11      	ldr	r3, [pc, #68]	@ (80016d4 <HAL_MspInit+0x4c>)
 8001690:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001692:	4a10      	ldr	r2, [pc, #64]	@ (80016d4 <HAL_MspInit+0x4c>)
 8001694:	f043 0301 	orr.w	r3, r3, #1
 8001698:	6613      	str	r3, [r2, #96]	@ 0x60
 800169a:	4b0e      	ldr	r3, [pc, #56]	@ (80016d4 <HAL_MspInit+0x4c>)
 800169c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800169e:	f003 0301 	and.w	r3, r3, #1
 80016a2:	607b      	str	r3, [r7, #4]
 80016a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016a6:	4b0b      	ldr	r3, [pc, #44]	@ (80016d4 <HAL_MspInit+0x4c>)
 80016a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016aa:	4a0a      	ldr	r2, [pc, #40]	@ (80016d4 <HAL_MspInit+0x4c>)
 80016ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80016b2:	4b08      	ldr	r3, [pc, #32]	@ (80016d4 <HAL_MspInit+0x4c>)
 80016b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016ba:	603b      	str	r3, [r7, #0]
 80016bc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80016be:	2200      	movs	r2, #0
 80016c0:	210f      	movs	r1, #15
 80016c2:	f06f 0001 	mvn.w	r0, #1
 80016c6:	f001 ffcf 	bl	8003668 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ca:	bf00      	nop
 80016cc:	3708      	adds	r7, #8
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	40021000 	.word	0x40021000

080016d8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b0ae      	sub	sp, #184	@ 0xb8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80016e4:	2200      	movs	r2, #0
 80016e6:	601a      	str	r2, [r3, #0]
 80016e8:	605a      	str	r2, [r3, #4]
 80016ea:	609a      	str	r2, [r3, #8]
 80016ec:	60da      	str	r2, [r3, #12]
 80016ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016f0:	f107 0310 	add.w	r3, r7, #16
 80016f4:	2294      	movs	r2, #148	@ 0x94
 80016f6:	2100      	movs	r1, #0
 80016f8:	4618      	mov	r0, r3
 80016fa:	f009 fbbd 	bl	800ae78 <memset>
  if(hadc->Instance==ADC1)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4a2b      	ldr	r2, [pc, #172]	@ (80017b0 <HAL_ADC_MspInit+0xd8>)
 8001704:	4293      	cmp	r3, r2
 8001706:	d14f      	bne.n	80017a8 <HAL_ADC_MspInit+0xd0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001708:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800170c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800170e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001712:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8001716:	2302      	movs	r3, #2
 8001718:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800171a:	2301      	movs	r3, #1
 800171c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 800171e:	230c      	movs	r3, #12
 8001720:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8001722:	2302      	movs	r3, #2
 8001724:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001726:	2302      	movs	r3, #2
 8001728:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800172a:	2302      	movs	r3, #2
 800172c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800172e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001732:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001734:	f107 0310 	add.w	r3, r7, #16
 8001738:	4618      	mov	r0, r3
 800173a:	f003 fd01 	bl	8005140 <HAL_RCCEx_PeriphCLKConfig>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8001744:	f7ff ff9a 	bl	800167c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001748:	4b1a      	ldr	r3, [pc, #104]	@ (80017b4 <HAL_ADC_MspInit+0xdc>)
 800174a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800174c:	4a19      	ldr	r2, [pc, #100]	@ (80017b4 <HAL_ADC_MspInit+0xdc>)
 800174e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001752:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001754:	4b17      	ldr	r3, [pc, #92]	@ (80017b4 <HAL_ADC_MspInit+0xdc>)
 8001756:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001758:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800175c:	60fb      	str	r3, [r7, #12]
 800175e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001760:	4b14      	ldr	r3, [pc, #80]	@ (80017b4 <HAL_ADC_MspInit+0xdc>)
 8001762:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001764:	4a13      	ldr	r2, [pc, #76]	@ (80017b4 <HAL_ADC_MspInit+0xdc>)
 8001766:	f043 0301 	orr.w	r3, r3, #1
 800176a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800176c:	4b11      	ldr	r3, [pc, #68]	@ (80017b4 <HAL_ADC_MspInit+0xdc>)
 800176e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001770:	f003 0301 	and.w	r3, r3, #1
 8001774:	60bb      	str	r3, [r7, #8]
 8001776:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001778:	2308      	movs	r3, #8
 800177a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800177e:	230b      	movs	r3, #11
 8001780:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001784:	2300      	movs	r3, #0
 8001786:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800178a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800178e:	4619      	mov	r1, r3
 8001790:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001794:	f002 f9e6 	bl	8003b64 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 5, 0);
 8001798:	2200      	movs	r2, #0
 800179a:	2105      	movs	r1, #5
 800179c:	2012      	movs	r0, #18
 800179e:	f001 ff63 	bl	8003668 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80017a2:	2012      	movs	r0, #18
 80017a4:	f001 ff7c 	bl	80036a0 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80017a8:	bf00      	nop
 80017aa:	37b8      	adds	r7, #184	@ 0xb8
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	50040000 	.word	0x50040000
 80017b4:	40021000 	.word	0x40021000

080017b8 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b08a      	sub	sp, #40	@ 0x28
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c0:	f107 0314 	add.w	r3, r7, #20
 80017c4:	2200      	movs	r2, #0
 80017c6:	601a      	str	r2, [r3, #0]
 80017c8:	605a      	str	r2, [r3, #4]
 80017ca:	609a      	str	r2, [r3, #8]
 80017cc:	60da      	str	r2, [r3, #12]
 80017ce:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a19      	ldr	r2, [pc, #100]	@ (800183c <HAL_DAC_MspInit+0x84>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d12c      	bne.n	8001834 <HAL_DAC_MspInit+0x7c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80017da:	4b19      	ldr	r3, [pc, #100]	@ (8001840 <HAL_DAC_MspInit+0x88>)
 80017dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017de:	4a18      	ldr	r2, [pc, #96]	@ (8001840 <HAL_DAC_MspInit+0x88>)
 80017e0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80017e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80017e6:	4b16      	ldr	r3, [pc, #88]	@ (8001840 <HAL_DAC_MspInit+0x88>)
 80017e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80017ee:	613b      	str	r3, [r7, #16]
 80017f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017f2:	4b13      	ldr	r3, [pc, #76]	@ (8001840 <HAL_DAC_MspInit+0x88>)
 80017f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017f6:	4a12      	ldr	r2, [pc, #72]	@ (8001840 <HAL_DAC_MspInit+0x88>)
 80017f8:	f043 0301 	orr.w	r3, r3, #1
 80017fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017fe:	4b10      	ldr	r3, [pc, #64]	@ (8001840 <HAL_DAC_MspInit+0x88>)
 8001800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001802:	f003 0301 	and.w	r3, r3, #1
 8001806:	60fb      	str	r3, [r7, #12]
 8001808:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800180a:	2310      	movs	r3, #16
 800180c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800180e:	2303      	movs	r3, #3
 8001810:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001812:	2300      	movs	r3, #0
 8001814:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001816:	f107 0314 	add.w	r3, r7, #20
 800181a:	4619      	mov	r1, r3
 800181c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001820:	f002 f9a0 	bl	8003b64 <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8001824:	2200      	movs	r2, #0
 8001826:	2105      	movs	r1, #5
 8001828:	2036      	movs	r0, #54	@ 0x36
 800182a:	f001 ff1d 	bl	8003668 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800182e:	2036      	movs	r0, #54	@ 0x36
 8001830:	f001 ff36 	bl	80036a0 <HAL_NVIC_EnableIRQ>

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 8001834:	bf00      	nop
 8001836:	3728      	adds	r7, #40	@ 0x28
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	40007400 	.word	0x40007400
 8001840:	40021000 	.word	0x40021000

08001844 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b0b0      	sub	sp, #192	@ 0xc0
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800184c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001850:	2200      	movs	r2, #0
 8001852:	601a      	str	r2, [r3, #0]
 8001854:	605a      	str	r2, [r3, #4]
 8001856:	609a      	str	r2, [r3, #8]
 8001858:	60da      	str	r2, [r3, #12]
 800185a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800185c:	f107 0318 	add.w	r3, r7, #24
 8001860:	2294      	movs	r2, #148	@ 0x94
 8001862:	2100      	movs	r1, #0
 8001864:	4618      	mov	r0, r3
 8001866:	f009 fb07 	bl	800ae78 <memset>
  if(huart->Instance==LPUART1)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a43      	ldr	r2, [pc, #268]	@ (800197c <HAL_UART_MspInit+0x138>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d13e      	bne.n	80018f2 <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001874:	2320      	movs	r3, #32
 8001876:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001878:	2300      	movs	r3, #0
 800187a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800187c:	f107 0318 	add.w	r3, r7, #24
 8001880:	4618      	mov	r0, r3
 8001882:	f003 fc5d 	bl	8005140 <HAL_RCCEx_PeriphCLKConfig>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800188c:	f7ff fef6 	bl	800167c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001890:	4b3b      	ldr	r3, [pc, #236]	@ (8001980 <HAL_UART_MspInit+0x13c>)
 8001892:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001894:	4a3a      	ldr	r2, [pc, #232]	@ (8001980 <HAL_UART_MspInit+0x13c>)
 8001896:	f043 0301 	orr.w	r3, r3, #1
 800189a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800189c:	4b38      	ldr	r3, [pc, #224]	@ (8001980 <HAL_UART_MspInit+0x13c>)
 800189e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018a0:	f003 0301 	and.w	r3, r3, #1
 80018a4:	617b      	str	r3, [r7, #20]
 80018a6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80018a8:	4b35      	ldr	r3, [pc, #212]	@ (8001980 <HAL_UART_MspInit+0x13c>)
 80018aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ac:	4a34      	ldr	r2, [pc, #208]	@ (8001980 <HAL_UART_MspInit+0x13c>)
 80018ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80018b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018b4:	4b32      	ldr	r3, [pc, #200]	@ (8001980 <HAL_UART_MspInit+0x13c>)
 80018b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80018bc:	613b      	str	r3, [r7, #16]
 80018be:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 80018c0:	f002 fd24 	bl	800430c <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 80018c4:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80018c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018cc:	2302      	movs	r3, #2
 80018ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d2:	2300      	movs	r3, #0
 80018d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d8:	2303      	movs	r3, #3
 80018da:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80018de:	2308      	movs	r3, #8
 80018e0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80018e4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80018e8:	4619      	mov	r1, r3
 80018ea:	4826      	ldr	r0, [pc, #152]	@ (8001984 <HAL_UART_MspInit+0x140>)
 80018ec:	f002 f93a 	bl	8003b64 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80018f0:	e040      	b.n	8001974 <HAL_UART_MspInit+0x130>
  else if(huart->Instance==USART3)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a24      	ldr	r2, [pc, #144]	@ (8001988 <HAL_UART_MspInit+0x144>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d13b      	bne.n	8001974 <HAL_UART_MspInit+0x130>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80018fc:	2304      	movs	r3, #4
 80018fe:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001900:	2300      	movs	r3, #0
 8001902:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001904:	f107 0318 	add.w	r3, r7, #24
 8001908:	4618      	mov	r0, r3
 800190a:	f003 fc19 	bl	8005140 <HAL_RCCEx_PeriphCLKConfig>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8001914:	f7ff feb2 	bl	800167c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001918:	4b19      	ldr	r3, [pc, #100]	@ (8001980 <HAL_UART_MspInit+0x13c>)
 800191a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800191c:	4a18      	ldr	r2, [pc, #96]	@ (8001980 <HAL_UART_MspInit+0x13c>)
 800191e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001922:	6593      	str	r3, [r2, #88]	@ 0x58
 8001924:	4b16      	ldr	r3, [pc, #88]	@ (8001980 <HAL_UART_MspInit+0x13c>)
 8001926:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001928:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800192c:	60fb      	str	r3, [r7, #12]
 800192e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001930:	4b13      	ldr	r3, [pc, #76]	@ (8001980 <HAL_UART_MspInit+0x13c>)
 8001932:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001934:	4a12      	ldr	r2, [pc, #72]	@ (8001980 <HAL_UART_MspInit+0x13c>)
 8001936:	f043 0308 	orr.w	r3, r3, #8
 800193a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800193c:	4b10      	ldr	r3, [pc, #64]	@ (8001980 <HAL_UART_MspInit+0x13c>)
 800193e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001940:	f003 0308 	and.w	r3, r3, #8
 8001944:	60bb      	str	r3, [r7, #8]
 8001946:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001948:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800194c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001950:	2302      	movs	r3, #2
 8001952:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001956:	2300      	movs	r3, #0
 8001958:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800195c:	2303      	movs	r3, #3
 800195e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001962:	2307      	movs	r3, #7
 8001964:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001968:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800196c:	4619      	mov	r1, r3
 800196e:	4807      	ldr	r0, [pc, #28]	@ (800198c <HAL_UART_MspInit+0x148>)
 8001970:	f002 f8f8 	bl	8003b64 <HAL_GPIO_Init>
}
 8001974:	bf00      	nop
 8001976:	37c0      	adds	r7, #192	@ 0xc0
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	40008000 	.word	0x40008000
 8001980:	40021000 	.word	0x40021000
 8001984:	48001800 	.word	0x48001800
 8001988:	40004800 	.word	0x40004800
 800198c:	48000c00 	.word	0x48000c00

08001990 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a1a      	ldr	r2, [pc, #104]	@ (8001a08 <HAL_TIM_Base_MspInit+0x78>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d114      	bne.n	80019cc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80019a2:	4b1a      	ldr	r3, [pc, #104]	@ (8001a0c <HAL_TIM_Base_MspInit+0x7c>)
 80019a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019a6:	4a19      	ldr	r2, [pc, #100]	@ (8001a0c <HAL_TIM_Base_MspInit+0x7c>)
 80019a8:	f043 0302 	orr.w	r3, r3, #2
 80019ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80019ae:	4b17      	ldr	r3, [pc, #92]	@ (8001a0c <HAL_TIM_Base_MspInit+0x7c>)
 80019b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019b2:	f003 0302 	and.w	r3, r3, #2
 80019b6:	60fb      	str	r3, [r7, #12]
 80019b8:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80019ba:	2200      	movs	r2, #0
 80019bc:	2105      	movs	r1, #5
 80019be:	201d      	movs	r0, #29
 80019c0:	f001 fe52 	bl	8003668 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80019c4:	201d      	movs	r0, #29
 80019c6:	f001 fe6b 	bl	80036a0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80019ca:	e018      	b.n	80019fe <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM7)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a0f      	ldr	r2, [pc, #60]	@ (8001a10 <HAL_TIM_Base_MspInit+0x80>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d113      	bne.n	80019fe <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80019d6:	4b0d      	ldr	r3, [pc, #52]	@ (8001a0c <HAL_TIM_Base_MspInit+0x7c>)
 80019d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019da:	4a0c      	ldr	r2, [pc, #48]	@ (8001a0c <HAL_TIM_Base_MspInit+0x7c>)
 80019dc:	f043 0320 	orr.w	r3, r3, #32
 80019e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80019e2:	4b0a      	ldr	r3, [pc, #40]	@ (8001a0c <HAL_TIM_Base_MspInit+0x7c>)
 80019e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019e6:	f003 0320 	and.w	r3, r3, #32
 80019ea:	60bb      	str	r3, [r7, #8]
 80019ec:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 80019ee:	2200      	movs	r2, #0
 80019f0:	2105      	movs	r1, #5
 80019f2:	2037      	movs	r0, #55	@ 0x37
 80019f4:	f001 fe38 	bl	8003668 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80019f8:	2037      	movs	r0, #55	@ 0x37
 80019fa:	f001 fe51 	bl	80036a0 <HAL_NVIC_EnableIRQ>
}
 80019fe:	bf00      	nop
 8001a00:	3710      	adds	r7, #16
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	40000400 	.word	0x40000400
 8001a0c:	40021000 	.word	0x40021000
 8001a10:	40001400 	.word	0x40001400

08001a14 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b0b0      	sub	sp, #192	@ 0xc0
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a1c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001a20:	2200      	movs	r2, #0
 8001a22:	601a      	str	r2, [r3, #0]
 8001a24:	605a      	str	r2, [r3, #4]
 8001a26:	609a      	str	r2, [r3, #8]
 8001a28:	60da      	str	r2, [r3, #12]
 8001a2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a2c:	f107 0318 	add.w	r3, r7, #24
 8001a30:	2294      	movs	r2, #148	@ 0x94
 8001a32:	2100      	movs	r1, #0
 8001a34:	4618      	mov	r0, r3
 8001a36:	f009 fa1f 	bl	800ae78 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001a42:	d16c      	bne.n	8001b1e <HAL_PCD_MspInit+0x10a>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001a44:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a48:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a50:	f107 0318 	add.w	r3, r7, #24
 8001a54:	4618      	mov	r0, r3
 8001a56:	f003 fb73 	bl	8005140 <HAL_RCCEx_PeriphCLKConfig>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8001a60:	f7ff fe0c 	bl	800167c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a64:	4b30      	ldr	r3, [pc, #192]	@ (8001b28 <HAL_PCD_MspInit+0x114>)
 8001a66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a68:	4a2f      	ldr	r2, [pc, #188]	@ (8001b28 <HAL_PCD_MspInit+0x114>)
 8001a6a:	f043 0301 	orr.w	r3, r3, #1
 8001a6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a70:	4b2d      	ldr	r3, [pc, #180]	@ (8001b28 <HAL_PCD_MspInit+0x114>)
 8001a72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a74:	f003 0301 	and.w	r3, r3, #1
 8001a78:	617b      	str	r3, [r7, #20]
 8001a7a:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001a7c:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001a80:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a84:	2302      	movs	r3, #2
 8001a86:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a90:	2303      	movs	r3, #3
 8001a92:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001a96:	230a      	movs	r3, #10
 8001a98:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a9c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001aa6:	f002 f85d 	bl	8003b64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001aaa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001aae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001abe:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ac8:	f002 f84c 	bl	8003b64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001acc:	4b16      	ldr	r3, [pc, #88]	@ (8001b28 <HAL_PCD_MspInit+0x114>)
 8001ace:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ad0:	4a15      	ldr	r2, [pc, #84]	@ (8001b28 <HAL_PCD_MspInit+0x114>)
 8001ad2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ad6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ad8:	4b13      	ldr	r3, [pc, #76]	@ (8001b28 <HAL_PCD_MspInit+0x114>)
 8001ada:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001adc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ae0:	613b      	str	r3, [r7, #16]
 8001ae2:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ae4:	4b10      	ldr	r3, [pc, #64]	@ (8001b28 <HAL_PCD_MspInit+0x114>)
 8001ae6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ae8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d114      	bne.n	8001b1a <HAL_PCD_MspInit+0x106>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001af0:	4b0d      	ldr	r3, [pc, #52]	@ (8001b28 <HAL_PCD_MspInit+0x114>)
 8001af2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001af4:	4a0c      	ldr	r2, [pc, #48]	@ (8001b28 <HAL_PCD_MspInit+0x114>)
 8001af6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001afa:	6593      	str	r3, [r2, #88]	@ 0x58
 8001afc:	4b0a      	ldr	r3, [pc, #40]	@ (8001b28 <HAL_PCD_MspInit+0x114>)
 8001afe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b04:	60fb      	str	r3, [r7, #12]
 8001b06:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 8001b08:	f002 fbf0 	bl	80042ec <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b0c:	4b06      	ldr	r3, [pc, #24]	@ (8001b28 <HAL_PCD_MspInit+0x114>)
 8001b0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b10:	4a05      	ldr	r2, [pc, #20]	@ (8001b28 <HAL_PCD_MspInit+0x114>)
 8001b12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b16:	6593      	str	r3, [r2, #88]	@ 0x58

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001b18:	e001      	b.n	8001b1e <HAL_PCD_MspInit+0x10a>
      HAL_PWREx_EnableVddUSB();
 8001b1a:	f002 fbe7 	bl	80042ec <HAL_PWREx_EnableVddUSB>
}
 8001b1e:	bf00      	nop
 8001b20:	37c0      	adds	r7, #192	@ 0xc0
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	40021000 	.word	0x40021000

08001b2c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b08e      	sub	sp, #56	@ 0x38
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001b34:	2300      	movs	r3, #0
 8001b36:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001b3a:	4b34      	ldr	r3, [pc, #208]	@ (8001c0c <HAL_InitTick+0xe0>)
 8001b3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b3e:	4a33      	ldr	r2, [pc, #204]	@ (8001c0c <HAL_InitTick+0xe0>)
 8001b40:	f043 0310 	orr.w	r3, r3, #16
 8001b44:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b46:	4b31      	ldr	r3, [pc, #196]	@ (8001c0c <HAL_InitTick+0xe0>)
 8001b48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b4a:	f003 0310 	and.w	r3, r3, #16
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b52:	f107 0210 	add.w	r2, r7, #16
 8001b56:	f107 0314 	add.w	r3, r7, #20
 8001b5a:	4611      	mov	r1, r2
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f003 f9fd 	bl	8004f5c <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001b62:	6a3b      	ldr	r3, [r7, #32]
 8001b64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001b66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d103      	bne.n	8001b74 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001b6c:	f003 f9ca 	bl	8004f04 <HAL_RCC_GetPCLK1Freq>
 8001b70:	6378      	str	r0, [r7, #52]	@ 0x34
 8001b72:	e004      	b.n	8001b7e <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001b74:	f003 f9c6 	bl	8004f04 <HAL_RCC_GetPCLK1Freq>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b80:	4a23      	ldr	r2, [pc, #140]	@ (8001c10 <HAL_InitTick+0xe4>)
 8001b82:	fba2 2303 	umull	r2, r3, r2, r3
 8001b86:	0c9b      	lsrs	r3, r3, #18
 8001b88:	3b01      	subs	r3, #1
 8001b8a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001b8c:	4b21      	ldr	r3, [pc, #132]	@ (8001c14 <HAL_InitTick+0xe8>)
 8001b8e:	4a22      	ldr	r2, [pc, #136]	@ (8001c18 <HAL_InitTick+0xec>)
 8001b90:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001b92:	4b20      	ldr	r3, [pc, #128]	@ (8001c14 <HAL_InitTick+0xe8>)
 8001b94:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b98:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001b9a:	4a1e      	ldr	r2, [pc, #120]	@ (8001c14 <HAL_InitTick+0xe8>)
 8001b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b9e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001ba0:	4b1c      	ldr	r3, [pc, #112]	@ (8001c14 <HAL_InitTick+0xe8>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ba6:	4b1b      	ldr	r3, [pc, #108]	@ (8001c14 <HAL_InitTick+0xe8>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bac:	4b19      	ldr	r3, [pc, #100]	@ (8001c14 <HAL_InitTick+0xe8>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001bb2:	4818      	ldr	r0, [pc, #96]	@ (8001c14 <HAL_InitTick+0xe8>)
 8001bb4:	f003 ffdc 	bl	8005b70 <HAL_TIM_Base_Init>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001bbe:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d11b      	bne.n	8001bfe <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001bc6:	4813      	ldr	r0, [pc, #76]	@ (8001c14 <HAL_InitTick+0xe8>)
 8001bc8:	f004 f82a 	bl	8005c20 <HAL_TIM_Base_Start_IT>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001bd2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d111      	bne.n	8001bfe <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001bda:	2036      	movs	r0, #54	@ 0x36
 8001bdc:	f001 fd60 	bl	80036a0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2b0f      	cmp	r3, #15
 8001be4:	d808      	bhi.n	8001bf8 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001be6:	2200      	movs	r2, #0
 8001be8:	6879      	ldr	r1, [r7, #4]
 8001bea:	2036      	movs	r0, #54	@ 0x36
 8001bec:	f001 fd3c 	bl	8003668 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001bf0:	4a0a      	ldr	r2, [pc, #40]	@ (8001c1c <HAL_InitTick+0xf0>)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6013      	str	r3, [r2, #0]
 8001bf6:	e002      	b.n	8001bfe <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001bfe:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3738      	adds	r7, #56	@ 0x38
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	40021000 	.word	0x40021000
 8001c10:	431bde83 	.word	0x431bde83
 8001c14:	200407d4 	.word	0x200407d4
 8001c18:	40001000 	.word	0x40001000
 8001c1c:	20040008 	.word	0x20040008

08001c20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c24:	bf00      	nop
 8001c26:	e7fd      	b.n	8001c24 <NMI_Handler+0x4>

08001c28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c2c:	bf00      	nop
 8001c2e:	e7fd      	b.n	8001c2c <HardFault_Handler+0x4>

08001c30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c34:	bf00      	nop
 8001c36:	e7fd      	b.n	8001c34 <MemManage_Handler+0x4>

08001c38 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c3c:	bf00      	nop
 8001c3e:	e7fd      	b.n	8001c3c <BusFault_Handler+0x4>

08001c40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c44:	bf00      	nop
 8001c46:	e7fd      	b.n	8001c44 <UsageFault_Handler+0x4>

08001c48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c4c:	bf00      	nop
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
	...

08001c58 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001c5c:	4802      	ldr	r0, [pc, #8]	@ (8001c68 <ADC1_IRQHandler+0x10>)
 8001c5e:	f000 fce2 	bl	8002626 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8001c62:	bf00      	nop
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	200400a0 	.word	0x200400a0

08001c6c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001c70:	4802      	ldr	r0, [pc, #8]	@ (8001c7c <TIM3_IRQHandler+0x10>)
 8001c72:	f004 f845 	bl	8005d00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001c76:	bf00      	nop
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	20040244 	.word	0x20040244

08001c80 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001c84:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001c88:	f002 f916 	bl	8003eb8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001c8c:	bf00      	nop
 8001c8e:	bd80      	pop	{r7, pc}

08001c90 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001c94:	4803      	ldr	r0, [pc, #12]	@ (8001ca4 <TIM6_DAC_IRQHandler+0x14>)
 8001c96:	f004 f833 	bl	8005d00 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 8001c9a:	4803      	ldr	r0, [pc, #12]	@ (8001ca8 <TIM6_DAC_IRQHandler+0x18>)
 8001c9c:	f001 fd82 	bl	80037a4 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001ca0:	bf00      	nop
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	200407d4 	.word	0x200407d4
 8001ca8:	20040108 	.word	0x20040108

08001cac <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001cb0:	4802      	ldr	r0, [pc, #8]	@ (8001cbc <TIM7_IRQHandler+0x10>)
 8001cb2:	f004 f825 	bl	8005d00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001cb6:	bf00      	nop
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	20040290 	.word	0x20040290

08001cc0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001cc4:	4b06      	ldr	r3, [pc, #24]	@ (8001ce0 <SystemInit+0x20>)
 8001cc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cca:	4a05      	ldr	r2, [pc, #20]	@ (8001ce0 <SystemInit+0x20>)
 8001ccc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001cd0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001cd4:	bf00      	nop
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop
 8001ce0:	e000ed00 	.word	0xe000ed00

08001ce4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001ce4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d1c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ce8:	f7ff ffea 	bl	8001cc0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001cec:	480c      	ldr	r0, [pc, #48]	@ (8001d20 <LoopForever+0x6>)
  ldr r1, =_edata
 8001cee:	490d      	ldr	r1, [pc, #52]	@ (8001d24 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001cf0:	4a0d      	ldr	r2, [pc, #52]	@ (8001d28 <LoopForever+0xe>)
  movs r3, #0
 8001cf2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cf4:	e002      	b.n	8001cfc <LoopCopyDataInit>

08001cf6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cf6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cf8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cfa:	3304      	adds	r3, #4

08001cfc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cfc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cfe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d00:	d3f9      	bcc.n	8001cf6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d02:	4a0a      	ldr	r2, [pc, #40]	@ (8001d2c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d04:	4c0a      	ldr	r4, [pc, #40]	@ (8001d30 <LoopForever+0x16>)
  movs r3, #0
 8001d06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d08:	e001      	b.n	8001d0e <LoopFillZerobss>

08001d0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d0c:	3204      	adds	r2, #4

08001d0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d10:	d3fb      	bcc.n	8001d0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d12:	f009 f90f 	bl	800af34 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d16:	f7fe ffd9 	bl	8000ccc <main>

08001d1a <LoopForever>:

LoopForever:
    b LoopForever
 8001d1a:	e7fe      	b.n	8001d1a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001d1c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001d20:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8001d24:	20040064 	.word	0x20040064
  ldr r2, =_sidata
 8001d28:	0800b1b8 	.word	0x0800b1b8
  ldr r2, =_sbss
 8001d2c:	20040068 	.word	0x20040068
  ldr r4, =_ebss
 8001d30:	20042304 	.word	0x20042304

08001d34 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d34:	e7fe      	b.n	8001d34 <CAN1_RX0_IRQHandler>

08001d36 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d36:	b580      	push	{r7, lr}
 8001d38:	b082      	sub	sp, #8
 8001d3a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d40:	2003      	movs	r0, #3
 8001d42:	f001 fc86 	bl	8003652 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d46:	2005      	movs	r0, #5
 8001d48:	f7ff fef0 	bl	8001b2c <HAL_InitTick>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d002      	beq.n	8001d58 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	71fb      	strb	r3, [r7, #7]
 8001d56:	e001      	b.n	8001d5c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d58:	f7ff fc96 	bl	8001688 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d5c:	79fb      	ldrb	r3, [r7, #7]
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
	...

08001d68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d6c:	4b06      	ldr	r3, [pc, #24]	@ (8001d88 <HAL_IncTick+0x20>)
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	461a      	mov	r2, r3
 8001d72:	4b06      	ldr	r3, [pc, #24]	@ (8001d8c <HAL_IncTick+0x24>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4413      	add	r3, r2
 8001d78:	4a04      	ldr	r2, [pc, #16]	@ (8001d8c <HAL_IncTick+0x24>)
 8001d7a:	6013      	str	r3, [r2, #0]
}
 8001d7c:	bf00      	nop
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	2004000c 	.word	0x2004000c
 8001d8c:	20040820 	.word	0x20040820

08001d90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  return uwTick;
 8001d94:	4b03      	ldr	r3, [pc, #12]	@ (8001da4 <HAL_GetTick+0x14>)
 8001d96:	681b      	ldr	r3, [r3, #0]
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	20040820 	.word	0x20040820

08001da8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b084      	sub	sp, #16
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001db0:	f7ff ffee 	bl	8001d90 <HAL_GetTick>
 8001db4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dc0:	d005      	beq.n	8001dce <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001dc2:	4b0a      	ldr	r3, [pc, #40]	@ (8001dec <HAL_Delay+0x44>)
 8001dc4:	781b      	ldrb	r3, [r3, #0]
 8001dc6:	461a      	mov	r2, r3
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	4413      	add	r3, r2
 8001dcc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001dce:	bf00      	nop
 8001dd0:	f7ff ffde 	bl	8001d90 <HAL_GetTick>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	1ad3      	subs	r3, r2, r3
 8001dda:	68fa      	ldr	r2, [r7, #12]
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d8f7      	bhi.n	8001dd0 <HAL_Delay+0x28>
  {
  }
}
 8001de0:	bf00      	nop
 8001de2:	bf00      	nop
 8001de4:	3710      	adds	r7, #16
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	2004000c 	.word	0x2004000c

08001df0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	431a      	orrs	r2, r3
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	609a      	str	r2, [r3, #8]
}
 8001e0a:	bf00      	nop
 8001e0c:	370c      	adds	r7, #12
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr

08001e16 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001e16:	b480      	push	{r7}
 8001e18:	b083      	sub	sp, #12
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	6078      	str	r0, [r7, #4]
 8001e1e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	431a      	orrs	r2, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	609a      	str	r2, [r3, #8]
}
 8001e30:	bf00      	nop
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr

08001e3c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	370c      	adds	r7, #12
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr

08001e58 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b087      	sub	sp, #28
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	60f8      	str	r0, [r7, #12]
 8001e60:	60b9      	str	r1, [r7, #8]
 8001e62:	607a      	str	r2, [r7, #4]
 8001e64:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	3360      	adds	r3, #96	@ 0x60
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	68bb      	ldr	r3, [r7, #8]
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	4413      	add	r3, r2
 8001e72:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	4b08      	ldr	r3, [pc, #32]	@ (8001e9c <LL_ADC_SetOffset+0x44>)
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	687a      	ldr	r2, [r7, #4]
 8001e7e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001e82:	683a      	ldr	r2, [r7, #0]
 8001e84:	430a      	orrs	r2, r1
 8001e86:	4313      	orrs	r3, r2
 8001e88:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001e90:	bf00      	nop
 8001e92:	371c      	adds	r7, #28
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr
 8001e9c:	03fff000 	.word	0x03fff000

08001ea0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b085      	sub	sp, #20
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	3360      	adds	r3, #96	@ 0x60
 8001eae:	461a      	mov	r2, r3
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	009b      	lsls	r3, r3, #2
 8001eb4:	4413      	add	r3, r2
 8001eb6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3714      	adds	r7, #20
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr

08001ecc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b087      	sub	sp, #28
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	60f8      	str	r0, [r7, #12]
 8001ed4:	60b9      	str	r1, [r7, #8]
 8001ed6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	3360      	adds	r3, #96	@ 0x60
 8001edc:	461a      	mov	r2, r3
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	4413      	add	r3, r2
 8001ee4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	431a      	orrs	r2, r3
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001ef6:	bf00      	nop
 8001ef8:	371c      	adds	r7, #28
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr

08001f02 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001f02:	b480      	push	{r7}
 8001f04:	b083      	sub	sp, #12
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	6078      	str	r0, [r7, #4]
 8001f0a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	695b      	ldr	r3, [r3, #20]
 8001f10:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	431a      	orrs	r2, r3
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	615a      	str	r2, [r3, #20]
}
 8001f1c:	bf00      	nop
 8001f1e:	370c      	adds	r7, #12
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr

08001f28 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d101      	bne.n	8001f40 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	e000      	b.n	8001f42 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001f40:	2300      	movs	r3, #0
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	370c      	adds	r7, #12
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr

08001f4e <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001f4e:	b480      	push	{r7}
 8001f50:	b087      	sub	sp, #28
 8001f52:	af00      	add	r7, sp, #0
 8001f54:	60f8      	str	r0, [r7, #12]
 8001f56:	60b9      	str	r1, [r7, #8]
 8001f58:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	3330      	adds	r3, #48	@ 0x30
 8001f5e:	461a      	mov	r2, r3
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	0a1b      	lsrs	r3, r3, #8
 8001f64:	009b      	lsls	r3, r3, #2
 8001f66:	f003 030c 	and.w	r3, r3, #12
 8001f6a:	4413      	add	r3, r2
 8001f6c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	f003 031f 	and.w	r3, r3, #31
 8001f78:	211f      	movs	r1, #31
 8001f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f7e:	43db      	mvns	r3, r3
 8001f80:	401a      	ands	r2, r3
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	0e9b      	lsrs	r3, r3, #26
 8001f86:	f003 011f 	and.w	r1, r3, #31
 8001f8a:	68bb      	ldr	r3, [r7, #8]
 8001f8c:	f003 031f 	and.w	r3, r3, #31
 8001f90:	fa01 f303 	lsl.w	r3, r1, r3
 8001f94:	431a      	orrs	r2, r3
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001f9a:	bf00      	nop
 8001f9c:	371c      	adds	r7, #28
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr

08001fa6 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001fa6:	b480      	push	{r7}
 8001fa8:	b083      	sub	sp, #12
 8001faa:	af00      	add	r7, sp, #0
 8001fac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fb2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d101      	bne.n	8001fbe <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e000      	b.n	8001fc0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001fbe:	2300      	movs	r3, #0
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr

08001fcc <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b087      	sub	sp, #28
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	60f8      	str	r0, [r7, #12]
 8001fd4:	60b9      	str	r1, [r7, #8]
 8001fd6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	3314      	adds	r3, #20
 8001fdc:	461a      	mov	r2, r3
 8001fde:	68bb      	ldr	r3, [r7, #8]
 8001fe0:	0e5b      	lsrs	r3, r3, #25
 8001fe2:	009b      	lsls	r3, r3, #2
 8001fe4:	f003 0304 	and.w	r3, r3, #4
 8001fe8:	4413      	add	r3, r2
 8001fea:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	0d1b      	lsrs	r3, r3, #20
 8001ff4:	f003 031f 	and.w	r3, r3, #31
 8001ff8:	2107      	movs	r1, #7
 8001ffa:	fa01 f303 	lsl.w	r3, r1, r3
 8001ffe:	43db      	mvns	r3, r3
 8002000:	401a      	ands	r2, r3
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	0d1b      	lsrs	r3, r3, #20
 8002006:	f003 031f 	and.w	r3, r3, #31
 800200a:	6879      	ldr	r1, [r7, #4]
 800200c:	fa01 f303 	lsl.w	r3, r1, r3
 8002010:	431a      	orrs	r2, r3
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002016:	bf00      	nop
 8002018:	371c      	adds	r7, #28
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr
	...

08002024 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002024:	b480      	push	{r7}
 8002026:	b085      	sub	sp, #20
 8002028:	af00      	add	r7, sp, #0
 800202a:	60f8      	str	r0, [r7, #12]
 800202c:	60b9      	str	r1, [r7, #8]
 800202e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800203c:	43db      	mvns	r3, r3
 800203e:	401a      	ands	r2, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	f003 0318 	and.w	r3, r3, #24
 8002046:	4908      	ldr	r1, [pc, #32]	@ (8002068 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002048:	40d9      	lsrs	r1, r3
 800204a:	68bb      	ldr	r3, [r7, #8]
 800204c:	400b      	ands	r3, r1
 800204e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002052:	431a      	orrs	r2, r3
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800205a:	bf00      	nop
 800205c:	3714      	adds	r7, #20
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	0007ffff 	.word	0x0007ffff

0800206c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800207c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002080:	687a      	ldr	r2, [r7, #4]
 8002082:	6093      	str	r3, [r2, #8]
}
 8002084:	bf00      	nop
 8002086:	370c      	adds	r7, #12
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr

08002090 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	689b      	ldr	r3, [r3, #8]
 800209c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80020a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80020a4:	d101      	bne.n	80020aa <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80020a6:	2301      	movs	r3, #1
 80020a8:	e000      	b.n	80020ac <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80020aa:	2300      	movs	r3, #0
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	370c      	adds	r7, #12
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr

080020b8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80020c8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80020cc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80020d4:	bf00      	nop
 80020d6:	370c      	adds	r7, #12
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr

080020e0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80020f4:	d101      	bne.n	80020fa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80020f6:	2301      	movs	r3, #1
 80020f8:	e000      	b.n	80020fc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80020fa:	2300      	movs	r3, #0
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	370c      	adds	r7, #12
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr

08002108 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002118:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800211c:	f043 0201 	orr.w	r2, r3, #1
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002124:	bf00      	nop
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002140:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002144:	f043 0202 	orr.w	r2, r3, #2
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800214c:	bf00      	nop
 800214e:	370c      	adds	r7, #12
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr

08002158 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	f003 0301 	and.w	r3, r3, #1
 8002168:	2b01      	cmp	r3, #1
 800216a:	d101      	bne.n	8002170 <LL_ADC_IsEnabled+0x18>
 800216c:	2301      	movs	r3, #1
 800216e:	e000      	b.n	8002172 <LL_ADC_IsEnabled+0x1a>
 8002170:	2300      	movs	r3, #0
}
 8002172:	4618      	mov	r0, r3
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr

0800217e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800217e:	b480      	push	{r7}
 8002180:	b083      	sub	sp, #12
 8002182:	af00      	add	r7, sp, #0
 8002184:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	f003 0302 	and.w	r3, r3, #2
 800218e:	2b02      	cmp	r3, #2
 8002190:	d101      	bne.n	8002196 <LL_ADC_IsDisableOngoing+0x18>
 8002192:	2301      	movs	r3, #1
 8002194:	e000      	b.n	8002198 <LL_ADC_IsDisableOngoing+0x1a>
 8002196:	2300      	movs	r3, #0
}
 8002198:	4618      	mov	r0, r3
 800219a:	370c      	adds	r7, #12
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr

080021a4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80021b4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80021b8:	f043 0204 	orr.w	r2, r3, #4
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80021c0:	bf00      	nop
 80021c2:	370c      	adds	r7, #12
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr

080021cc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b083      	sub	sp, #12
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	f003 0304 	and.w	r3, r3, #4
 80021dc:	2b04      	cmp	r3, #4
 80021de:	d101      	bne.n	80021e4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80021e0:	2301      	movs	r3, #1
 80021e2:	e000      	b.n	80021e6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80021e4:	2300      	movs	r3, #0
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	370c      	adds	r7, #12
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr

080021f2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80021f2:	b480      	push	{r7}
 80021f4:	b083      	sub	sp, #12
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	f003 0308 	and.w	r3, r3, #8
 8002202:	2b08      	cmp	r3, #8
 8002204:	d101      	bne.n	800220a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002206:	2301      	movs	r3, #1
 8002208:	e000      	b.n	800220c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800220a:	2300      	movs	r3, #0
}
 800220c:	4618      	mov	r0, r3
 800220e:	370c      	adds	r7, #12
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr

08002218 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b088      	sub	sp, #32
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002220:	2300      	movs	r3, #0
 8002222:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002224:	2300      	movs	r3, #0
 8002226:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d101      	bne.n	8002232 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e129      	b.n	8002486 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	691b      	ldr	r3, [r3, #16]
 8002236:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800223c:	2b00      	cmp	r3, #0
 800223e:	d109      	bne.n	8002254 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	f7ff fa49 	bl	80016d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2200      	movs	r2, #0
 800224a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2200      	movs	r2, #0
 8002250:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4618      	mov	r0, r3
 800225a:	f7ff ff19 	bl	8002090 <LL_ADC_IsDeepPowerDownEnabled>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d004      	beq.n	800226e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4618      	mov	r0, r3
 800226a:	f7ff feff 	bl	800206c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4618      	mov	r0, r3
 8002274:	f7ff ff34 	bl	80020e0 <LL_ADC_IsInternalRegulatorEnabled>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d115      	bne.n	80022aa <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4618      	mov	r0, r3
 8002284:	f7ff ff18 	bl	80020b8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002288:	4b81      	ldr	r3, [pc, #516]	@ (8002490 <HAL_ADC_Init+0x278>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	099b      	lsrs	r3, r3, #6
 800228e:	4a81      	ldr	r2, [pc, #516]	@ (8002494 <HAL_ADC_Init+0x27c>)
 8002290:	fba2 2303 	umull	r2, r3, r2, r3
 8002294:	099b      	lsrs	r3, r3, #6
 8002296:	3301      	adds	r3, #1
 8002298:	005b      	lsls	r3, r3, #1
 800229a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800229c:	e002      	b.n	80022a4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	3b01      	subs	r3, #1
 80022a2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d1f9      	bne.n	800229e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4618      	mov	r0, r3
 80022b0:	f7ff ff16 	bl	80020e0 <LL_ADC_IsInternalRegulatorEnabled>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d10d      	bne.n	80022d6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022be:	f043 0210 	orr.w	r2, r3, #16
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022ca:	f043 0201 	orr.w	r2, r3, #1
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4618      	mov	r0, r3
 80022dc:	f7ff ff76 	bl	80021cc <LL_ADC_REG_IsConversionOngoing>
 80022e0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022e6:	f003 0310 	and.w	r3, r3, #16
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	f040 80c2 	bne.w	8002474 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	f040 80be 	bne.w	8002474 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022fc:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002300:	f043 0202 	orr.w	r2, r3, #2
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4618      	mov	r0, r3
 800230e:	f7ff ff23 	bl	8002158 <LL_ADC_IsEnabled>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d10b      	bne.n	8002330 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002318:	485f      	ldr	r0, [pc, #380]	@ (8002498 <HAL_ADC_Init+0x280>)
 800231a:	f7ff ff1d 	bl	8002158 <LL_ADC_IsEnabled>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	d105      	bne.n	8002330 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	4619      	mov	r1, r3
 800232a:	485c      	ldr	r0, [pc, #368]	@ (800249c <HAL_ADC_Init+0x284>)
 800232c:	f7ff fd60 	bl	8001df0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	7e5b      	ldrb	r3, [r3, #25]
 8002334:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800233a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002340:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002346:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800234e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002350:	4313      	orrs	r3, r2
 8002352:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	f893 3020 	ldrb.w	r3, [r3, #32]
 800235a:	2b01      	cmp	r3, #1
 800235c:	d106      	bne.n	800236c <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002362:	3b01      	subs	r3, #1
 8002364:	045b      	lsls	r3, r3, #17
 8002366:	69ba      	ldr	r2, [r7, #24]
 8002368:	4313      	orrs	r3, r2
 800236a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002370:	2b00      	cmp	r3, #0
 8002372:	d009      	beq.n	8002388 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002378:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002380:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002382:	69ba      	ldr	r2, [r7, #24]
 8002384:	4313      	orrs	r3, r2
 8002386:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	68da      	ldr	r2, [r3, #12]
 800238e:	4b44      	ldr	r3, [pc, #272]	@ (80024a0 <HAL_ADC_Init+0x288>)
 8002390:	4013      	ands	r3, r2
 8002392:	687a      	ldr	r2, [r7, #4]
 8002394:	6812      	ldr	r2, [r2, #0]
 8002396:	69b9      	ldr	r1, [r7, #24]
 8002398:	430b      	orrs	r3, r1
 800239a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4618      	mov	r0, r3
 80023a2:	f7ff ff26 	bl	80021f2 <LL_ADC_INJ_IsConversionOngoing>
 80023a6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d140      	bne.n	8002430 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d13d      	bne.n	8002430 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	7e1b      	ldrb	r3, [r3, #24]
 80023bc:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80023be:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80023c6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80023c8:	4313      	orrs	r3, r2
 80023ca:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	68db      	ldr	r3, [r3, #12]
 80023d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80023d6:	f023 0306 	bic.w	r3, r3, #6
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	6812      	ldr	r2, [r2, #0]
 80023de:	69b9      	ldr	r1, [r7, #24]
 80023e0:	430b      	orrs	r3, r1
 80023e2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d118      	bne.n	8002420 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	691b      	ldr	r3, [r3, #16]
 80023f4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80023f8:	f023 0304 	bic.w	r3, r3, #4
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002400:	687a      	ldr	r2, [r7, #4]
 8002402:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002404:	4311      	orrs	r1, r2
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800240a:	4311      	orrs	r1, r2
 800240c:	687a      	ldr	r2, [r7, #4]
 800240e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002410:	430a      	orrs	r2, r1
 8002412:	431a      	orrs	r2, r3
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f042 0201 	orr.w	r2, r2, #1
 800241c:	611a      	str	r2, [r3, #16]
 800241e:	e007      	b.n	8002430 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	691a      	ldr	r2, [r3, #16]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f022 0201 	bic.w	r2, r2, #1
 800242e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	691b      	ldr	r3, [r3, #16]
 8002434:	2b01      	cmp	r3, #1
 8002436:	d10c      	bne.n	8002452 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243e:	f023 010f 	bic.w	r1, r3, #15
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	69db      	ldr	r3, [r3, #28]
 8002446:	1e5a      	subs	r2, r3, #1
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	430a      	orrs	r2, r1
 800244e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002450:	e007      	b.n	8002462 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f022 020f 	bic.w	r2, r2, #15
 8002460:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002466:	f023 0303 	bic.w	r3, r3, #3
 800246a:	f043 0201 	orr.w	r2, r3, #1
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	659a      	str	r2, [r3, #88]	@ 0x58
 8002472:	e007      	b.n	8002484 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002478:	f043 0210 	orr.w	r2, r3, #16
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002480:	2301      	movs	r3, #1
 8002482:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002484:	7ffb      	ldrb	r3, [r7, #31]
}
 8002486:	4618      	mov	r0, r3
 8002488:	3720      	adds	r7, #32
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	20040004 	.word	0x20040004
 8002494:	053e2d63 	.word	0x053e2d63
 8002498:	50040000 	.word	0x50040000
 800249c:	50040300 	.word	0x50040300
 80024a0:	fff0c007 	.word	0xfff0c007

080024a4 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b084      	sub	sp, #16
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4618      	mov	r0, r3
 80024b2:	f7ff fe8b 	bl	80021cc <LL_ADC_REG_IsConversionOngoing>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	f040 80a0 	bne.w	80025fe <HAL_ADC_Start_IT+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d101      	bne.n	80024cc <HAL_ADC_Start_IT+0x28>
 80024c8:	2302      	movs	r3, #2
 80024ca:	e09b      	b.n	8002604 <HAL_ADC_Start_IT+0x160>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2201      	movs	r2, #1
 80024d0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80024d4:	6878      	ldr	r0, [r7, #4]
 80024d6:	f000 fe6b 	bl	80031b0 <ADC_Enable>
 80024da:	4603      	mov	r3, r0
 80024dc:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80024de:	7bfb      	ldrb	r3, [r7, #15]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	f040 8087 	bne.w	80025f4 <HAL_ADC_Start_IT+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024ea:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80024ee:	f023 0301 	bic.w	r3, r3, #1
 80024f2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002502:	2b00      	cmp	r3, #0
 8002504:	d006      	beq.n	8002514 <HAL_ADC_Start_IT+0x70>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800250a:	f023 0206 	bic.w	r2, r3, #6
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002512:	e002      	b.n	800251a <HAL_ADC_Start_IT+0x76>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2200      	movs	r2, #0
 8002518:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	221c      	movs	r2, #28
 8002520:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2200      	movs	r2, #0
 8002526:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	685a      	ldr	r2, [r3, #4]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f022 021c 	bic.w	r2, r2, #28
 8002538:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	695b      	ldr	r3, [r3, #20]
 800253e:	2b08      	cmp	r3, #8
 8002540:	d108      	bne.n	8002554 <HAL_ADC_Start_IT+0xb0>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	685a      	ldr	r2, [r3, #4]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f042 0208 	orr.w	r2, r2, #8
 8002550:	605a      	str	r2, [r3, #4]
          break;
 8002552:	e008      	b.n	8002566 <HAL_ADC_Start_IT+0xc2>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	685a      	ldr	r2, [r3, #4]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f042 0204 	orr.w	r2, r2, #4
 8002562:	605a      	str	r2, [r3, #4]
          break;
 8002564:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800256a:	2b00      	cmp	r3, #0
 800256c:	d107      	bne.n	800257e <HAL_ADC_Start_IT+0xda>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	685a      	ldr	r2, [r3, #4]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f042 0210 	orr.w	r2, r2, #16
 800257c:	605a      	str	r2, [r3, #4]
          }
        }
      }
#else
      /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002588:	2b00      	cmp	r3, #0
 800258a:	d02d      	beq.n	80025e8 <HAL_ADC_Start_IT+0x144>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002590:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002594:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Enable as well injected interruptions in case
         HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
         allows to start regular and injected conversions when JAUTO is
         set with a single call to HAL_ADC_Start_IT() */
        switch (hadc->Init.EOCSelection)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	695b      	ldr	r3, [r3, #20]
 80025a0:	2b08      	cmp	r3, #8
 80025a2:	d110      	bne.n	80025c6 <HAL_ADC_Start_IT+0x122>
        {
          case ADC_EOC_SEQ_CONV:
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	685a      	ldr	r2, [r3, #4]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f022 0220 	bic.w	r2, r2, #32
 80025b2:	605a      	str	r2, [r3, #4]
            __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	685a      	ldr	r2, [r3, #4]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80025c2:	605a      	str	r2, [r3, #4]
            break;
 80025c4:	e010      	b.n	80025e8 <HAL_ADC_Start_IT+0x144>
          /* case ADC_EOC_SINGLE_CONV */
          default:
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	685a      	ldr	r2, [r3, #4]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80025d4:	605a      	str	r2, [r3, #4]
            __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	685a      	ldr	r2, [r3, #4]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f042 0220 	orr.w	r2, r2, #32
 80025e4:	605a      	str	r2, [r3, #4]
            break;
 80025e6:	bf00      	nop
        }
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7ff fdd9 	bl	80021a4 <LL_ADC_REG_StartConversion>
 80025f2:	e006      	b.n	8002602 <HAL_ADC_Start_IT+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2200      	movs	r2, #0
 80025f8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 80025fc:	e001      	b.n	8002602 <HAL_ADC_Start_IT+0x15e>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80025fe:	2302      	movs	r3, #2
 8002600:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8002602:	7bfb      	ldrb	r3, [r7, #15]
}
 8002604:	4618      	mov	r0, r3
 8002606:	3710      	adds	r7, #16
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}

0800260c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800261a:	4618      	mov	r0, r3
 800261c:	370c      	adds	r7, #12
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr

08002626 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002626:	b580      	push	{r7, lr}
 8002628:	b088      	sub	sp, #32
 800262a:	af00      	add	r7, sp, #0
 800262c:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800262e:	2300      	movs	r3, #0
 8002630:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002642:	69bb      	ldr	r3, [r7, #24]
 8002644:	f003 0302 	and.w	r3, r3, #2
 8002648:	2b00      	cmp	r3, #0
 800264a:	d017      	beq.n	800267c <HAL_ADC_IRQHandler+0x56>
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	f003 0302 	and.w	r3, r3, #2
 8002652:	2b00      	cmp	r3, #0
 8002654:	d012      	beq.n	800267c <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800265a:	f003 0310 	and.w	r3, r3, #16
 800265e:	2b00      	cmp	r3, #0
 8002660:	d105      	bne.n	800266e <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002666:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f000 ff38 	bl	80034e4 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	2202      	movs	r2, #2
 800267a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800267c:	69bb      	ldr	r3, [r7, #24]
 800267e:	f003 0304 	and.w	r3, r3, #4
 8002682:	2b00      	cmp	r3, #0
 8002684:	d004      	beq.n	8002690 <HAL_ADC_IRQHandler+0x6a>
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	f003 0304 	and.w	r3, r3, #4
 800268c:	2b00      	cmp	r3, #0
 800268e:	d109      	bne.n	80026a4 <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002690:	69bb      	ldr	r3, [r7, #24]
 8002692:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002696:	2b00      	cmp	r3, #0
 8002698:	d05e      	beq.n	8002758 <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	f003 0308 	and.w	r3, r3, #8
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d059      	beq.n	8002758 <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026a8:	f003 0310 	and.w	r3, r3, #16
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d105      	bne.n	80026bc <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026b4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7ff fc31 	bl	8001f28 <LL_ADC_REG_IsTriggerSourceSWStart>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d03e      	beq.n	800274a <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	68db      	ldr	r3, [r3, #12]
 80026d2:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d135      	bne.n	800274a <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 0308 	and.w	r3, r3, #8
 80026e8:	2b08      	cmp	r3, #8
 80026ea:	d12e      	bne.n	800274a <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4618      	mov	r0, r3
 80026f2:	f7ff fd6b 	bl	80021cc <LL_ADC_REG_IsConversionOngoing>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d11a      	bne.n	8002732 <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	685a      	ldr	r2, [r3, #4]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f022 020c 	bic.w	r2, r2, #12
 800270a:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002710:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800271c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d112      	bne.n	800274a <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002728:	f043 0201 	orr.w	r2, r3, #1
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002730:	e00b      	b.n	800274a <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002736:	f043 0210 	orr.w	r2, r3, #16
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002742:	f043 0201 	orr.w	r2, r3, #1
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f7fe fe1a 	bl	8001384 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	220c      	movs	r2, #12
 8002756:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002758:	69bb      	ldr	r3, [r7, #24]
 800275a:	f003 0320 	and.w	r3, r3, #32
 800275e:	2b00      	cmp	r3, #0
 8002760:	d004      	beq.n	800276c <HAL_ADC_IRQHandler+0x146>
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	f003 0320 	and.w	r3, r3, #32
 8002768:	2b00      	cmp	r3, #0
 800276a:	d109      	bne.n	8002780 <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800276c:	69bb      	ldr	r3, [r7, #24]
 800276e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002772:	2b00      	cmp	r3, #0
 8002774:	d072      	beq.n	800285c <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800277c:	2b00      	cmp	r3, #0
 800277e:	d06d      	beq.n	800285c <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002784:	f003 0310 	and.w	r3, r3, #16
 8002788:	2b00      	cmp	r3, #0
 800278a:	d105      	bne.n	8002798 <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002790:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4618      	mov	r0, r3
 800279e:	f7ff fc02 	bl	8001fa6 <LL_ADC_INJ_IsTriggerSourceSWStart>
 80027a2:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4618      	mov	r0, r3
 80027aa:	f7ff fbbd 	bl	8001f28 <LL_ADC_REG_IsTriggerSourceSWStart>
 80027ae:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	68db      	ldr	r3, [r3, #12]
 80027b6:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d047      	beq.n	800284e <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d007      	beq.n	80027d8 <HAL_ADC_IRQHandler+0x1b2>
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d03f      	beq.n	800284e <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d13a      	bne.n	800284e <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027e2:	2b40      	cmp	r3, #64	@ 0x40
 80027e4:	d133      	bne.n	800284e <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d12e      	bne.n	800284e <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7ff fcfc 	bl	80021f2 <LL_ADC_INJ_IsConversionOngoing>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d11a      	bne.n	8002836 <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	685a      	ldr	r2, [r3, #4]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800280e:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002814:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002820:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002824:	2b00      	cmp	r3, #0
 8002826:	d112      	bne.n	800284e <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800282c:	f043 0201 	orr.w	r2, r3, #1
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	659a      	str	r2, [r3, #88]	@ 0x58
 8002834:	e00b      	b.n	800284e <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800283a:	f043 0210 	orr.w	r2, r3, #16
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002846:	f043 0201 	orr.w	r2, r3, #1
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f000 fe20 	bl	8003494 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	2260      	movs	r2, #96	@ 0x60
 800285a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800285c:	69bb      	ldr	r3, [r7, #24]
 800285e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002862:	2b00      	cmp	r3, #0
 8002864:	d011      	beq.n	800288a <HAL_ADC_IRQHandler+0x264>
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800286c:	2b00      	cmp	r3, #0
 800286e:	d00c      	beq.n	800288a <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002874:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800287c:	6878      	ldr	r0, [r7, #4]
 800287e:	f000 f886 	bl	800298e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	2280      	movs	r2, #128	@ 0x80
 8002888:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800288a:	69bb      	ldr	r3, [r7, #24]
 800288c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002890:	2b00      	cmp	r3, #0
 8002892:	d012      	beq.n	80028ba <HAL_ADC_IRQHandler+0x294>
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800289a:	2b00      	cmp	r3, #0
 800289c:	d00d      	beq.n	80028ba <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028a2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f000 fe06 	bl	80034bc <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80028b8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80028ba:	69bb      	ldr	r3, [r7, #24]
 80028bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d012      	beq.n	80028ea <HAL_ADC_IRQHandler+0x2c4>
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d00d      	beq.n	80028ea <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028d2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f000 fdf8 	bl	80034d0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80028e8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80028ea:	69bb      	ldr	r3, [r7, #24]
 80028ec:	f003 0310 	and.w	r3, r3, #16
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d02a      	beq.n	800294a <HAL_ADC_IRQHandler+0x324>
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	f003 0310 	and.w	r3, r3, #16
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d025      	beq.n	800294a <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002902:	2b00      	cmp	r3, #0
 8002904:	d102      	bne.n	800290c <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 8002906:	2301      	movs	r3, #1
 8002908:	61fb      	str	r3, [r7, #28]
 800290a:	e008      	b.n	800291e <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	68db      	ldr	r3, [r3, #12]
 8002912:	f003 0301 	and.w	r3, r3, #1
 8002916:	2b00      	cmp	r3, #0
 8002918:	d001      	beq.n	800291e <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 800291a:	2301      	movs	r3, #1
 800291c:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	2b01      	cmp	r3, #1
 8002922:	d10e      	bne.n	8002942 <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002928:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002934:	f043 0202 	orr.w	r2, r3, #2
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800293c:	6878      	ldr	r0, [r7, #4]
 800293e:	f000 f830 	bl	80029a2 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	2210      	movs	r2, #16
 8002948:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800294a:	69bb      	ldr	r3, [r7, #24]
 800294c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002950:	2b00      	cmp	r3, #0
 8002952:	d018      	beq.n	8002986 <HAL_ADC_IRQHandler+0x360>
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800295a:	2b00      	cmp	r3, #0
 800295c:	d013      	beq.n	8002986 <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002962:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800296e:	f043 0208 	orr.w	r2, r3, #8
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800297e:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002980:	6878      	ldr	r0, [r7, #4]
 8002982:	f000 fd91 	bl	80034a8 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002986:	bf00      	nop
 8002988:	3720      	adds	r7, #32
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}

0800298e <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800298e:	b480      	push	{r7}
 8002990:	b083      	sub	sp, #12
 8002992:	af00      	add	r7, sp, #0
 8002994:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002996:	bf00      	nop
 8002998:	370c      	adds	r7, #12
 800299a:	46bd      	mov	sp, r7
 800299c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a0:	4770      	bx	lr

080029a2 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80029a2:	b480      	push	{r7}
 80029a4:	b083      	sub	sp, #12
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80029aa:	bf00      	nop
 80029ac:	370c      	adds	r7, #12
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
	...

080029b8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b0b6      	sub	sp, #216	@ 0xd8
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029c2:	2300      	movs	r3, #0
 80029c4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80029c8:	2300      	movs	r3, #0
 80029ca:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d101      	bne.n	80029da <HAL_ADC_ConfigChannel+0x22>
 80029d6:	2302      	movs	r3, #2
 80029d8:	e3d5      	b.n	8003186 <HAL_ADC_ConfigChannel+0x7ce>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2201      	movs	r2, #1
 80029de:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4618      	mov	r0, r3
 80029e8:	f7ff fbf0 	bl	80021cc <LL_ADC_REG_IsConversionOngoing>
 80029ec:	4603      	mov	r3, r0
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	f040 83ba 	bne.w	8003168 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	2b05      	cmp	r3, #5
 8002a02:	d824      	bhi.n	8002a4e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	3b02      	subs	r3, #2
 8002a0a:	2b03      	cmp	r3, #3
 8002a0c:	d81b      	bhi.n	8002a46 <HAL_ADC_ConfigChannel+0x8e>
 8002a0e:	a201      	add	r2, pc, #4	@ (adr r2, 8002a14 <HAL_ADC_ConfigChannel+0x5c>)
 8002a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a14:	08002a25 	.word	0x08002a25
 8002a18:	08002a2d 	.word	0x08002a2d
 8002a1c:	08002a35 	.word	0x08002a35
 8002a20:	08002a3d 	.word	0x08002a3d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002a24:	230c      	movs	r3, #12
 8002a26:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002a2a:	e010      	b.n	8002a4e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002a2c:	2312      	movs	r3, #18
 8002a2e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002a32:	e00c      	b.n	8002a4e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002a34:	2318      	movs	r3, #24
 8002a36:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002a3a:	e008      	b.n	8002a4e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002a3c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002a44:	e003      	b.n	8002a4e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002a46:	2306      	movs	r3, #6
 8002a48:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002a4c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6818      	ldr	r0, [r3, #0]
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	461a      	mov	r2, r3
 8002a58:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002a5c:	f7ff fa77 	bl	8001f4e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4618      	mov	r0, r3
 8002a66:	f7ff fbb1 	bl	80021cc <LL_ADC_REG_IsConversionOngoing>
 8002a6a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7ff fbbd 	bl	80021f2 <LL_ADC_INJ_IsConversionOngoing>
 8002a78:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a7c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	f040 81bf 	bne.w	8002e04 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002a86:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	f040 81ba 	bne.w	8002e04 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002a98:	d10f      	bne.n	8002aba <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6818      	ldr	r0, [r3, #0]
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	f7ff fa91 	bl	8001fcc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f7ff fa25 	bl	8001f02 <LL_ADC_SetSamplingTimeCommonConfig>
 8002ab8:	e00e      	b.n	8002ad8 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6818      	ldr	r0, [r3, #0]
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	6819      	ldr	r1, [r3, #0]
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	461a      	mov	r2, r3
 8002ac8:	f7ff fa80 	bl	8001fcc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	2100      	movs	r1, #0
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f7ff fa15 	bl	8001f02 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	695a      	ldr	r2, [r3, #20]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	68db      	ldr	r3, [r3, #12]
 8002ae2:	08db      	lsrs	r3, r3, #3
 8002ae4:	f003 0303 	and.w	r3, r3, #3
 8002ae8:	005b      	lsls	r3, r3, #1
 8002aea:	fa02 f303 	lsl.w	r3, r2, r3
 8002aee:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	691b      	ldr	r3, [r3, #16]
 8002af6:	2b04      	cmp	r3, #4
 8002af8:	d00a      	beq.n	8002b10 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6818      	ldr	r0, [r3, #0]
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	6919      	ldr	r1, [r3, #16]
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002b0a:	f7ff f9a5 	bl	8001e58 <LL_ADC_SetOffset>
 8002b0e:	e179      	b.n	8002e04 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	2100      	movs	r1, #0
 8002b16:	4618      	mov	r0, r3
 8002b18:	f7ff f9c2 	bl	8001ea0 <LL_ADC_GetOffsetChannel>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d10a      	bne.n	8002b3c <HAL_ADC_ConfigChannel+0x184>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	2100      	movs	r1, #0
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f7ff f9b7 	bl	8001ea0 <LL_ADC_GetOffsetChannel>
 8002b32:	4603      	mov	r3, r0
 8002b34:	0e9b      	lsrs	r3, r3, #26
 8002b36:	f003 021f 	and.w	r2, r3, #31
 8002b3a:	e01e      	b.n	8002b7a <HAL_ADC_ConfigChannel+0x1c2>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	2100      	movs	r1, #0
 8002b42:	4618      	mov	r0, r3
 8002b44:	f7ff f9ac 	bl	8001ea0 <LL_ADC_GetOffsetChannel>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b4e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002b52:	fa93 f3a3 	rbit	r3, r3
 8002b56:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002b5a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b5e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002b62:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d101      	bne.n	8002b6e <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8002b6a:	2320      	movs	r3, #32
 8002b6c:	e004      	b.n	8002b78 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8002b6e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002b72:	fab3 f383 	clz	r3, r3
 8002b76:	b2db      	uxtb	r3, r3
 8002b78:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d105      	bne.n	8002b92 <HAL_ADC_ConfigChannel+0x1da>
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	0e9b      	lsrs	r3, r3, #26
 8002b8c:	f003 031f 	and.w	r3, r3, #31
 8002b90:	e018      	b.n	8002bc4 <HAL_ADC_ConfigChannel+0x20c>
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002b9e:	fa93 f3a3 	rbit	r3, r3
 8002ba2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002ba6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002baa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002bae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d101      	bne.n	8002bba <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8002bb6:	2320      	movs	r3, #32
 8002bb8:	e004      	b.n	8002bc4 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8002bba:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002bbe:	fab3 f383 	clz	r3, r3
 8002bc2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	d106      	bne.n	8002bd6 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	2100      	movs	r1, #0
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f7ff f97b 	bl	8001ecc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	2101      	movs	r1, #1
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f7ff f95f 	bl	8001ea0 <LL_ADC_GetOffsetChannel>
 8002be2:	4603      	mov	r3, r0
 8002be4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d10a      	bne.n	8002c02 <HAL_ADC_ConfigChannel+0x24a>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	2101      	movs	r1, #1
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7ff f954 	bl	8001ea0 <LL_ADC_GetOffsetChannel>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	0e9b      	lsrs	r3, r3, #26
 8002bfc:	f003 021f 	and.w	r2, r3, #31
 8002c00:	e01e      	b.n	8002c40 <HAL_ADC_ConfigChannel+0x288>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2101      	movs	r1, #1
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7ff f949 	bl	8001ea0 <LL_ADC_GetOffsetChannel>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c14:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002c18:	fa93 f3a3 	rbit	r3, r3
 8002c1c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002c20:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002c24:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002c28:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d101      	bne.n	8002c34 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8002c30:	2320      	movs	r3, #32
 8002c32:	e004      	b.n	8002c3e <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8002c34:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002c38:	fab3 f383 	clz	r3, r3
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d105      	bne.n	8002c58 <HAL_ADC_ConfigChannel+0x2a0>
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	0e9b      	lsrs	r3, r3, #26
 8002c52:	f003 031f 	and.w	r3, r3, #31
 8002c56:	e018      	b.n	8002c8a <HAL_ADC_ConfigChannel+0x2d2>
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c60:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c64:	fa93 f3a3 	rbit	r3, r3
 8002c68:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002c6c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002c70:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002c74:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d101      	bne.n	8002c80 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8002c7c:	2320      	movs	r3, #32
 8002c7e:	e004      	b.n	8002c8a <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8002c80:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002c84:	fab3 f383 	clz	r3, r3
 8002c88:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	d106      	bne.n	8002c9c <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	2200      	movs	r2, #0
 8002c94:	2101      	movs	r1, #1
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7ff f918 	bl	8001ecc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	2102      	movs	r1, #2
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f7ff f8fc 	bl	8001ea0 <LL_ADC_GetOffsetChannel>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d10a      	bne.n	8002cc8 <HAL_ADC_ConfigChannel+0x310>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	2102      	movs	r1, #2
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f7ff f8f1 	bl	8001ea0 <LL_ADC_GetOffsetChannel>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	0e9b      	lsrs	r3, r3, #26
 8002cc2:	f003 021f 	and.w	r2, r3, #31
 8002cc6:	e01e      	b.n	8002d06 <HAL_ADC_ConfigChannel+0x34e>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	2102      	movs	r1, #2
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f7ff f8e6 	bl	8001ea0 <LL_ADC_GetOffsetChannel>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cda:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002cde:	fa93 f3a3 	rbit	r3, r3
 8002ce2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002ce6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002cea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002cee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d101      	bne.n	8002cfa <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8002cf6:	2320      	movs	r3, #32
 8002cf8:	e004      	b.n	8002d04 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8002cfa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002cfe:	fab3 f383 	clz	r3, r3
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d105      	bne.n	8002d1e <HAL_ADC_ConfigChannel+0x366>
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	0e9b      	lsrs	r3, r3, #26
 8002d18:	f003 031f 	and.w	r3, r3, #31
 8002d1c:	e014      	b.n	8002d48 <HAL_ADC_ConfigChannel+0x390>
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d24:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002d26:	fa93 f3a3 	rbit	r3, r3
 8002d2a:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002d2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002d2e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002d32:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d101      	bne.n	8002d3e <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002d3a:	2320      	movs	r3, #32
 8002d3c:	e004      	b.n	8002d48 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8002d3e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002d42:	fab3 f383 	clz	r3, r3
 8002d46:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d106      	bne.n	8002d5a <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	2200      	movs	r2, #0
 8002d52:	2102      	movs	r1, #2
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7ff f8b9 	bl	8001ecc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	2103      	movs	r1, #3
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7ff f89d 	bl	8001ea0 <LL_ADC_GetOffsetChannel>
 8002d66:	4603      	mov	r3, r0
 8002d68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d10a      	bne.n	8002d86 <HAL_ADC_ConfigChannel+0x3ce>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2103      	movs	r1, #3
 8002d76:	4618      	mov	r0, r3
 8002d78:	f7ff f892 	bl	8001ea0 <LL_ADC_GetOffsetChannel>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	0e9b      	lsrs	r3, r3, #26
 8002d80:	f003 021f 	and.w	r2, r3, #31
 8002d84:	e017      	b.n	8002db6 <HAL_ADC_ConfigChannel+0x3fe>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	2103      	movs	r1, #3
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f7ff f887 	bl	8001ea0 <LL_ADC_GetOffsetChannel>
 8002d92:	4603      	mov	r3, r0
 8002d94:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d96:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002d98:	fa93 f3a3 	rbit	r3, r3
 8002d9c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002d9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002da0:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002da2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d101      	bne.n	8002dac <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8002da8:	2320      	movs	r3, #32
 8002daa:	e003      	b.n	8002db4 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8002dac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002dae:	fab3 f383 	clz	r3, r3
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d105      	bne.n	8002dce <HAL_ADC_ConfigChannel+0x416>
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	0e9b      	lsrs	r3, r3, #26
 8002dc8:	f003 031f 	and.w	r3, r3, #31
 8002dcc:	e011      	b.n	8002df2 <HAL_ADC_ConfigChannel+0x43a>
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dd4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002dd6:	fa93 f3a3 	rbit	r3, r3
 8002dda:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002ddc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002dde:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002de0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d101      	bne.n	8002dea <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8002de6:	2320      	movs	r3, #32
 8002de8:	e003      	b.n	8002df2 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8002dea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002dec:	fab3 f383 	clz	r3, r3
 8002df0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d106      	bne.n	8002e04 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	2103      	movs	r1, #3
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7ff f864 	bl	8001ecc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7ff f9a5 	bl	8002158 <LL_ADC_IsEnabled>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	f040 813f 	bne.w	8003094 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6818      	ldr	r0, [r3, #0]
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	6819      	ldr	r1, [r3, #0]
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	68db      	ldr	r3, [r3, #12]
 8002e22:	461a      	mov	r2, r3
 8002e24:	f7ff f8fe 	bl	8002024 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	4a8e      	ldr	r2, [pc, #568]	@ (8003068 <HAL_ADC_ConfigChannel+0x6b0>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	f040 8130 	bne.w	8003094 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d10b      	bne.n	8002e5c <HAL_ADC_ConfigChannel+0x4a4>
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	0e9b      	lsrs	r3, r3, #26
 8002e4a:	3301      	adds	r3, #1
 8002e4c:	f003 031f 	and.w	r3, r3, #31
 8002e50:	2b09      	cmp	r3, #9
 8002e52:	bf94      	ite	ls
 8002e54:	2301      	movls	r3, #1
 8002e56:	2300      	movhi	r3, #0
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	e019      	b.n	8002e90 <HAL_ADC_ConfigChannel+0x4d8>
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e62:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002e64:	fa93 f3a3 	rbit	r3, r3
 8002e68:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002e6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002e6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d101      	bne.n	8002e78 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8002e74:	2320      	movs	r3, #32
 8002e76:	e003      	b.n	8002e80 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8002e78:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002e7a:	fab3 f383 	clz	r3, r3
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	3301      	adds	r3, #1
 8002e82:	f003 031f 	and.w	r3, r3, #31
 8002e86:	2b09      	cmp	r3, #9
 8002e88:	bf94      	ite	ls
 8002e8a:	2301      	movls	r3, #1
 8002e8c:	2300      	movhi	r3, #0
 8002e8e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d079      	beq.n	8002f88 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d107      	bne.n	8002eb0 <HAL_ADC_ConfigChannel+0x4f8>
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	0e9b      	lsrs	r3, r3, #26
 8002ea6:	3301      	adds	r3, #1
 8002ea8:	069b      	lsls	r3, r3, #26
 8002eaa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002eae:	e015      	b.n	8002edc <HAL_ADC_ConfigChannel+0x524>
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002eb8:	fa93 f3a3 	rbit	r3, r3
 8002ebc:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002ebe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ec0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002ec2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d101      	bne.n	8002ecc <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8002ec8:	2320      	movs	r3, #32
 8002eca:	e003      	b.n	8002ed4 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8002ecc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ece:	fab3 f383 	clz	r3, r3
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	3301      	adds	r3, #1
 8002ed6:	069b      	lsls	r3, r3, #26
 8002ed8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d109      	bne.n	8002efc <HAL_ADC_ConfigChannel+0x544>
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	0e9b      	lsrs	r3, r3, #26
 8002eee:	3301      	adds	r3, #1
 8002ef0:	f003 031f 	and.w	r3, r3, #31
 8002ef4:	2101      	movs	r1, #1
 8002ef6:	fa01 f303 	lsl.w	r3, r1, r3
 8002efa:	e017      	b.n	8002f2c <HAL_ADC_ConfigChannel+0x574>
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f04:	fa93 f3a3 	rbit	r3, r3
 8002f08:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002f0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f0c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002f0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d101      	bne.n	8002f18 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8002f14:	2320      	movs	r3, #32
 8002f16:	e003      	b.n	8002f20 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8002f18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f1a:	fab3 f383 	clz	r3, r3
 8002f1e:	b2db      	uxtb	r3, r3
 8002f20:	3301      	adds	r3, #1
 8002f22:	f003 031f 	and.w	r3, r3, #31
 8002f26:	2101      	movs	r1, #1
 8002f28:	fa01 f303 	lsl.w	r3, r1, r3
 8002f2c:	ea42 0103 	orr.w	r1, r2, r3
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d10a      	bne.n	8002f52 <HAL_ADC_ConfigChannel+0x59a>
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	0e9b      	lsrs	r3, r3, #26
 8002f42:	3301      	adds	r3, #1
 8002f44:	f003 021f 	and.w	r2, r3, #31
 8002f48:	4613      	mov	r3, r2
 8002f4a:	005b      	lsls	r3, r3, #1
 8002f4c:	4413      	add	r3, r2
 8002f4e:	051b      	lsls	r3, r3, #20
 8002f50:	e018      	b.n	8002f84 <HAL_ADC_ConfigChannel+0x5cc>
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f5a:	fa93 f3a3 	rbit	r3, r3
 8002f5e:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002f60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f62:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d101      	bne.n	8002f6e <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8002f6a:	2320      	movs	r3, #32
 8002f6c:	e003      	b.n	8002f76 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8002f6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f70:	fab3 f383 	clz	r3, r3
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	3301      	adds	r3, #1
 8002f78:	f003 021f 	and.w	r2, r3, #31
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	005b      	lsls	r3, r3, #1
 8002f80:	4413      	add	r3, r2
 8002f82:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f84:	430b      	orrs	r3, r1
 8002f86:	e080      	b.n	800308a <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d107      	bne.n	8002fa4 <HAL_ADC_ConfigChannel+0x5ec>
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	0e9b      	lsrs	r3, r3, #26
 8002f9a:	3301      	adds	r3, #1
 8002f9c:	069b      	lsls	r3, r3, #26
 8002f9e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002fa2:	e015      	b.n	8002fd0 <HAL_ADC_ConfigChannel+0x618>
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002faa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fac:	fa93 f3a3 	rbit	r3, r3
 8002fb0:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002fb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d101      	bne.n	8002fc0 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8002fbc:	2320      	movs	r3, #32
 8002fbe:	e003      	b.n	8002fc8 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8002fc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fc2:	fab3 f383 	clz	r3, r3
 8002fc6:	b2db      	uxtb	r3, r3
 8002fc8:	3301      	adds	r3, #1
 8002fca:	069b      	lsls	r3, r3, #26
 8002fcc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d109      	bne.n	8002ff0 <HAL_ADC_ConfigChannel+0x638>
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	0e9b      	lsrs	r3, r3, #26
 8002fe2:	3301      	adds	r3, #1
 8002fe4:	f003 031f 	and.w	r3, r3, #31
 8002fe8:	2101      	movs	r1, #1
 8002fea:	fa01 f303 	lsl.w	r3, r1, r3
 8002fee:	e017      	b.n	8003020 <HAL_ADC_ConfigChannel+0x668>
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	fa93 f3a3 	rbit	r3, r3
 8002ffc:	61bb      	str	r3, [r7, #24]
  return result;
 8002ffe:	69bb      	ldr	r3, [r7, #24]
 8003000:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003002:	6a3b      	ldr	r3, [r7, #32]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d101      	bne.n	800300c <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8003008:	2320      	movs	r3, #32
 800300a:	e003      	b.n	8003014 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 800300c:	6a3b      	ldr	r3, [r7, #32]
 800300e:	fab3 f383 	clz	r3, r3
 8003012:	b2db      	uxtb	r3, r3
 8003014:	3301      	adds	r3, #1
 8003016:	f003 031f 	and.w	r3, r3, #31
 800301a:	2101      	movs	r1, #1
 800301c:	fa01 f303 	lsl.w	r3, r1, r3
 8003020:	ea42 0103 	orr.w	r1, r2, r3
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800302c:	2b00      	cmp	r3, #0
 800302e:	d10d      	bne.n	800304c <HAL_ADC_ConfigChannel+0x694>
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	0e9b      	lsrs	r3, r3, #26
 8003036:	3301      	adds	r3, #1
 8003038:	f003 021f 	and.w	r2, r3, #31
 800303c:	4613      	mov	r3, r2
 800303e:	005b      	lsls	r3, r3, #1
 8003040:	4413      	add	r3, r2
 8003042:	3b1e      	subs	r3, #30
 8003044:	051b      	lsls	r3, r3, #20
 8003046:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800304a:	e01d      	b.n	8003088 <HAL_ADC_ConfigChannel+0x6d0>
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	fa93 f3a3 	rbit	r3, r3
 8003058:	60fb      	str	r3, [r7, #12]
  return result;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d103      	bne.n	800306c <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8003064:	2320      	movs	r3, #32
 8003066:	e005      	b.n	8003074 <HAL_ADC_ConfigChannel+0x6bc>
 8003068:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	fab3 f383 	clz	r3, r3
 8003072:	b2db      	uxtb	r3, r3
 8003074:	3301      	adds	r3, #1
 8003076:	f003 021f 	and.w	r2, r3, #31
 800307a:	4613      	mov	r3, r2
 800307c:	005b      	lsls	r3, r3, #1
 800307e:	4413      	add	r3, r2
 8003080:	3b1e      	subs	r3, #30
 8003082:	051b      	lsls	r3, r3, #20
 8003084:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003088:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800308a:	683a      	ldr	r2, [r7, #0]
 800308c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800308e:	4619      	mov	r1, r3
 8003090:	f7fe ff9c 	bl	8001fcc <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	4b3d      	ldr	r3, [pc, #244]	@ (8003190 <HAL_ADC_ConfigChannel+0x7d8>)
 800309a:	4013      	ands	r3, r2
 800309c:	2b00      	cmp	r3, #0
 800309e:	d06c      	beq.n	800317a <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80030a0:	483c      	ldr	r0, [pc, #240]	@ (8003194 <HAL_ADC_ConfigChannel+0x7dc>)
 80030a2:	f7fe fecb 	bl	8001e3c <LL_ADC_GetCommonPathInternalCh>
 80030a6:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a3a      	ldr	r2, [pc, #232]	@ (8003198 <HAL_ADC_ConfigChannel+0x7e0>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d127      	bne.n	8003104 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80030b4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80030b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d121      	bne.n	8003104 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a35      	ldr	r2, [pc, #212]	@ (800319c <HAL_ADC_ConfigChannel+0x7e4>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d157      	bne.n	800317a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80030ca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80030ce:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80030d2:	4619      	mov	r1, r3
 80030d4:	482f      	ldr	r0, [pc, #188]	@ (8003194 <HAL_ADC_ConfigChannel+0x7dc>)
 80030d6:	f7fe fe9e 	bl	8001e16 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80030da:	4b31      	ldr	r3, [pc, #196]	@ (80031a0 <HAL_ADC_ConfigChannel+0x7e8>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	099b      	lsrs	r3, r3, #6
 80030e0:	4a30      	ldr	r2, [pc, #192]	@ (80031a4 <HAL_ADC_ConfigChannel+0x7ec>)
 80030e2:	fba2 2303 	umull	r2, r3, r2, r3
 80030e6:	099b      	lsrs	r3, r3, #6
 80030e8:	1c5a      	adds	r2, r3, #1
 80030ea:	4613      	mov	r3, r2
 80030ec:	005b      	lsls	r3, r3, #1
 80030ee:	4413      	add	r3, r2
 80030f0:	009b      	lsls	r3, r3, #2
 80030f2:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80030f4:	e002      	b.n	80030fc <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	3b01      	subs	r3, #1
 80030fa:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d1f9      	bne.n	80030f6 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003102:	e03a      	b.n	800317a <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a27      	ldr	r2, [pc, #156]	@ (80031a8 <HAL_ADC_ConfigChannel+0x7f0>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d113      	bne.n	8003136 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800310e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003112:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003116:	2b00      	cmp	r3, #0
 8003118:	d10d      	bne.n	8003136 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a1f      	ldr	r2, [pc, #124]	@ (800319c <HAL_ADC_ConfigChannel+0x7e4>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d12a      	bne.n	800317a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003124:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003128:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800312c:	4619      	mov	r1, r3
 800312e:	4819      	ldr	r0, [pc, #100]	@ (8003194 <HAL_ADC_ConfigChannel+0x7dc>)
 8003130:	f7fe fe71 	bl	8001e16 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003134:	e021      	b.n	800317a <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a1c      	ldr	r2, [pc, #112]	@ (80031ac <HAL_ADC_ConfigChannel+0x7f4>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d11c      	bne.n	800317a <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003140:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003144:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003148:	2b00      	cmp	r3, #0
 800314a:	d116      	bne.n	800317a <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a12      	ldr	r2, [pc, #72]	@ (800319c <HAL_ADC_ConfigChannel+0x7e4>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d111      	bne.n	800317a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003156:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800315a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800315e:	4619      	mov	r1, r3
 8003160:	480c      	ldr	r0, [pc, #48]	@ (8003194 <HAL_ADC_ConfigChannel+0x7dc>)
 8003162:	f7fe fe58 	bl	8001e16 <LL_ADC_SetCommonPathInternalCh>
 8003166:	e008      	b.n	800317a <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800316c:	f043 0220 	orr.w	r2, r3, #32
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2200      	movs	r2, #0
 800317e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003182:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003186:	4618      	mov	r0, r3
 8003188:	37d8      	adds	r7, #216	@ 0xd8
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	80080000 	.word	0x80080000
 8003194:	50040300 	.word	0x50040300
 8003198:	c7520000 	.word	0xc7520000
 800319c:	50040000 	.word	0x50040000
 80031a0:	20040004 	.word	0x20040004
 80031a4:	053e2d63 	.word	0x053e2d63
 80031a8:	cb840000 	.word	0xcb840000
 80031ac:	80000001 	.word	0x80000001

080031b0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b084      	sub	sp, #16
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80031b8:	2300      	movs	r3, #0
 80031ba:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4618      	mov	r0, r3
 80031c2:	f7fe ffc9 	bl	8002158 <LL_ADC_IsEnabled>
 80031c6:	4603      	mov	r3, r0
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d169      	bne.n	80032a0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	689a      	ldr	r2, [r3, #8]
 80031d2:	4b36      	ldr	r3, [pc, #216]	@ (80032ac <ADC_Enable+0xfc>)
 80031d4:	4013      	ands	r3, r2
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d00d      	beq.n	80031f6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031de:	f043 0210 	orr.w	r2, r3, #16
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031ea:	f043 0201 	orr.w	r2, r3, #1
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e055      	b.n	80032a2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4618      	mov	r0, r3
 80031fc:	f7fe ff84 	bl	8002108 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003200:	482b      	ldr	r0, [pc, #172]	@ (80032b0 <ADC_Enable+0x100>)
 8003202:	f7fe fe1b 	bl	8001e3c <LL_ADC_GetCommonPathInternalCh>
 8003206:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003208:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800320c:	2b00      	cmp	r3, #0
 800320e:	d013      	beq.n	8003238 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003210:	4b28      	ldr	r3, [pc, #160]	@ (80032b4 <ADC_Enable+0x104>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	099b      	lsrs	r3, r3, #6
 8003216:	4a28      	ldr	r2, [pc, #160]	@ (80032b8 <ADC_Enable+0x108>)
 8003218:	fba2 2303 	umull	r2, r3, r2, r3
 800321c:	099b      	lsrs	r3, r3, #6
 800321e:	1c5a      	adds	r2, r3, #1
 8003220:	4613      	mov	r3, r2
 8003222:	005b      	lsls	r3, r3, #1
 8003224:	4413      	add	r3, r2
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800322a:	e002      	b.n	8003232 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	3b01      	subs	r3, #1
 8003230:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d1f9      	bne.n	800322c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003238:	f7fe fdaa 	bl	8001d90 <HAL_GetTick>
 800323c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800323e:	e028      	b.n	8003292 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4618      	mov	r0, r3
 8003246:	f7fe ff87 	bl	8002158 <LL_ADC_IsEnabled>
 800324a:	4603      	mov	r3, r0
 800324c:	2b00      	cmp	r3, #0
 800324e:	d104      	bne.n	800325a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4618      	mov	r0, r3
 8003256:	f7fe ff57 	bl	8002108 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800325a:	f7fe fd99 	bl	8001d90 <HAL_GetTick>
 800325e:	4602      	mov	r2, r0
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	2b02      	cmp	r3, #2
 8003266:	d914      	bls.n	8003292 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0301 	and.w	r3, r3, #1
 8003272:	2b01      	cmp	r3, #1
 8003274:	d00d      	beq.n	8003292 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800327a:	f043 0210 	orr.w	r2, r3, #16
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003286:	f043 0201 	orr.w	r2, r3, #1
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e007      	b.n	80032a2 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0301 	and.w	r3, r3, #1
 800329c:	2b01      	cmp	r3, #1
 800329e:	d1cf      	bne.n	8003240 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80032a0:	2300      	movs	r3, #0
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3710      	adds	r7, #16
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
 80032aa:	bf00      	nop
 80032ac:	8000003f 	.word	0x8000003f
 80032b0:	50040300 	.word	0x50040300
 80032b4:	20040004 	.word	0x20040004
 80032b8:	053e2d63 	.word	0x053e2d63

080032bc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b084      	sub	sp, #16
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4618      	mov	r0, r3
 80032ca:	f7fe ff58 	bl	800217e <LL_ADC_IsDisableOngoing>
 80032ce:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4618      	mov	r0, r3
 80032d6:	f7fe ff3f 	bl	8002158 <LL_ADC_IsEnabled>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d047      	beq.n	8003370 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d144      	bne.n	8003370 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	f003 030d 	and.w	r3, r3, #13
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d10c      	bne.n	800330e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4618      	mov	r0, r3
 80032fa:	f7fe ff19 	bl	8002130 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	2203      	movs	r2, #3
 8003304:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003306:	f7fe fd43 	bl	8001d90 <HAL_GetTick>
 800330a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800330c:	e029      	b.n	8003362 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003312:	f043 0210 	orr.w	r2, r3, #16
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800331e:	f043 0201 	orr.w	r2, r3, #1
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	e023      	b.n	8003372 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800332a:	f7fe fd31 	bl	8001d90 <HAL_GetTick>
 800332e:	4602      	mov	r2, r0
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	2b02      	cmp	r3, #2
 8003336:	d914      	bls.n	8003362 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	f003 0301 	and.w	r3, r3, #1
 8003342:	2b00      	cmp	r3, #0
 8003344:	d00d      	beq.n	8003362 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800334a:	f043 0210 	orr.w	r2, r3, #16
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003356:	f043 0201 	orr.w	r2, r3, #1
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e007      	b.n	8003372 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	f003 0301 	and.w	r3, r3, #1
 800336c:	2b00      	cmp	r3, #0
 800336e:	d1dc      	bne.n	800332a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003370:	2300      	movs	r3, #0
}
 8003372:	4618      	mov	r0, r3
 8003374:	3710      	adds	r7, #16
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}

0800337a <LL_ADC_StartCalibration>:
{
 800337a:	b480      	push	{r7}
 800337c:	b083      	sub	sp, #12
 800337e:	af00      	add	r7, sp, #0
 8003380:	6078      	str	r0, [r7, #4]
 8003382:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800338c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003390:	683a      	ldr	r2, [r7, #0]
 8003392:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003396:	4313      	orrs	r3, r2
 8003398:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	609a      	str	r2, [r3, #8]
}
 80033a0:	bf00      	nop
 80033a2:	370c      	adds	r7, #12
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr

080033ac <LL_ADC_IsCalibrationOnGoing>:
{
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80033bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80033c0:	d101      	bne.n	80033c6 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80033c2:	2301      	movs	r3, #1
 80033c4:	e000      	b.n	80033c8 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80033c6:	2300      	movs	r3, #0
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	370c      	adds	r7, #12
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr

080033d4 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b084      	sub	sp, #16
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
 80033dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80033de:	2300      	movs	r3, #0
 80033e0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d101      	bne.n	80033f0 <HAL_ADCEx_Calibration_Start+0x1c>
 80033ec:	2302      	movs	r3, #2
 80033ee:	e04d      	b.n	800348c <HAL_ADCEx_Calibration_Start+0xb8>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2201      	movs	r2, #1
 80033f4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	f7ff ff5f 	bl	80032bc <ADC_Disable>
 80033fe:	4603      	mov	r3, r0
 8003400:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003402:	7bfb      	ldrb	r3, [r7, #15]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d136      	bne.n	8003476 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800340c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003410:	f023 0302 	bic.w	r3, r3, #2
 8003414:	f043 0202 	orr.w	r2, r3, #2
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	6839      	ldr	r1, [r7, #0]
 8003422:	4618      	mov	r0, r3
 8003424:	f7ff ffa9 	bl	800337a <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003428:	e014      	b.n	8003454 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	3301      	adds	r3, #1
 800342e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8003436:	d30d      	bcc.n	8003454 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800343c:	f023 0312 	bic.w	r3, r3, #18
 8003440:	f043 0210 	orr.w	r2, r3, #16
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2200      	movs	r2, #0
 800344c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8003450:	2301      	movs	r3, #1
 8003452:	e01b      	b.n	800348c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4618      	mov	r0, r3
 800345a:	f7ff ffa7 	bl	80033ac <LL_ADC_IsCalibrationOnGoing>
 800345e:	4603      	mov	r3, r0
 8003460:	2b00      	cmp	r3, #0
 8003462:	d1e2      	bne.n	800342a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003468:	f023 0303 	bic.w	r3, r3, #3
 800346c:	f043 0201 	orr.w	r2, r3, #1
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	659a      	str	r2, [r3, #88]	@ 0x58
 8003474:	e005      	b.n	8003482 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800347a:	f043 0210 	orr.w	r2, r3, #16
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2200      	movs	r2, #0
 8003486:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800348a:	7bfb      	ldrb	r3, [r7, #15]
}
 800348c:	4618      	mov	r0, r3
 800348e:	3710      	adds	r7, #16
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}

08003494 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003494:	b480      	push	{r7}
 8003496:	b083      	sub	sp, #12
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800349c:	bf00      	nop
 800349e:	370c      	adds	r7, #12
 80034a0:	46bd      	mov	sp, r7
 80034a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a6:	4770      	bx	lr

080034a8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b083      	sub	sp, #12
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80034b0:	bf00      	nop
 80034b2:	370c      	adds	r7, #12
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr

080034bc <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80034bc:	b480      	push	{r7}
 80034be:	b083      	sub	sp, #12
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80034c4:	bf00      	nop
 80034c6:	370c      	adds	r7, #12
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr

080034d0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b083      	sub	sp, #12
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80034d8:	bf00      	nop
 80034da:	370c      	adds	r7, #12
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr

080034e4 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b083      	sub	sp, #12
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80034ec:	bf00      	nop
 80034ee:	370c      	adds	r7, #12
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b085      	sub	sp, #20
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	f003 0307 	and.w	r3, r3, #7
 8003506:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003508:	4b0c      	ldr	r3, [pc, #48]	@ (800353c <__NVIC_SetPriorityGrouping+0x44>)
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800350e:	68ba      	ldr	r2, [r7, #8]
 8003510:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003514:	4013      	ands	r3, r2
 8003516:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003520:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003524:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003528:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800352a:	4a04      	ldr	r2, [pc, #16]	@ (800353c <__NVIC_SetPriorityGrouping+0x44>)
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	60d3      	str	r3, [r2, #12]
}
 8003530:	bf00      	nop
 8003532:	3714      	adds	r7, #20
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr
 800353c:	e000ed00 	.word	0xe000ed00

08003540 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003540:	b480      	push	{r7}
 8003542:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003544:	4b04      	ldr	r3, [pc, #16]	@ (8003558 <__NVIC_GetPriorityGrouping+0x18>)
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	0a1b      	lsrs	r3, r3, #8
 800354a:	f003 0307 	and.w	r3, r3, #7
}
 800354e:	4618      	mov	r0, r3
 8003550:	46bd      	mov	sp, r7
 8003552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003556:	4770      	bx	lr
 8003558:	e000ed00 	.word	0xe000ed00

0800355c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	4603      	mov	r3, r0
 8003564:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800356a:	2b00      	cmp	r3, #0
 800356c:	db0b      	blt.n	8003586 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800356e:	79fb      	ldrb	r3, [r7, #7]
 8003570:	f003 021f 	and.w	r2, r3, #31
 8003574:	4907      	ldr	r1, [pc, #28]	@ (8003594 <__NVIC_EnableIRQ+0x38>)
 8003576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800357a:	095b      	lsrs	r3, r3, #5
 800357c:	2001      	movs	r0, #1
 800357e:	fa00 f202 	lsl.w	r2, r0, r2
 8003582:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003586:	bf00      	nop
 8003588:	370c      	adds	r7, #12
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr
 8003592:	bf00      	nop
 8003594:	e000e100 	.word	0xe000e100

08003598 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003598:	b480      	push	{r7}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
 800359e:	4603      	mov	r3, r0
 80035a0:	6039      	str	r1, [r7, #0]
 80035a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	db0a      	blt.n	80035c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	b2da      	uxtb	r2, r3
 80035b0:	490c      	ldr	r1, [pc, #48]	@ (80035e4 <__NVIC_SetPriority+0x4c>)
 80035b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035b6:	0112      	lsls	r2, r2, #4
 80035b8:	b2d2      	uxtb	r2, r2
 80035ba:	440b      	add	r3, r1
 80035bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035c0:	e00a      	b.n	80035d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	b2da      	uxtb	r2, r3
 80035c6:	4908      	ldr	r1, [pc, #32]	@ (80035e8 <__NVIC_SetPriority+0x50>)
 80035c8:	79fb      	ldrb	r3, [r7, #7]
 80035ca:	f003 030f 	and.w	r3, r3, #15
 80035ce:	3b04      	subs	r3, #4
 80035d0:	0112      	lsls	r2, r2, #4
 80035d2:	b2d2      	uxtb	r2, r2
 80035d4:	440b      	add	r3, r1
 80035d6:	761a      	strb	r2, [r3, #24]
}
 80035d8:	bf00      	nop
 80035da:	370c      	adds	r7, #12
 80035dc:	46bd      	mov	sp, r7
 80035de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e2:	4770      	bx	lr
 80035e4:	e000e100 	.word	0xe000e100
 80035e8:	e000ed00 	.word	0xe000ed00

080035ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b089      	sub	sp, #36	@ 0x24
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	60f8      	str	r0, [r7, #12]
 80035f4:	60b9      	str	r1, [r7, #8]
 80035f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f003 0307 	and.w	r3, r3, #7
 80035fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003600:	69fb      	ldr	r3, [r7, #28]
 8003602:	f1c3 0307 	rsb	r3, r3, #7
 8003606:	2b04      	cmp	r3, #4
 8003608:	bf28      	it	cs
 800360a:	2304      	movcs	r3, #4
 800360c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800360e:	69fb      	ldr	r3, [r7, #28]
 8003610:	3304      	adds	r3, #4
 8003612:	2b06      	cmp	r3, #6
 8003614:	d902      	bls.n	800361c <NVIC_EncodePriority+0x30>
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	3b03      	subs	r3, #3
 800361a:	e000      	b.n	800361e <NVIC_EncodePriority+0x32>
 800361c:	2300      	movs	r3, #0
 800361e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003620:	f04f 32ff 	mov.w	r2, #4294967295
 8003624:	69bb      	ldr	r3, [r7, #24]
 8003626:	fa02 f303 	lsl.w	r3, r2, r3
 800362a:	43da      	mvns	r2, r3
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	401a      	ands	r2, r3
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003634:	f04f 31ff 	mov.w	r1, #4294967295
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	fa01 f303 	lsl.w	r3, r1, r3
 800363e:	43d9      	mvns	r1, r3
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003644:	4313      	orrs	r3, r2
         );
}
 8003646:	4618      	mov	r0, r3
 8003648:	3724      	adds	r7, #36	@ 0x24
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr

08003652 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003652:	b580      	push	{r7, lr}
 8003654:	b082      	sub	sp, #8
 8003656:	af00      	add	r7, sp, #0
 8003658:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f7ff ff4c 	bl	80034f8 <__NVIC_SetPriorityGrouping>
}
 8003660:	bf00      	nop
 8003662:	3708      	adds	r7, #8
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}

08003668 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b086      	sub	sp, #24
 800366c:	af00      	add	r7, sp, #0
 800366e:	4603      	mov	r3, r0
 8003670:	60b9      	str	r1, [r7, #8]
 8003672:	607a      	str	r2, [r7, #4]
 8003674:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003676:	2300      	movs	r3, #0
 8003678:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800367a:	f7ff ff61 	bl	8003540 <__NVIC_GetPriorityGrouping>
 800367e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	68b9      	ldr	r1, [r7, #8]
 8003684:	6978      	ldr	r0, [r7, #20]
 8003686:	f7ff ffb1 	bl	80035ec <NVIC_EncodePriority>
 800368a:	4602      	mov	r2, r0
 800368c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003690:	4611      	mov	r1, r2
 8003692:	4618      	mov	r0, r3
 8003694:	f7ff ff80 	bl	8003598 <__NVIC_SetPriority>
}
 8003698:	bf00      	nop
 800369a:	3718      	adds	r7, #24
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}

080036a0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b082      	sub	sp, #8
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	4603      	mov	r3, r0
 80036a8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ae:	4618      	mov	r0, r3
 80036b0:	f7ff ff54 	bl	800355c <__NVIC_EnableIRQ>
}
 80036b4:	bf00      	nop
 80036b6:	3708      	adds	r7, #8
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}

080036bc <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b082      	sub	sp, #8
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d101      	bne.n	80036ce <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e014      	b.n	80036f8 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	791b      	ldrb	r3, [r3, #4]
 80036d2:	b2db      	uxtb	r3, r3
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d105      	bne.n	80036e4 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2200      	movs	r2, #0
 80036dc:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	f7fe f86a 	bl	80017b8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2202      	movs	r2, #2
 80036e8:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2200      	movs	r2, #0
 80036ee:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2201      	movs	r2, #1
 80036f4:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80036f6:	2300      	movs	r3, #0
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3708      	adds	r7, #8
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}

08003700 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003700:	b480      	push	{r7}
 8003702:	b083      	sub	sp, #12
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
 8003708:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	795b      	ldrb	r3, [r3, #5]
 800370e:	2b01      	cmp	r3, #1
 8003710:	d101      	bne.n	8003716 <HAL_DAC_Start+0x16>
 8003712:	2302      	movs	r3, #2
 8003714:	e040      	b.n	8003798 <HAL_DAC_Start+0x98>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2201      	movs	r2, #1
 800371a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2202      	movs	r2, #2
 8003720:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	6819      	ldr	r1, [r3, #0]
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	f003 0310 	and.w	r3, r3, #16
 800372e:	2201      	movs	r2, #1
 8003730:	409a      	lsls	r2, r3
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	430a      	orrs	r2, r1
 8003738:	601a      	str	r2, [r3, #0]

#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (Channel == DAC_CHANNEL_1)
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d10f      	bne.n	8003760 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800374a:	2b02      	cmp	r3, #2
 800374c:	d11d      	bne.n	800378a <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	685a      	ldr	r2, [r3, #4]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f042 0201 	orr.w	r2, r2, #1
 800375c:	605a      	str	r2, [r3, #4]
 800375e:	e014      	b.n	800378a <HAL_DAC_Start+0x8a>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	f003 0310 	and.w	r3, r3, #16
 8003770:	2102      	movs	r1, #2
 8003772:	fa01 f303 	lsl.w	r3, r1, r3
 8003776:	429a      	cmp	r2, r3
 8003778:	d107      	bne.n	800378a <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	685a      	ldr	r2, [r3, #4]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f042 0202 	orr.w	r2, r2, #2
 8003788:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2201      	movs	r2, #1
 800378e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2200      	movs	r2, #0
 8003794:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003796:	2300      	movs	r3, #0
}
 8003798:	4618      	mov	r0, r3
 800379a:	370c      	adds	r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b082      	sub	sp, #8
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037ba:	d120      	bne.n	80037fe <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037ca:	d118      	bne.n	80037fe <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2204      	movs	r2, #4
 80037d0:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	691b      	ldr	r3, [r3, #16]
 80037d6:	f043 0201 	orr.w	r2, r3, #1
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80037e6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80037f6:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80037f8:	6878      	ldr	r0, [r7, #4]
 80037fa:	f000 f852 	bl	80038a2 <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003808:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800380c:	d120      	bne.n	8003850 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003814:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003818:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800381c:	d118      	bne.n	8003850 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2204      	movs	r2, #4
 8003822:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	691b      	ldr	r3, [r3, #16]
 8003828:	f043 0202 	orr.w	r2, r3, #2
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003838:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8003848:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f000 f980 	bl	8003b50 <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 8003850:	bf00      	nop
 8003852:	3708      	adds	r7, #8
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}

08003858 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003858:	b480      	push	{r7}
 800385a:	b087      	sub	sp, #28
 800385c:	af00      	add	r7, sp, #0
 800385e:	60f8      	str	r0, [r7, #12]
 8003860:	60b9      	str	r1, [r7, #8]
 8003862:	607a      	str	r2, [r7, #4]
 8003864:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8003866:	2300      	movs	r3, #0
 8003868:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d105      	bne.n	8003882 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003876:	697a      	ldr	r2, [r7, #20]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	4413      	add	r3, r2
 800387c:	3308      	adds	r3, #8
 800387e:	617b      	str	r3, [r7, #20]
 8003880:	e004      	b.n	800388c <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003882:	697a      	ldr	r2, [r7, #20]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	4413      	add	r3, r2
 8003888:	3314      	adds	r3, #20
 800388a:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	461a      	mov	r2, r3
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003894:	2300      	movs	r3, #0
}
 8003896:	4618      	mov	r0, r3
 8003898:	371c      	adds	r7, #28
 800389a:	46bd      	mov	sp, r7
 800389c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a0:	4770      	bx	lr

080038a2 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80038a2:	b480      	push	{r7}
 80038a4:	b083      	sub	sp, #12
 80038a6:	af00      	add	r7, sp, #0
 80038a8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80038aa:	bf00      	nop
 80038ac:	370c      	adds	r7, #12
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr
	...

080038b8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b088      	sub	sp, #32
 80038bc:	af00      	add	r7, sp, #0
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	60b9      	str	r1, [r7, #8]
 80038c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80038c4:	2300      	movs	r3, #0
 80038c6:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	795b      	ldrb	r3, [r3, #5]
 80038cc:	2b01      	cmp	r3, #1
 80038ce:	d101      	bne.n	80038d4 <HAL_DAC_ConfigChannel+0x1c>
 80038d0:	2302      	movs	r3, #2
 80038d2:	e137      	b.n	8003b44 <HAL_DAC_ConfigChannel+0x28c>
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2201      	movs	r2, #1
 80038d8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2202      	movs	r2, #2
 80038de:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	2b04      	cmp	r3, #4
 80038e6:	f040 8081 	bne.w	80039ec <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80038ea:	f7fe fa51 	bl	8001d90 <HAL_GetTick>
 80038ee:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d140      	bne.n	8003978 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80038f6:	e018      	b.n	800392a <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80038f8:	f7fe fa4a 	bl	8001d90 <HAL_GetTick>
 80038fc:	4602      	mov	r2, r0
 80038fe:	69bb      	ldr	r3, [r7, #24]
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	2b01      	cmp	r3, #1
 8003904:	d911      	bls.n	800392a <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800390c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003910:	2b00      	cmp	r3, #0
 8003912:	d00a      	beq.n	800392a <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	691b      	ldr	r3, [r3, #16]
 8003918:	f043 0208 	orr.w	r2, r3, #8
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2203      	movs	r2, #3
 8003924:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003926:	2303      	movs	r3, #3
 8003928:	e10c      	b.n	8003b44 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003930:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d1df      	bne.n	80038f8 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8003938:	2001      	movs	r0, #1
 800393a:	f7fe fa35 	bl	8001da8 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	68ba      	ldr	r2, [r7, #8]
 8003944:	69d2      	ldr	r2, [r2, #28]
 8003946:	641a      	str	r2, [r3, #64]	@ 0x40
 8003948:	e023      	b.n	8003992 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800394a:	f7fe fa21 	bl	8001d90 <HAL_GetTick>
 800394e:	4602      	mov	r2, r0
 8003950:	69bb      	ldr	r3, [r7, #24]
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	2b01      	cmp	r3, #1
 8003956:	d90f      	bls.n	8003978 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800395e:	2b00      	cmp	r3, #0
 8003960:	da0a      	bge.n	8003978 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	691b      	ldr	r3, [r3, #16]
 8003966:	f043 0208 	orr.w	r2, r3, #8
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2203      	movs	r2, #3
 8003972:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003974:	2303      	movs	r3, #3
 8003976:	e0e5      	b.n	8003b44 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800397e:	2b00      	cmp	r3, #0
 8003980:	dbe3      	blt.n	800394a <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8003982:	2001      	movs	r0, #1
 8003984:	f7fe fa10 	bl	8001da8 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	68ba      	ldr	r2, [r7, #8]
 800398e:	69d2      	ldr	r2, [r2, #28]
 8003990:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	f003 0310 	and.w	r3, r3, #16
 800399e:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80039a2:	fa01 f303 	lsl.w	r3, r1, r3
 80039a6:	43db      	mvns	r3, r3
 80039a8:	ea02 0103 	and.w	r1, r2, r3
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	6a1a      	ldr	r2, [r3, #32]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	f003 0310 	and.w	r3, r3, #16
 80039b6:	409a      	lsls	r2, r3
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	430a      	orrs	r2, r1
 80039be:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	f003 0310 	and.w	r3, r3, #16
 80039cc:	21ff      	movs	r1, #255	@ 0xff
 80039ce:	fa01 f303 	lsl.w	r3, r1, r3
 80039d2:	43db      	mvns	r3, r3
 80039d4:	ea02 0103 	and.w	r1, r2, r3
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	f003 0310 	and.w	r3, r3, #16
 80039e2:	409a      	lsls	r2, r3
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	430a      	orrs	r2, r1
 80039ea:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	695b      	ldr	r3, [r3, #20]
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d11d      	bne.n	8003a30 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039fa:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	f003 0310 	and.w	r3, r3, #16
 8003a02:	221f      	movs	r2, #31
 8003a04:	fa02 f303 	lsl.w	r3, r2, r3
 8003a08:	43db      	mvns	r3, r3
 8003a0a:	69fa      	ldr	r2, [r7, #28]
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	699b      	ldr	r3, [r3, #24]
 8003a14:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	f003 0310 	and.w	r3, r3, #16
 8003a1c:	697a      	ldr	r2, [r7, #20]
 8003a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a22:	69fa      	ldr	r2, [r7, #28]
 8003a24:	4313      	orrs	r3, r2
 8003a26:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	69fa      	ldr	r2, [r7, #28]
 8003a2e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a36:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	f003 0310 	and.w	r3, r3, #16
 8003a3e:	2207      	movs	r2, #7
 8003a40:	fa02 f303 	lsl.w	r3, r2, r3
 8003a44:	43db      	mvns	r3, r3
 8003a46:	69fa      	ldr	r2, [r7, #28]
 8003a48:	4013      	ands	r3, r2
 8003a4a:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	685a      	ldr	r2, [r3, #4]
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	431a      	orrs	r2, r3
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	691b      	ldr	r3, [r3, #16]
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	f003 0310 	and.w	r3, r3, #16
 8003a64:	697a      	ldr	r2, [r7, #20]
 8003a66:	fa02 f303 	lsl.w	r3, r2, r3
 8003a6a:	69fa      	ldr	r2, [r7, #28]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	69fa      	ldr	r2, [r7, #28]
 8003a76:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	6819      	ldr	r1, [r3, #0]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	f003 0310 	and.w	r3, r3, #16
 8003a84:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003a88:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8c:	43da      	mvns	r2, r3
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	400a      	ands	r2, r1
 8003a94:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	f003 0310 	and.w	r3, r3, #16
 8003aa4:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8003aac:	43db      	mvns	r3, r3
 8003aae:	69fa      	ldr	r2, [r7, #28]
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	f003 0310 	and.w	r3, r3, #16
 8003ac0:	697a      	ldr	r2, [r7, #20]
 8003ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac6:	69fa      	ldr	r2, [r7, #28]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ad4:	d104      	bne.n	8003ae0 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003adc:	61fb      	str	r3, [r7, #28]
 8003ade:	e018      	b.n	8003b12 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d104      	bne.n	8003af2 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8003ae8:	69fb      	ldr	r3, [r7, #28]
 8003aea:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003aee:	61fb      	str	r3, [r7, #28]
 8003af0:	e00f      	b.n	8003b12 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8003af2:	f001 f9fb 	bl	8004eec <HAL_RCC_GetHCLKFreq>
 8003af6:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	4a14      	ldr	r2, [pc, #80]	@ (8003b4c <HAL_DAC_ConfigChannel+0x294>)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d904      	bls.n	8003b0a <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b06:	61fb      	str	r3, [r7, #28]
 8003b08:	e003      	b.n	8003b12 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8003b0a:	69fb      	ldr	r3, [r7, #28]
 8003b0c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003b10:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	69fa      	ldr	r2, [r7, #28]
 8003b18:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	6819      	ldr	r1, [r3, #0]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	f003 0310 	and.w	r3, r3, #16
 8003b26:	22c0      	movs	r2, #192	@ 0xc0
 8003b28:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2c:	43da      	mvns	r2, r3
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	400a      	ands	r2, r1
 8003b34:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2201      	movs	r2, #1
 8003b3a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003b42:	2300      	movs	r3, #0
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	3720      	adds	r7, #32
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}
 8003b4c:	04c4b400 	.word	0x04c4b400

08003b50 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b083      	sub	sp, #12
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8003b58:	bf00      	nop
 8003b5a:	370c      	adds	r7, #12
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr

08003b64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b087      	sub	sp, #28
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
 8003b6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b72:	e166      	b.n	8003e42 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	2101      	movs	r1, #1
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	fa01 f303 	lsl.w	r3, r1, r3
 8003b80:	4013      	ands	r3, r2
 8003b82:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	f000 8158 	beq.w	8003e3c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f003 0303 	and.w	r3, r3, #3
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d005      	beq.n	8003ba4 <HAL_GPIO_Init+0x40>
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	f003 0303 	and.w	r3, r3, #3
 8003ba0:	2b02      	cmp	r3, #2
 8003ba2:	d130      	bne.n	8003c06 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	005b      	lsls	r3, r3, #1
 8003bae:	2203      	movs	r2, #3
 8003bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb4:	43db      	mvns	r3, r3
 8003bb6:	693a      	ldr	r2, [r7, #16]
 8003bb8:	4013      	ands	r3, r2
 8003bba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	68da      	ldr	r2, [r3, #12]
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	005b      	lsls	r3, r3, #1
 8003bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc8:	693a      	ldr	r2, [r7, #16]
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	693a      	ldr	r2, [r7, #16]
 8003bd2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003bda:	2201      	movs	r2, #1
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	fa02 f303 	lsl.w	r3, r2, r3
 8003be2:	43db      	mvns	r3, r3
 8003be4:	693a      	ldr	r2, [r7, #16]
 8003be6:	4013      	ands	r3, r2
 8003be8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	091b      	lsrs	r3, r3, #4
 8003bf0:	f003 0201 	and.w	r2, r3, #1
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bfa:	693a      	ldr	r2, [r7, #16]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	693a      	ldr	r2, [r7, #16]
 8003c04:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	f003 0303 	and.w	r3, r3, #3
 8003c0e:	2b03      	cmp	r3, #3
 8003c10:	d017      	beq.n	8003c42 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	68db      	ldr	r3, [r3, #12]
 8003c16:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	005b      	lsls	r3, r3, #1
 8003c1c:	2203      	movs	r2, #3
 8003c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c22:	43db      	mvns	r3, r3
 8003c24:	693a      	ldr	r2, [r7, #16]
 8003c26:	4013      	ands	r3, r2
 8003c28:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	689a      	ldr	r2, [r3, #8]
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	005b      	lsls	r3, r3, #1
 8003c32:	fa02 f303 	lsl.w	r3, r2, r3
 8003c36:	693a      	ldr	r2, [r7, #16]
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	693a      	ldr	r2, [r7, #16]
 8003c40:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	f003 0303 	and.w	r3, r3, #3
 8003c4a:	2b02      	cmp	r3, #2
 8003c4c:	d123      	bne.n	8003c96 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	08da      	lsrs	r2, r3, #3
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	3208      	adds	r2, #8
 8003c56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c5a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	f003 0307 	and.w	r3, r3, #7
 8003c62:	009b      	lsls	r3, r3, #2
 8003c64:	220f      	movs	r2, #15
 8003c66:	fa02 f303 	lsl.w	r3, r2, r3
 8003c6a:	43db      	mvns	r3, r3
 8003c6c:	693a      	ldr	r2, [r7, #16]
 8003c6e:	4013      	ands	r3, r2
 8003c70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	691a      	ldr	r2, [r3, #16]
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	f003 0307 	and.w	r3, r3, #7
 8003c7c:	009b      	lsls	r3, r3, #2
 8003c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c82:	693a      	ldr	r2, [r7, #16]
 8003c84:	4313      	orrs	r3, r2
 8003c86:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	08da      	lsrs	r2, r3, #3
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	3208      	adds	r2, #8
 8003c90:	6939      	ldr	r1, [r7, #16]
 8003c92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	005b      	lsls	r3, r3, #1
 8003ca0:	2203      	movs	r2, #3
 8003ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca6:	43db      	mvns	r3, r3
 8003ca8:	693a      	ldr	r2, [r7, #16]
 8003caa:	4013      	ands	r3, r2
 8003cac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	f003 0203 	and.w	r2, r3, #3
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	005b      	lsls	r3, r3, #1
 8003cba:	fa02 f303 	lsl.w	r3, r2, r3
 8003cbe:	693a      	ldr	r2, [r7, #16]
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	693a      	ldr	r2, [r7, #16]
 8003cc8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	f000 80b2 	beq.w	8003e3c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cd8:	4b61      	ldr	r3, [pc, #388]	@ (8003e60 <HAL_GPIO_Init+0x2fc>)
 8003cda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cdc:	4a60      	ldr	r2, [pc, #384]	@ (8003e60 <HAL_GPIO_Init+0x2fc>)
 8003cde:	f043 0301 	orr.w	r3, r3, #1
 8003ce2:	6613      	str	r3, [r2, #96]	@ 0x60
 8003ce4:	4b5e      	ldr	r3, [pc, #376]	@ (8003e60 <HAL_GPIO_Init+0x2fc>)
 8003ce6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ce8:	f003 0301 	and.w	r3, r3, #1
 8003cec:	60bb      	str	r3, [r7, #8]
 8003cee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003cf0:	4a5c      	ldr	r2, [pc, #368]	@ (8003e64 <HAL_GPIO_Init+0x300>)
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	089b      	lsrs	r3, r3, #2
 8003cf6:	3302      	adds	r3, #2
 8003cf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cfc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	f003 0303 	and.w	r3, r3, #3
 8003d04:	009b      	lsls	r3, r3, #2
 8003d06:	220f      	movs	r2, #15
 8003d08:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0c:	43db      	mvns	r3, r3
 8003d0e:	693a      	ldr	r2, [r7, #16]
 8003d10:	4013      	ands	r3, r2
 8003d12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003d1a:	d02b      	beq.n	8003d74 <HAL_GPIO_Init+0x210>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	4a52      	ldr	r2, [pc, #328]	@ (8003e68 <HAL_GPIO_Init+0x304>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d025      	beq.n	8003d70 <HAL_GPIO_Init+0x20c>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	4a51      	ldr	r2, [pc, #324]	@ (8003e6c <HAL_GPIO_Init+0x308>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d01f      	beq.n	8003d6c <HAL_GPIO_Init+0x208>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	4a50      	ldr	r2, [pc, #320]	@ (8003e70 <HAL_GPIO_Init+0x30c>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d019      	beq.n	8003d68 <HAL_GPIO_Init+0x204>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	4a4f      	ldr	r2, [pc, #316]	@ (8003e74 <HAL_GPIO_Init+0x310>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d013      	beq.n	8003d64 <HAL_GPIO_Init+0x200>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	4a4e      	ldr	r2, [pc, #312]	@ (8003e78 <HAL_GPIO_Init+0x314>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d00d      	beq.n	8003d60 <HAL_GPIO_Init+0x1fc>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	4a4d      	ldr	r2, [pc, #308]	@ (8003e7c <HAL_GPIO_Init+0x318>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d007      	beq.n	8003d5c <HAL_GPIO_Init+0x1f8>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	4a4c      	ldr	r2, [pc, #304]	@ (8003e80 <HAL_GPIO_Init+0x31c>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d101      	bne.n	8003d58 <HAL_GPIO_Init+0x1f4>
 8003d54:	2307      	movs	r3, #7
 8003d56:	e00e      	b.n	8003d76 <HAL_GPIO_Init+0x212>
 8003d58:	2308      	movs	r3, #8
 8003d5a:	e00c      	b.n	8003d76 <HAL_GPIO_Init+0x212>
 8003d5c:	2306      	movs	r3, #6
 8003d5e:	e00a      	b.n	8003d76 <HAL_GPIO_Init+0x212>
 8003d60:	2305      	movs	r3, #5
 8003d62:	e008      	b.n	8003d76 <HAL_GPIO_Init+0x212>
 8003d64:	2304      	movs	r3, #4
 8003d66:	e006      	b.n	8003d76 <HAL_GPIO_Init+0x212>
 8003d68:	2303      	movs	r3, #3
 8003d6a:	e004      	b.n	8003d76 <HAL_GPIO_Init+0x212>
 8003d6c:	2302      	movs	r3, #2
 8003d6e:	e002      	b.n	8003d76 <HAL_GPIO_Init+0x212>
 8003d70:	2301      	movs	r3, #1
 8003d72:	e000      	b.n	8003d76 <HAL_GPIO_Init+0x212>
 8003d74:	2300      	movs	r3, #0
 8003d76:	697a      	ldr	r2, [r7, #20]
 8003d78:	f002 0203 	and.w	r2, r2, #3
 8003d7c:	0092      	lsls	r2, r2, #2
 8003d7e:	4093      	lsls	r3, r2
 8003d80:	693a      	ldr	r2, [r7, #16]
 8003d82:	4313      	orrs	r3, r2
 8003d84:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003d86:	4937      	ldr	r1, [pc, #220]	@ (8003e64 <HAL_GPIO_Init+0x300>)
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	089b      	lsrs	r3, r3, #2
 8003d8c:	3302      	adds	r3, #2
 8003d8e:	693a      	ldr	r2, [r7, #16]
 8003d90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003d94:	4b3b      	ldr	r3, [pc, #236]	@ (8003e84 <HAL_GPIO_Init+0x320>)
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	43db      	mvns	r3, r3
 8003d9e:	693a      	ldr	r2, [r7, #16]
 8003da0:	4013      	ands	r3, r2
 8003da2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d003      	beq.n	8003db8 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003db0:	693a      	ldr	r2, [r7, #16]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003db8:	4a32      	ldr	r2, [pc, #200]	@ (8003e84 <HAL_GPIO_Init+0x320>)
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003dbe:	4b31      	ldr	r3, [pc, #196]	@ (8003e84 <HAL_GPIO_Init+0x320>)
 8003dc0:	68db      	ldr	r3, [r3, #12]
 8003dc2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	43db      	mvns	r3, r3
 8003dc8:	693a      	ldr	r2, [r7, #16]
 8003dca:	4013      	ands	r3, r2
 8003dcc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d003      	beq.n	8003de2 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003dda:	693a      	ldr	r2, [r7, #16]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	4313      	orrs	r3, r2
 8003de0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003de2:	4a28      	ldr	r2, [pc, #160]	@ (8003e84 <HAL_GPIO_Init+0x320>)
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003de8:	4b26      	ldr	r3, [pc, #152]	@ (8003e84 <HAL_GPIO_Init+0x320>)
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	43db      	mvns	r3, r3
 8003df2:	693a      	ldr	r2, [r7, #16]
 8003df4:	4013      	ands	r3, r2
 8003df6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d003      	beq.n	8003e0c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003e04:	693a      	ldr	r2, [r7, #16]
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003e0c:	4a1d      	ldr	r2, [pc, #116]	@ (8003e84 <HAL_GPIO_Init+0x320>)
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003e12:	4b1c      	ldr	r3, [pc, #112]	@ (8003e84 <HAL_GPIO_Init+0x320>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	43db      	mvns	r3, r3
 8003e1c:	693a      	ldr	r2, [r7, #16]
 8003e1e:	4013      	ands	r3, r2
 8003e20:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d003      	beq.n	8003e36 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003e2e:	693a      	ldr	r2, [r7, #16]
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	4313      	orrs	r3, r2
 8003e34:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003e36:	4a13      	ldr	r2, [pc, #76]	@ (8003e84 <HAL_GPIO_Init+0x320>)
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	3301      	adds	r3, #1
 8003e40:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	fa22 f303 	lsr.w	r3, r2, r3
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	f47f ae91 	bne.w	8003b74 <HAL_GPIO_Init+0x10>
  }
}
 8003e52:	bf00      	nop
 8003e54:	bf00      	nop
 8003e56:	371c      	adds	r7, #28
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5e:	4770      	bx	lr
 8003e60:	40021000 	.word	0x40021000
 8003e64:	40010000 	.word	0x40010000
 8003e68:	48000400 	.word	0x48000400
 8003e6c:	48000800 	.word	0x48000800
 8003e70:	48000c00 	.word	0x48000c00
 8003e74:	48001000 	.word	0x48001000
 8003e78:	48001400 	.word	0x48001400
 8003e7c:	48001800 	.word	0x48001800
 8003e80:	48001c00 	.word	0x48001c00
 8003e84:	40010400 	.word	0x40010400

08003e88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b083      	sub	sp, #12
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
 8003e90:	460b      	mov	r3, r1
 8003e92:	807b      	strh	r3, [r7, #2]
 8003e94:	4613      	mov	r3, r2
 8003e96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e98:	787b      	ldrb	r3, [r7, #1]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d003      	beq.n	8003ea6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003e9e:	887a      	ldrh	r2, [r7, #2]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003ea4:	e002      	b.n	8003eac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003ea6:	887a      	ldrh	r2, [r7, #2]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003eac:	bf00      	nop
 8003eae:	370c      	adds	r7, #12
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr

08003eb8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b082      	sub	sp, #8
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003ec2:	4b08      	ldr	r3, [pc, #32]	@ (8003ee4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ec4:	695a      	ldr	r2, [r3, #20]
 8003ec6:	88fb      	ldrh	r3, [r7, #6]
 8003ec8:	4013      	ands	r3, r2
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d006      	beq.n	8003edc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003ece:	4a05      	ldr	r2, [pc, #20]	@ (8003ee4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ed0:	88fb      	ldrh	r3, [r7, #6]
 8003ed2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003ed4:	88fb      	ldrh	r3, [r7, #6]
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	f000 f806 	bl	8003ee8 <HAL_GPIO_EXTI_Callback>
  }
}
 8003edc:	bf00      	nop
 8003ede:	3708      	adds	r7, #8
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}
 8003ee4:	40010400 	.word	0x40010400

08003ee8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b083      	sub	sp, #12
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	4603      	mov	r3, r0
 8003ef0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003ef2:	bf00      	nop
 8003ef4:	370c      	adds	r7, #12
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr

08003efe <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003efe:	b580      	push	{r7, lr}
 8003f00:	b086      	sub	sp, #24
 8003f02:	af02      	add	r7, sp, #8
 8003f04:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d101      	bne.n	8003f10 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	e101      	b.n	8004114 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d106      	bne.n	8003f2a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f7fd fd75 	bl	8001a14 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2203      	movs	r2, #3
 8003f2e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f003 f958 	bl	80071f2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6818      	ldr	r0, [r3, #0]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	7c1a      	ldrb	r2, [r3, #16]
 8003f4a:	f88d 2000 	strb.w	r2, [sp]
 8003f4e:	3304      	adds	r3, #4
 8003f50:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003f52:	f003 f921 	bl	8007198 <USB_CoreInit>
 8003f56:	4603      	mov	r3, r0
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d005      	beq.n	8003f68 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2202      	movs	r2, #2
 8003f60:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e0d5      	b.n	8004114 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	2100      	movs	r1, #0
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f003 f950 	bl	8007214 <USB_SetCurrentMode>
 8003f74:	4603      	mov	r3, r0
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d005      	beq.n	8003f86 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2202      	movs	r2, #2
 8003f7e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e0c6      	b.n	8004114 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f86:	2300      	movs	r3, #0
 8003f88:	73fb      	strb	r3, [r7, #15]
 8003f8a:	e04a      	b.n	8004022 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003f8c:	7bfa      	ldrb	r2, [r7, #15]
 8003f8e:	6879      	ldr	r1, [r7, #4]
 8003f90:	4613      	mov	r3, r2
 8003f92:	00db      	lsls	r3, r3, #3
 8003f94:	4413      	add	r3, r2
 8003f96:	009b      	lsls	r3, r3, #2
 8003f98:	440b      	add	r3, r1
 8003f9a:	3315      	adds	r3, #21
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003fa0:	7bfa      	ldrb	r2, [r7, #15]
 8003fa2:	6879      	ldr	r1, [r7, #4]
 8003fa4:	4613      	mov	r3, r2
 8003fa6:	00db      	lsls	r3, r3, #3
 8003fa8:	4413      	add	r3, r2
 8003faa:	009b      	lsls	r3, r3, #2
 8003fac:	440b      	add	r3, r1
 8003fae:	3314      	adds	r3, #20
 8003fb0:	7bfa      	ldrb	r2, [r7, #15]
 8003fb2:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003fb4:	7bfa      	ldrb	r2, [r7, #15]
 8003fb6:	7bfb      	ldrb	r3, [r7, #15]
 8003fb8:	b298      	uxth	r0, r3
 8003fba:	6879      	ldr	r1, [r7, #4]
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	00db      	lsls	r3, r3, #3
 8003fc0:	4413      	add	r3, r2
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	440b      	add	r3, r1
 8003fc6:	332e      	adds	r3, #46	@ 0x2e
 8003fc8:	4602      	mov	r2, r0
 8003fca:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003fcc:	7bfa      	ldrb	r2, [r7, #15]
 8003fce:	6879      	ldr	r1, [r7, #4]
 8003fd0:	4613      	mov	r3, r2
 8003fd2:	00db      	lsls	r3, r3, #3
 8003fd4:	4413      	add	r3, r2
 8003fd6:	009b      	lsls	r3, r3, #2
 8003fd8:	440b      	add	r3, r1
 8003fda:	3318      	adds	r3, #24
 8003fdc:	2200      	movs	r2, #0
 8003fde:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003fe0:	7bfa      	ldrb	r2, [r7, #15]
 8003fe2:	6879      	ldr	r1, [r7, #4]
 8003fe4:	4613      	mov	r3, r2
 8003fe6:	00db      	lsls	r3, r3, #3
 8003fe8:	4413      	add	r3, r2
 8003fea:	009b      	lsls	r3, r3, #2
 8003fec:	440b      	add	r3, r1
 8003fee:	331c      	adds	r3, #28
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003ff4:	7bfa      	ldrb	r2, [r7, #15]
 8003ff6:	6879      	ldr	r1, [r7, #4]
 8003ff8:	4613      	mov	r3, r2
 8003ffa:	00db      	lsls	r3, r3, #3
 8003ffc:	4413      	add	r3, r2
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	440b      	add	r3, r1
 8004002:	3320      	adds	r3, #32
 8004004:	2200      	movs	r2, #0
 8004006:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004008:	7bfa      	ldrb	r2, [r7, #15]
 800400a:	6879      	ldr	r1, [r7, #4]
 800400c:	4613      	mov	r3, r2
 800400e:	00db      	lsls	r3, r3, #3
 8004010:	4413      	add	r3, r2
 8004012:	009b      	lsls	r3, r3, #2
 8004014:	440b      	add	r3, r1
 8004016:	3324      	adds	r3, #36	@ 0x24
 8004018:	2200      	movs	r2, #0
 800401a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800401c:	7bfb      	ldrb	r3, [r7, #15]
 800401e:	3301      	adds	r3, #1
 8004020:	73fb      	strb	r3, [r7, #15]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	791b      	ldrb	r3, [r3, #4]
 8004026:	7bfa      	ldrb	r2, [r7, #15]
 8004028:	429a      	cmp	r2, r3
 800402a:	d3af      	bcc.n	8003f8c <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800402c:	2300      	movs	r3, #0
 800402e:	73fb      	strb	r3, [r7, #15]
 8004030:	e044      	b.n	80040bc <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004032:	7bfa      	ldrb	r2, [r7, #15]
 8004034:	6879      	ldr	r1, [r7, #4]
 8004036:	4613      	mov	r3, r2
 8004038:	00db      	lsls	r3, r3, #3
 800403a:	4413      	add	r3, r2
 800403c:	009b      	lsls	r3, r3, #2
 800403e:	440b      	add	r3, r1
 8004040:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004044:	2200      	movs	r2, #0
 8004046:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004048:	7bfa      	ldrb	r2, [r7, #15]
 800404a:	6879      	ldr	r1, [r7, #4]
 800404c:	4613      	mov	r3, r2
 800404e:	00db      	lsls	r3, r3, #3
 8004050:	4413      	add	r3, r2
 8004052:	009b      	lsls	r3, r3, #2
 8004054:	440b      	add	r3, r1
 8004056:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800405a:	7bfa      	ldrb	r2, [r7, #15]
 800405c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800405e:	7bfa      	ldrb	r2, [r7, #15]
 8004060:	6879      	ldr	r1, [r7, #4]
 8004062:	4613      	mov	r3, r2
 8004064:	00db      	lsls	r3, r3, #3
 8004066:	4413      	add	r3, r2
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	440b      	add	r3, r1
 800406c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004070:	2200      	movs	r2, #0
 8004072:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004074:	7bfa      	ldrb	r2, [r7, #15]
 8004076:	6879      	ldr	r1, [r7, #4]
 8004078:	4613      	mov	r3, r2
 800407a:	00db      	lsls	r3, r3, #3
 800407c:	4413      	add	r3, r2
 800407e:	009b      	lsls	r3, r3, #2
 8004080:	440b      	add	r3, r1
 8004082:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004086:	2200      	movs	r2, #0
 8004088:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800408a:	7bfa      	ldrb	r2, [r7, #15]
 800408c:	6879      	ldr	r1, [r7, #4]
 800408e:	4613      	mov	r3, r2
 8004090:	00db      	lsls	r3, r3, #3
 8004092:	4413      	add	r3, r2
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	440b      	add	r3, r1
 8004098:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800409c:	2200      	movs	r2, #0
 800409e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80040a0:	7bfa      	ldrb	r2, [r7, #15]
 80040a2:	6879      	ldr	r1, [r7, #4]
 80040a4:	4613      	mov	r3, r2
 80040a6:	00db      	lsls	r3, r3, #3
 80040a8:	4413      	add	r3, r2
 80040aa:	009b      	lsls	r3, r3, #2
 80040ac:	440b      	add	r3, r1
 80040ae:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80040b2:	2200      	movs	r2, #0
 80040b4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040b6:	7bfb      	ldrb	r3, [r7, #15]
 80040b8:	3301      	adds	r3, #1
 80040ba:	73fb      	strb	r3, [r7, #15]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	791b      	ldrb	r3, [r3, #4]
 80040c0:	7bfa      	ldrb	r2, [r7, #15]
 80040c2:	429a      	cmp	r2, r3
 80040c4:	d3b5      	bcc.n	8004032 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6818      	ldr	r0, [r3, #0]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	7c1a      	ldrb	r2, [r3, #16]
 80040ce:	f88d 2000 	strb.w	r2, [sp]
 80040d2:	3304      	adds	r3, #4
 80040d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80040d6:	f003 f8e9 	bl	80072ac <USB_DevInit>
 80040da:	4603      	mov	r3, r0
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d005      	beq.n	80040ec <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2202      	movs	r2, #2
 80040e4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80040e8:	2301      	movs	r3, #1
 80040ea:	e013      	b.n	8004114 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2201      	movs	r2, #1
 80040f6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	7b1b      	ldrb	r3, [r3, #12]
 80040fe:	2b01      	cmp	r3, #1
 8004100:	d102      	bne.n	8004108 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f000 f80a 	bl	800411c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4618      	mov	r0, r3
 800410e:	f003 fa8e 	bl	800762e <USB_DevDisconnect>

  return HAL_OK;
 8004112:	2300      	movs	r3, #0
}
 8004114:	4618      	mov	r0, r3
 8004116:	3710      	adds	r7, #16
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}

0800411c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800411c:	b480      	push	{r7}
 800411e:	b085      	sub	sp, #20
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2201      	movs	r2, #1
 800412e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2200      	movs	r2, #0
 8004136:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	699b      	ldr	r3, [r3, #24]
 800413e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800414a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800414e:	f043 0303 	orr.w	r3, r3, #3
 8004152:	68fa      	ldr	r2, [r7, #12]
 8004154:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8004156:	2300      	movs	r3, #0
}
 8004158:	4618      	mov	r0, r3
 800415a:	3714      	adds	r7, #20
 800415c:	46bd      	mov	sp, r7
 800415e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004162:	4770      	bx	lr

08004164 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004164:	b480      	push	{r7}
 8004166:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004168:	4b0d      	ldr	r3, [pc, #52]	@ (80041a0 <HAL_PWREx_GetVoltageRange+0x3c>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004170:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004174:	d102      	bne.n	800417c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004176:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800417a:	e00b      	b.n	8004194 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800417c:	4b08      	ldr	r3, [pc, #32]	@ (80041a0 <HAL_PWREx_GetVoltageRange+0x3c>)
 800417e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004182:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004186:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800418a:	d102      	bne.n	8004192 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 800418c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004190:	e000      	b.n	8004194 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8004192:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004194:	4618      	mov	r0, r3
 8004196:	46bd      	mov	sp, r7
 8004198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419c:	4770      	bx	lr
 800419e:	bf00      	nop
 80041a0:	40007000 	.word	0x40007000

080041a4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b085      	sub	sp, #20
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d141      	bne.n	8004236 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80041b2:	4b4b      	ldr	r3, [pc, #300]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80041ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041be:	d131      	bne.n	8004224 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80041c0:	4b47      	ldr	r3, [pc, #284]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041c6:	4a46      	ldr	r2, [pc, #280]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80041cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80041d0:	4b43      	ldr	r3, [pc, #268]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80041d8:	4a41      	ldr	r2, [pc, #260]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80041de:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80041e0:	4b40      	ldr	r3, [pc, #256]	@ (80042e4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	2232      	movs	r2, #50	@ 0x32
 80041e6:	fb02 f303 	mul.w	r3, r2, r3
 80041ea:	4a3f      	ldr	r2, [pc, #252]	@ (80042e8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80041ec:	fba2 2303 	umull	r2, r3, r2, r3
 80041f0:	0c9b      	lsrs	r3, r3, #18
 80041f2:	3301      	adds	r3, #1
 80041f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80041f6:	e002      	b.n	80041fe <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	3b01      	subs	r3, #1
 80041fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80041fe:	4b38      	ldr	r3, [pc, #224]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004200:	695b      	ldr	r3, [r3, #20]
 8004202:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004206:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800420a:	d102      	bne.n	8004212 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d1f2      	bne.n	80041f8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004212:	4b33      	ldr	r3, [pc, #204]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004214:	695b      	ldr	r3, [r3, #20]
 8004216:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800421a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800421e:	d158      	bne.n	80042d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004220:	2303      	movs	r3, #3
 8004222:	e057      	b.n	80042d4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004224:	4b2e      	ldr	r3, [pc, #184]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004226:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800422a:	4a2d      	ldr	r2, [pc, #180]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800422c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004230:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004234:	e04d      	b.n	80042d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800423c:	d141      	bne.n	80042c2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800423e:	4b28      	ldr	r3, [pc, #160]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004246:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800424a:	d131      	bne.n	80042b0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800424c:	4b24      	ldr	r3, [pc, #144]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800424e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004252:	4a23      	ldr	r2, [pc, #140]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004254:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004258:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800425c:	4b20      	ldr	r3, [pc, #128]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004264:	4a1e      	ldr	r2, [pc, #120]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004266:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800426a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800426c:	4b1d      	ldr	r3, [pc, #116]	@ (80042e4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	2232      	movs	r2, #50	@ 0x32
 8004272:	fb02 f303 	mul.w	r3, r2, r3
 8004276:	4a1c      	ldr	r2, [pc, #112]	@ (80042e8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004278:	fba2 2303 	umull	r2, r3, r2, r3
 800427c:	0c9b      	lsrs	r3, r3, #18
 800427e:	3301      	adds	r3, #1
 8004280:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004282:	e002      	b.n	800428a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	3b01      	subs	r3, #1
 8004288:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800428a:	4b15      	ldr	r3, [pc, #84]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800428c:	695b      	ldr	r3, [r3, #20]
 800428e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004292:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004296:	d102      	bne.n	800429e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d1f2      	bne.n	8004284 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800429e:	4b10      	ldr	r3, [pc, #64]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042a0:	695b      	ldr	r3, [r3, #20]
 80042a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042aa:	d112      	bne.n	80042d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80042ac:	2303      	movs	r3, #3
 80042ae:	e011      	b.n	80042d4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80042b0:	4b0b      	ldr	r3, [pc, #44]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042b6:	4a0a      	ldr	r2, [pc, #40]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80042c0:	e007      	b.n	80042d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80042c2:	4b07      	ldr	r3, [pc, #28]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80042ca:	4a05      	ldr	r2, [pc, #20]	@ (80042e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042cc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80042d0:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80042d2:	2300      	movs	r3, #0
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	3714      	adds	r7, #20
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr
 80042e0:	40007000 	.word	0x40007000
 80042e4:	20040004 	.word	0x20040004
 80042e8:	431bde83 	.word	0x431bde83

080042ec <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80042ec:	b480      	push	{r7}
 80042ee:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80042f0:	4b05      	ldr	r3, [pc, #20]	@ (8004308 <HAL_PWREx_EnableVddUSB+0x1c>)
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	4a04      	ldr	r2, [pc, #16]	@ (8004308 <HAL_PWREx_EnableVddUSB+0x1c>)
 80042f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80042fa:	6053      	str	r3, [r2, #4]
}
 80042fc:	bf00      	nop
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr
 8004306:	bf00      	nop
 8004308:	40007000 	.word	0x40007000

0800430c <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 800430c:	b480      	push	{r7}
 800430e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8004310:	4b05      	ldr	r3, [pc, #20]	@ (8004328 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	4a04      	ldr	r2, [pc, #16]	@ (8004328 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004316:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800431a:	6053      	str	r3, [r2, #4]
}
 800431c:	bf00      	nop
 800431e:	46bd      	mov	sp, r7
 8004320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004324:	4770      	bx	lr
 8004326:	bf00      	nop
 8004328:	40007000 	.word	0x40007000

0800432c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b088      	sub	sp, #32
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d102      	bne.n	8004340 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	f000 bc08 	b.w	8004b50 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004340:	4b96      	ldr	r3, [pc, #600]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	f003 030c 	and.w	r3, r3, #12
 8004348:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800434a:	4b94      	ldr	r3, [pc, #592]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 800434c:	68db      	ldr	r3, [r3, #12]
 800434e:	f003 0303 	and.w	r3, r3, #3
 8004352:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f003 0310 	and.w	r3, r3, #16
 800435c:	2b00      	cmp	r3, #0
 800435e:	f000 80e4 	beq.w	800452a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004362:	69bb      	ldr	r3, [r7, #24]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d007      	beq.n	8004378 <HAL_RCC_OscConfig+0x4c>
 8004368:	69bb      	ldr	r3, [r7, #24]
 800436a:	2b0c      	cmp	r3, #12
 800436c:	f040 808b 	bne.w	8004486 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	2b01      	cmp	r3, #1
 8004374:	f040 8087 	bne.w	8004486 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004378:	4b88      	ldr	r3, [pc, #544]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f003 0302 	and.w	r3, r3, #2
 8004380:	2b00      	cmp	r3, #0
 8004382:	d005      	beq.n	8004390 <HAL_RCC_OscConfig+0x64>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	699b      	ldr	r3, [r3, #24]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d101      	bne.n	8004390 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800438c:	2301      	movs	r3, #1
 800438e:	e3df      	b.n	8004b50 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6a1a      	ldr	r2, [r3, #32]
 8004394:	4b81      	ldr	r3, [pc, #516]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 0308 	and.w	r3, r3, #8
 800439c:	2b00      	cmp	r3, #0
 800439e:	d004      	beq.n	80043aa <HAL_RCC_OscConfig+0x7e>
 80043a0:	4b7e      	ldr	r3, [pc, #504]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80043a8:	e005      	b.n	80043b6 <HAL_RCC_OscConfig+0x8a>
 80043aa:	4b7c      	ldr	r3, [pc, #496]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 80043ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80043b0:	091b      	lsrs	r3, r3, #4
 80043b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d223      	bcs.n	8004402 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6a1b      	ldr	r3, [r3, #32]
 80043be:	4618      	mov	r0, r3
 80043c0:	f000 fdfe 	bl	8004fc0 <RCC_SetFlashLatencyFromMSIRange>
 80043c4:	4603      	mov	r3, r0
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d001      	beq.n	80043ce <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e3c0      	b.n	8004b50 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80043ce:	4b73      	ldr	r3, [pc, #460]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a72      	ldr	r2, [pc, #456]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 80043d4:	f043 0308 	orr.w	r3, r3, #8
 80043d8:	6013      	str	r3, [r2, #0]
 80043da:	4b70      	ldr	r3, [pc, #448]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6a1b      	ldr	r3, [r3, #32]
 80043e6:	496d      	ldr	r1, [pc, #436]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 80043e8:	4313      	orrs	r3, r2
 80043ea:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80043ec:	4b6b      	ldr	r3, [pc, #428]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	69db      	ldr	r3, [r3, #28]
 80043f8:	021b      	lsls	r3, r3, #8
 80043fa:	4968      	ldr	r1, [pc, #416]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 80043fc:	4313      	orrs	r3, r2
 80043fe:	604b      	str	r3, [r1, #4]
 8004400:	e025      	b.n	800444e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004402:	4b66      	ldr	r3, [pc, #408]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4a65      	ldr	r2, [pc, #404]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 8004408:	f043 0308 	orr.w	r3, r3, #8
 800440c:	6013      	str	r3, [r2, #0]
 800440e:	4b63      	ldr	r3, [pc, #396]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6a1b      	ldr	r3, [r3, #32]
 800441a:	4960      	ldr	r1, [pc, #384]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 800441c:	4313      	orrs	r3, r2
 800441e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004420:	4b5e      	ldr	r3, [pc, #376]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	69db      	ldr	r3, [r3, #28]
 800442c:	021b      	lsls	r3, r3, #8
 800442e:	495b      	ldr	r1, [pc, #364]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 8004430:	4313      	orrs	r3, r2
 8004432:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004434:	69bb      	ldr	r3, [r7, #24]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d109      	bne.n	800444e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6a1b      	ldr	r3, [r3, #32]
 800443e:	4618      	mov	r0, r3
 8004440:	f000 fdbe 	bl	8004fc0 <RCC_SetFlashLatencyFromMSIRange>
 8004444:	4603      	mov	r3, r0
 8004446:	2b00      	cmp	r3, #0
 8004448:	d001      	beq.n	800444e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	e380      	b.n	8004b50 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800444e:	f000 fcc1 	bl	8004dd4 <HAL_RCC_GetSysClockFreq>
 8004452:	4602      	mov	r2, r0
 8004454:	4b51      	ldr	r3, [pc, #324]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 8004456:	689b      	ldr	r3, [r3, #8]
 8004458:	091b      	lsrs	r3, r3, #4
 800445a:	f003 030f 	and.w	r3, r3, #15
 800445e:	4950      	ldr	r1, [pc, #320]	@ (80045a0 <HAL_RCC_OscConfig+0x274>)
 8004460:	5ccb      	ldrb	r3, [r1, r3]
 8004462:	f003 031f 	and.w	r3, r3, #31
 8004466:	fa22 f303 	lsr.w	r3, r2, r3
 800446a:	4a4e      	ldr	r2, [pc, #312]	@ (80045a4 <HAL_RCC_OscConfig+0x278>)
 800446c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800446e:	4b4e      	ldr	r3, [pc, #312]	@ (80045a8 <HAL_RCC_OscConfig+0x27c>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4618      	mov	r0, r3
 8004474:	f7fd fb5a 	bl	8001b2c <HAL_InitTick>
 8004478:	4603      	mov	r3, r0
 800447a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800447c:	7bfb      	ldrb	r3, [r7, #15]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d052      	beq.n	8004528 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004482:	7bfb      	ldrb	r3, [r7, #15]
 8004484:	e364      	b.n	8004b50 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	699b      	ldr	r3, [r3, #24]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d032      	beq.n	80044f4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800448e:	4b43      	ldr	r3, [pc, #268]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a42      	ldr	r2, [pc, #264]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 8004494:	f043 0301 	orr.w	r3, r3, #1
 8004498:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800449a:	f7fd fc79 	bl	8001d90 <HAL_GetTick>
 800449e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80044a0:	e008      	b.n	80044b4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80044a2:	f7fd fc75 	bl	8001d90 <HAL_GetTick>
 80044a6:	4602      	mov	r2, r0
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	1ad3      	subs	r3, r2, r3
 80044ac:	2b02      	cmp	r3, #2
 80044ae:	d901      	bls.n	80044b4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80044b0:	2303      	movs	r3, #3
 80044b2:	e34d      	b.n	8004b50 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80044b4:	4b39      	ldr	r3, [pc, #228]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 0302 	and.w	r3, r3, #2
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d0f0      	beq.n	80044a2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044c0:	4b36      	ldr	r3, [pc, #216]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a35      	ldr	r2, [pc, #212]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 80044c6:	f043 0308 	orr.w	r3, r3, #8
 80044ca:	6013      	str	r3, [r2, #0]
 80044cc:	4b33      	ldr	r3, [pc, #204]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6a1b      	ldr	r3, [r3, #32]
 80044d8:	4930      	ldr	r1, [pc, #192]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 80044da:	4313      	orrs	r3, r2
 80044dc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80044de:	4b2f      	ldr	r3, [pc, #188]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	69db      	ldr	r3, [r3, #28]
 80044ea:	021b      	lsls	r3, r3, #8
 80044ec:	492b      	ldr	r1, [pc, #172]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 80044ee:	4313      	orrs	r3, r2
 80044f0:	604b      	str	r3, [r1, #4]
 80044f2:	e01a      	b.n	800452a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80044f4:	4b29      	ldr	r3, [pc, #164]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a28      	ldr	r2, [pc, #160]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 80044fa:	f023 0301 	bic.w	r3, r3, #1
 80044fe:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004500:	f7fd fc46 	bl	8001d90 <HAL_GetTick>
 8004504:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004506:	e008      	b.n	800451a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004508:	f7fd fc42 	bl	8001d90 <HAL_GetTick>
 800450c:	4602      	mov	r2, r0
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	1ad3      	subs	r3, r2, r3
 8004512:	2b02      	cmp	r3, #2
 8004514:	d901      	bls.n	800451a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004516:	2303      	movs	r3, #3
 8004518:	e31a      	b.n	8004b50 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800451a:	4b20      	ldr	r3, [pc, #128]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f003 0302 	and.w	r3, r3, #2
 8004522:	2b00      	cmp	r3, #0
 8004524:	d1f0      	bne.n	8004508 <HAL_RCC_OscConfig+0x1dc>
 8004526:	e000      	b.n	800452a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004528:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f003 0301 	and.w	r3, r3, #1
 8004532:	2b00      	cmp	r3, #0
 8004534:	d073      	beq.n	800461e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004536:	69bb      	ldr	r3, [r7, #24]
 8004538:	2b08      	cmp	r3, #8
 800453a:	d005      	beq.n	8004548 <HAL_RCC_OscConfig+0x21c>
 800453c:	69bb      	ldr	r3, [r7, #24]
 800453e:	2b0c      	cmp	r3, #12
 8004540:	d10e      	bne.n	8004560 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	2b03      	cmp	r3, #3
 8004546:	d10b      	bne.n	8004560 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004548:	4b14      	ldr	r3, [pc, #80]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004550:	2b00      	cmp	r3, #0
 8004552:	d063      	beq.n	800461c <HAL_RCC_OscConfig+0x2f0>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d15f      	bne.n	800461c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	e2f7      	b.n	8004b50 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004568:	d106      	bne.n	8004578 <HAL_RCC_OscConfig+0x24c>
 800456a:	4b0c      	ldr	r3, [pc, #48]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4a0b      	ldr	r2, [pc, #44]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 8004570:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004574:	6013      	str	r3, [r2, #0]
 8004576:	e025      	b.n	80045c4 <HAL_RCC_OscConfig+0x298>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004580:	d114      	bne.n	80045ac <HAL_RCC_OscConfig+0x280>
 8004582:	4b06      	ldr	r3, [pc, #24]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a05      	ldr	r2, [pc, #20]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 8004588:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800458c:	6013      	str	r3, [r2, #0]
 800458e:	4b03      	ldr	r3, [pc, #12]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a02      	ldr	r2, [pc, #8]	@ (800459c <HAL_RCC_OscConfig+0x270>)
 8004594:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004598:	6013      	str	r3, [r2, #0]
 800459a:	e013      	b.n	80045c4 <HAL_RCC_OscConfig+0x298>
 800459c:	40021000 	.word	0x40021000
 80045a0:	0800b138 	.word	0x0800b138
 80045a4:	20040004 	.word	0x20040004
 80045a8:	20040008 	.word	0x20040008
 80045ac:	4ba0      	ldr	r3, [pc, #640]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a9f      	ldr	r2, [pc, #636]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 80045b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045b6:	6013      	str	r3, [r2, #0]
 80045b8:	4b9d      	ldr	r3, [pc, #628]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a9c      	ldr	r2, [pc, #624]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 80045be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80045c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d013      	beq.n	80045f4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045cc:	f7fd fbe0 	bl	8001d90 <HAL_GetTick>
 80045d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80045d2:	e008      	b.n	80045e6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045d4:	f7fd fbdc 	bl	8001d90 <HAL_GetTick>
 80045d8:	4602      	mov	r2, r0
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	1ad3      	subs	r3, r2, r3
 80045de:	2b64      	cmp	r3, #100	@ 0x64
 80045e0:	d901      	bls.n	80045e6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80045e2:	2303      	movs	r3, #3
 80045e4:	e2b4      	b.n	8004b50 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80045e6:	4b92      	ldr	r3, [pc, #584]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d0f0      	beq.n	80045d4 <HAL_RCC_OscConfig+0x2a8>
 80045f2:	e014      	b.n	800461e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045f4:	f7fd fbcc 	bl	8001d90 <HAL_GetTick>
 80045f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80045fa:	e008      	b.n	800460e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045fc:	f7fd fbc8 	bl	8001d90 <HAL_GetTick>
 8004600:	4602      	mov	r2, r0
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	1ad3      	subs	r3, r2, r3
 8004606:	2b64      	cmp	r3, #100	@ 0x64
 8004608:	d901      	bls.n	800460e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800460a:	2303      	movs	r3, #3
 800460c:	e2a0      	b.n	8004b50 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800460e:	4b88      	ldr	r3, [pc, #544]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004616:	2b00      	cmp	r3, #0
 8004618:	d1f0      	bne.n	80045fc <HAL_RCC_OscConfig+0x2d0>
 800461a:	e000      	b.n	800461e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800461c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f003 0302 	and.w	r3, r3, #2
 8004626:	2b00      	cmp	r3, #0
 8004628:	d060      	beq.n	80046ec <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800462a:	69bb      	ldr	r3, [r7, #24]
 800462c:	2b04      	cmp	r3, #4
 800462e:	d005      	beq.n	800463c <HAL_RCC_OscConfig+0x310>
 8004630:	69bb      	ldr	r3, [r7, #24]
 8004632:	2b0c      	cmp	r3, #12
 8004634:	d119      	bne.n	800466a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	2b02      	cmp	r3, #2
 800463a:	d116      	bne.n	800466a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800463c:	4b7c      	ldr	r3, [pc, #496]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004644:	2b00      	cmp	r3, #0
 8004646:	d005      	beq.n	8004654 <HAL_RCC_OscConfig+0x328>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	68db      	ldr	r3, [r3, #12]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d101      	bne.n	8004654 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	e27d      	b.n	8004b50 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004654:	4b76      	ldr	r3, [pc, #472]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	691b      	ldr	r3, [r3, #16]
 8004660:	061b      	lsls	r3, r3, #24
 8004662:	4973      	ldr	r1, [pc, #460]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 8004664:	4313      	orrs	r3, r2
 8004666:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004668:	e040      	b.n	80046ec <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	68db      	ldr	r3, [r3, #12]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d023      	beq.n	80046ba <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004672:	4b6f      	ldr	r3, [pc, #444]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a6e      	ldr	r2, [pc, #440]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 8004678:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800467c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800467e:	f7fd fb87 	bl	8001d90 <HAL_GetTick>
 8004682:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004684:	e008      	b.n	8004698 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004686:	f7fd fb83 	bl	8001d90 <HAL_GetTick>
 800468a:	4602      	mov	r2, r0
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	1ad3      	subs	r3, r2, r3
 8004690:	2b02      	cmp	r3, #2
 8004692:	d901      	bls.n	8004698 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004694:	2303      	movs	r3, #3
 8004696:	e25b      	b.n	8004b50 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004698:	4b65      	ldr	r3, [pc, #404]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d0f0      	beq.n	8004686 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046a4:	4b62      	ldr	r3, [pc, #392]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	691b      	ldr	r3, [r3, #16]
 80046b0:	061b      	lsls	r3, r3, #24
 80046b2:	495f      	ldr	r1, [pc, #380]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 80046b4:	4313      	orrs	r3, r2
 80046b6:	604b      	str	r3, [r1, #4]
 80046b8:	e018      	b.n	80046ec <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046ba:	4b5d      	ldr	r3, [pc, #372]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a5c      	ldr	r2, [pc, #368]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 80046c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80046c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046c6:	f7fd fb63 	bl	8001d90 <HAL_GetTick>
 80046ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80046cc:	e008      	b.n	80046e0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046ce:	f7fd fb5f 	bl	8001d90 <HAL_GetTick>
 80046d2:	4602      	mov	r2, r0
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	1ad3      	subs	r3, r2, r3
 80046d8:	2b02      	cmp	r3, #2
 80046da:	d901      	bls.n	80046e0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80046dc:	2303      	movs	r3, #3
 80046de:	e237      	b.n	8004b50 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80046e0:	4b53      	ldr	r3, [pc, #332]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d1f0      	bne.n	80046ce <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 0308 	and.w	r3, r3, #8
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d03c      	beq.n	8004772 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	695b      	ldr	r3, [r3, #20]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d01c      	beq.n	800473a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004700:	4b4b      	ldr	r3, [pc, #300]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 8004702:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004706:	4a4a      	ldr	r2, [pc, #296]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 8004708:	f043 0301 	orr.w	r3, r3, #1
 800470c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004710:	f7fd fb3e 	bl	8001d90 <HAL_GetTick>
 8004714:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004716:	e008      	b.n	800472a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004718:	f7fd fb3a 	bl	8001d90 <HAL_GetTick>
 800471c:	4602      	mov	r2, r0
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	1ad3      	subs	r3, r2, r3
 8004722:	2b02      	cmp	r3, #2
 8004724:	d901      	bls.n	800472a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004726:	2303      	movs	r3, #3
 8004728:	e212      	b.n	8004b50 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800472a:	4b41      	ldr	r3, [pc, #260]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 800472c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004730:	f003 0302 	and.w	r3, r3, #2
 8004734:	2b00      	cmp	r3, #0
 8004736:	d0ef      	beq.n	8004718 <HAL_RCC_OscConfig+0x3ec>
 8004738:	e01b      	b.n	8004772 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800473a:	4b3d      	ldr	r3, [pc, #244]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 800473c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004740:	4a3b      	ldr	r2, [pc, #236]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 8004742:	f023 0301 	bic.w	r3, r3, #1
 8004746:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800474a:	f7fd fb21 	bl	8001d90 <HAL_GetTick>
 800474e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004750:	e008      	b.n	8004764 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004752:	f7fd fb1d 	bl	8001d90 <HAL_GetTick>
 8004756:	4602      	mov	r2, r0
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	1ad3      	subs	r3, r2, r3
 800475c:	2b02      	cmp	r3, #2
 800475e:	d901      	bls.n	8004764 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004760:	2303      	movs	r3, #3
 8004762:	e1f5      	b.n	8004b50 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004764:	4b32      	ldr	r3, [pc, #200]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 8004766:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800476a:	f003 0302 	and.w	r3, r3, #2
 800476e:	2b00      	cmp	r3, #0
 8004770:	d1ef      	bne.n	8004752 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 0304 	and.w	r3, r3, #4
 800477a:	2b00      	cmp	r3, #0
 800477c:	f000 80a6 	beq.w	80048cc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004780:	2300      	movs	r3, #0
 8004782:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004784:	4b2a      	ldr	r3, [pc, #168]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 8004786:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004788:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800478c:	2b00      	cmp	r3, #0
 800478e:	d10d      	bne.n	80047ac <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004790:	4b27      	ldr	r3, [pc, #156]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 8004792:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004794:	4a26      	ldr	r2, [pc, #152]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 8004796:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800479a:	6593      	str	r3, [r2, #88]	@ 0x58
 800479c:	4b24      	ldr	r3, [pc, #144]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 800479e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047a4:	60bb      	str	r3, [r7, #8]
 80047a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047a8:	2301      	movs	r3, #1
 80047aa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047ac:	4b21      	ldr	r3, [pc, #132]	@ (8004834 <HAL_RCC_OscConfig+0x508>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d118      	bne.n	80047ea <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80047b8:	4b1e      	ldr	r3, [pc, #120]	@ (8004834 <HAL_RCC_OscConfig+0x508>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a1d      	ldr	r2, [pc, #116]	@ (8004834 <HAL_RCC_OscConfig+0x508>)
 80047be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047c2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047c4:	f7fd fae4 	bl	8001d90 <HAL_GetTick>
 80047c8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047ca:	e008      	b.n	80047de <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047cc:	f7fd fae0 	bl	8001d90 <HAL_GetTick>
 80047d0:	4602      	mov	r2, r0
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	1ad3      	subs	r3, r2, r3
 80047d6:	2b02      	cmp	r3, #2
 80047d8:	d901      	bls.n	80047de <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80047da:	2303      	movs	r3, #3
 80047dc:	e1b8      	b.n	8004b50 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047de:	4b15      	ldr	r3, [pc, #84]	@ (8004834 <HAL_RCC_OscConfig+0x508>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d0f0      	beq.n	80047cc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d108      	bne.n	8004804 <HAL_RCC_OscConfig+0x4d8>
 80047f2:	4b0f      	ldr	r3, [pc, #60]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 80047f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047f8:	4a0d      	ldr	r2, [pc, #52]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 80047fa:	f043 0301 	orr.w	r3, r3, #1
 80047fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004802:	e029      	b.n	8004858 <HAL_RCC_OscConfig+0x52c>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	2b05      	cmp	r3, #5
 800480a:	d115      	bne.n	8004838 <HAL_RCC_OscConfig+0x50c>
 800480c:	4b08      	ldr	r3, [pc, #32]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 800480e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004812:	4a07      	ldr	r2, [pc, #28]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 8004814:	f043 0304 	orr.w	r3, r3, #4
 8004818:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800481c:	4b04      	ldr	r3, [pc, #16]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 800481e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004822:	4a03      	ldr	r2, [pc, #12]	@ (8004830 <HAL_RCC_OscConfig+0x504>)
 8004824:	f043 0301 	orr.w	r3, r3, #1
 8004828:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800482c:	e014      	b.n	8004858 <HAL_RCC_OscConfig+0x52c>
 800482e:	bf00      	nop
 8004830:	40021000 	.word	0x40021000
 8004834:	40007000 	.word	0x40007000
 8004838:	4b9d      	ldr	r3, [pc, #628]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 800483a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800483e:	4a9c      	ldr	r2, [pc, #624]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 8004840:	f023 0301 	bic.w	r3, r3, #1
 8004844:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004848:	4b99      	ldr	r3, [pc, #612]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 800484a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800484e:	4a98      	ldr	r2, [pc, #608]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 8004850:	f023 0304 	bic.w	r3, r3, #4
 8004854:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d016      	beq.n	800488e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004860:	f7fd fa96 	bl	8001d90 <HAL_GetTick>
 8004864:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004866:	e00a      	b.n	800487e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004868:	f7fd fa92 	bl	8001d90 <HAL_GetTick>
 800486c:	4602      	mov	r2, r0
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004876:	4293      	cmp	r3, r2
 8004878:	d901      	bls.n	800487e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800487a:	2303      	movs	r3, #3
 800487c:	e168      	b.n	8004b50 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800487e:	4b8c      	ldr	r3, [pc, #560]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 8004880:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004884:	f003 0302 	and.w	r3, r3, #2
 8004888:	2b00      	cmp	r3, #0
 800488a:	d0ed      	beq.n	8004868 <HAL_RCC_OscConfig+0x53c>
 800488c:	e015      	b.n	80048ba <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800488e:	f7fd fa7f 	bl	8001d90 <HAL_GetTick>
 8004892:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004894:	e00a      	b.n	80048ac <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004896:	f7fd fa7b 	bl	8001d90 <HAL_GetTick>
 800489a:	4602      	mov	r2, r0
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	1ad3      	subs	r3, r2, r3
 80048a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d901      	bls.n	80048ac <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80048a8:	2303      	movs	r3, #3
 80048aa:	e151      	b.n	8004b50 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80048ac:	4b80      	ldr	r3, [pc, #512]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 80048ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048b2:	f003 0302 	and.w	r3, r3, #2
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d1ed      	bne.n	8004896 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80048ba:	7ffb      	ldrb	r3, [r7, #31]
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d105      	bne.n	80048cc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048c0:	4b7b      	ldr	r3, [pc, #492]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 80048c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048c4:	4a7a      	ldr	r2, [pc, #488]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 80048c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048ca:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f003 0320 	and.w	r3, r3, #32
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d03c      	beq.n	8004952 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d01c      	beq.n	800491a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80048e0:	4b73      	ldr	r3, [pc, #460]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 80048e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80048e6:	4a72      	ldr	r2, [pc, #456]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 80048e8:	f043 0301 	orr.w	r3, r3, #1
 80048ec:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048f0:	f7fd fa4e 	bl	8001d90 <HAL_GetTick>
 80048f4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80048f6:	e008      	b.n	800490a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80048f8:	f7fd fa4a 	bl	8001d90 <HAL_GetTick>
 80048fc:	4602      	mov	r2, r0
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	1ad3      	subs	r3, r2, r3
 8004902:	2b02      	cmp	r3, #2
 8004904:	d901      	bls.n	800490a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004906:	2303      	movs	r3, #3
 8004908:	e122      	b.n	8004b50 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800490a:	4b69      	ldr	r3, [pc, #420]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 800490c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004910:	f003 0302 	and.w	r3, r3, #2
 8004914:	2b00      	cmp	r3, #0
 8004916:	d0ef      	beq.n	80048f8 <HAL_RCC_OscConfig+0x5cc>
 8004918:	e01b      	b.n	8004952 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800491a:	4b65      	ldr	r3, [pc, #404]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 800491c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004920:	4a63      	ldr	r2, [pc, #396]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 8004922:	f023 0301 	bic.w	r3, r3, #1
 8004926:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800492a:	f7fd fa31 	bl	8001d90 <HAL_GetTick>
 800492e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004930:	e008      	b.n	8004944 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004932:	f7fd fa2d 	bl	8001d90 <HAL_GetTick>
 8004936:	4602      	mov	r2, r0
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	1ad3      	subs	r3, r2, r3
 800493c:	2b02      	cmp	r3, #2
 800493e:	d901      	bls.n	8004944 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004940:	2303      	movs	r3, #3
 8004942:	e105      	b.n	8004b50 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004944:	4b5a      	ldr	r3, [pc, #360]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 8004946:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800494a:	f003 0302 	and.w	r3, r3, #2
 800494e:	2b00      	cmp	r3, #0
 8004950:	d1ef      	bne.n	8004932 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004956:	2b00      	cmp	r3, #0
 8004958:	f000 80f9 	beq.w	8004b4e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004960:	2b02      	cmp	r3, #2
 8004962:	f040 80cf 	bne.w	8004b04 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004966:	4b52      	ldr	r3, [pc, #328]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 8004968:	68db      	ldr	r3, [r3, #12]
 800496a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	f003 0203 	and.w	r2, r3, #3
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004976:	429a      	cmp	r2, r3
 8004978:	d12c      	bne.n	80049d4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004984:	3b01      	subs	r3, #1
 8004986:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004988:	429a      	cmp	r2, r3
 800498a:	d123      	bne.n	80049d4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004996:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004998:	429a      	cmp	r2, r3
 800499a:	d11b      	bne.n	80049d4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049a6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80049a8:	429a      	cmp	r2, r3
 80049aa:	d113      	bne.n	80049d4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049b6:	085b      	lsrs	r3, r3, #1
 80049b8:	3b01      	subs	r3, #1
 80049ba:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80049bc:	429a      	cmp	r2, r3
 80049be:	d109      	bne.n	80049d4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ca:	085b      	lsrs	r3, r3, #1
 80049cc:	3b01      	subs	r3, #1
 80049ce:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d071      	beq.n	8004ab8 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80049d4:	69bb      	ldr	r3, [r7, #24]
 80049d6:	2b0c      	cmp	r3, #12
 80049d8:	d068      	beq.n	8004aac <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80049da:	4b35      	ldr	r3, [pc, #212]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d105      	bne.n	80049f2 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80049e6:	4b32      	ldr	r3, [pc, #200]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d001      	beq.n	80049f6 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	e0ac      	b.n	8004b50 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80049f6:	4b2e      	ldr	r3, [pc, #184]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a2d      	ldr	r2, [pc, #180]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 80049fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a00:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004a02:	f7fd f9c5 	bl	8001d90 <HAL_GetTick>
 8004a06:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a08:	e008      	b.n	8004a1c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a0a:	f7fd f9c1 	bl	8001d90 <HAL_GetTick>
 8004a0e:	4602      	mov	r2, r0
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	1ad3      	subs	r3, r2, r3
 8004a14:	2b02      	cmp	r3, #2
 8004a16:	d901      	bls.n	8004a1c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004a18:	2303      	movs	r3, #3
 8004a1a:	e099      	b.n	8004b50 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a1c:	4b24      	ldr	r3, [pc, #144]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d1f0      	bne.n	8004a0a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a28:	4b21      	ldr	r3, [pc, #132]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 8004a2a:	68da      	ldr	r2, [r3, #12]
 8004a2c:	4b21      	ldr	r3, [pc, #132]	@ (8004ab4 <HAL_RCC_OscConfig+0x788>)
 8004a2e:	4013      	ands	r3, r2
 8004a30:	687a      	ldr	r2, [r7, #4]
 8004a32:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004a34:	687a      	ldr	r2, [r7, #4]
 8004a36:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004a38:	3a01      	subs	r2, #1
 8004a3a:	0112      	lsls	r2, r2, #4
 8004a3c:	4311      	orrs	r1, r2
 8004a3e:	687a      	ldr	r2, [r7, #4]
 8004a40:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004a42:	0212      	lsls	r2, r2, #8
 8004a44:	4311      	orrs	r1, r2
 8004a46:	687a      	ldr	r2, [r7, #4]
 8004a48:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004a4a:	0852      	lsrs	r2, r2, #1
 8004a4c:	3a01      	subs	r2, #1
 8004a4e:	0552      	lsls	r2, r2, #21
 8004a50:	4311      	orrs	r1, r2
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004a56:	0852      	lsrs	r2, r2, #1
 8004a58:	3a01      	subs	r2, #1
 8004a5a:	0652      	lsls	r2, r2, #25
 8004a5c:	4311      	orrs	r1, r2
 8004a5e:	687a      	ldr	r2, [r7, #4]
 8004a60:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004a62:	06d2      	lsls	r2, r2, #27
 8004a64:	430a      	orrs	r2, r1
 8004a66:	4912      	ldr	r1, [pc, #72]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004a6c:	4b10      	ldr	r3, [pc, #64]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a0f      	ldr	r2, [pc, #60]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 8004a72:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004a76:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004a78:	4b0d      	ldr	r3, [pc, #52]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 8004a7a:	68db      	ldr	r3, [r3, #12]
 8004a7c:	4a0c      	ldr	r2, [pc, #48]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 8004a7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004a82:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004a84:	f7fd f984 	bl	8001d90 <HAL_GetTick>
 8004a88:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a8a:	e008      	b.n	8004a9e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a8c:	f7fd f980 	bl	8001d90 <HAL_GetTick>
 8004a90:	4602      	mov	r2, r0
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	1ad3      	subs	r3, r2, r3
 8004a96:	2b02      	cmp	r3, #2
 8004a98:	d901      	bls.n	8004a9e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8004a9a:	2303      	movs	r3, #3
 8004a9c:	e058      	b.n	8004b50 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a9e:	4b04      	ldr	r3, [pc, #16]	@ (8004ab0 <HAL_RCC_OscConfig+0x784>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d0f0      	beq.n	8004a8c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004aaa:	e050      	b.n	8004b4e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	e04f      	b.n	8004b50 <HAL_RCC_OscConfig+0x824>
 8004ab0:	40021000 	.word	0x40021000
 8004ab4:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ab8:	4b27      	ldr	r3, [pc, #156]	@ (8004b58 <HAL_RCC_OscConfig+0x82c>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d144      	bne.n	8004b4e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004ac4:	4b24      	ldr	r3, [pc, #144]	@ (8004b58 <HAL_RCC_OscConfig+0x82c>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a23      	ldr	r2, [pc, #140]	@ (8004b58 <HAL_RCC_OscConfig+0x82c>)
 8004aca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ace:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ad0:	4b21      	ldr	r3, [pc, #132]	@ (8004b58 <HAL_RCC_OscConfig+0x82c>)
 8004ad2:	68db      	ldr	r3, [r3, #12]
 8004ad4:	4a20      	ldr	r2, [pc, #128]	@ (8004b58 <HAL_RCC_OscConfig+0x82c>)
 8004ad6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ada:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004adc:	f7fd f958 	bl	8001d90 <HAL_GetTick>
 8004ae0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ae2:	e008      	b.n	8004af6 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ae4:	f7fd f954 	bl	8001d90 <HAL_GetTick>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	1ad3      	subs	r3, r2, r3
 8004aee:	2b02      	cmp	r3, #2
 8004af0:	d901      	bls.n	8004af6 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8004af2:	2303      	movs	r3, #3
 8004af4:	e02c      	b.n	8004b50 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004af6:	4b18      	ldr	r3, [pc, #96]	@ (8004b58 <HAL_RCC_OscConfig+0x82c>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d0f0      	beq.n	8004ae4 <HAL_RCC_OscConfig+0x7b8>
 8004b02:	e024      	b.n	8004b4e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b04:	69bb      	ldr	r3, [r7, #24]
 8004b06:	2b0c      	cmp	r3, #12
 8004b08:	d01f      	beq.n	8004b4a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b0a:	4b13      	ldr	r3, [pc, #76]	@ (8004b58 <HAL_RCC_OscConfig+0x82c>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a12      	ldr	r2, [pc, #72]	@ (8004b58 <HAL_RCC_OscConfig+0x82c>)
 8004b10:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b16:	f7fd f93b 	bl	8001d90 <HAL_GetTick>
 8004b1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b1c:	e008      	b.n	8004b30 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b1e:	f7fd f937 	bl	8001d90 <HAL_GetTick>
 8004b22:	4602      	mov	r2, r0
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	1ad3      	subs	r3, r2, r3
 8004b28:	2b02      	cmp	r3, #2
 8004b2a:	d901      	bls.n	8004b30 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8004b2c:	2303      	movs	r3, #3
 8004b2e:	e00f      	b.n	8004b50 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b30:	4b09      	ldr	r3, [pc, #36]	@ (8004b58 <HAL_RCC_OscConfig+0x82c>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d1f0      	bne.n	8004b1e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004b3c:	4b06      	ldr	r3, [pc, #24]	@ (8004b58 <HAL_RCC_OscConfig+0x82c>)
 8004b3e:	68da      	ldr	r2, [r3, #12]
 8004b40:	4905      	ldr	r1, [pc, #20]	@ (8004b58 <HAL_RCC_OscConfig+0x82c>)
 8004b42:	4b06      	ldr	r3, [pc, #24]	@ (8004b5c <HAL_RCC_OscConfig+0x830>)
 8004b44:	4013      	ands	r3, r2
 8004b46:	60cb      	str	r3, [r1, #12]
 8004b48:	e001      	b.n	8004b4e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e000      	b.n	8004b50 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8004b4e:	2300      	movs	r3, #0
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	3720      	adds	r7, #32
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	40021000 	.word	0x40021000
 8004b5c:	feeefffc 	.word	0xfeeefffc

08004b60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b086      	sub	sp, #24
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
 8004b68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d101      	bne.n	8004b78 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e11d      	b.n	8004db4 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b78:	4b90      	ldr	r3, [pc, #576]	@ (8004dbc <HAL_RCC_ClockConfig+0x25c>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f003 030f 	and.w	r3, r3, #15
 8004b80:	683a      	ldr	r2, [r7, #0]
 8004b82:	429a      	cmp	r2, r3
 8004b84:	d910      	bls.n	8004ba8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b86:	4b8d      	ldr	r3, [pc, #564]	@ (8004dbc <HAL_RCC_ClockConfig+0x25c>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f023 020f 	bic.w	r2, r3, #15
 8004b8e:	498b      	ldr	r1, [pc, #556]	@ (8004dbc <HAL_RCC_ClockConfig+0x25c>)
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	4313      	orrs	r3, r2
 8004b94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b96:	4b89      	ldr	r3, [pc, #548]	@ (8004dbc <HAL_RCC_ClockConfig+0x25c>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 030f 	and.w	r3, r3, #15
 8004b9e:	683a      	ldr	r2, [r7, #0]
 8004ba0:	429a      	cmp	r2, r3
 8004ba2:	d001      	beq.n	8004ba8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	e105      	b.n	8004db4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f003 0302 	and.w	r3, r3, #2
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d010      	beq.n	8004bd6 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	689a      	ldr	r2, [r3, #8]
 8004bb8:	4b81      	ldr	r3, [pc, #516]	@ (8004dc0 <HAL_RCC_ClockConfig+0x260>)
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d908      	bls.n	8004bd6 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bc4:	4b7e      	ldr	r3, [pc, #504]	@ (8004dc0 <HAL_RCC_ClockConfig+0x260>)
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	497b      	ldr	r1, [pc, #492]	@ (8004dc0 <HAL_RCC_ClockConfig+0x260>)
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f003 0301 	and.w	r3, r3, #1
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d079      	beq.n	8004cd6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	2b03      	cmp	r3, #3
 8004be8:	d11e      	bne.n	8004c28 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bea:	4b75      	ldr	r3, [pc, #468]	@ (8004dc0 <HAL_RCC_ClockConfig+0x260>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d101      	bne.n	8004bfa <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	e0dc      	b.n	8004db4 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8004bfa:	f000 fa3b 	bl	8005074 <RCC_GetSysClockFreqFromPLLSource>
 8004bfe:	4603      	mov	r3, r0
 8004c00:	4a70      	ldr	r2, [pc, #448]	@ (8004dc4 <HAL_RCC_ClockConfig+0x264>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d946      	bls.n	8004c94 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004c06:	4b6e      	ldr	r3, [pc, #440]	@ (8004dc0 <HAL_RCC_ClockConfig+0x260>)
 8004c08:	689b      	ldr	r3, [r3, #8]
 8004c0a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d140      	bne.n	8004c94 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004c12:	4b6b      	ldr	r3, [pc, #428]	@ (8004dc0 <HAL_RCC_ClockConfig+0x260>)
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c1a:	4a69      	ldr	r2, [pc, #420]	@ (8004dc0 <HAL_RCC_ClockConfig+0x260>)
 8004c1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c20:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004c22:	2380      	movs	r3, #128	@ 0x80
 8004c24:	617b      	str	r3, [r7, #20]
 8004c26:	e035      	b.n	8004c94 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	2b02      	cmp	r3, #2
 8004c2e:	d107      	bne.n	8004c40 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c30:	4b63      	ldr	r3, [pc, #396]	@ (8004dc0 <HAL_RCC_ClockConfig+0x260>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d115      	bne.n	8004c68 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	e0b9      	b.n	8004db4 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d107      	bne.n	8004c58 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004c48:	4b5d      	ldr	r3, [pc, #372]	@ (8004dc0 <HAL_RCC_ClockConfig+0x260>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f003 0302 	and.w	r3, r3, #2
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d109      	bne.n	8004c68 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004c54:	2301      	movs	r3, #1
 8004c56:	e0ad      	b.n	8004db4 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c58:	4b59      	ldr	r3, [pc, #356]	@ (8004dc0 <HAL_RCC_ClockConfig+0x260>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d101      	bne.n	8004c68 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004c64:	2301      	movs	r3, #1
 8004c66:	e0a5      	b.n	8004db4 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004c68:	f000 f8b4 	bl	8004dd4 <HAL_RCC_GetSysClockFreq>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	4a55      	ldr	r2, [pc, #340]	@ (8004dc4 <HAL_RCC_ClockConfig+0x264>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d90f      	bls.n	8004c94 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004c74:	4b52      	ldr	r3, [pc, #328]	@ (8004dc0 <HAL_RCC_ClockConfig+0x260>)
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d109      	bne.n	8004c94 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004c80:	4b4f      	ldr	r3, [pc, #316]	@ (8004dc0 <HAL_RCC_ClockConfig+0x260>)
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c88:	4a4d      	ldr	r2, [pc, #308]	@ (8004dc0 <HAL_RCC_ClockConfig+0x260>)
 8004c8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c8e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004c90:	2380      	movs	r3, #128	@ 0x80
 8004c92:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004c94:	4b4a      	ldr	r3, [pc, #296]	@ (8004dc0 <HAL_RCC_ClockConfig+0x260>)
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	f023 0203 	bic.w	r2, r3, #3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	4947      	ldr	r1, [pc, #284]	@ (8004dc0 <HAL_RCC_ClockConfig+0x260>)
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ca6:	f7fd f873 	bl	8001d90 <HAL_GetTick>
 8004caa:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cac:	e00a      	b.n	8004cc4 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cae:	f7fd f86f 	bl	8001d90 <HAL_GetTick>
 8004cb2:	4602      	mov	r2, r0
 8004cb4:	693b      	ldr	r3, [r7, #16]
 8004cb6:	1ad3      	subs	r3, r2, r3
 8004cb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d901      	bls.n	8004cc4 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8004cc0:	2303      	movs	r3, #3
 8004cc2:	e077      	b.n	8004db4 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cc4:	4b3e      	ldr	r3, [pc, #248]	@ (8004dc0 <HAL_RCC_ClockConfig+0x260>)
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	f003 020c 	and.w	r2, r3, #12
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	009b      	lsls	r3, r3, #2
 8004cd2:	429a      	cmp	r2, r3
 8004cd4:	d1eb      	bne.n	8004cae <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	2b80      	cmp	r3, #128	@ 0x80
 8004cda:	d105      	bne.n	8004ce8 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004cdc:	4b38      	ldr	r3, [pc, #224]	@ (8004dc0 <HAL_RCC_ClockConfig+0x260>)
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	4a37      	ldr	r2, [pc, #220]	@ (8004dc0 <HAL_RCC_ClockConfig+0x260>)
 8004ce2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ce6:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 0302 	and.w	r3, r3, #2
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d010      	beq.n	8004d16 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	689a      	ldr	r2, [r3, #8]
 8004cf8:	4b31      	ldr	r3, [pc, #196]	@ (8004dc0 <HAL_RCC_ClockConfig+0x260>)
 8004cfa:	689b      	ldr	r3, [r3, #8]
 8004cfc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d208      	bcs.n	8004d16 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d04:	4b2e      	ldr	r3, [pc, #184]	@ (8004dc0 <HAL_RCC_ClockConfig+0x260>)
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	492b      	ldr	r1, [pc, #172]	@ (8004dc0 <HAL_RCC_ClockConfig+0x260>)
 8004d12:	4313      	orrs	r3, r2
 8004d14:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d16:	4b29      	ldr	r3, [pc, #164]	@ (8004dbc <HAL_RCC_ClockConfig+0x25c>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f003 030f 	and.w	r3, r3, #15
 8004d1e:	683a      	ldr	r2, [r7, #0]
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d210      	bcs.n	8004d46 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d24:	4b25      	ldr	r3, [pc, #148]	@ (8004dbc <HAL_RCC_ClockConfig+0x25c>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f023 020f 	bic.w	r2, r3, #15
 8004d2c:	4923      	ldr	r1, [pc, #140]	@ (8004dbc <HAL_RCC_ClockConfig+0x25c>)
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	4313      	orrs	r3, r2
 8004d32:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d34:	4b21      	ldr	r3, [pc, #132]	@ (8004dbc <HAL_RCC_ClockConfig+0x25c>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f003 030f 	and.w	r3, r3, #15
 8004d3c:	683a      	ldr	r2, [r7, #0]
 8004d3e:	429a      	cmp	r2, r3
 8004d40:	d001      	beq.n	8004d46 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e036      	b.n	8004db4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f003 0304 	and.w	r3, r3, #4
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d008      	beq.n	8004d64 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d52:	4b1b      	ldr	r3, [pc, #108]	@ (8004dc0 <HAL_RCC_ClockConfig+0x260>)
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	68db      	ldr	r3, [r3, #12]
 8004d5e:	4918      	ldr	r1, [pc, #96]	@ (8004dc0 <HAL_RCC_ClockConfig+0x260>)
 8004d60:	4313      	orrs	r3, r2
 8004d62:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 0308 	and.w	r3, r3, #8
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d009      	beq.n	8004d84 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d70:	4b13      	ldr	r3, [pc, #76]	@ (8004dc0 <HAL_RCC_ClockConfig+0x260>)
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	691b      	ldr	r3, [r3, #16]
 8004d7c:	00db      	lsls	r3, r3, #3
 8004d7e:	4910      	ldr	r1, [pc, #64]	@ (8004dc0 <HAL_RCC_ClockConfig+0x260>)
 8004d80:	4313      	orrs	r3, r2
 8004d82:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004d84:	f000 f826 	bl	8004dd4 <HAL_RCC_GetSysClockFreq>
 8004d88:	4602      	mov	r2, r0
 8004d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8004dc0 <HAL_RCC_ClockConfig+0x260>)
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	091b      	lsrs	r3, r3, #4
 8004d90:	f003 030f 	and.w	r3, r3, #15
 8004d94:	490c      	ldr	r1, [pc, #48]	@ (8004dc8 <HAL_RCC_ClockConfig+0x268>)
 8004d96:	5ccb      	ldrb	r3, [r1, r3]
 8004d98:	f003 031f 	and.w	r3, r3, #31
 8004d9c:	fa22 f303 	lsr.w	r3, r2, r3
 8004da0:	4a0a      	ldr	r2, [pc, #40]	@ (8004dcc <HAL_RCC_ClockConfig+0x26c>)
 8004da2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004da4:	4b0a      	ldr	r3, [pc, #40]	@ (8004dd0 <HAL_RCC_ClockConfig+0x270>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4618      	mov	r0, r3
 8004daa:	f7fc febf 	bl	8001b2c <HAL_InitTick>
 8004dae:	4603      	mov	r3, r0
 8004db0:	73fb      	strb	r3, [r7, #15]

  return status;
 8004db2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	3718      	adds	r7, #24
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}
 8004dbc:	40022000 	.word	0x40022000
 8004dc0:	40021000 	.word	0x40021000
 8004dc4:	04c4b400 	.word	0x04c4b400
 8004dc8:	0800b138 	.word	0x0800b138
 8004dcc:	20040004 	.word	0x20040004
 8004dd0:	20040008 	.word	0x20040008

08004dd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b089      	sub	sp, #36	@ 0x24
 8004dd8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004dda:	2300      	movs	r3, #0
 8004ddc:	61fb      	str	r3, [r7, #28]
 8004dde:	2300      	movs	r3, #0
 8004de0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004de2:	4b3e      	ldr	r3, [pc, #248]	@ (8004edc <HAL_RCC_GetSysClockFreq+0x108>)
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	f003 030c 	and.w	r3, r3, #12
 8004dea:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004dec:	4b3b      	ldr	r3, [pc, #236]	@ (8004edc <HAL_RCC_GetSysClockFreq+0x108>)
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	f003 0303 	and.w	r3, r3, #3
 8004df4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d005      	beq.n	8004e08 <HAL_RCC_GetSysClockFreq+0x34>
 8004dfc:	693b      	ldr	r3, [r7, #16]
 8004dfe:	2b0c      	cmp	r3, #12
 8004e00:	d121      	bne.n	8004e46 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	d11e      	bne.n	8004e46 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004e08:	4b34      	ldr	r3, [pc, #208]	@ (8004edc <HAL_RCC_GetSysClockFreq+0x108>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f003 0308 	and.w	r3, r3, #8
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d107      	bne.n	8004e24 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004e14:	4b31      	ldr	r3, [pc, #196]	@ (8004edc <HAL_RCC_GetSysClockFreq+0x108>)
 8004e16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e1a:	0a1b      	lsrs	r3, r3, #8
 8004e1c:	f003 030f 	and.w	r3, r3, #15
 8004e20:	61fb      	str	r3, [r7, #28]
 8004e22:	e005      	b.n	8004e30 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004e24:	4b2d      	ldr	r3, [pc, #180]	@ (8004edc <HAL_RCC_GetSysClockFreq+0x108>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	091b      	lsrs	r3, r3, #4
 8004e2a:	f003 030f 	and.w	r3, r3, #15
 8004e2e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004e30:	4a2b      	ldr	r2, [pc, #172]	@ (8004ee0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004e32:	69fb      	ldr	r3, [r7, #28]
 8004e34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e38:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d10d      	bne.n	8004e5c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004e40:	69fb      	ldr	r3, [r7, #28]
 8004e42:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004e44:	e00a      	b.n	8004e5c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	2b04      	cmp	r3, #4
 8004e4a:	d102      	bne.n	8004e52 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004e4c:	4b25      	ldr	r3, [pc, #148]	@ (8004ee4 <HAL_RCC_GetSysClockFreq+0x110>)
 8004e4e:	61bb      	str	r3, [r7, #24]
 8004e50:	e004      	b.n	8004e5c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	2b08      	cmp	r3, #8
 8004e56:	d101      	bne.n	8004e5c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004e58:	4b23      	ldr	r3, [pc, #140]	@ (8004ee8 <HAL_RCC_GetSysClockFreq+0x114>)
 8004e5a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004e5c:	693b      	ldr	r3, [r7, #16]
 8004e5e:	2b0c      	cmp	r3, #12
 8004e60:	d134      	bne.n	8004ecc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004e62:	4b1e      	ldr	r3, [pc, #120]	@ (8004edc <HAL_RCC_GetSysClockFreq+0x108>)
 8004e64:	68db      	ldr	r3, [r3, #12]
 8004e66:	f003 0303 	and.w	r3, r3, #3
 8004e6a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	2b02      	cmp	r3, #2
 8004e70:	d003      	beq.n	8004e7a <HAL_RCC_GetSysClockFreq+0xa6>
 8004e72:	68bb      	ldr	r3, [r7, #8]
 8004e74:	2b03      	cmp	r3, #3
 8004e76:	d003      	beq.n	8004e80 <HAL_RCC_GetSysClockFreq+0xac>
 8004e78:	e005      	b.n	8004e86 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004e7a:	4b1a      	ldr	r3, [pc, #104]	@ (8004ee4 <HAL_RCC_GetSysClockFreq+0x110>)
 8004e7c:	617b      	str	r3, [r7, #20]
      break;
 8004e7e:	e005      	b.n	8004e8c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004e80:	4b19      	ldr	r3, [pc, #100]	@ (8004ee8 <HAL_RCC_GetSysClockFreq+0x114>)
 8004e82:	617b      	str	r3, [r7, #20]
      break;
 8004e84:	e002      	b.n	8004e8c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004e86:	69fb      	ldr	r3, [r7, #28]
 8004e88:	617b      	str	r3, [r7, #20]
      break;
 8004e8a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004e8c:	4b13      	ldr	r3, [pc, #76]	@ (8004edc <HAL_RCC_GetSysClockFreq+0x108>)
 8004e8e:	68db      	ldr	r3, [r3, #12]
 8004e90:	091b      	lsrs	r3, r3, #4
 8004e92:	f003 030f 	and.w	r3, r3, #15
 8004e96:	3301      	adds	r3, #1
 8004e98:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004e9a:	4b10      	ldr	r3, [pc, #64]	@ (8004edc <HAL_RCC_GetSysClockFreq+0x108>)
 8004e9c:	68db      	ldr	r3, [r3, #12]
 8004e9e:	0a1b      	lsrs	r3, r3, #8
 8004ea0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ea4:	697a      	ldr	r2, [r7, #20]
 8004ea6:	fb03 f202 	mul.w	r2, r3, r2
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eb0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004eb2:	4b0a      	ldr	r3, [pc, #40]	@ (8004edc <HAL_RCC_GetSysClockFreq+0x108>)
 8004eb4:	68db      	ldr	r3, [r3, #12]
 8004eb6:	0e5b      	lsrs	r3, r3, #25
 8004eb8:	f003 0303 	and.w	r3, r3, #3
 8004ebc:	3301      	adds	r3, #1
 8004ebe:	005b      	lsls	r3, r3, #1
 8004ec0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004ec2:	697a      	ldr	r2, [r7, #20]
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eca:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004ecc:	69bb      	ldr	r3, [r7, #24]
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3724      	adds	r7, #36	@ 0x24
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr
 8004eda:	bf00      	nop
 8004edc:	40021000 	.word	0x40021000
 8004ee0:	0800b150 	.word	0x0800b150
 8004ee4:	00f42400 	.word	0x00f42400
 8004ee8:	007a1200 	.word	0x007a1200

08004eec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004eec:	b480      	push	{r7}
 8004eee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ef0:	4b03      	ldr	r3, [pc, #12]	@ (8004f00 <HAL_RCC_GetHCLKFreq+0x14>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr
 8004efe:	bf00      	nop
 8004f00:	20040004 	.word	0x20040004

08004f04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004f08:	f7ff fff0 	bl	8004eec <HAL_RCC_GetHCLKFreq>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	4b06      	ldr	r3, [pc, #24]	@ (8004f28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f10:	689b      	ldr	r3, [r3, #8]
 8004f12:	0a1b      	lsrs	r3, r3, #8
 8004f14:	f003 0307 	and.w	r3, r3, #7
 8004f18:	4904      	ldr	r1, [pc, #16]	@ (8004f2c <HAL_RCC_GetPCLK1Freq+0x28>)
 8004f1a:	5ccb      	ldrb	r3, [r1, r3]
 8004f1c:	f003 031f 	and.w	r3, r3, #31
 8004f20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	bd80      	pop	{r7, pc}
 8004f28:	40021000 	.word	0x40021000
 8004f2c:	0800b148 	.word	0x0800b148

08004f30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004f34:	f7ff ffda 	bl	8004eec <HAL_RCC_GetHCLKFreq>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	4b06      	ldr	r3, [pc, #24]	@ (8004f54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	0adb      	lsrs	r3, r3, #11
 8004f40:	f003 0307 	and.w	r3, r3, #7
 8004f44:	4904      	ldr	r1, [pc, #16]	@ (8004f58 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004f46:	5ccb      	ldrb	r3, [r1, r3]
 8004f48:	f003 031f 	and.w	r3, r3, #31
 8004f4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	bd80      	pop	{r7, pc}
 8004f54:	40021000 	.word	0x40021000
 8004f58:	0800b148 	.word	0x0800b148

08004f5c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b083      	sub	sp, #12
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
 8004f64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	220f      	movs	r2, #15
 8004f6a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004f6c:	4b12      	ldr	r3, [pc, #72]	@ (8004fb8 <HAL_RCC_GetClockConfig+0x5c>)
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	f003 0203 	and.w	r2, r3, #3
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004f78:	4b0f      	ldr	r3, [pc, #60]	@ (8004fb8 <HAL_RCC_GetClockConfig+0x5c>)
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004f84:	4b0c      	ldr	r3, [pc, #48]	@ (8004fb8 <HAL_RCC_GetClockConfig+0x5c>)
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004f90:	4b09      	ldr	r3, [pc, #36]	@ (8004fb8 <HAL_RCC_GetClockConfig+0x5c>)
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	08db      	lsrs	r3, r3, #3
 8004f96:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004f9e:	4b07      	ldr	r3, [pc, #28]	@ (8004fbc <HAL_RCC_GetClockConfig+0x60>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 020f 	and.w	r2, r3, #15
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	601a      	str	r2, [r3, #0]
}
 8004faa:	bf00      	nop
 8004fac:	370c      	adds	r7, #12
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb4:	4770      	bx	lr
 8004fb6:	bf00      	nop
 8004fb8:	40021000 	.word	0x40021000
 8004fbc:	40022000 	.word	0x40022000

08004fc0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b086      	sub	sp, #24
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004fc8:	2300      	movs	r3, #0
 8004fca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004fcc:	4b27      	ldr	r3, [pc, #156]	@ (800506c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004fce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d003      	beq.n	8004fe0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004fd8:	f7ff f8c4 	bl	8004164 <HAL_PWREx_GetVoltageRange>
 8004fdc:	6178      	str	r0, [r7, #20]
 8004fde:	e014      	b.n	800500a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004fe0:	4b22      	ldr	r3, [pc, #136]	@ (800506c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004fe2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fe4:	4a21      	ldr	r2, [pc, #132]	@ (800506c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004fe6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fea:	6593      	str	r3, [r2, #88]	@ 0x58
 8004fec:	4b1f      	ldr	r3, [pc, #124]	@ (800506c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004fee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ff0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ff4:	60fb      	str	r3, [r7, #12]
 8004ff6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004ff8:	f7ff f8b4 	bl	8004164 <HAL_PWREx_GetVoltageRange>
 8004ffc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004ffe:	4b1b      	ldr	r3, [pc, #108]	@ (800506c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005000:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005002:	4a1a      	ldr	r2, [pc, #104]	@ (800506c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005004:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005008:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005010:	d10b      	bne.n	800502a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2b80      	cmp	r3, #128	@ 0x80
 8005016:	d913      	bls.n	8005040 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2ba0      	cmp	r3, #160	@ 0xa0
 800501c:	d902      	bls.n	8005024 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800501e:	2302      	movs	r3, #2
 8005020:	613b      	str	r3, [r7, #16]
 8005022:	e00d      	b.n	8005040 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005024:	2301      	movs	r3, #1
 8005026:	613b      	str	r3, [r7, #16]
 8005028:	e00a      	b.n	8005040 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2b7f      	cmp	r3, #127	@ 0x7f
 800502e:	d902      	bls.n	8005036 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005030:	2302      	movs	r3, #2
 8005032:	613b      	str	r3, [r7, #16]
 8005034:	e004      	b.n	8005040 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2b70      	cmp	r3, #112	@ 0x70
 800503a:	d101      	bne.n	8005040 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800503c:	2301      	movs	r3, #1
 800503e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005040:	4b0b      	ldr	r3, [pc, #44]	@ (8005070 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f023 020f 	bic.w	r2, r3, #15
 8005048:	4909      	ldr	r1, [pc, #36]	@ (8005070 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	4313      	orrs	r3, r2
 800504e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005050:	4b07      	ldr	r3, [pc, #28]	@ (8005070 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f003 030f 	and.w	r3, r3, #15
 8005058:	693a      	ldr	r2, [r7, #16]
 800505a:	429a      	cmp	r2, r3
 800505c:	d001      	beq.n	8005062 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800505e:	2301      	movs	r3, #1
 8005060:	e000      	b.n	8005064 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8005062:	2300      	movs	r3, #0
}
 8005064:	4618      	mov	r0, r3
 8005066:	3718      	adds	r7, #24
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}
 800506c:	40021000 	.word	0x40021000
 8005070:	40022000 	.word	0x40022000

08005074 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005074:	b480      	push	{r7}
 8005076:	b087      	sub	sp, #28
 8005078:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800507a:	4b2d      	ldr	r3, [pc, #180]	@ (8005130 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800507c:	68db      	ldr	r3, [r3, #12]
 800507e:	f003 0303 	and.w	r3, r3, #3
 8005082:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	2b03      	cmp	r3, #3
 8005088:	d00b      	beq.n	80050a2 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	2b03      	cmp	r3, #3
 800508e:	d825      	bhi.n	80050dc <RCC_GetSysClockFreqFromPLLSource+0x68>
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2b01      	cmp	r3, #1
 8005094:	d008      	beq.n	80050a8 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2b02      	cmp	r3, #2
 800509a:	d11f      	bne.n	80050dc <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800509c:	4b25      	ldr	r3, [pc, #148]	@ (8005134 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800509e:	613b      	str	r3, [r7, #16]
    break;
 80050a0:	e01f      	b.n	80050e2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80050a2:	4b25      	ldr	r3, [pc, #148]	@ (8005138 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80050a4:	613b      	str	r3, [r7, #16]
    break;
 80050a6:	e01c      	b.n	80050e2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80050a8:	4b21      	ldr	r3, [pc, #132]	@ (8005130 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 0308 	and.w	r3, r3, #8
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d107      	bne.n	80050c4 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80050b4:	4b1e      	ldr	r3, [pc, #120]	@ (8005130 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80050b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80050ba:	0a1b      	lsrs	r3, r3, #8
 80050bc:	f003 030f 	and.w	r3, r3, #15
 80050c0:	617b      	str	r3, [r7, #20]
 80050c2:	e005      	b.n	80050d0 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80050c4:	4b1a      	ldr	r3, [pc, #104]	@ (8005130 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	091b      	lsrs	r3, r3, #4
 80050ca:	f003 030f 	and.w	r3, r3, #15
 80050ce:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80050d0:	4a1a      	ldr	r2, [pc, #104]	@ (800513c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050d8:	613b      	str	r3, [r7, #16]
    break;
 80050da:	e002      	b.n	80050e2 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80050dc:	2300      	movs	r3, #0
 80050de:	613b      	str	r3, [r7, #16]
    break;
 80050e0:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80050e2:	4b13      	ldr	r3, [pc, #76]	@ (8005130 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80050e4:	68db      	ldr	r3, [r3, #12]
 80050e6:	091b      	lsrs	r3, r3, #4
 80050e8:	f003 030f 	and.w	r3, r3, #15
 80050ec:	3301      	adds	r3, #1
 80050ee:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80050f0:	4b0f      	ldr	r3, [pc, #60]	@ (8005130 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80050f2:	68db      	ldr	r3, [r3, #12]
 80050f4:	0a1b      	lsrs	r3, r3, #8
 80050f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80050fa:	693a      	ldr	r2, [r7, #16]
 80050fc:	fb03 f202 	mul.w	r2, r3, r2
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	fbb2 f3f3 	udiv	r3, r2, r3
 8005106:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005108:	4b09      	ldr	r3, [pc, #36]	@ (8005130 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800510a:	68db      	ldr	r3, [r3, #12]
 800510c:	0e5b      	lsrs	r3, r3, #25
 800510e:	f003 0303 	and.w	r3, r3, #3
 8005112:	3301      	adds	r3, #1
 8005114:	005b      	lsls	r3, r3, #1
 8005116:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005118:	693a      	ldr	r2, [r7, #16]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005120:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005122:	683b      	ldr	r3, [r7, #0]
}
 8005124:	4618      	mov	r0, r3
 8005126:	371c      	adds	r7, #28
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr
 8005130:	40021000 	.word	0x40021000
 8005134:	00f42400 	.word	0x00f42400
 8005138:	007a1200 	.word	0x007a1200
 800513c:	0800b150 	.word	0x0800b150

08005140 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b086      	sub	sp, #24
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005148:	2300      	movs	r3, #0
 800514a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800514c:	2300      	movs	r3, #0
 800514e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005158:	2b00      	cmp	r3, #0
 800515a:	d040      	beq.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005160:	2b80      	cmp	r3, #128	@ 0x80
 8005162:	d02a      	beq.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005164:	2b80      	cmp	r3, #128	@ 0x80
 8005166:	d825      	bhi.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005168:	2b60      	cmp	r3, #96	@ 0x60
 800516a:	d026      	beq.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800516c:	2b60      	cmp	r3, #96	@ 0x60
 800516e:	d821      	bhi.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005170:	2b40      	cmp	r3, #64	@ 0x40
 8005172:	d006      	beq.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005174:	2b40      	cmp	r3, #64	@ 0x40
 8005176:	d81d      	bhi.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005178:	2b00      	cmp	r3, #0
 800517a:	d009      	beq.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800517c:	2b20      	cmp	r3, #32
 800517e:	d010      	beq.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005180:	e018      	b.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005182:	4b89      	ldr	r3, [pc, #548]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005184:	68db      	ldr	r3, [r3, #12]
 8005186:	4a88      	ldr	r2, [pc, #544]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005188:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800518c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800518e:	e015      	b.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	3304      	adds	r3, #4
 8005194:	2100      	movs	r1, #0
 8005196:	4618      	mov	r0, r3
 8005198:	f000 fb02 	bl	80057a0 <RCCEx_PLLSAI1_Config>
 800519c:	4603      	mov	r3, r0
 800519e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80051a0:	e00c      	b.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	3320      	adds	r3, #32
 80051a6:	2100      	movs	r1, #0
 80051a8:	4618      	mov	r0, r3
 80051aa:	f000 fbed 	bl	8005988 <RCCEx_PLLSAI2_Config>
 80051ae:	4603      	mov	r3, r0
 80051b0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80051b2:	e003      	b.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	74fb      	strb	r3, [r7, #19]
      break;
 80051b8:	e000      	b.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80051ba:	bf00      	nop
    }

    if(ret == HAL_OK)
 80051bc:	7cfb      	ldrb	r3, [r7, #19]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d10b      	bne.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80051c2:	4b79      	ldr	r3, [pc, #484]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80051c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80051c8:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051d0:	4975      	ldr	r1, [pc, #468]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80051d2:	4313      	orrs	r3, r2
 80051d4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80051d8:	e001      	b.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051da:	7cfb      	ldrb	r3, [r7, #19]
 80051dc:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d047      	beq.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051f2:	d030      	beq.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80051f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051f8:	d82a      	bhi.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80051fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051fe:	d02a      	beq.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005200:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005204:	d824      	bhi.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005206:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800520a:	d008      	beq.n	800521e <HAL_RCCEx_PeriphCLKConfig+0xde>
 800520c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005210:	d81e      	bhi.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005212:	2b00      	cmp	r3, #0
 8005214:	d00a      	beq.n	800522c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005216:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800521a:	d010      	beq.n	800523e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800521c:	e018      	b.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800521e:	4b62      	ldr	r3, [pc, #392]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005220:	68db      	ldr	r3, [r3, #12]
 8005222:	4a61      	ldr	r2, [pc, #388]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005224:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005228:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800522a:	e015      	b.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	3304      	adds	r3, #4
 8005230:	2100      	movs	r1, #0
 8005232:	4618      	mov	r0, r3
 8005234:	f000 fab4 	bl	80057a0 <RCCEx_PLLSAI1_Config>
 8005238:	4603      	mov	r3, r0
 800523a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800523c:	e00c      	b.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	3320      	adds	r3, #32
 8005242:	2100      	movs	r1, #0
 8005244:	4618      	mov	r0, r3
 8005246:	f000 fb9f 	bl	8005988 <RCCEx_PLLSAI2_Config>
 800524a:	4603      	mov	r3, r0
 800524c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800524e:	e003      	b.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005250:	2301      	movs	r3, #1
 8005252:	74fb      	strb	r3, [r7, #19]
      break;
 8005254:	e000      	b.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8005256:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005258:	7cfb      	ldrb	r3, [r7, #19]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d10b      	bne.n	8005276 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800525e:	4b52      	ldr	r3, [pc, #328]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005260:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005264:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800526c:	494e      	ldr	r1, [pc, #312]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800526e:	4313      	orrs	r3, r2
 8005270:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005274:	e001      	b.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005276:	7cfb      	ldrb	r3, [r7, #19]
 8005278:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005282:	2b00      	cmp	r3, #0
 8005284:	f000 809f 	beq.w	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005288:	2300      	movs	r3, #0
 800528a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800528c:	4b46      	ldr	r3, [pc, #280]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800528e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005290:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005294:	2b00      	cmp	r3, #0
 8005296:	d101      	bne.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005298:	2301      	movs	r3, #1
 800529a:	e000      	b.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800529c:	2300      	movs	r3, #0
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d00d      	beq.n	80052be <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052a2:	4b41      	ldr	r3, [pc, #260]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052a6:	4a40      	ldr	r2, [pc, #256]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80052ae:	4b3e      	ldr	r3, [pc, #248]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052b6:	60bb      	str	r3, [r7, #8]
 80052b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052ba:	2301      	movs	r3, #1
 80052bc:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80052be:	4b3b      	ldr	r3, [pc, #236]	@ (80053ac <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4a3a      	ldr	r2, [pc, #232]	@ (80053ac <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80052c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052c8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80052ca:	f7fc fd61 	bl	8001d90 <HAL_GetTick>
 80052ce:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80052d0:	e009      	b.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052d2:	f7fc fd5d 	bl	8001d90 <HAL_GetTick>
 80052d6:	4602      	mov	r2, r0
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	1ad3      	subs	r3, r2, r3
 80052dc:	2b02      	cmp	r3, #2
 80052de:	d902      	bls.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80052e0:	2303      	movs	r3, #3
 80052e2:	74fb      	strb	r3, [r7, #19]
        break;
 80052e4:	e005      	b.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80052e6:	4b31      	ldr	r3, [pc, #196]	@ (80053ac <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d0ef      	beq.n	80052d2 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80052f2:	7cfb      	ldrb	r3, [r7, #19]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d15b      	bne.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80052f8:	4b2b      	ldr	r3, [pc, #172]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005302:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d01f      	beq.n	800534a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005310:	697a      	ldr	r2, [r7, #20]
 8005312:	429a      	cmp	r2, r3
 8005314:	d019      	beq.n	800534a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005316:	4b24      	ldr	r3, [pc, #144]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005318:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800531c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005320:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005322:	4b21      	ldr	r3, [pc, #132]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005324:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005328:	4a1f      	ldr	r2, [pc, #124]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800532a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800532e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005332:	4b1d      	ldr	r3, [pc, #116]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005334:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005338:	4a1b      	ldr	r2, [pc, #108]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800533a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800533e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005342:	4a19      	ldr	r2, [pc, #100]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	f003 0301 	and.w	r3, r3, #1
 8005350:	2b00      	cmp	r3, #0
 8005352:	d016      	beq.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005354:	f7fc fd1c 	bl	8001d90 <HAL_GetTick>
 8005358:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800535a:	e00b      	b.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800535c:	f7fc fd18 	bl	8001d90 <HAL_GetTick>
 8005360:	4602      	mov	r2, r0
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	1ad3      	subs	r3, r2, r3
 8005366:	f241 3288 	movw	r2, #5000	@ 0x1388
 800536a:	4293      	cmp	r3, r2
 800536c:	d902      	bls.n	8005374 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800536e:	2303      	movs	r3, #3
 8005370:	74fb      	strb	r3, [r7, #19]
            break;
 8005372:	e006      	b.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005374:	4b0c      	ldr	r3, [pc, #48]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005376:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800537a:	f003 0302 	and.w	r3, r3, #2
 800537e:	2b00      	cmp	r3, #0
 8005380:	d0ec      	beq.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8005382:	7cfb      	ldrb	r3, [r7, #19]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d10c      	bne.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005388:	4b07      	ldr	r3, [pc, #28]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800538a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800538e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005398:	4903      	ldr	r1, [pc, #12]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800539a:	4313      	orrs	r3, r2
 800539c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80053a0:	e008      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80053a2:	7cfb      	ldrb	r3, [r7, #19]
 80053a4:	74bb      	strb	r3, [r7, #18]
 80053a6:	e005      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80053a8:	40021000 	.word	0x40021000
 80053ac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053b0:	7cfb      	ldrb	r3, [r7, #19]
 80053b2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80053b4:	7c7b      	ldrb	r3, [r7, #17]
 80053b6:	2b01      	cmp	r3, #1
 80053b8:	d105      	bne.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053ba:	4ba0      	ldr	r3, [pc, #640]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053be:	4a9f      	ldr	r2, [pc, #636]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053c4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f003 0301 	and.w	r3, r3, #1
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d00a      	beq.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80053d2:	4b9a      	ldr	r3, [pc, #616]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053d8:	f023 0203 	bic.w	r2, r3, #3
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053e0:	4996      	ldr	r1, [pc, #600]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053e2:	4313      	orrs	r3, r2
 80053e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f003 0302 	and.w	r3, r3, #2
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d00a      	beq.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80053f4:	4b91      	ldr	r3, [pc, #580]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80053f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053fa:	f023 020c 	bic.w	r2, r3, #12
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005402:	498e      	ldr	r1, [pc, #568]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005404:	4313      	orrs	r3, r2
 8005406:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f003 0304 	and.w	r3, r3, #4
 8005412:	2b00      	cmp	r3, #0
 8005414:	d00a      	beq.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005416:	4b89      	ldr	r3, [pc, #548]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005418:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800541c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005424:	4985      	ldr	r1, [pc, #532]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005426:	4313      	orrs	r3, r2
 8005428:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f003 0308 	and.w	r3, r3, #8
 8005434:	2b00      	cmp	r3, #0
 8005436:	d00a      	beq.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005438:	4b80      	ldr	r3, [pc, #512]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800543a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800543e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005446:	497d      	ldr	r1, [pc, #500]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005448:	4313      	orrs	r3, r2
 800544a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f003 0310 	and.w	r3, r3, #16
 8005456:	2b00      	cmp	r3, #0
 8005458:	d00a      	beq.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800545a:	4b78      	ldr	r3, [pc, #480]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800545c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005460:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005468:	4974      	ldr	r1, [pc, #464]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800546a:	4313      	orrs	r3, r2
 800546c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f003 0320 	and.w	r3, r3, #32
 8005478:	2b00      	cmp	r3, #0
 800547a:	d00a      	beq.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800547c:	4b6f      	ldr	r3, [pc, #444]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800547e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005482:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800548a:	496c      	ldr	r1, [pc, #432]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800548c:	4313      	orrs	r3, r2
 800548e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800549a:	2b00      	cmp	r3, #0
 800549c:	d00a      	beq.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800549e:	4b67      	ldr	r3, [pc, #412]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054a4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80054ac:	4963      	ldr	r1, [pc, #396]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054ae:	4313      	orrs	r3, r2
 80054b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d00a      	beq.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80054c0:	4b5e      	ldr	r3, [pc, #376]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80054ce:	495b      	ldr	r1, [pc, #364]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054d0:	4313      	orrs	r3, r2
 80054d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d00a      	beq.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80054e2:	4b56      	ldr	r3, [pc, #344]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054e8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054f0:	4952      	ldr	r1, [pc, #328]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054f2:	4313      	orrs	r3, r2
 80054f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005500:	2b00      	cmp	r3, #0
 8005502:	d00a      	beq.n	800551a <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005504:	4b4d      	ldr	r3, [pc, #308]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005506:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800550a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005512:	494a      	ldr	r1, [pc, #296]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005514:	4313      	orrs	r3, r2
 8005516:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005522:	2b00      	cmp	r3, #0
 8005524:	d00a      	beq.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005526:	4b45      	ldr	r3, [pc, #276]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005528:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800552c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005534:	4941      	ldr	r1, [pc, #260]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005536:	4313      	orrs	r3, r2
 8005538:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005544:	2b00      	cmp	r3, #0
 8005546:	d00a      	beq.n	800555e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005548:	4b3c      	ldr	r3, [pc, #240]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800554a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800554e:	f023 0203 	bic.w	r2, r3, #3
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005556:	4939      	ldr	r1, [pc, #228]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005558:	4313      	orrs	r3, r2
 800555a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005566:	2b00      	cmp	r3, #0
 8005568:	d028      	beq.n	80055bc <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800556a:	4b34      	ldr	r3, [pc, #208]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800556c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005570:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005578:	4930      	ldr	r1, [pc, #192]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800557a:	4313      	orrs	r3, r2
 800557c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005584:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005588:	d106      	bne.n	8005598 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800558a:	4b2c      	ldr	r3, [pc, #176]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800558c:	68db      	ldr	r3, [r3, #12]
 800558e:	4a2b      	ldr	r2, [pc, #172]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005590:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005594:	60d3      	str	r3, [r2, #12]
 8005596:	e011      	b.n	80055bc <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800559c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80055a0:	d10c      	bne.n	80055bc <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	3304      	adds	r3, #4
 80055a6:	2101      	movs	r1, #1
 80055a8:	4618      	mov	r0, r3
 80055aa:	f000 f8f9 	bl	80057a0 <RCCEx_PLLSAI1_Config>
 80055ae:	4603      	mov	r3, r0
 80055b0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80055b2:	7cfb      	ldrb	r3, [r7, #19]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d001      	beq.n	80055bc <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80055b8:	7cfb      	ldrb	r3, [r7, #19]
 80055ba:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d04d      	beq.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80055cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055d0:	d108      	bne.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80055d2:	4b1a      	ldr	r3, [pc, #104]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80055d8:	4a18      	ldr	r2, [pc, #96]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80055de:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80055e2:	e012      	b.n	800560a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80055e4:	4b15      	ldr	r3, [pc, #84]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80055ea:	4a14      	ldr	r2, [pc, #80]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055ec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80055f0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80055f4:	4b11      	ldr	r3, [pc, #68]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005602:	490e      	ldr	r1, [pc, #56]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005604:	4313      	orrs	r3, r2
 8005606:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800560e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005612:	d106      	bne.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005614:	4b09      	ldr	r3, [pc, #36]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005616:	68db      	ldr	r3, [r3, #12]
 8005618:	4a08      	ldr	r2, [pc, #32]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800561a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800561e:	60d3      	str	r3, [r2, #12]
 8005620:	e020      	b.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005626:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800562a:	d109      	bne.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800562c:	4b03      	ldr	r3, [pc, #12]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800562e:	68db      	ldr	r3, [r3, #12]
 8005630:	4a02      	ldr	r2, [pc, #8]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005632:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005636:	60d3      	str	r3, [r2, #12]
 8005638:	e014      	b.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800563a:	bf00      	nop
 800563c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005644:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005648:	d10c      	bne.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	3304      	adds	r3, #4
 800564e:	2101      	movs	r1, #1
 8005650:	4618      	mov	r0, r3
 8005652:	f000 f8a5 	bl	80057a0 <RCCEx_PLLSAI1_Config>
 8005656:	4603      	mov	r3, r0
 8005658:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800565a:	7cfb      	ldrb	r3, [r7, #19]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d001      	beq.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8005660:	7cfb      	ldrb	r3, [r7, #19]
 8005662:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800566c:	2b00      	cmp	r3, #0
 800566e:	d028      	beq.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005670:	4b4a      	ldr	r3, [pc, #296]	@ (800579c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005672:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005676:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800567e:	4947      	ldr	r1, [pc, #284]	@ (800579c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005680:	4313      	orrs	r3, r2
 8005682:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800568a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800568e:	d106      	bne.n	800569e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005690:	4b42      	ldr	r3, [pc, #264]	@ (800579c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005692:	68db      	ldr	r3, [r3, #12]
 8005694:	4a41      	ldr	r2, [pc, #260]	@ (800579c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005696:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800569a:	60d3      	str	r3, [r2, #12]
 800569c:	e011      	b.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80056a2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80056a6:	d10c      	bne.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	3304      	adds	r3, #4
 80056ac:	2101      	movs	r1, #1
 80056ae:	4618      	mov	r0, r3
 80056b0:	f000 f876 	bl	80057a0 <RCCEx_PLLSAI1_Config>
 80056b4:	4603      	mov	r3, r0
 80056b6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80056b8:	7cfb      	ldrb	r3, [r7, #19]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d001      	beq.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80056be:	7cfb      	ldrb	r3, [r7, #19]
 80056c0:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d01e      	beq.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80056ce:	4b33      	ldr	r3, [pc, #204]	@ (800579c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80056d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056d4:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056de:	492f      	ldr	r1, [pc, #188]	@ (800579c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80056e0:	4313      	orrs	r3, r2
 80056e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80056f0:	d10c      	bne.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	3304      	adds	r3, #4
 80056f6:	2102      	movs	r1, #2
 80056f8:	4618      	mov	r0, r3
 80056fa:	f000 f851 	bl	80057a0 <RCCEx_PLLSAI1_Config>
 80056fe:	4603      	mov	r3, r0
 8005700:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005702:	7cfb      	ldrb	r3, [r7, #19]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d001      	beq.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8005708:	7cfb      	ldrb	r3, [r7, #19]
 800570a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005714:	2b00      	cmp	r3, #0
 8005716:	d00b      	beq.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005718:	4b20      	ldr	r3, [pc, #128]	@ (800579c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800571a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800571e:	f023 0204 	bic.w	r2, r3, #4
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005728:	491c      	ldr	r1, [pc, #112]	@ (800579c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800572a:	4313      	orrs	r3, r2
 800572c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005738:	2b00      	cmp	r3, #0
 800573a:	d00b      	beq.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800573c:	4b17      	ldr	r3, [pc, #92]	@ (800579c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800573e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005742:	f023 0218 	bic.w	r2, r3, #24
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800574c:	4913      	ldr	r1, [pc, #76]	@ (800579c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800574e:	4313      	orrs	r3, r2
 8005750:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800575c:	2b00      	cmp	r3, #0
 800575e:	d017      	beq.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005760:	4b0e      	ldr	r3, [pc, #56]	@ (800579c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005762:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005766:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005770:	490a      	ldr	r1, [pc, #40]	@ (800579c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005772:	4313      	orrs	r3, r2
 8005774:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800577e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005782:	d105      	bne.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005784:	4b05      	ldr	r3, [pc, #20]	@ (800579c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005786:	68db      	ldr	r3, [r3, #12]
 8005788:	4a04      	ldr	r2, [pc, #16]	@ (800579c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800578a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800578e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005790:	7cbb      	ldrb	r3, [r7, #18]
}
 8005792:	4618      	mov	r0, r3
 8005794:	3718      	adds	r7, #24
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}
 800579a:	bf00      	nop
 800579c:	40021000 	.word	0x40021000

080057a0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b084      	sub	sp, #16
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80057aa:	2300      	movs	r3, #0
 80057ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80057ae:	4b72      	ldr	r3, [pc, #456]	@ (8005978 <RCCEx_PLLSAI1_Config+0x1d8>)
 80057b0:	68db      	ldr	r3, [r3, #12]
 80057b2:	f003 0303 	and.w	r3, r3, #3
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d00e      	beq.n	80057d8 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80057ba:	4b6f      	ldr	r3, [pc, #444]	@ (8005978 <RCCEx_PLLSAI1_Config+0x1d8>)
 80057bc:	68db      	ldr	r3, [r3, #12]
 80057be:	f003 0203 	and.w	r2, r3, #3
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	429a      	cmp	r2, r3
 80057c8:	d103      	bne.n	80057d2 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
       ||
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d142      	bne.n	8005858 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	73fb      	strb	r3, [r7, #15]
 80057d6:	e03f      	b.n	8005858 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	2b03      	cmp	r3, #3
 80057de:	d018      	beq.n	8005812 <RCCEx_PLLSAI1_Config+0x72>
 80057e0:	2b03      	cmp	r3, #3
 80057e2:	d825      	bhi.n	8005830 <RCCEx_PLLSAI1_Config+0x90>
 80057e4:	2b01      	cmp	r3, #1
 80057e6:	d002      	beq.n	80057ee <RCCEx_PLLSAI1_Config+0x4e>
 80057e8:	2b02      	cmp	r3, #2
 80057ea:	d009      	beq.n	8005800 <RCCEx_PLLSAI1_Config+0x60>
 80057ec:	e020      	b.n	8005830 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80057ee:	4b62      	ldr	r3, [pc, #392]	@ (8005978 <RCCEx_PLLSAI1_Config+0x1d8>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f003 0302 	and.w	r3, r3, #2
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d11d      	bne.n	8005836 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
 80057fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80057fe:	e01a      	b.n	8005836 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005800:	4b5d      	ldr	r3, [pc, #372]	@ (8005978 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005808:	2b00      	cmp	r3, #0
 800580a:	d116      	bne.n	800583a <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005810:	e013      	b.n	800583a <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005812:	4b59      	ldr	r3, [pc, #356]	@ (8005978 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800581a:	2b00      	cmp	r3, #0
 800581c:	d10f      	bne.n	800583e <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800581e:	4b56      	ldr	r3, [pc, #344]	@ (8005978 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005826:	2b00      	cmp	r3, #0
 8005828:	d109      	bne.n	800583e <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800582a:	2301      	movs	r3, #1
 800582c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800582e:	e006      	b.n	800583e <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005830:	2301      	movs	r3, #1
 8005832:	73fb      	strb	r3, [r7, #15]
      break;
 8005834:	e004      	b.n	8005840 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005836:	bf00      	nop
 8005838:	e002      	b.n	8005840 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800583a:	bf00      	nop
 800583c:	e000      	b.n	8005840 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800583e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005840:	7bfb      	ldrb	r3, [r7, #15]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d108      	bne.n	8005858 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8005846:	4b4c      	ldr	r3, [pc, #304]	@ (8005978 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005848:	68db      	ldr	r3, [r3, #12]
 800584a:	f023 0203 	bic.w	r2, r3, #3
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4949      	ldr	r1, [pc, #292]	@ (8005978 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005854:	4313      	orrs	r3, r2
 8005856:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005858:	7bfb      	ldrb	r3, [r7, #15]
 800585a:	2b00      	cmp	r3, #0
 800585c:	f040 8086 	bne.w	800596c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005860:	4b45      	ldr	r3, [pc, #276]	@ (8005978 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a44      	ldr	r2, [pc, #272]	@ (8005978 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005866:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800586a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800586c:	f7fc fa90 	bl	8001d90 <HAL_GetTick>
 8005870:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005872:	e009      	b.n	8005888 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005874:	f7fc fa8c 	bl	8001d90 <HAL_GetTick>
 8005878:	4602      	mov	r2, r0
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	1ad3      	subs	r3, r2, r3
 800587e:	2b02      	cmp	r3, #2
 8005880:	d902      	bls.n	8005888 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005882:	2303      	movs	r3, #3
 8005884:	73fb      	strb	r3, [r7, #15]
        break;
 8005886:	e005      	b.n	8005894 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005888:	4b3b      	ldr	r3, [pc, #236]	@ (8005978 <RCCEx_PLLSAI1_Config+0x1d8>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005890:	2b00      	cmp	r3, #0
 8005892:	d1ef      	bne.n	8005874 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005894:	7bfb      	ldrb	r3, [r7, #15]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d168      	bne.n	800596c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d113      	bne.n	80058c8 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80058a0:	4b35      	ldr	r3, [pc, #212]	@ (8005978 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058a2:	691a      	ldr	r2, [r3, #16]
 80058a4:	4b35      	ldr	r3, [pc, #212]	@ (800597c <RCCEx_PLLSAI1_Config+0x1dc>)
 80058a6:	4013      	ands	r3, r2
 80058a8:	687a      	ldr	r2, [r7, #4]
 80058aa:	6892      	ldr	r2, [r2, #8]
 80058ac:	0211      	lsls	r1, r2, #8
 80058ae:	687a      	ldr	r2, [r7, #4]
 80058b0:	68d2      	ldr	r2, [r2, #12]
 80058b2:	06d2      	lsls	r2, r2, #27
 80058b4:	4311      	orrs	r1, r2
 80058b6:	687a      	ldr	r2, [r7, #4]
 80058b8:	6852      	ldr	r2, [r2, #4]
 80058ba:	3a01      	subs	r2, #1
 80058bc:	0112      	lsls	r2, r2, #4
 80058be:	430a      	orrs	r2, r1
 80058c0:	492d      	ldr	r1, [pc, #180]	@ (8005978 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058c2:	4313      	orrs	r3, r2
 80058c4:	610b      	str	r3, [r1, #16]
 80058c6:	e02d      	b.n	8005924 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	2b01      	cmp	r3, #1
 80058cc:	d115      	bne.n	80058fa <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80058ce:	4b2a      	ldr	r3, [pc, #168]	@ (8005978 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058d0:	691a      	ldr	r2, [r3, #16]
 80058d2:	4b2b      	ldr	r3, [pc, #172]	@ (8005980 <RCCEx_PLLSAI1_Config+0x1e0>)
 80058d4:	4013      	ands	r3, r2
 80058d6:	687a      	ldr	r2, [r7, #4]
 80058d8:	6892      	ldr	r2, [r2, #8]
 80058da:	0211      	lsls	r1, r2, #8
 80058dc:	687a      	ldr	r2, [r7, #4]
 80058de:	6912      	ldr	r2, [r2, #16]
 80058e0:	0852      	lsrs	r2, r2, #1
 80058e2:	3a01      	subs	r2, #1
 80058e4:	0552      	lsls	r2, r2, #21
 80058e6:	4311      	orrs	r1, r2
 80058e8:	687a      	ldr	r2, [r7, #4]
 80058ea:	6852      	ldr	r2, [r2, #4]
 80058ec:	3a01      	subs	r2, #1
 80058ee:	0112      	lsls	r2, r2, #4
 80058f0:	430a      	orrs	r2, r1
 80058f2:	4921      	ldr	r1, [pc, #132]	@ (8005978 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058f4:	4313      	orrs	r3, r2
 80058f6:	610b      	str	r3, [r1, #16]
 80058f8:	e014      	b.n	8005924 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80058fa:	4b1f      	ldr	r3, [pc, #124]	@ (8005978 <RCCEx_PLLSAI1_Config+0x1d8>)
 80058fc:	691a      	ldr	r2, [r3, #16]
 80058fe:	4b21      	ldr	r3, [pc, #132]	@ (8005984 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005900:	4013      	ands	r3, r2
 8005902:	687a      	ldr	r2, [r7, #4]
 8005904:	6892      	ldr	r2, [r2, #8]
 8005906:	0211      	lsls	r1, r2, #8
 8005908:	687a      	ldr	r2, [r7, #4]
 800590a:	6952      	ldr	r2, [r2, #20]
 800590c:	0852      	lsrs	r2, r2, #1
 800590e:	3a01      	subs	r2, #1
 8005910:	0652      	lsls	r2, r2, #25
 8005912:	4311      	orrs	r1, r2
 8005914:	687a      	ldr	r2, [r7, #4]
 8005916:	6852      	ldr	r2, [r2, #4]
 8005918:	3a01      	subs	r2, #1
 800591a:	0112      	lsls	r2, r2, #4
 800591c:	430a      	orrs	r2, r1
 800591e:	4916      	ldr	r1, [pc, #88]	@ (8005978 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005920:	4313      	orrs	r3, r2
 8005922:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005924:	4b14      	ldr	r3, [pc, #80]	@ (8005978 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a13      	ldr	r2, [pc, #76]	@ (8005978 <RCCEx_PLLSAI1_Config+0x1d8>)
 800592a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800592e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005930:	f7fc fa2e 	bl	8001d90 <HAL_GetTick>
 8005934:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005936:	e009      	b.n	800594c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005938:	f7fc fa2a 	bl	8001d90 <HAL_GetTick>
 800593c:	4602      	mov	r2, r0
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	1ad3      	subs	r3, r2, r3
 8005942:	2b02      	cmp	r3, #2
 8005944:	d902      	bls.n	800594c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005946:	2303      	movs	r3, #3
 8005948:	73fb      	strb	r3, [r7, #15]
          break;
 800594a:	e005      	b.n	8005958 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800594c:	4b0a      	ldr	r3, [pc, #40]	@ (8005978 <RCCEx_PLLSAI1_Config+0x1d8>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005954:	2b00      	cmp	r3, #0
 8005956:	d0ef      	beq.n	8005938 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005958:	7bfb      	ldrb	r3, [r7, #15]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d106      	bne.n	800596c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800595e:	4b06      	ldr	r3, [pc, #24]	@ (8005978 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005960:	691a      	ldr	r2, [r3, #16]
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	699b      	ldr	r3, [r3, #24]
 8005966:	4904      	ldr	r1, [pc, #16]	@ (8005978 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005968:	4313      	orrs	r3, r2
 800596a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800596c:	7bfb      	ldrb	r3, [r7, #15]
}
 800596e:	4618      	mov	r0, r3
 8005970:	3710      	adds	r7, #16
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}
 8005976:	bf00      	nop
 8005978:	40021000 	.word	0x40021000
 800597c:	07ff800f 	.word	0x07ff800f
 8005980:	ff9f800f 	.word	0xff9f800f
 8005984:	f9ff800f 	.word	0xf9ff800f

08005988 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b084      	sub	sp, #16
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
 8005990:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005992:	2300      	movs	r3, #0
 8005994:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005996:	4b72      	ldr	r3, [pc, #456]	@ (8005b60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005998:	68db      	ldr	r3, [r3, #12]
 800599a:	f003 0303 	and.w	r3, r3, #3
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d00e      	beq.n	80059c0 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80059a2:	4b6f      	ldr	r3, [pc, #444]	@ (8005b60 <RCCEx_PLLSAI2_Config+0x1d8>)
 80059a4:	68db      	ldr	r3, [r3, #12]
 80059a6:	f003 0203 	and.w	r2, r3, #3
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	429a      	cmp	r2, r3
 80059b0:	d103      	bne.n	80059ba <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
       ||
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d142      	bne.n	8005a40 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80059ba:	2301      	movs	r3, #1
 80059bc:	73fb      	strb	r3, [r7, #15]
 80059be:	e03f      	b.n	8005a40 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	2b03      	cmp	r3, #3
 80059c6:	d018      	beq.n	80059fa <RCCEx_PLLSAI2_Config+0x72>
 80059c8:	2b03      	cmp	r3, #3
 80059ca:	d825      	bhi.n	8005a18 <RCCEx_PLLSAI2_Config+0x90>
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d002      	beq.n	80059d6 <RCCEx_PLLSAI2_Config+0x4e>
 80059d0:	2b02      	cmp	r3, #2
 80059d2:	d009      	beq.n	80059e8 <RCCEx_PLLSAI2_Config+0x60>
 80059d4:	e020      	b.n	8005a18 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80059d6:	4b62      	ldr	r3, [pc, #392]	@ (8005b60 <RCCEx_PLLSAI2_Config+0x1d8>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f003 0302 	and.w	r3, r3, #2
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d11d      	bne.n	8005a1e <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80059e6:	e01a      	b.n	8005a1e <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80059e8:	4b5d      	ldr	r3, [pc, #372]	@ (8005b60 <RCCEx_PLLSAI2_Config+0x1d8>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d116      	bne.n	8005a22 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80059f4:	2301      	movs	r3, #1
 80059f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80059f8:	e013      	b.n	8005a22 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80059fa:	4b59      	ldr	r3, [pc, #356]	@ (8005b60 <RCCEx_PLLSAI2_Config+0x1d8>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d10f      	bne.n	8005a26 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005a06:	4b56      	ldr	r3, [pc, #344]	@ (8005b60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d109      	bne.n	8005a26 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8005a12:	2301      	movs	r3, #1
 8005a14:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005a16:	e006      	b.n	8005a26 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	73fb      	strb	r3, [r7, #15]
      break;
 8005a1c:	e004      	b.n	8005a28 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005a1e:	bf00      	nop
 8005a20:	e002      	b.n	8005a28 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005a22:	bf00      	nop
 8005a24:	e000      	b.n	8005a28 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005a26:	bf00      	nop
    }

    if(status == HAL_OK)
 8005a28:	7bfb      	ldrb	r3, [r7, #15]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d108      	bne.n	8005a40 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8005a2e:	4b4c      	ldr	r3, [pc, #304]	@ (8005b60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a30:	68db      	ldr	r3, [r3, #12]
 8005a32:	f023 0203 	bic.w	r2, r3, #3
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4949      	ldr	r1, [pc, #292]	@ (8005b60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005a40:	7bfb      	ldrb	r3, [r7, #15]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	f040 8086 	bne.w	8005b54 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005a48:	4b45      	ldr	r3, [pc, #276]	@ (8005b60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a44      	ldr	r2, [pc, #272]	@ (8005b60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a4e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a52:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a54:	f7fc f99c 	bl	8001d90 <HAL_GetTick>
 8005a58:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005a5a:	e009      	b.n	8005a70 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005a5c:	f7fc f998 	bl	8001d90 <HAL_GetTick>
 8005a60:	4602      	mov	r2, r0
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	1ad3      	subs	r3, r2, r3
 8005a66:	2b02      	cmp	r3, #2
 8005a68:	d902      	bls.n	8005a70 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005a6a:	2303      	movs	r3, #3
 8005a6c:	73fb      	strb	r3, [r7, #15]
        break;
 8005a6e:	e005      	b.n	8005a7c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005a70:	4b3b      	ldr	r3, [pc, #236]	@ (8005b60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d1ef      	bne.n	8005a5c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005a7c:	7bfb      	ldrb	r3, [r7, #15]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d168      	bne.n	8005b54 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d113      	bne.n	8005ab0 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005a88:	4b35      	ldr	r3, [pc, #212]	@ (8005b60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005a8a:	695a      	ldr	r2, [r3, #20]
 8005a8c:	4b35      	ldr	r3, [pc, #212]	@ (8005b64 <RCCEx_PLLSAI2_Config+0x1dc>)
 8005a8e:	4013      	ands	r3, r2
 8005a90:	687a      	ldr	r2, [r7, #4]
 8005a92:	6892      	ldr	r2, [r2, #8]
 8005a94:	0211      	lsls	r1, r2, #8
 8005a96:	687a      	ldr	r2, [r7, #4]
 8005a98:	68d2      	ldr	r2, [r2, #12]
 8005a9a:	06d2      	lsls	r2, r2, #27
 8005a9c:	4311      	orrs	r1, r2
 8005a9e:	687a      	ldr	r2, [r7, #4]
 8005aa0:	6852      	ldr	r2, [r2, #4]
 8005aa2:	3a01      	subs	r2, #1
 8005aa4:	0112      	lsls	r2, r2, #4
 8005aa6:	430a      	orrs	r2, r1
 8005aa8:	492d      	ldr	r1, [pc, #180]	@ (8005b60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	614b      	str	r3, [r1, #20]
 8005aae:	e02d      	b.n	8005b0c <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	2b01      	cmp	r3, #1
 8005ab4:	d115      	bne.n	8005ae2 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005ab6:	4b2a      	ldr	r3, [pc, #168]	@ (8005b60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ab8:	695a      	ldr	r2, [r3, #20]
 8005aba:	4b2b      	ldr	r3, [pc, #172]	@ (8005b68 <RCCEx_PLLSAI2_Config+0x1e0>)
 8005abc:	4013      	ands	r3, r2
 8005abe:	687a      	ldr	r2, [r7, #4]
 8005ac0:	6892      	ldr	r2, [r2, #8]
 8005ac2:	0211      	lsls	r1, r2, #8
 8005ac4:	687a      	ldr	r2, [r7, #4]
 8005ac6:	6912      	ldr	r2, [r2, #16]
 8005ac8:	0852      	lsrs	r2, r2, #1
 8005aca:	3a01      	subs	r2, #1
 8005acc:	0552      	lsls	r2, r2, #21
 8005ace:	4311      	orrs	r1, r2
 8005ad0:	687a      	ldr	r2, [r7, #4]
 8005ad2:	6852      	ldr	r2, [r2, #4]
 8005ad4:	3a01      	subs	r2, #1
 8005ad6:	0112      	lsls	r2, r2, #4
 8005ad8:	430a      	orrs	r2, r1
 8005ada:	4921      	ldr	r1, [pc, #132]	@ (8005b60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005adc:	4313      	orrs	r3, r2
 8005ade:	614b      	str	r3, [r1, #20]
 8005ae0:	e014      	b.n	8005b0c <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005ae2:	4b1f      	ldr	r3, [pc, #124]	@ (8005b60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ae4:	695a      	ldr	r2, [r3, #20]
 8005ae6:	4b21      	ldr	r3, [pc, #132]	@ (8005b6c <RCCEx_PLLSAI2_Config+0x1e4>)
 8005ae8:	4013      	ands	r3, r2
 8005aea:	687a      	ldr	r2, [r7, #4]
 8005aec:	6892      	ldr	r2, [r2, #8]
 8005aee:	0211      	lsls	r1, r2, #8
 8005af0:	687a      	ldr	r2, [r7, #4]
 8005af2:	6952      	ldr	r2, [r2, #20]
 8005af4:	0852      	lsrs	r2, r2, #1
 8005af6:	3a01      	subs	r2, #1
 8005af8:	0652      	lsls	r2, r2, #25
 8005afa:	4311      	orrs	r1, r2
 8005afc:	687a      	ldr	r2, [r7, #4]
 8005afe:	6852      	ldr	r2, [r2, #4]
 8005b00:	3a01      	subs	r2, #1
 8005b02:	0112      	lsls	r2, r2, #4
 8005b04:	430a      	orrs	r2, r1
 8005b06:	4916      	ldr	r1, [pc, #88]	@ (8005b60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005b0c:	4b14      	ldr	r3, [pc, #80]	@ (8005b60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a13      	ldr	r2, [pc, #76]	@ (8005b60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b16:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b18:	f7fc f93a 	bl	8001d90 <HAL_GetTick>
 8005b1c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005b1e:	e009      	b.n	8005b34 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005b20:	f7fc f936 	bl	8001d90 <HAL_GetTick>
 8005b24:	4602      	mov	r2, r0
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	1ad3      	subs	r3, r2, r3
 8005b2a:	2b02      	cmp	r3, #2
 8005b2c:	d902      	bls.n	8005b34 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005b2e:	2303      	movs	r3, #3
 8005b30:	73fb      	strb	r3, [r7, #15]
          break;
 8005b32:	e005      	b.n	8005b40 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005b34:	4b0a      	ldr	r3, [pc, #40]	@ (8005b60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d0ef      	beq.n	8005b20 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005b40:	7bfb      	ldrb	r3, [r7, #15]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d106      	bne.n	8005b54 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005b46:	4b06      	ldr	r3, [pc, #24]	@ (8005b60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b48:	695a      	ldr	r2, [r3, #20]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	699b      	ldr	r3, [r3, #24]
 8005b4e:	4904      	ldr	r1, [pc, #16]	@ (8005b60 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b50:	4313      	orrs	r3, r2
 8005b52:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005b54:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3710      	adds	r7, #16
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}
 8005b5e:	bf00      	nop
 8005b60:	40021000 	.word	0x40021000
 8005b64:	07ff800f 	.word	0x07ff800f
 8005b68:	ff9f800f 	.word	0xff9f800f
 8005b6c:	f9ff800f 	.word	0xf9ff800f

08005b70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b082      	sub	sp, #8
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d101      	bne.n	8005b82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e049      	b.n	8005c16 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b88:	b2db      	uxtb	r3, r3
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d106      	bne.n	8005b9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2200      	movs	r2, #0
 8005b92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f7fb fefa 	bl	8001990 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2202      	movs	r2, #2
 8005ba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681a      	ldr	r2, [r3, #0]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	3304      	adds	r3, #4
 8005bac:	4619      	mov	r1, r3
 8005bae:	4610      	mov	r0, r2
 8005bb0:	f000 fa9e 	bl	80060f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2201      	movs	r2, #1
 8005be0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2201      	movs	r2, #1
 8005be8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2201      	movs	r2, #1
 8005bf0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2201      	movs	r2, #1
 8005c00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2201      	movs	r2, #1
 8005c08:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2201      	movs	r2, #1
 8005c10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c14:	2300      	movs	r3, #0
}
 8005c16:	4618      	mov	r0, r3
 8005c18:	3708      	adds	r7, #8
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}
	...

08005c20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b085      	sub	sp, #20
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c2e:	b2db      	uxtb	r3, r3
 8005c30:	2b01      	cmp	r3, #1
 8005c32:	d001      	beq.n	8005c38 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c34:	2301      	movs	r3, #1
 8005c36:	e04f      	b.n	8005cd8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2202      	movs	r2, #2
 8005c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	68da      	ldr	r2, [r3, #12]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f042 0201 	orr.w	r2, r2, #1
 8005c4e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a23      	ldr	r2, [pc, #140]	@ (8005ce4 <HAL_TIM_Base_Start_IT+0xc4>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d01d      	beq.n	8005c96 <HAL_TIM_Base_Start_IT+0x76>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c62:	d018      	beq.n	8005c96 <HAL_TIM_Base_Start_IT+0x76>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a1f      	ldr	r2, [pc, #124]	@ (8005ce8 <HAL_TIM_Base_Start_IT+0xc8>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d013      	beq.n	8005c96 <HAL_TIM_Base_Start_IT+0x76>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a1e      	ldr	r2, [pc, #120]	@ (8005cec <HAL_TIM_Base_Start_IT+0xcc>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d00e      	beq.n	8005c96 <HAL_TIM_Base_Start_IT+0x76>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4a1c      	ldr	r2, [pc, #112]	@ (8005cf0 <HAL_TIM_Base_Start_IT+0xd0>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d009      	beq.n	8005c96 <HAL_TIM_Base_Start_IT+0x76>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	4a1b      	ldr	r2, [pc, #108]	@ (8005cf4 <HAL_TIM_Base_Start_IT+0xd4>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d004      	beq.n	8005c96 <HAL_TIM_Base_Start_IT+0x76>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4a19      	ldr	r2, [pc, #100]	@ (8005cf8 <HAL_TIM_Base_Start_IT+0xd8>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d115      	bne.n	8005cc2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	689a      	ldr	r2, [r3, #8]
 8005c9c:	4b17      	ldr	r3, [pc, #92]	@ (8005cfc <HAL_TIM_Base_Start_IT+0xdc>)
 8005c9e:	4013      	ands	r3, r2
 8005ca0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2b06      	cmp	r3, #6
 8005ca6:	d015      	beq.n	8005cd4 <HAL_TIM_Base_Start_IT+0xb4>
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005cae:	d011      	beq.n	8005cd4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f042 0201 	orr.w	r2, r2, #1
 8005cbe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cc0:	e008      	b.n	8005cd4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	681a      	ldr	r2, [r3, #0]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f042 0201 	orr.w	r2, r2, #1
 8005cd0:	601a      	str	r2, [r3, #0]
 8005cd2:	e000      	b.n	8005cd6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cd4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005cd6:	2300      	movs	r3, #0
}
 8005cd8:	4618      	mov	r0, r3
 8005cda:	3714      	adds	r7, #20
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce2:	4770      	bx	lr
 8005ce4:	40012c00 	.word	0x40012c00
 8005ce8:	40000400 	.word	0x40000400
 8005cec:	40000800 	.word	0x40000800
 8005cf0:	40000c00 	.word	0x40000c00
 8005cf4:	40013400 	.word	0x40013400
 8005cf8:	40014000 	.word	0x40014000
 8005cfc:	00010007 	.word	0x00010007

08005d00 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b084      	sub	sp, #16
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	68db      	ldr	r3, [r3, #12]
 8005d0e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	691b      	ldr	r3, [r3, #16]
 8005d16:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	f003 0302 	and.w	r3, r3, #2
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d020      	beq.n	8005d64 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	f003 0302 	and.w	r3, r3, #2
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d01b      	beq.n	8005d64 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f06f 0202 	mvn.w	r2, #2
 8005d34:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2201      	movs	r2, #1
 8005d3a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	699b      	ldr	r3, [r3, #24]
 8005d42:	f003 0303 	and.w	r3, r3, #3
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d003      	beq.n	8005d52 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005d4a:	6878      	ldr	r0, [r7, #4]
 8005d4c:	f000 f9b2 	bl	80060b4 <HAL_TIM_IC_CaptureCallback>
 8005d50:	e005      	b.n	8005d5e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f000 f9a4 	bl	80060a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d58:	6878      	ldr	r0, [r7, #4]
 8005d5a:	f000 f9b5 	bl	80060c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2200      	movs	r2, #0
 8005d62:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	f003 0304 	and.w	r3, r3, #4
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d020      	beq.n	8005db0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	f003 0304 	and.w	r3, r3, #4
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d01b      	beq.n	8005db0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f06f 0204 	mvn.w	r2, #4
 8005d80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2202      	movs	r2, #2
 8005d86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	699b      	ldr	r3, [r3, #24]
 8005d8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d003      	beq.n	8005d9e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f000 f98c 	bl	80060b4 <HAL_TIM_IC_CaptureCallback>
 8005d9c:	e005      	b.n	8005daa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d9e:	6878      	ldr	r0, [r7, #4]
 8005da0:	f000 f97e 	bl	80060a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005da4:	6878      	ldr	r0, [r7, #4]
 8005da6:	f000 f98f 	bl	80060c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2200      	movs	r2, #0
 8005dae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	f003 0308 	and.w	r3, r3, #8
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d020      	beq.n	8005dfc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	f003 0308 	and.w	r3, r3, #8
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d01b      	beq.n	8005dfc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f06f 0208 	mvn.w	r2, #8
 8005dcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2204      	movs	r2, #4
 8005dd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	69db      	ldr	r3, [r3, #28]
 8005dda:	f003 0303 	and.w	r3, r3, #3
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d003      	beq.n	8005dea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f000 f966 	bl	80060b4 <HAL_TIM_IC_CaptureCallback>
 8005de8:	e005      	b.n	8005df6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f000 f958 	bl	80060a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005df0:	6878      	ldr	r0, [r7, #4]
 8005df2:	f000 f969 	bl	80060c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	f003 0310 	and.w	r3, r3, #16
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d020      	beq.n	8005e48 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	f003 0310 	and.w	r3, r3, #16
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d01b      	beq.n	8005e48 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f06f 0210 	mvn.w	r2, #16
 8005e18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2208      	movs	r2, #8
 8005e1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	69db      	ldr	r3, [r3, #28]
 8005e26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d003      	beq.n	8005e36 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	f000 f940 	bl	80060b4 <HAL_TIM_IC_CaptureCallback>
 8005e34:	e005      	b.n	8005e42 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e36:	6878      	ldr	r0, [r7, #4]
 8005e38:	f000 f932 	bl	80060a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e3c:	6878      	ldr	r0, [r7, #4]
 8005e3e:	f000 f943 	bl	80060c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2200      	movs	r2, #0
 8005e46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	f003 0301 	and.w	r3, r3, #1
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d00c      	beq.n	8005e6c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	f003 0301 	and.w	r3, r3, #1
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d007      	beq.n	8005e6c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f06f 0201 	mvn.w	r2, #1
 8005e64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e66:	6878      	ldr	r0, [r7, #4]
 8005e68:	f7fb fbea 	bl	8001640 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d104      	bne.n	8005e80 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d00c      	beq.n	8005e9a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d007      	beq.n	8005e9a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005e92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e94:	6878      	ldr	r0, [r7, #4]
 8005e96:	f000 fafd 	bl	8006494 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d00c      	beq.n	8005ebe <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d007      	beq.n	8005ebe <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005eb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	f000 faf5 	bl	80064a8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d00c      	beq.n	8005ee2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d007      	beq.n	8005ee2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005eda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005edc:	6878      	ldr	r0, [r7, #4]
 8005ede:	f000 f8fd 	bl	80060dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	f003 0320 	and.w	r3, r3, #32
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d00c      	beq.n	8005f06 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	f003 0320 	and.w	r3, r3, #32
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d007      	beq.n	8005f06 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f06f 0220 	mvn.w	r2, #32
 8005efe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f000 fabd 	bl	8006480 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f06:	bf00      	nop
 8005f08:	3710      	adds	r7, #16
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}

08005f0e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005f0e:	b580      	push	{r7, lr}
 8005f10:	b084      	sub	sp, #16
 8005f12:	af00      	add	r7, sp, #0
 8005f14:	6078      	str	r0, [r7, #4]
 8005f16:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	d101      	bne.n	8005f2a <HAL_TIM_ConfigClockSource+0x1c>
 8005f26:	2302      	movs	r3, #2
 8005f28:	e0b6      	b.n	8006098 <HAL_TIM_ConfigClockSource+0x18a>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2201      	movs	r2, #1
 8005f2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2202      	movs	r2, #2
 8005f36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f48:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005f4c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005f54:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	68ba      	ldr	r2, [r7, #8]
 8005f5c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f66:	d03e      	beq.n	8005fe6 <HAL_TIM_ConfigClockSource+0xd8>
 8005f68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f6c:	f200 8087 	bhi.w	800607e <HAL_TIM_ConfigClockSource+0x170>
 8005f70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f74:	f000 8086 	beq.w	8006084 <HAL_TIM_ConfigClockSource+0x176>
 8005f78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f7c:	d87f      	bhi.n	800607e <HAL_TIM_ConfigClockSource+0x170>
 8005f7e:	2b70      	cmp	r3, #112	@ 0x70
 8005f80:	d01a      	beq.n	8005fb8 <HAL_TIM_ConfigClockSource+0xaa>
 8005f82:	2b70      	cmp	r3, #112	@ 0x70
 8005f84:	d87b      	bhi.n	800607e <HAL_TIM_ConfigClockSource+0x170>
 8005f86:	2b60      	cmp	r3, #96	@ 0x60
 8005f88:	d050      	beq.n	800602c <HAL_TIM_ConfigClockSource+0x11e>
 8005f8a:	2b60      	cmp	r3, #96	@ 0x60
 8005f8c:	d877      	bhi.n	800607e <HAL_TIM_ConfigClockSource+0x170>
 8005f8e:	2b50      	cmp	r3, #80	@ 0x50
 8005f90:	d03c      	beq.n	800600c <HAL_TIM_ConfigClockSource+0xfe>
 8005f92:	2b50      	cmp	r3, #80	@ 0x50
 8005f94:	d873      	bhi.n	800607e <HAL_TIM_ConfigClockSource+0x170>
 8005f96:	2b40      	cmp	r3, #64	@ 0x40
 8005f98:	d058      	beq.n	800604c <HAL_TIM_ConfigClockSource+0x13e>
 8005f9a:	2b40      	cmp	r3, #64	@ 0x40
 8005f9c:	d86f      	bhi.n	800607e <HAL_TIM_ConfigClockSource+0x170>
 8005f9e:	2b30      	cmp	r3, #48	@ 0x30
 8005fa0:	d064      	beq.n	800606c <HAL_TIM_ConfigClockSource+0x15e>
 8005fa2:	2b30      	cmp	r3, #48	@ 0x30
 8005fa4:	d86b      	bhi.n	800607e <HAL_TIM_ConfigClockSource+0x170>
 8005fa6:	2b20      	cmp	r3, #32
 8005fa8:	d060      	beq.n	800606c <HAL_TIM_ConfigClockSource+0x15e>
 8005faa:	2b20      	cmp	r3, #32
 8005fac:	d867      	bhi.n	800607e <HAL_TIM_ConfigClockSource+0x170>
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d05c      	beq.n	800606c <HAL_TIM_ConfigClockSource+0x15e>
 8005fb2:	2b10      	cmp	r3, #16
 8005fb4:	d05a      	beq.n	800606c <HAL_TIM_ConfigClockSource+0x15e>
 8005fb6:	e062      	b.n	800607e <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005fc8:	f000 f9b2 	bl	8006330 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	689b      	ldr	r3, [r3, #8]
 8005fd2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005fda:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	68ba      	ldr	r2, [r7, #8]
 8005fe2:	609a      	str	r2, [r3, #8]
      break;
 8005fe4:	e04f      	b.n	8006086 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005ff6:	f000 f99b 	bl	8006330 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	689a      	ldr	r2, [r3, #8]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006008:	609a      	str	r2, [r3, #8]
      break;
 800600a:	e03c      	b.n	8006086 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006018:	461a      	mov	r2, r3
 800601a:	f000 f90f 	bl	800623c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	2150      	movs	r1, #80	@ 0x50
 8006024:	4618      	mov	r0, r3
 8006026:	f000 f968 	bl	80062fa <TIM_ITRx_SetConfig>
      break;
 800602a:	e02c      	b.n	8006086 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006038:	461a      	mov	r2, r3
 800603a:	f000 f92e 	bl	800629a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	2160      	movs	r1, #96	@ 0x60
 8006044:	4618      	mov	r0, r3
 8006046:	f000 f958 	bl	80062fa <TIM_ITRx_SetConfig>
      break;
 800604a:	e01c      	b.n	8006086 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006058:	461a      	mov	r2, r3
 800605a:	f000 f8ef 	bl	800623c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	2140      	movs	r1, #64	@ 0x40
 8006064:	4618      	mov	r0, r3
 8006066:	f000 f948 	bl	80062fa <TIM_ITRx_SetConfig>
      break;
 800606a:	e00c      	b.n	8006086 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681a      	ldr	r2, [r3, #0]
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4619      	mov	r1, r3
 8006076:	4610      	mov	r0, r2
 8006078:	f000 f93f 	bl	80062fa <TIM_ITRx_SetConfig>
      break;
 800607c:	e003      	b.n	8006086 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	73fb      	strb	r3, [r7, #15]
      break;
 8006082:	e000      	b.n	8006086 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006084:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2201      	movs	r2, #1
 800608a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2200      	movs	r2, #0
 8006092:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006096:	7bfb      	ldrb	r3, [r7, #15]
}
 8006098:	4618      	mov	r0, r3
 800609a:	3710      	adds	r7, #16
 800609c:	46bd      	mov	sp, r7
 800609e:	bd80      	pop	{r7, pc}

080060a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b083      	sub	sp, #12
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80060a8:	bf00      	nop
 80060aa:	370c      	adds	r7, #12
 80060ac:	46bd      	mov	sp, r7
 80060ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b2:	4770      	bx	lr

080060b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80060b4:	b480      	push	{r7}
 80060b6:	b083      	sub	sp, #12
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80060bc:	bf00      	nop
 80060be:	370c      	adds	r7, #12
 80060c0:	46bd      	mov	sp, r7
 80060c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c6:	4770      	bx	lr

080060c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80060c8:	b480      	push	{r7}
 80060ca:	b083      	sub	sp, #12
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80060d0:	bf00      	nop
 80060d2:	370c      	adds	r7, #12
 80060d4:	46bd      	mov	sp, r7
 80060d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060da:	4770      	bx	lr

080060dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80060dc:	b480      	push	{r7}
 80060de:	b083      	sub	sp, #12
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80060e4:	bf00      	nop
 80060e6:	370c      	adds	r7, #12
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr

080060f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b085      	sub	sp, #20
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
 80060f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	4a46      	ldr	r2, [pc, #280]	@ (800621c <TIM_Base_SetConfig+0x12c>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d013      	beq.n	8006130 <TIM_Base_SetConfig+0x40>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800610e:	d00f      	beq.n	8006130 <TIM_Base_SetConfig+0x40>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	4a43      	ldr	r2, [pc, #268]	@ (8006220 <TIM_Base_SetConfig+0x130>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d00b      	beq.n	8006130 <TIM_Base_SetConfig+0x40>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	4a42      	ldr	r2, [pc, #264]	@ (8006224 <TIM_Base_SetConfig+0x134>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d007      	beq.n	8006130 <TIM_Base_SetConfig+0x40>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	4a41      	ldr	r2, [pc, #260]	@ (8006228 <TIM_Base_SetConfig+0x138>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d003      	beq.n	8006130 <TIM_Base_SetConfig+0x40>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	4a40      	ldr	r2, [pc, #256]	@ (800622c <TIM_Base_SetConfig+0x13c>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d108      	bne.n	8006142 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006136:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	685b      	ldr	r3, [r3, #4]
 800613c:	68fa      	ldr	r2, [r7, #12]
 800613e:	4313      	orrs	r3, r2
 8006140:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	4a35      	ldr	r2, [pc, #212]	@ (800621c <TIM_Base_SetConfig+0x12c>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d01f      	beq.n	800618a <TIM_Base_SetConfig+0x9a>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006150:	d01b      	beq.n	800618a <TIM_Base_SetConfig+0x9a>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	4a32      	ldr	r2, [pc, #200]	@ (8006220 <TIM_Base_SetConfig+0x130>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d017      	beq.n	800618a <TIM_Base_SetConfig+0x9a>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	4a31      	ldr	r2, [pc, #196]	@ (8006224 <TIM_Base_SetConfig+0x134>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d013      	beq.n	800618a <TIM_Base_SetConfig+0x9a>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	4a30      	ldr	r2, [pc, #192]	@ (8006228 <TIM_Base_SetConfig+0x138>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d00f      	beq.n	800618a <TIM_Base_SetConfig+0x9a>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	4a2f      	ldr	r2, [pc, #188]	@ (800622c <TIM_Base_SetConfig+0x13c>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d00b      	beq.n	800618a <TIM_Base_SetConfig+0x9a>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	4a2e      	ldr	r2, [pc, #184]	@ (8006230 <TIM_Base_SetConfig+0x140>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d007      	beq.n	800618a <TIM_Base_SetConfig+0x9a>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	4a2d      	ldr	r2, [pc, #180]	@ (8006234 <TIM_Base_SetConfig+0x144>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d003      	beq.n	800618a <TIM_Base_SetConfig+0x9a>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	4a2c      	ldr	r2, [pc, #176]	@ (8006238 <TIM_Base_SetConfig+0x148>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d108      	bne.n	800619c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006190:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	68db      	ldr	r3, [r3, #12]
 8006196:	68fa      	ldr	r2, [r7, #12]
 8006198:	4313      	orrs	r3, r2
 800619a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	695b      	ldr	r3, [r3, #20]
 80061a6:	4313      	orrs	r3, r2
 80061a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	68fa      	ldr	r2, [r7, #12]
 80061ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	689a      	ldr	r2, [r3, #8]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	681a      	ldr	r2, [r3, #0]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	4a16      	ldr	r2, [pc, #88]	@ (800621c <TIM_Base_SetConfig+0x12c>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d00f      	beq.n	80061e8 <TIM_Base_SetConfig+0xf8>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	4a18      	ldr	r2, [pc, #96]	@ (800622c <TIM_Base_SetConfig+0x13c>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d00b      	beq.n	80061e8 <TIM_Base_SetConfig+0xf8>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	4a17      	ldr	r2, [pc, #92]	@ (8006230 <TIM_Base_SetConfig+0x140>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d007      	beq.n	80061e8 <TIM_Base_SetConfig+0xf8>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	4a16      	ldr	r2, [pc, #88]	@ (8006234 <TIM_Base_SetConfig+0x144>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d003      	beq.n	80061e8 <TIM_Base_SetConfig+0xf8>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	4a15      	ldr	r2, [pc, #84]	@ (8006238 <TIM_Base_SetConfig+0x148>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d103      	bne.n	80061f0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	691a      	ldr	r2, [r3, #16]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2201      	movs	r2, #1
 80061f4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	691b      	ldr	r3, [r3, #16]
 80061fa:	f003 0301 	and.w	r3, r3, #1
 80061fe:	2b01      	cmp	r3, #1
 8006200:	d105      	bne.n	800620e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	691b      	ldr	r3, [r3, #16]
 8006206:	f023 0201 	bic.w	r2, r3, #1
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	611a      	str	r2, [r3, #16]
  }
}
 800620e:	bf00      	nop
 8006210:	3714      	adds	r7, #20
 8006212:	46bd      	mov	sp, r7
 8006214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006218:	4770      	bx	lr
 800621a:	bf00      	nop
 800621c:	40012c00 	.word	0x40012c00
 8006220:	40000400 	.word	0x40000400
 8006224:	40000800 	.word	0x40000800
 8006228:	40000c00 	.word	0x40000c00
 800622c:	40013400 	.word	0x40013400
 8006230:	40014000 	.word	0x40014000
 8006234:	40014400 	.word	0x40014400
 8006238:	40014800 	.word	0x40014800

0800623c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800623c:	b480      	push	{r7}
 800623e:	b087      	sub	sp, #28
 8006240:	af00      	add	r7, sp, #0
 8006242:	60f8      	str	r0, [r7, #12]
 8006244:	60b9      	str	r1, [r7, #8]
 8006246:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	6a1b      	ldr	r3, [r3, #32]
 800624c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	6a1b      	ldr	r3, [r3, #32]
 8006252:	f023 0201 	bic.w	r2, r3, #1
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	699b      	ldr	r3, [r3, #24]
 800625e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006266:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	011b      	lsls	r3, r3, #4
 800626c:	693a      	ldr	r2, [r7, #16]
 800626e:	4313      	orrs	r3, r2
 8006270:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006272:	697b      	ldr	r3, [r7, #20]
 8006274:	f023 030a 	bic.w	r3, r3, #10
 8006278:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800627a:	697a      	ldr	r2, [r7, #20]
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	4313      	orrs	r3, r2
 8006280:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	693a      	ldr	r2, [r7, #16]
 8006286:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	697a      	ldr	r2, [r7, #20]
 800628c:	621a      	str	r2, [r3, #32]
}
 800628e:	bf00      	nop
 8006290:	371c      	adds	r7, #28
 8006292:	46bd      	mov	sp, r7
 8006294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006298:	4770      	bx	lr

0800629a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800629a:	b480      	push	{r7}
 800629c:	b087      	sub	sp, #28
 800629e:	af00      	add	r7, sp, #0
 80062a0:	60f8      	str	r0, [r7, #12]
 80062a2:	60b9      	str	r1, [r7, #8]
 80062a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	6a1b      	ldr	r3, [r3, #32]
 80062aa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	6a1b      	ldr	r3, [r3, #32]
 80062b0:	f023 0210 	bic.w	r2, r3, #16
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	699b      	ldr	r3, [r3, #24]
 80062bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80062c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	031b      	lsls	r3, r3, #12
 80062ca:	693a      	ldr	r2, [r7, #16]
 80062cc:	4313      	orrs	r3, r2
 80062ce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80062d6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	011b      	lsls	r3, r3, #4
 80062dc:	697a      	ldr	r2, [r7, #20]
 80062de:	4313      	orrs	r3, r2
 80062e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	693a      	ldr	r2, [r7, #16]
 80062e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	697a      	ldr	r2, [r7, #20]
 80062ec:	621a      	str	r2, [r3, #32]
}
 80062ee:	bf00      	nop
 80062f0:	371c      	adds	r7, #28
 80062f2:	46bd      	mov	sp, r7
 80062f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f8:	4770      	bx	lr

080062fa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80062fa:	b480      	push	{r7}
 80062fc:	b085      	sub	sp, #20
 80062fe:	af00      	add	r7, sp, #0
 8006300:	6078      	str	r0, [r7, #4]
 8006302:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	689b      	ldr	r3, [r3, #8]
 8006308:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006310:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006312:	683a      	ldr	r2, [r7, #0]
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	4313      	orrs	r3, r2
 8006318:	f043 0307 	orr.w	r3, r3, #7
 800631c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	68fa      	ldr	r2, [r7, #12]
 8006322:	609a      	str	r2, [r3, #8]
}
 8006324:	bf00      	nop
 8006326:	3714      	adds	r7, #20
 8006328:	46bd      	mov	sp, r7
 800632a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632e:	4770      	bx	lr

08006330 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006330:	b480      	push	{r7}
 8006332:	b087      	sub	sp, #28
 8006334:	af00      	add	r7, sp, #0
 8006336:	60f8      	str	r0, [r7, #12]
 8006338:	60b9      	str	r1, [r7, #8]
 800633a:	607a      	str	r2, [r7, #4]
 800633c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800634a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	021a      	lsls	r2, r3, #8
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	431a      	orrs	r2, r3
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	4313      	orrs	r3, r2
 8006358:	697a      	ldr	r2, [r7, #20]
 800635a:	4313      	orrs	r3, r2
 800635c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	697a      	ldr	r2, [r7, #20]
 8006362:	609a      	str	r2, [r3, #8]
}
 8006364:	bf00      	nop
 8006366:	371c      	adds	r7, #28
 8006368:	46bd      	mov	sp, r7
 800636a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636e:	4770      	bx	lr

08006370 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006370:	b480      	push	{r7}
 8006372:	b085      	sub	sp, #20
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
 8006378:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006380:	2b01      	cmp	r3, #1
 8006382:	d101      	bne.n	8006388 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006384:	2302      	movs	r3, #2
 8006386:	e068      	b.n	800645a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2201      	movs	r2, #1
 800638c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2202      	movs	r2, #2
 8006394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	689b      	ldr	r3, [r3, #8]
 80063a6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4a2e      	ldr	r2, [pc, #184]	@ (8006468 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d004      	beq.n	80063bc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4a2d      	ldr	r2, [pc, #180]	@ (800646c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d108      	bne.n	80063ce <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80063c2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	68fa      	ldr	r2, [r7, #12]
 80063ca:	4313      	orrs	r3, r2
 80063cc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063d4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	68fa      	ldr	r2, [r7, #12]
 80063dc:	4313      	orrs	r3, r2
 80063de:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	68fa      	ldr	r2, [r7, #12]
 80063e6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a1e      	ldr	r2, [pc, #120]	@ (8006468 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d01d      	beq.n	800642e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063fa:	d018      	beq.n	800642e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a1b      	ldr	r2, [pc, #108]	@ (8006470 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d013      	beq.n	800642e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a1a      	ldr	r2, [pc, #104]	@ (8006474 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d00e      	beq.n	800642e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a18      	ldr	r2, [pc, #96]	@ (8006478 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d009      	beq.n	800642e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4a13      	ldr	r2, [pc, #76]	@ (800646c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d004      	beq.n	800642e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4a14      	ldr	r2, [pc, #80]	@ (800647c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d10c      	bne.n	8006448 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006434:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	689b      	ldr	r3, [r3, #8]
 800643a:	68ba      	ldr	r2, [r7, #8]
 800643c:	4313      	orrs	r3, r2
 800643e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	68ba      	ldr	r2, [r7, #8]
 8006446:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2201      	movs	r2, #1
 800644c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2200      	movs	r2, #0
 8006454:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006458:	2300      	movs	r3, #0
}
 800645a:	4618      	mov	r0, r3
 800645c:	3714      	adds	r7, #20
 800645e:	46bd      	mov	sp, r7
 8006460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006464:	4770      	bx	lr
 8006466:	bf00      	nop
 8006468:	40012c00 	.word	0x40012c00
 800646c:	40013400 	.word	0x40013400
 8006470:	40000400 	.word	0x40000400
 8006474:	40000800 	.word	0x40000800
 8006478:	40000c00 	.word	0x40000c00
 800647c:	40014000 	.word	0x40014000

08006480 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006480:	b480      	push	{r7}
 8006482:	b083      	sub	sp, #12
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006488:	bf00      	nop
 800648a:	370c      	adds	r7, #12
 800648c:	46bd      	mov	sp, r7
 800648e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006492:	4770      	bx	lr

08006494 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006494:	b480      	push	{r7}
 8006496:	b083      	sub	sp, #12
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800649c:	bf00      	nop
 800649e:	370c      	adds	r7, #12
 80064a0:	46bd      	mov	sp, r7
 80064a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a6:	4770      	bx	lr

080064a8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80064a8:	b480      	push	{r7}
 80064aa:	b083      	sub	sp, #12
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80064b0:	bf00      	nop
 80064b2:	370c      	adds	r7, #12
 80064b4:	46bd      	mov	sp, r7
 80064b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ba:	4770      	bx	lr

080064bc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b082      	sub	sp, #8
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d101      	bne.n	80064ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80064ca:	2301      	movs	r3, #1
 80064cc:	e042      	b.n	8006554 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d106      	bne.n	80064e6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2200      	movs	r2, #0
 80064dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80064e0:	6878      	ldr	r0, [r7, #4]
 80064e2:	f7fb f9af 	bl	8001844 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2224      	movs	r2, #36	@ 0x24
 80064ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	681a      	ldr	r2, [r3, #0]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f022 0201 	bic.w	r2, r2, #1
 80064fc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006502:	2b00      	cmp	r3, #0
 8006504:	d002      	beq.n	800650c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006506:	6878      	ldr	r0, [r7, #4]
 8006508:	f000 fb24 	bl	8006b54 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	f000 f825 	bl	800655c <UART_SetConfig>
 8006512:	4603      	mov	r3, r0
 8006514:	2b01      	cmp	r3, #1
 8006516:	d101      	bne.n	800651c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006518:	2301      	movs	r3, #1
 800651a:	e01b      	b.n	8006554 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	685a      	ldr	r2, [r3, #4]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800652a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	689a      	ldr	r2, [r3, #8]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800653a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	681a      	ldr	r2, [r3, #0]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f042 0201 	orr.w	r2, r2, #1
 800654a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800654c:	6878      	ldr	r0, [r7, #4]
 800654e:	f000 fba3 	bl	8006c98 <UART_CheckIdleState>
 8006552:	4603      	mov	r3, r0
}
 8006554:	4618      	mov	r0, r3
 8006556:	3708      	adds	r7, #8
 8006558:	46bd      	mov	sp, r7
 800655a:	bd80      	pop	{r7, pc}

0800655c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800655c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006560:	b08c      	sub	sp, #48	@ 0x30
 8006562:	af00      	add	r7, sp, #0
 8006564:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006566:	2300      	movs	r3, #0
 8006568:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800656c:	697b      	ldr	r3, [r7, #20]
 800656e:	689a      	ldr	r2, [r3, #8]
 8006570:	697b      	ldr	r3, [r7, #20]
 8006572:	691b      	ldr	r3, [r3, #16]
 8006574:	431a      	orrs	r2, r3
 8006576:	697b      	ldr	r3, [r7, #20]
 8006578:	695b      	ldr	r3, [r3, #20]
 800657a:	431a      	orrs	r2, r3
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	69db      	ldr	r3, [r3, #28]
 8006580:	4313      	orrs	r3, r2
 8006582:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006584:	697b      	ldr	r3, [r7, #20]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	681a      	ldr	r2, [r3, #0]
 800658a:	4baa      	ldr	r3, [pc, #680]	@ (8006834 <UART_SetConfig+0x2d8>)
 800658c:	4013      	ands	r3, r2
 800658e:	697a      	ldr	r2, [r7, #20]
 8006590:	6812      	ldr	r2, [r2, #0]
 8006592:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006594:	430b      	orrs	r3, r1
 8006596:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80065a2:	697b      	ldr	r3, [r7, #20]
 80065a4:	68da      	ldr	r2, [r3, #12]
 80065a6:	697b      	ldr	r3, [r7, #20]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	430a      	orrs	r2, r1
 80065ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80065ae:	697b      	ldr	r3, [r7, #20]
 80065b0:	699b      	ldr	r3, [r3, #24]
 80065b2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80065b4:	697b      	ldr	r3, [r7, #20]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a9f      	ldr	r2, [pc, #636]	@ (8006838 <UART_SetConfig+0x2dc>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d004      	beq.n	80065c8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80065be:	697b      	ldr	r3, [r7, #20]
 80065c0:	6a1b      	ldr	r3, [r3, #32]
 80065c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80065c4:	4313      	orrs	r3, r2
 80065c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80065c8:	697b      	ldr	r3, [r7, #20]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	689b      	ldr	r3, [r3, #8]
 80065ce:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80065d2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80065d6:	697a      	ldr	r2, [r7, #20]
 80065d8:	6812      	ldr	r2, [r2, #0]
 80065da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80065dc:	430b      	orrs	r3, r1
 80065de:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80065e0:	697b      	ldr	r3, [r7, #20]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065e6:	f023 010f 	bic.w	r1, r3, #15
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	430a      	orrs	r2, r1
 80065f4:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4a90      	ldr	r2, [pc, #576]	@ (800683c <UART_SetConfig+0x2e0>)
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d125      	bne.n	800664c <UART_SetConfig+0xf0>
 8006600:	4b8f      	ldr	r3, [pc, #572]	@ (8006840 <UART_SetConfig+0x2e4>)
 8006602:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006606:	f003 0303 	and.w	r3, r3, #3
 800660a:	2b03      	cmp	r3, #3
 800660c:	d81a      	bhi.n	8006644 <UART_SetConfig+0xe8>
 800660e:	a201      	add	r2, pc, #4	@ (adr r2, 8006614 <UART_SetConfig+0xb8>)
 8006610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006614:	08006625 	.word	0x08006625
 8006618:	08006635 	.word	0x08006635
 800661c:	0800662d 	.word	0x0800662d
 8006620:	0800663d 	.word	0x0800663d
 8006624:	2301      	movs	r3, #1
 8006626:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800662a:	e116      	b.n	800685a <UART_SetConfig+0x2fe>
 800662c:	2302      	movs	r3, #2
 800662e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006632:	e112      	b.n	800685a <UART_SetConfig+0x2fe>
 8006634:	2304      	movs	r3, #4
 8006636:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800663a:	e10e      	b.n	800685a <UART_SetConfig+0x2fe>
 800663c:	2308      	movs	r3, #8
 800663e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006642:	e10a      	b.n	800685a <UART_SetConfig+0x2fe>
 8006644:	2310      	movs	r3, #16
 8006646:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800664a:	e106      	b.n	800685a <UART_SetConfig+0x2fe>
 800664c:	697b      	ldr	r3, [r7, #20]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	4a7c      	ldr	r2, [pc, #496]	@ (8006844 <UART_SetConfig+0x2e8>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d138      	bne.n	80066c8 <UART_SetConfig+0x16c>
 8006656:	4b7a      	ldr	r3, [pc, #488]	@ (8006840 <UART_SetConfig+0x2e4>)
 8006658:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800665c:	f003 030c 	and.w	r3, r3, #12
 8006660:	2b0c      	cmp	r3, #12
 8006662:	d82d      	bhi.n	80066c0 <UART_SetConfig+0x164>
 8006664:	a201      	add	r2, pc, #4	@ (adr r2, 800666c <UART_SetConfig+0x110>)
 8006666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800666a:	bf00      	nop
 800666c:	080066a1 	.word	0x080066a1
 8006670:	080066c1 	.word	0x080066c1
 8006674:	080066c1 	.word	0x080066c1
 8006678:	080066c1 	.word	0x080066c1
 800667c:	080066b1 	.word	0x080066b1
 8006680:	080066c1 	.word	0x080066c1
 8006684:	080066c1 	.word	0x080066c1
 8006688:	080066c1 	.word	0x080066c1
 800668c:	080066a9 	.word	0x080066a9
 8006690:	080066c1 	.word	0x080066c1
 8006694:	080066c1 	.word	0x080066c1
 8006698:	080066c1 	.word	0x080066c1
 800669c:	080066b9 	.word	0x080066b9
 80066a0:	2300      	movs	r3, #0
 80066a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066a6:	e0d8      	b.n	800685a <UART_SetConfig+0x2fe>
 80066a8:	2302      	movs	r3, #2
 80066aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066ae:	e0d4      	b.n	800685a <UART_SetConfig+0x2fe>
 80066b0:	2304      	movs	r3, #4
 80066b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066b6:	e0d0      	b.n	800685a <UART_SetConfig+0x2fe>
 80066b8:	2308      	movs	r3, #8
 80066ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066be:	e0cc      	b.n	800685a <UART_SetConfig+0x2fe>
 80066c0:	2310      	movs	r3, #16
 80066c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066c6:	e0c8      	b.n	800685a <UART_SetConfig+0x2fe>
 80066c8:	697b      	ldr	r3, [r7, #20]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a5e      	ldr	r2, [pc, #376]	@ (8006848 <UART_SetConfig+0x2ec>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d125      	bne.n	800671e <UART_SetConfig+0x1c2>
 80066d2:	4b5b      	ldr	r3, [pc, #364]	@ (8006840 <UART_SetConfig+0x2e4>)
 80066d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066d8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80066dc:	2b30      	cmp	r3, #48	@ 0x30
 80066de:	d016      	beq.n	800670e <UART_SetConfig+0x1b2>
 80066e0:	2b30      	cmp	r3, #48	@ 0x30
 80066e2:	d818      	bhi.n	8006716 <UART_SetConfig+0x1ba>
 80066e4:	2b20      	cmp	r3, #32
 80066e6:	d00a      	beq.n	80066fe <UART_SetConfig+0x1a2>
 80066e8:	2b20      	cmp	r3, #32
 80066ea:	d814      	bhi.n	8006716 <UART_SetConfig+0x1ba>
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d002      	beq.n	80066f6 <UART_SetConfig+0x19a>
 80066f0:	2b10      	cmp	r3, #16
 80066f2:	d008      	beq.n	8006706 <UART_SetConfig+0x1aa>
 80066f4:	e00f      	b.n	8006716 <UART_SetConfig+0x1ba>
 80066f6:	2300      	movs	r3, #0
 80066f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80066fc:	e0ad      	b.n	800685a <UART_SetConfig+0x2fe>
 80066fe:	2302      	movs	r3, #2
 8006700:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006704:	e0a9      	b.n	800685a <UART_SetConfig+0x2fe>
 8006706:	2304      	movs	r3, #4
 8006708:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800670c:	e0a5      	b.n	800685a <UART_SetConfig+0x2fe>
 800670e:	2308      	movs	r3, #8
 8006710:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006714:	e0a1      	b.n	800685a <UART_SetConfig+0x2fe>
 8006716:	2310      	movs	r3, #16
 8006718:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800671c:	e09d      	b.n	800685a <UART_SetConfig+0x2fe>
 800671e:	697b      	ldr	r3, [r7, #20]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a4a      	ldr	r2, [pc, #296]	@ (800684c <UART_SetConfig+0x2f0>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d125      	bne.n	8006774 <UART_SetConfig+0x218>
 8006728:	4b45      	ldr	r3, [pc, #276]	@ (8006840 <UART_SetConfig+0x2e4>)
 800672a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800672e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006732:	2bc0      	cmp	r3, #192	@ 0xc0
 8006734:	d016      	beq.n	8006764 <UART_SetConfig+0x208>
 8006736:	2bc0      	cmp	r3, #192	@ 0xc0
 8006738:	d818      	bhi.n	800676c <UART_SetConfig+0x210>
 800673a:	2b80      	cmp	r3, #128	@ 0x80
 800673c:	d00a      	beq.n	8006754 <UART_SetConfig+0x1f8>
 800673e:	2b80      	cmp	r3, #128	@ 0x80
 8006740:	d814      	bhi.n	800676c <UART_SetConfig+0x210>
 8006742:	2b00      	cmp	r3, #0
 8006744:	d002      	beq.n	800674c <UART_SetConfig+0x1f0>
 8006746:	2b40      	cmp	r3, #64	@ 0x40
 8006748:	d008      	beq.n	800675c <UART_SetConfig+0x200>
 800674a:	e00f      	b.n	800676c <UART_SetConfig+0x210>
 800674c:	2300      	movs	r3, #0
 800674e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006752:	e082      	b.n	800685a <UART_SetConfig+0x2fe>
 8006754:	2302      	movs	r3, #2
 8006756:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800675a:	e07e      	b.n	800685a <UART_SetConfig+0x2fe>
 800675c:	2304      	movs	r3, #4
 800675e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006762:	e07a      	b.n	800685a <UART_SetConfig+0x2fe>
 8006764:	2308      	movs	r3, #8
 8006766:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800676a:	e076      	b.n	800685a <UART_SetConfig+0x2fe>
 800676c:	2310      	movs	r3, #16
 800676e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006772:	e072      	b.n	800685a <UART_SetConfig+0x2fe>
 8006774:	697b      	ldr	r3, [r7, #20]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a35      	ldr	r2, [pc, #212]	@ (8006850 <UART_SetConfig+0x2f4>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d12a      	bne.n	80067d4 <UART_SetConfig+0x278>
 800677e:	4b30      	ldr	r3, [pc, #192]	@ (8006840 <UART_SetConfig+0x2e4>)
 8006780:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006784:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006788:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800678c:	d01a      	beq.n	80067c4 <UART_SetConfig+0x268>
 800678e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006792:	d81b      	bhi.n	80067cc <UART_SetConfig+0x270>
 8006794:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006798:	d00c      	beq.n	80067b4 <UART_SetConfig+0x258>
 800679a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800679e:	d815      	bhi.n	80067cc <UART_SetConfig+0x270>
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d003      	beq.n	80067ac <UART_SetConfig+0x250>
 80067a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067a8:	d008      	beq.n	80067bc <UART_SetConfig+0x260>
 80067aa:	e00f      	b.n	80067cc <UART_SetConfig+0x270>
 80067ac:	2300      	movs	r3, #0
 80067ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067b2:	e052      	b.n	800685a <UART_SetConfig+0x2fe>
 80067b4:	2302      	movs	r3, #2
 80067b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067ba:	e04e      	b.n	800685a <UART_SetConfig+0x2fe>
 80067bc:	2304      	movs	r3, #4
 80067be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067c2:	e04a      	b.n	800685a <UART_SetConfig+0x2fe>
 80067c4:	2308      	movs	r3, #8
 80067c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067ca:	e046      	b.n	800685a <UART_SetConfig+0x2fe>
 80067cc:	2310      	movs	r3, #16
 80067ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80067d2:	e042      	b.n	800685a <UART_SetConfig+0x2fe>
 80067d4:	697b      	ldr	r3, [r7, #20]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	4a17      	ldr	r2, [pc, #92]	@ (8006838 <UART_SetConfig+0x2dc>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d13a      	bne.n	8006854 <UART_SetConfig+0x2f8>
 80067de:	4b18      	ldr	r3, [pc, #96]	@ (8006840 <UART_SetConfig+0x2e4>)
 80067e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067e4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80067e8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80067ec:	d01a      	beq.n	8006824 <UART_SetConfig+0x2c8>
 80067ee:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80067f2:	d81b      	bhi.n	800682c <UART_SetConfig+0x2d0>
 80067f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80067f8:	d00c      	beq.n	8006814 <UART_SetConfig+0x2b8>
 80067fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80067fe:	d815      	bhi.n	800682c <UART_SetConfig+0x2d0>
 8006800:	2b00      	cmp	r3, #0
 8006802:	d003      	beq.n	800680c <UART_SetConfig+0x2b0>
 8006804:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006808:	d008      	beq.n	800681c <UART_SetConfig+0x2c0>
 800680a:	e00f      	b.n	800682c <UART_SetConfig+0x2d0>
 800680c:	2300      	movs	r3, #0
 800680e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006812:	e022      	b.n	800685a <UART_SetConfig+0x2fe>
 8006814:	2302      	movs	r3, #2
 8006816:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800681a:	e01e      	b.n	800685a <UART_SetConfig+0x2fe>
 800681c:	2304      	movs	r3, #4
 800681e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006822:	e01a      	b.n	800685a <UART_SetConfig+0x2fe>
 8006824:	2308      	movs	r3, #8
 8006826:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800682a:	e016      	b.n	800685a <UART_SetConfig+0x2fe>
 800682c:	2310      	movs	r3, #16
 800682e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006832:	e012      	b.n	800685a <UART_SetConfig+0x2fe>
 8006834:	cfff69f3 	.word	0xcfff69f3
 8006838:	40008000 	.word	0x40008000
 800683c:	40013800 	.word	0x40013800
 8006840:	40021000 	.word	0x40021000
 8006844:	40004400 	.word	0x40004400
 8006848:	40004800 	.word	0x40004800
 800684c:	40004c00 	.word	0x40004c00
 8006850:	40005000 	.word	0x40005000
 8006854:	2310      	movs	r3, #16
 8006856:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4aae      	ldr	r2, [pc, #696]	@ (8006b18 <UART_SetConfig+0x5bc>)
 8006860:	4293      	cmp	r3, r2
 8006862:	f040 8097 	bne.w	8006994 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006866:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800686a:	2b08      	cmp	r3, #8
 800686c:	d823      	bhi.n	80068b6 <UART_SetConfig+0x35a>
 800686e:	a201      	add	r2, pc, #4	@ (adr r2, 8006874 <UART_SetConfig+0x318>)
 8006870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006874:	08006899 	.word	0x08006899
 8006878:	080068b7 	.word	0x080068b7
 800687c:	080068a1 	.word	0x080068a1
 8006880:	080068b7 	.word	0x080068b7
 8006884:	080068a7 	.word	0x080068a7
 8006888:	080068b7 	.word	0x080068b7
 800688c:	080068b7 	.word	0x080068b7
 8006890:	080068b7 	.word	0x080068b7
 8006894:	080068af 	.word	0x080068af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006898:	f7fe fb34 	bl	8004f04 <HAL_RCC_GetPCLK1Freq>
 800689c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800689e:	e010      	b.n	80068c2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80068a0:	4b9e      	ldr	r3, [pc, #632]	@ (8006b1c <UART_SetConfig+0x5c0>)
 80068a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80068a4:	e00d      	b.n	80068c2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80068a6:	f7fe fa95 	bl	8004dd4 <HAL_RCC_GetSysClockFreq>
 80068aa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80068ac:	e009      	b.n	80068c2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80068b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80068b4:	e005      	b.n	80068c2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80068b6:	2300      	movs	r3, #0
 80068b8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80068ba:	2301      	movs	r3, #1
 80068bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80068c0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80068c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	f000 8130 	beq.w	8006b2a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ce:	4a94      	ldr	r2, [pc, #592]	@ (8006b20 <UART_SetConfig+0x5c4>)
 80068d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80068d4:	461a      	mov	r2, r3
 80068d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80068dc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80068de:	697b      	ldr	r3, [r7, #20]
 80068e0:	685a      	ldr	r2, [r3, #4]
 80068e2:	4613      	mov	r3, r2
 80068e4:	005b      	lsls	r3, r3, #1
 80068e6:	4413      	add	r3, r2
 80068e8:	69ba      	ldr	r2, [r7, #24]
 80068ea:	429a      	cmp	r2, r3
 80068ec:	d305      	bcc.n	80068fa <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	685b      	ldr	r3, [r3, #4]
 80068f2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80068f4:	69ba      	ldr	r2, [r7, #24]
 80068f6:	429a      	cmp	r2, r3
 80068f8:	d903      	bls.n	8006902 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80068fa:	2301      	movs	r3, #1
 80068fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006900:	e113      	b.n	8006b2a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006904:	2200      	movs	r2, #0
 8006906:	60bb      	str	r3, [r7, #8]
 8006908:	60fa      	str	r2, [r7, #12]
 800690a:	697b      	ldr	r3, [r7, #20]
 800690c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800690e:	4a84      	ldr	r2, [pc, #528]	@ (8006b20 <UART_SetConfig+0x5c4>)
 8006910:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006914:	b29b      	uxth	r3, r3
 8006916:	2200      	movs	r2, #0
 8006918:	603b      	str	r3, [r7, #0]
 800691a:	607a      	str	r2, [r7, #4]
 800691c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006920:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006924:	f7fa f85a 	bl	80009dc <__aeabi_uldivmod>
 8006928:	4602      	mov	r2, r0
 800692a:	460b      	mov	r3, r1
 800692c:	4610      	mov	r0, r2
 800692e:	4619      	mov	r1, r3
 8006930:	f04f 0200 	mov.w	r2, #0
 8006934:	f04f 0300 	mov.w	r3, #0
 8006938:	020b      	lsls	r3, r1, #8
 800693a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800693e:	0202      	lsls	r2, r0, #8
 8006940:	6979      	ldr	r1, [r7, #20]
 8006942:	6849      	ldr	r1, [r1, #4]
 8006944:	0849      	lsrs	r1, r1, #1
 8006946:	2000      	movs	r0, #0
 8006948:	460c      	mov	r4, r1
 800694a:	4605      	mov	r5, r0
 800694c:	eb12 0804 	adds.w	r8, r2, r4
 8006950:	eb43 0905 	adc.w	r9, r3, r5
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	2200      	movs	r2, #0
 800695a:	469a      	mov	sl, r3
 800695c:	4693      	mov	fp, r2
 800695e:	4652      	mov	r2, sl
 8006960:	465b      	mov	r3, fp
 8006962:	4640      	mov	r0, r8
 8006964:	4649      	mov	r1, r9
 8006966:	f7fa f839 	bl	80009dc <__aeabi_uldivmod>
 800696a:	4602      	mov	r2, r0
 800696c:	460b      	mov	r3, r1
 800696e:	4613      	mov	r3, r2
 8006970:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006972:	6a3b      	ldr	r3, [r7, #32]
 8006974:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006978:	d308      	bcc.n	800698c <UART_SetConfig+0x430>
 800697a:	6a3b      	ldr	r3, [r7, #32]
 800697c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006980:	d204      	bcs.n	800698c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	6a3a      	ldr	r2, [r7, #32]
 8006988:	60da      	str	r2, [r3, #12]
 800698a:	e0ce      	b.n	8006b2a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800698c:	2301      	movs	r3, #1
 800698e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006992:	e0ca      	b.n	8006b2a <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006994:	697b      	ldr	r3, [r7, #20]
 8006996:	69db      	ldr	r3, [r3, #28]
 8006998:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800699c:	d166      	bne.n	8006a6c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800699e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80069a2:	2b08      	cmp	r3, #8
 80069a4:	d827      	bhi.n	80069f6 <UART_SetConfig+0x49a>
 80069a6:	a201      	add	r2, pc, #4	@ (adr r2, 80069ac <UART_SetConfig+0x450>)
 80069a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069ac:	080069d1 	.word	0x080069d1
 80069b0:	080069d9 	.word	0x080069d9
 80069b4:	080069e1 	.word	0x080069e1
 80069b8:	080069f7 	.word	0x080069f7
 80069bc:	080069e7 	.word	0x080069e7
 80069c0:	080069f7 	.word	0x080069f7
 80069c4:	080069f7 	.word	0x080069f7
 80069c8:	080069f7 	.word	0x080069f7
 80069cc:	080069ef 	.word	0x080069ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80069d0:	f7fe fa98 	bl	8004f04 <HAL_RCC_GetPCLK1Freq>
 80069d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80069d6:	e014      	b.n	8006a02 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80069d8:	f7fe faaa 	bl	8004f30 <HAL_RCC_GetPCLK2Freq>
 80069dc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80069de:	e010      	b.n	8006a02 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80069e0:	4b4e      	ldr	r3, [pc, #312]	@ (8006b1c <UART_SetConfig+0x5c0>)
 80069e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80069e4:	e00d      	b.n	8006a02 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80069e6:	f7fe f9f5 	bl	8004dd4 <HAL_RCC_GetSysClockFreq>
 80069ea:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80069ec:	e009      	b.n	8006a02 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80069ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80069f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80069f4:	e005      	b.n	8006a02 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80069f6:	2300      	movs	r3, #0
 80069f8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80069fa:	2301      	movs	r3, #1
 80069fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006a00:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	f000 8090 	beq.w	8006b2a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a0e:	4a44      	ldr	r2, [pc, #272]	@ (8006b20 <UART_SetConfig+0x5c4>)
 8006a10:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006a14:	461a      	mov	r2, r3
 8006a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a18:	fbb3 f3f2 	udiv	r3, r3, r2
 8006a1c:	005a      	lsls	r2, r3, #1
 8006a1e:	697b      	ldr	r3, [r7, #20]
 8006a20:	685b      	ldr	r3, [r3, #4]
 8006a22:	085b      	lsrs	r3, r3, #1
 8006a24:	441a      	add	r2, r3
 8006a26:	697b      	ldr	r3, [r7, #20]
 8006a28:	685b      	ldr	r3, [r3, #4]
 8006a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a2e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a30:	6a3b      	ldr	r3, [r7, #32]
 8006a32:	2b0f      	cmp	r3, #15
 8006a34:	d916      	bls.n	8006a64 <UART_SetConfig+0x508>
 8006a36:	6a3b      	ldr	r3, [r7, #32]
 8006a38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a3c:	d212      	bcs.n	8006a64 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006a3e:	6a3b      	ldr	r3, [r7, #32]
 8006a40:	b29b      	uxth	r3, r3
 8006a42:	f023 030f 	bic.w	r3, r3, #15
 8006a46:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006a48:	6a3b      	ldr	r3, [r7, #32]
 8006a4a:	085b      	lsrs	r3, r3, #1
 8006a4c:	b29b      	uxth	r3, r3
 8006a4e:	f003 0307 	and.w	r3, r3, #7
 8006a52:	b29a      	uxth	r2, r3
 8006a54:	8bfb      	ldrh	r3, [r7, #30]
 8006a56:	4313      	orrs	r3, r2
 8006a58:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006a5a:	697b      	ldr	r3, [r7, #20]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	8bfa      	ldrh	r2, [r7, #30]
 8006a60:	60da      	str	r2, [r3, #12]
 8006a62:	e062      	b.n	8006b2a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006a64:	2301      	movs	r3, #1
 8006a66:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006a6a:	e05e      	b.n	8006b2a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006a6c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006a70:	2b08      	cmp	r3, #8
 8006a72:	d828      	bhi.n	8006ac6 <UART_SetConfig+0x56a>
 8006a74:	a201      	add	r2, pc, #4	@ (adr r2, 8006a7c <UART_SetConfig+0x520>)
 8006a76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a7a:	bf00      	nop
 8006a7c:	08006aa1 	.word	0x08006aa1
 8006a80:	08006aa9 	.word	0x08006aa9
 8006a84:	08006ab1 	.word	0x08006ab1
 8006a88:	08006ac7 	.word	0x08006ac7
 8006a8c:	08006ab7 	.word	0x08006ab7
 8006a90:	08006ac7 	.word	0x08006ac7
 8006a94:	08006ac7 	.word	0x08006ac7
 8006a98:	08006ac7 	.word	0x08006ac7
 8006a9c:	08006abf 	.word	0x08006abf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006aa0:	f7fe fa30 	bl	8004f04 <HAL_RCC_GetPCLK1Freq>
 8006aa4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006aa6:	e014      	b.n	8006ad2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006aa8:	f7fe fa42 	bl	8004f30 <HAL_RCC_GetPCLK2Freq>
 8006aac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006aae:	e010      	b.n	8006ad2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ab0:	4b1a      	ldr	r3, [pc, #104]	@ (8006b1c <UART_SetConfig+0x5c0>)
 8006ab2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006ab4:	e00d      	b.n	8006ad2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ab6:	f7fe f98d 	bl	8004dd4 <HAL_RCC_GetSysClockFreq>
 8006aba:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006abc:	e009      	b.n	8006ad2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006abe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ac2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006ac4:	e005      	b.n	8006ad2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006aca:	2301      	movs	r3, #1
 8006acc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006ad0:	bf00      	nop
    }

    if (pclk != 0U)
 8006ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d028      	beq.n	8006b2a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006adc:	4a10      	ldr	r2, [pc, #64]	@ (8006b20 <UART_SetConfig+0x5c4>)
 8006ade:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ae2:	461a      	mov	r2, r3
 8006ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae6:	fbb3 f2f2 	udiv	r2, r3, r2
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	085b      	lsrs	r3, r3, #1
 8006af0:	441a      	add	r2, r3
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	685b      	ldr	r3, [r3, #4]
 8006af6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006afa:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006afc:	6a3b      	ldr	r3, [r7, #32]
 8006afe:	2b0f      	cmp	r3, #15
 8006b00:	d910      	bls.n	8006b24 <UART_SetConfig+0x5c8>
 8006b02:	6a3b      	ldr	r3, [r7, #32]
 8006b04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b08:	d20c      	bcs.n	8006b24 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006b0a:	6a3b      	ldr	r3, [r7, #32]
 8006b0c:	b29a      	uxth	r2, r3
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	60da      	str	r2, [r3, #12]
 8006b14:	e009      	b.n	8006b2a <UART_SetConfig+0x5ce>
 8006b16:	bf00      	nop
 8006b18:	40008000 	.word	0x40008000
 8006b1c:	00f42400 	.word	0x00f42400
 8006b20:	0800b180 	.word	0x0800b180
      }
      else
      {
        ret = HAL_ERROR;
 8006b24:	2301      	movs	r3, #1
 8006b26:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	2201      	movs	r2, #1
 8006b2e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	2201      	movs	r2, #1
 8006b36:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006b3a:	697b      	ldr	r3, [r7, #20]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006b40:	697b      	ldr	r3, [r7, #20]
 8006b42:	2200      	movs	r2, #0
 8006b44:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006b46:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	3730      	adds	r7, #48	@ 0x30
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006b54 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b083      	sub	sp, #12
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b60:	f003 0308 	and.w	r3, r3, #8
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d00a      	beq.n	8006b7e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	430a      	orrs	r2, r1
 8006b7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b82:	f003 0301 	and.w	r3, r3, #1
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d00a      	beq.n	8006ba0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	685b      	ldr	r3, [r3, #4]
 8006b90:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	430a      	orrs	r2, r1
 8006b9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ba4:	f003 0302 	and.w	r3, r3, #2
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d00a      	beq.n	8006bc2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	430a      	orrs	r2, r1
 8006bc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bc6:	f003 0304 	and.w	r3, r3, #4
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d00a      	beq.n	8006be4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	430a      	orrs	r2, r1
 8006be2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006be8:	f003 0310 	and.w	r3, r3, #16
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d00a      	beq.n	8006c06 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	689b      	ldr	r3, [r3, #8]
 8006bf6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	430a      	orrs	r2, r1
 8006c04:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c0a:	f003 0320 	and.w	r3, r3, #32
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d00a      	beq.n	8006c28 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	689b      	ldr	r3, [r3, #8]
 8006c18:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	430a      	orrs	r2, r1
 8006c26:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d01a      	beq.n	8006c6a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	430a      	orrs	r2, r1
 8006c48:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006c52:	d10a      	bne.n	8006c6a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	430a      	orrs	r2, r1
 8006c68:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d00a      	beq.n	8006c8c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	430a      	orrs	r2, r1
 8006c8a:	605a      	str	r2, [r3, #4]
  }
}
 8006c8c:	bf00      	nop
 8006c8e:	370c      	adds	r7, #12
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr

08006c98 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b098      	sub	sp, #96	@ 0x60
 8006c9c:	af02      	add	r7, sp, #8
 8006c9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006ca8:	f7fb f872 	bl	8001d90 <HAL_GetTick>
 8006cac:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f003 0308 	and.w	r3, r3, #8
 8006cb8:	2b08      	cmp	r3, #8
 8006cba:	d12f      	bne.n	8006d1c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006cbc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006cc0:	9300      	str	r3, [sp, #0]
 8006cc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f000 f88e 	bl	8006dec <UART_WaitOnFlagUntilTimeout>
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d022      	beq.n	8006d1c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cde:	e853 3f00 	ldrex	r3, [r3]
 8006ce2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006ce4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ce6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006cea:	653b      	str	r3, [r7, #80]	@ 0x50
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	461a      	mov	r2, r3
 8006cf2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006cf4:	647b      	str	r3, [r7, #68]	@ 0x44
 8006cf6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cf8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006cfa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006cfc:	e841 2300 	strex	r3, r2, [r1]
 8006d00:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006d02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d1e6      	bne.n	8006cd6 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2220      	movs	r2, #32
 8006d0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2200      	movs	r2, #0
 8006d14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d18:	2303      	movs	r3, #3
 8006d1a:	e063      	b.n	8006de4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f003 0304 	and.w	r3, r3, #4
 8006d26:	2b04      	cmp	r3, #4
 8006d28:	d149      	bne.n	8006dbe <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d2a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006d2e:	9300      	str	r3, [sp, #0]
 8006d30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006d32:	2200      	movs	r2, #0
 8006d34:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006d38:	6878      	ldr	r0, [r7, #4]
 8006d3a:	f000 f857 	bl	8006dec <UART_WaitOnFlagUntilTimeout>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d03c      	beq.n	8006dbe <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d4c:	e853 3f00 	ldrex	r3, [r3]
 8006d50:	623b      	str	r3, [r7, #32]
   return(result);
 8006d52:	6a3b      	ldr	r3, [r7, #32]
 8006d54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006d58:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	461a      	mov	r2, r3
 8006d60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d62:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d64:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d6a:	e841 2300 	strex	r3, r2, [r1]
 8006d6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d1e6      	bne.n	8006d44 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	3308      	adds	r3, #8
 8006d7c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d7e:	693b      	ldr	r3, [r7, #16]
 8006d80:	e853 3f00 	ldrex	r3, [r3]
 8006d84:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	f023 0301 	bic.w	r3, r3, #1
 8006d8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	3308      	adds	r3, #8
 8006d94:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d96:	61fa      	str	r2, [r7, #28]
 8006d98:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d9a:	69b9      	ldr	r1, [r7, #24]
 8006d9c:	69fa      	ldr	r2, [r7, #28]
 8006d9e:	e841 2300 	strex	r3, r2, [r1]
 8006da2:	617b      	str	r3, [r7, #20]
   return(result);
 8006da4:	697b      	ldr	r3, [r7, #20]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d1e5      	bne.n	8006d76 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2220      	movs	r2, #32
 8006dae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2200      	movs	r2, #0
 8006db6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006dba:	2303      	movs	r3, #3
 8006dbc:	e012      	b.n	8006de4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2220      	movs	r2, #32
 8006dc2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2220      	movs	r2, #32
 8006dca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006de2:	2300      	movs	r3, #0
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3758      	adds	r7, #88	@ 0x58
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}

08006dec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b084      	sub	sp, #16
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	60f8      	str	r0, [r7, #12]
 8006df4:	60b9      	str	r1, [r7, #8]
 8006df6:	603b      	str	r3, [r7, #0]
 8006df8:	4613      	mov	r3, r2
 8006dfa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006dfc:	e04f      	b.n	8006e9e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006dfe:	69bb      	ldr	r3, [r7, #24]
 8006e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e04:	d04b      	beq.n	8006e9e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e06:	f7fa ffc3 	bl	8001d90 <HAL_GetTick>
 8006e0a:	4602      	mov	r2, r0
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	1ad3      	subs	r3, r2, r3
 8006e10:	69ba      	ldr	r2, [r7, #24]
 8006e12:	429a      	cmp	r2, r3
 8006e14:	d302      	bcc.n	8006e1c <UART_WaitOnFlagUntilTimeout+0x30>
 8006e16:	69bb      	ldr	r3, [r7, #24]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d101      	bne.n	8006e20 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006e1c:	2303      	movs	r3, #3
 8006e1e:	e04e      	b.n	8006ebe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f003 0304 	and.w	r3, r3, #4
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d037      	beq.n	8006e9e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	2b80      	cmp	r3, #128	@ 0x80
 8006e32:	d034      	beq.n	8006e9e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	2b40      	cmp	r3, #64	@ 0x40
 8006e38:	d031      	beq.n	8006e9e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	69db      	ldr	r3, [r3, #28]
 8006e40:	f003 0308 	and.w	r3, r3, #8
 8006e44:	2b08      	cmp	r3, #8
 8006e46:	d110      	bne.n	8006e6a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	2208      	movs	r2, #8
 8006e4e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006e50:	68f8      	ldr	r0, [r7, #12]
 8006e52:	f000 f838 	bl	8006ec6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	2208      	movs	r2, #8
 8006e5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	2200      	movs	r2, #0
 8006e62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006e66:	2301      	movs	r3, #1
 8006e68:	e029      	b.n	8006ebe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	69db      	ldr	r3, [r3, #28]
 8006e70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e78:	d111      	bne.n	8006e9e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006e82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006e84:	68f8      	ldr	r0, [r7, #12]
 8006e86:	f000 f81e 	bl	8006ec6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	2220      	movs	r2, #32
 8006e8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	2200      	movs	r2, #0
 8006e96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006e9a:	2303      	movs	r3, #3
 8006e9c:	e00f      	b.n	8006ebe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	69da      	ldr	r2, [r3, #28]
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	4013      	ands	r3, r2
 8006ea8:	68ba      	ldr	r2, [r7, #8]
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	bf0c      	ite	eq
 8006eae:	2301      	moveq	r3, #1
 8006eb0:	2300      	movne	r3, #0
 8006eb2:	b2db      	uxtb	r3, r3
 8006eb4:	461a      	mov	r2, r3
 8006eb6:	79fb      	ldrb	r3, [r7, #7]
 8006eb8:	429a      	cmp	r2, r3
 8006eba:	d0a0      	beq.n	8006dfe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ebc:	2300      	movs	r3, #0
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	3710      	adds	r7, #16
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bd80      	pop	{r7, pc}

08006ec6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006ec6:	b480      	push	{r7}
 8006ec8:	b095      	sub	sp, #84	@ 0x54
 8006eca:	af00      	add	r7, sp, #0
 8006ecc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ed4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ed6:	e853 3f00 	ldrex	r3, [r3]
 8006eda:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ede:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ee2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	461a      	mov	r2, r3
 8006eea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006eec:	643b      	str	r3, [r7, #64]	@ 0x40
 8006eee:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ef0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006ef2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006ef4:	e841 2300 	strex	r3, r2, [r1]
 8006ef8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006efa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d1e6      	bne.n	8006ece <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	3308      	adds	r3, #8
 8006f06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f08:	6a3b      	ldr	r3, [r7, #32]
 8006f0a:	e853 3f00 	ldrex	r3, [r3]
 8006f0e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f10:	69fb      	ldr	r3, [r7, #28]
 8006f12:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006f16:	f023 0301 	bic.w	r3, r3, #1
 8006f1a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	3308      	adds	r3, #8
 8006f22:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006f24:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006f26:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f28:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006f2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f2c:	e841 2300 	strex	r3, r2, [r1]
 8006f30:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d1e3      	bne.n	8006f00 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d118      	bne.n	8006f72 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	e853 3f00 	ldrex	r3, [r3]
 8006f4c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	f023 0310 	bic.w	r3, r3, #16
 8006f54:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	461a      	mov	r2, r3
 8006f5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f5e:	61bb      	str	r3, [r7, #24]
 8006f60:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f62:	6979      	ldr	r1, [r7, #20]
 8006f64:	69ba      	ldr	r2, [r7, #24]
 8006f66:	e841 2300 	strex	r3, r2, [r1]
 8006f6a:	613b      	str	r3, [r7, #16]
   return(result);
 8006f6c:	693b      	ldr	r3, [r7, #16]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d1e6      	bne.n	8006f40 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2220      	movs	r2, #32
 8006f76:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2200      	movs	r2, #0
 8006f84:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006f86:	bf00      	nop
 8006f88:	3754      	adds	r7, #84	@ 0x54
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f90:	4770      	bx	lr

08006f92 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006f92:	b480      	push	{r7}
 8006f94:	b085      	sub	sp, #20
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006fa0:	2b01      	cmp	r3, #1
 8006fa2:	d101      	bne.n	8006fa8 <HAL_UARTEx_DisableFifoMode+0x16>
 8006fa4:	2302      	movs	r3, #2
 8006fa6:	e027      	b.n	8006ff8 <HAL_UARTEx_DisableFifoMode+0x66>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2201      	movs	r2, #1
 8006fac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2224      	movs	r2, #36	@ 0x24
 8006fb4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	681a      	ldr	r2, [r3, #0]
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f022 0201 	bic.w	r2, r2, #1
 8006fce:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006fd6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	68fa      	ldr	r2, [r7, #12]
 8006fe4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2220      	movs	r2, #32
 8006fea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006ff6:	2300      	movs	r3, #0
}
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	3714      	adds	r7, #20
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007002:	4770      	bx	lr

08007004 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007004:	b580      	push	{r7, lr}
 8007006:	b084      	sub	sp, #16
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
 800700c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007014:	2b01      	cmp	r3, #1
 8007016:	d101      	bne.n	800701c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007018:	2302      	movs	r3, #2
 800701a:	e02d      	b.n	8007078 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2201      	movs	r2, #1
 8007020:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2224      	movs	r2, #36	@ 0x24
 8007028:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	681a      	ldr	r2, [r3, #0]
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f022 0201 	bic.w	r2, r2, #1
 8007042:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	689b      	ldr	r3, [r3, #8]
 800704a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	683a      	ldr	r2, [r7, #0]
 8007054:	430a      	orrs	r2, r1
 8007056:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f000 f84f 	bl	80070fc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	68fa      	ldr	r2, [r7, #12]
 8007064:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2220      	movs	r2, #32
 800706a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2200      	movs	r2, #0
 8007072:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007076:	2300      	movs	r3, #0
}
 8007078:	4618      	mov	r0, r3
 800707a:	3710      	adds	r7, #16
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}

08007080 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b084      	sub	sp, #16
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
 8007088:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007090:	2b01      	cmp	r3, #1
 8007092:	d101      	bne.n	8007098 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007094:	2302      	movs	r3, #2
 8007096:	e02d      	b.n	80070f4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2201      	movs	r2, #1
 800709c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2224      	movs	r2, #36	@ 0x24
 80070a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	681a      	ldr	r2, [r3, #0]
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f022 0201 	bic.w	r2, r2, #1
 80070be:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	689b      	ldr	r3, [r3, #8]
 80070c6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	683a      	ldr	r2, [r7, #0]
 80070d0:	430a      	orrs	r2, r1
 80070d2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80070d4:	6878      	ldr	r0, [r7, #4]
 80070d6:	f000 f811 	bl	80070fc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	68fa      	ldr	r2, [r7, #12]
 80070e0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2220      	movs	r2, #32
 80070e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2200      	movs	r2, #0
 80070ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80070f2:	2300      	movs	r3, #0
}
 80070f4:	4618      	mov	r0, r3
 80070f6:	3710      	adds	r7, #16
 80070f8:	46bd      	mov	sp, r7
 80070fa:	bd80      	pop	{r7, pc}

080070fc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80070fc:	b480      	push	{r7}
 80070fe:	b085      	sub	sp, #20
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007108:	2b00      	cmp	r3, #0
 800710a:	d108      	bne.n	800711e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2201      	movs	r2, #1
 8007110:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2201      	movs	r2, #1
 8007118:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800711c:	e031      	b.n	8007182 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800711e:	2308      	movs	r3, #8
 8007120:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007122:	2308      	movs	r3, #8
 8007124:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	689b      	ldr	r3, [r3, #8]
 800712c:	0e5b      	lsrs	r3, r3, #25
 800712e:	b2db      	uxtb	r3, r3
 8007130:	f003 0307 	and.w	r3, r3, #7
 8007134:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	689b      	ldr	r3, [r3, #8]
 800713c:	0f5b      	lsrs	r3, r3, #29
 800713e:	b2db      	uxtb	r3, r3
 8007140:	f003 0307 	and.w	r3, r3, #7
 8007144:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007146:	7bbb      	ldrb	r3, [r7, #14]
 8007148:	7b3a      	ldrb	r2, [r7, #12]
 800714a:	4911      	ldr	r1, [pc, #68]	@ (8007190 <UARTEx_SetNbDataToProcess+0x94>)
 800714c:	5c8a      	ldrb	r2, [r1, r2]
 800714e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007152:	7b3a      	ldrb	r2, [r7, #12]
 8007154:	490f      	ldr	r1, [pc, #60]	@ (8007194 <UARTEx_SetNbDataToProcess+0x98>)
 8007156:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007158:	fb93 f3f2 	sdiv	r3, r3, r2
 800715c:	b29a      	uxth	r2, r3
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007164:	7bfb      	ldrb	r3, [r7, #15]
 8007166:	7b7a      	ldrb	r2, [r7, #13]
 8007168:	4909      	ldr	r1, [pc, #36]	@ (8007190 <UARTEx_SetNbDataToProcess+0x94>)
 800716a:	5c8a      	ldrb	r2, [r1, r2]
 800716c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007170:	7b7a      	ldrb	r2, [r7, #13]
 8007172:	4908      	ldr	r1, [pc, #32]	@ (8007194 <UARTEx_SetNbDataToProcess+0x98>)
 8007174:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007176:	fb93 f3f2 	sdiv	r3, r3, r2
 800717a:	b29a      	uxth	r2, r3
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007182:	bf00      	nop
 8007184:	3714      	adds	r7, #20
 8007186:	46bd      	mov	sp, r7
 8007188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718c:	4770      	bx	lr
 800718e:	bf00      	nop
 8007190:	0800b198 	.word	0x0800b198
 8007194:	0800b1a0 	.word	0x0800b1a0

08007198 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007198:	b084      	sub	sp, #16
 800719a:	b580      	push	{r7, lr}
 800719c:	b084      	sub	sp, #16
 800719e:	af00      	add	r7, sp, #0
 80071a0:	6078      	str	r0, [r7, #4]
 80071a2:	f107 001c 	add.w	r0, r7, #28
 80071a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	68db      	ldr	r3, [r3, #12]
 80071ae:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f000 fa68 	bl	800768c <USB_CoreReset>
 80071bc:	4603      	mov	r3, r0
 80071be:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 80071c0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d106      	bne.n	80071d6 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071cc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	639a      	str	r2, [r3, #56]	@ 0x38
 80071d4:	e005      	b.n	80071e2 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071da:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 80071e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	3710      	adds	r7, #16
 80071e8:	46bd      	mov	sp, r7
 80071ea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80071ee:	b004      	add	sp, #16
 80071f0:	4770      	bx	lr

080071f2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80071f2:	b480      	push	{r7}
 80071f4:	b083      	sub	sp, #12
 80071f6:	af00      	add	r7, sp, #0
 80071f8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	689b      	ldr	r3, [r3, #8]
 80071fe:	f023 0201 	bic.w	r2, r3, #1
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007206:	2300      	movs	r3, #0
}
 8007208:	4618      	mov	r0, r3
 800720a:	370c      	adds	r7, #12
 800720c:	46bd      	mov	sp, r7
 800720e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007212:	4770      	bx	lr

08007214 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b084      	sub	sp, #16
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
 800721c:	460b      	mov	r3, r1
 800721e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007220:	2300      	movs	r3, #0
 8007222:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	68db      	ldr	r3, [r3, #12]
 8007228:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007230:	78fb      	ldrb	r3, [r7, #3]
 8007232:	2b01      	cmp	r3, #1
 8007234:	d115      	bne.n	8007262 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	68db      	ldr	r3, [r3, #12]
 800723a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007242:	200a      	movs	r0, #10
 8007244:	f7fa fdb0 	bl	8001da8 <HAL_Delay>
      ms += 10U;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	330a      	adds	r3, #10
 800724c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f000 fa0e 	bl	8007670 <USB_GetMode>
 8007254:	4603      	mov	r3, r0
 8007256:	2b01      	cmp	r3, #1
 8007258:	d01e      	beq.n	8007298 <USB_SetCurrentMode+0x84>
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	2bc7      	cmp	r3, #199	@ 0xc7
 800725e:	d9f0      	bls.n	8007242 <USB_SetCurrentMode+0x2e>
 8007260:	e01a      	b.n	8007298 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007262:	78fb      	ldrb	r3, [r7, #3]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d115      	bne.n	8007294 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	68db      	ldr	r3, [r3, #12]
 800726c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007274:	200a      	movs	r0, #10
 8007276:	f7fa fd97 	bl	8001da8 <HAL_Delay>
      ms += 10U;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	330a      	adds	r3, #10
 800727e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f000 f9f5 	bl	8007670 <USB_GetMode>
 8007286:	4603      	mov	r3, r0
 8007288:	2b00      	cmp	r3, #0
 800728a:	d005      	beq.n	8007298 <USB_SetCurrentMode+0x84>
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	2bc7      	cmp	r3, #199	@ 0xc7
 8007290:	d9f0      	bls.n	8007274 <USB_SetCurrentMode+0x60>
 8007292:	e001      	b.n	8007298 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007294:	2301      	movs	r3, #1
 8007296:	e005      	b.n	80072a4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	2bc8      	cmp	r3, #200	@ 0xc8
 800729c:	d101      	bne.n	80072a2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800729e:	2301      	movs	r3, #1
 80072a0:	e000      	b.n	80072a4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80072a2:	2300      	movs	r3, #0
}
 80072a4:	4618      	mov	r0, r3
 80072a6:	3710      	adds	r7, #16
 80072a8:	46bd      	mov	sp, r7
 80072aa:	bd80      	pop	{r7, pc}

080072ac <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80072ac:	b084      	sub	sp, #16
 80072ae:	b580      	push	{r7, lr}
 80072b0:	b086      	sub	sp, #24
 80072b2:	af00      	add	r7, sp, #0
 80072b4:	6078      	str	r0, [r7, #4]
 80072b6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80072ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80072be:	2300      	movs	r3, #0
 80072c0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80072c6:	2300      	movs	r3, #0
 80072c8:	613b      	str	r3, [r7, #16]
 80072ca:	e009      	b.n	80072e0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80072cc:	687a      	ldr	r2, [r7, #4]
 80072ce:	693b      	ldr	r3, [r7, #16]
 80072d0:	3340      	adds	r3, #64	@ 0x40
 80072d2:	009b      	lsls	r3, r3, #2
 80072d4:	4413      	add	r3, r2
 80072d6:	2200      	movs	r2, #0
 80072d8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80072da:	693b      	ldr	r3, [r7, #16]
 80072dc:	3301      	adds	r3, #1
 80072de:	613b      	str	r3, [r7, #16]
 80072e0:	693b      	ldr	r3, [r7, #16]
 80072e2:	2b0e      	cmp	r3, #14
 80072e4:	d9f2      	bls.n	80072cc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80072e6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d11c      	bne.n	8007328 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072f4:	685b      	ldr	r3, [r3, #4]
 80072f6:	68fa      	ldr	r2, [r7, #12]
 80072f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80072fc:	f043 0302 	orr.w	r3, r3, #2
 8007300:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007306:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	601a      	str	r2, [r3, #0]
 8007326:	e005      	b.n	8007334 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800732c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800733a:	461a      	mov	r2, r3
 800733c:	2300      	movs	r3, #0
 800733e:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007340:	2103      	movs	r1, #3
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f000 f95a 	bl	80075fc <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007348:	2110      	movs	r1, #16
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f000 f8f6 	bl	800753c <USB_FlushTxFifo>
 8007350:	4603      	mov	r3, r0
 8007352:	2b00      	cmp	r3, #0
 8007354:	d001      	beq.n	800735a <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 8007356:	2301      	movs	r3, #1
 8007358:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f000 f920 	bl	80075a0 <USB_FlushRxFifo>
 8007360:	4603      	mov	r3, r0
 8007362:	2b00      	cmp	r3, #0
 8007364:	d001      	beq.n	800736a <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 8007366:	2301      	movs	r3, #1
 8007368:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007370:	461a      	mov	r2, r3
 8007372:	2300      	movs	r3, #0
 8007374:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800737c:	461a      	mov	r2, r3
 800737e:	2300      	movs	r3, #0
 8007380:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007388:	461a      	mov	r2, r3
 800738a:	2300      	movs	r3, #0
 800738c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800738e:	2300      	movs	r3, #0
 8007390:	613b      	str	r3, [r7, #16]
 8007392:	e043      	b.n	800741c <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007394:	693b      	ldr	r3, [r7, #16]
 8007396:	015a      	lsls	r2, r3, #5
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	4413      	add	r3, r2
 800739c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80073a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80073aa:	d118      	bne.n	80073de <USB_DevInit+0x132>
    {
      if (i == 0U)
 80073ac:	693b      	ldr	r3, [r7, #16]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d10a      	bne.n	80073c8 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80073b2:	693b      	ldr	r3, [r7, #16]
 80073b4:	015a      	lsls	r2, r3, #5
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	4413      	add	r3, r2
 80073ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073be:	461a      	mov	r2, r3
 80073c0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80073c4:	6013      	str	r3, [r2, #0]
 80073c6:	e013      	b.n	80073f0 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80073c8:	693b      	ldr	r3, [r7, #16]
 80073ca:	015a      	lsls	r2, r3, #5
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	4413      	add	r3, r2
 80073d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073d4:	461a      	mov	r2, r3
 80073d6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80073da:	6013      	str	r3, [r2, #0]
 80073dc:	e008      	b.n	80073f0 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80073de:	693b      	ldr	r3, [r7, #16]
 80073e0:	015a      	lsls	r2, r3, #5
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	4413      	add	r3, r2
 80073e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073ea:	461a      	mov	r2, r3
 80073ec:	2300      	movs	r3, #0
 80073ee:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80073f0:	693b      	ldr	r3, [r7, #16]
 80073f2:	015a      	lsls	r2, r3, #5
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	4413      	add	r3, r2
 80073f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073fc:	461a      	mov	r2, r3
 80073fe:	2300      	movs	r3, #0
 8007400:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007402:	693b      	ldr	r3, [r7, #16]
 8007404:	015a      	lsls	r2, r3, #5
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	4413      	add	r3, r2
 800740a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800740e:	461a      	mov	r2, r3
 8007410:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007414:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	3301      	adds	r3, #1
 800741a:	613b      	str	r3, [r7, #16]
 800741c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007420:	461a      	mov	r2, r3
 8007422:	693b      	ldr	r3, [r7, #16]
 8007424:	4293      	cmp	r3, r2
 8007426:	d3b5      	bcc.n	8007394 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007428:	2300      	movs	r3, #0
 800742a:	613b      	str	r3, [r7, #16]
 800742c:	e043      	b.n	80074b6 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800742e:	693b      	ldr	r3, [r7, #16]
 8007430:	015a      	lsls	r2, r3, #5
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	4413      	add	r3, r2
 8007436:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007440:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007444:	d118      	bne.n	8007478 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 8007446:	693b      	ldr	r3, [r7, #16]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d10a      	bne.n	8007462 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800744c:	693b      	ldr	r3, [r7, #16]
 800744e:	015a      	lsls	r2, r3, #5
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	4413      	add	r3, r2
 8007454:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007458:	461a      	mov	r2, r3
 800745a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800745e:	6013      	str	r3, [r2, #0]
 8007460:	e013      	b.n	800748a <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007462:	693b      	ldr	r3, [r7, #16]
 8007464:	015a      	lsls	r2, r3, #5
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	4413      	add	r3, r2
 800746a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800746e:	461a      	mov	r2, r3
 8007470:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007474:	6013      	str	r3, [r2, #0]
 8007476:	e008      	b.n	800748a <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007478:	693b      	ldr	r3, [r7, #16]
 800747a:	015a      	lsls	r2, r3, #5
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	4413      	add	r3, r2
 8007480:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007484:	461a      	mov	r2, r3
 8007486:	2300      	movs	r3, #0
 8007488:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800748a:	693b      	ldr	r3, [r7, #16]
 800748c:	015a      	lsls	r2, r3, #5
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	4413      	add	r3, r2
 8007492:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007496:	461a      	mov	r2, r3
 8007498:	2300      	movs	r3, #0
 800749a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800749c:	693b      	ldr	r3, [r7, #16]
 800749e:	015a      	lsls	r2, r3, #5
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	4413      	add	r3, r2
 80074a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074a8:	461a      	mov	r2, r3
 80074aa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80074ae:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80074b0:	693b      	ldr	r3, [r7, #16]
 80074b2:	3301      	adds	r3, #1
 80074b4:	613b      	str	r3, [r7, #16]
 80074b6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80074ba:	461a      	mov	r2, r3
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	4293      	cmp	r3, r2
 80074c0:	d3b5      	bcc.n	800742e <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074c8:	691b      	ldr	r3, [r3, #16]
 80074ca:	68fa      	ldr	r2, [r7, #12]
 80074cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80074d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80074d4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2200      	movs	r2, #0
 80074da:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80074e2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	699b      	ldr	r3, [r3, #24]
 80074e8:	f043 0210 	orr.w	r2, r3, #16
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	699a      	ldr	r2, [r3, #24]
 80074f4:	4b10      	ldr	r3, [pc, #64]	@ (8007538 <USB_DevInit+0x28c>)
 80074f6:	4313      	orrs	r3, r2
 80074f8:	687a      	ldr	r2, [r7, #4]
 80074fa:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80074fc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007500:	2b00      	cmp	r3, #0
 8007502:	d005      	beq.n	8007510 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	699b      	ldr	r3, [r3, #24]
 8007508:	f043 0208 	orr.w	r2, r3, #8
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007510:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007514:	2b01      	cmp	r3, #1
 8007516:	d107      	bne.n	8007528 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	699b      	ldr	r3, [r3, #24]
 800751c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007520:	f043 0304 	orr.w	r3, r3, #4
 8007524:	687a      	ldr	r2, [r7, #4]
 8007526:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007528:	7dfb      	ldrb	r3, [r7, #23]
}
 800752a:	4618      	mov	r0, r3
 800752c:	3718      	adds	r7, #24
 800752e:	46bd      	mov	sp, r7
 8007530:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007534:	b004      	add	sp, #16
 8007536:	4770      	bx	lr
 8007538:	803c3800 	.word	0x803c3800

0800753c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800753c:	b480      	push	{r7}
 800753e:	b085      	sub	sp, #20
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
 8007544:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007546:	2300      	movs	r3, #0
 8007548:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	3301      	adds	r3, #1
 800754e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007556:	d901      	bls.n	800755c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007558:	2303      	movs	r3, #3
 800755a:	e01b      	b.n	8007594 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	691b      	ldr	r3, [r3, #16]
 8007560:	2b00      	cmp	r3, #0
 8007562:	daf2      	bge.n	800754a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007564:	2300      	movs	r3, #0
 8007566:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	019b      	lsls	r3, r3, #6
 800756c:	f043 0220 	orr.w	r2, r3, #32
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	3301      	adds	r3, #1
 8007578:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007580:	d901      	bls.n	8007586 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007582:	2303      	movs	r3, #3
 8007584:	e006      	b.n	8007594 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	691b      	ldr	r3, [r3, #16]
 800758a:	f003 0320 	and.w	r3, r3, #32
 800758e:	2b20      	cmp	r3, #32
 8007590:	d0f0      	beq.n	8007574 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007592:	2300      	movs	r3, #0
}
 8007594:	4618      	mov	r0, r3
 8007596:	3714      	adds	r7, #20
 8007598:	46bd      	mov	sp, r7
 800759a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759e:	4770      	bx	lr

080075a0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80075a0:	b480      	push	{r7}
 80075a2:	b085      	sub	sp, #20
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80075a8:	2300      	movs	r3, #0
 80075aa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	3301      	adds	r3, #1
 80075b0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80075b8:	d901      	bls.n	80075be <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80075ba:	2303      	movs	r3, #3
 80075bc:	e018      	b.n	80075f0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	691b      	ldr	r3, [r3, #16]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	daf2      	bge.n	80075ac <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80075c6:	2300      	movs	r3, #0
 80075c8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2210      	movs	r2, #16
 80075ce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	3301      	adds	r3, #1
 80075d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80075dc:	d901      	bls.n	80075e2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80075de:	2303      	movs	r3, #3
 80075e0:	e006      	b.n	80075f0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	691b      	ldr	r3, [r3, #16]
 80075e6:	f003 0310 	and.w	r3, r3, #16
 80075ea:	2b10      	cmp	r3, #16
 80075ec:	d0f0      	beq.n	80075d0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80075ee:	2300      	movs	r3, #0
}
 80075f0:	4618      	mov	r0, r3
 80075f2:	3714      	adds	r7, #20
 80075f4:	46bd      	mov	sp, r7
 80075f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fa:	4770      	bx	lr

080075fc <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80075fc:	b480      	push	{r7}
 80075fe:	b085      	sub	sp, #20
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
 8007604:	460b      	mov	r3, r1
 8007606:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007612:	681a      	ldr	r2, [r3, #0]
 8007614:	78fb      	ldrb	r3, [r7, #3]
 8007616:	68f9      	ldr	r1, [r7, #12]
 8007618:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800761c:	4313      	orrs	r3, r2
 800761e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007620:	2300      	movs	r3, #0
}
 8007622:	4618      	mov	r0, r3
 8007624:	3714      	adds	r7, #20
 8007626:	46bd      	mov	sp, r7
 8007628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762c:	4770      	bx	lr

0800762e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800762e:	b480      	push	{r7}
 8007630:	b085      	sub	sp, #20
 8007632:	af00      	add	r7, sp, #0
 8007634:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	68fa      	ldr	r2, [r7, #12]
 8007644:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007648:	f023 0303 	bic.w	r3, r3, #3
 800764c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007654:	685b      	ldr	r3, [r3, #4]
 8007656:	68fa      	ldr	r2, [r7, #12]
 8007658:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800765c:	f043 0302 	orr.w	r3, r3, #2
 8007660:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007662:	2300      	movs	r3, #0
}
 8007664:	4618      	mov	r0, r3
 8007666:	3714      	adds	r7, #20
 8007668:	46bd      	mov	sp, r7
 800766a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766e:	4770      	bx	lr

08007670 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007670:	b480      	push	{r7}
 8007672:	b083      	sub	sp, #12
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	695b      	ldr	r3, [r3, #20]
 800767c:	f003 0301 	and.w	r3, r3, #1
}
 8007680:	4618      	mov	r0, r3
 8007682:	370c      	adds	r7, #12
 8007684:	46bd      	mov	sp, r7
 8007686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768a:	4770      	bx	lr

0800768c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800768c:	b480      	push	{r7}
 800768e:	b085      	sub	sp, #20
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007694:	2300      	movs	r3, #0
 8007696:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	3301      	adds	r3, #1
 800769c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80076a4:	d901      	bls.n	80076aa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80076a6:	2303      	movs	r3, #3
 80076a8:	e01b      	b.n	80076e2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	691b      	ldr	r3, [r3, #16]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	daf2      	bge.n	8007698 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80076b2:	2300      	movs	r3, #0
 80076b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	691b      	ldr	r3, [r3, #16]
 80076ba:	f043 0201 	orr.w	r2, r3, #1
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	3301      	adds	r3, #1
 80076c6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80076ce:	d901      	bls.n	80076d4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80076d0:	2303      	movs	r3, #3
 80076d2:	e006      	b.n	80076e2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	691b      	ldr	r3, [r3, #16]
 80076d8:	f003 0301 	and.w	r3, r3, #1
 80076dc:	2b01      	cmp	r3, #1
 80076de:	d0f0      	beq.n	80076c2 <USB_CoreReset+0x36>

  return HAL_OK;
 80076e0:	2300      	movs	r3, #0
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	3714      	adds	r7, #20
 80076e6:	46bd      	mov	sp, r7
 80076e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ec:	4770      	bx	lr
	...

080076f0 <__NVIC_SetPriority>:
{
 80076f0:	b480      	push	{r7}
 80076f2:	b083      	sub	sp, #12
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	4603      	mov	r3, r0
 80076f8:	6039      	str	r1, [r7, #0]
 80076fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80076fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007700:	2b00      	cmp	r3, #0
 8007702:	db0a      	blt.n	800771a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	b2da      	uxtb	r2, r3
 8007708:	490c      	ldr	r1, [pc, #48]	@ (800773c <__NVIC_SetPriority+0x4c>)
 800770a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800770e:	0112      	lsls	r2, r2, #4
 8007710:	b2d2      	uxtb	r2, r2
 8007712:	440b      	add	r3, r1
 8007714:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007718:	e00a      	b.n	8007730 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	b2da      	uxtb	r2, r3
 800771e:	4908      	ldr	r1, [pc, #32]	@ (8007740 <__NVIC_SetPriority+0x50>)
 8007720:	79fb      	ldrb	r3, [r7, #7]
 8007722:	f003 030f 	and.w	r3, r3, #15
 8007726:	3b04      	subs	r3, #4
 8007728:	0112      	lsls	r2, r2, #4
 800772a:	b2d2      	uxtb	r2, r2
 800772c:	440b      	add	r3, r1
 800772e:	761a      	strb	r2, [r3, #24]
}
 8007730:	bf00      	nop
 8007732:	370c      	adds	r7, #12
 8007734:	46bd      	mov	sp, r7
 8007736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773a:	4770      	bx	lr
 800773c:	e000e100 	.word	0xe000e100
 8007740:	e000ed00 	.word	0xe000ed00

08007744 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007744:	b580      	push	{r7, lr}
 8007746:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007748:	4b05      	ldr	r3, [pc, #20]	@ (8007760 <SysTick_Handler+0x1c>)
 800774a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800774c:	f002 fa18 	bl	8009b80 <xTaskGetSchedulerState>
 8007750:	4603      	mov	r3, r0
 8007752:	2b01      	cmp	r3, #1
 8007754:	d001      	beq.n	800775a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007756:	f003 f90f 	bl	800a978 <xPortSysTickHandler>
  }
}
 800775a:	bf00      	nop
 800775c:	bd80      	pop	{r7, pc}
 800775e:	bf00      	nop
 8007760:	e000e010 	.word	0xe000e010

08007764 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007764:	b580      	push	{r7, lr}
 8007766:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007768:	2100      	movs	r1, #0
 800776a:	f06f 0004 	mvn.w	r0, #4
 800776e:	f7ff ffbf 	bl	80076f0 <__NVIC_SetPriority>
#endif
}
 8007772:	bf00      	nop
 8007774:	bd80      	pop	{r7, pc}
	...

08007778 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007778:	b480      	push	{r7}
 800777a:	b083      	sub	sp, #12
 800777c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800777e:	f3ef 8305 	mrs	r3, IPSR
 8007782:	603b      	str	r3, [r7, #0]
  return(result);
 8007784:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007786:	2b00      	cmp	r3, #0
 8007788:	d003      	beq.n	8007792 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800778a:	f06f 0305 	mvn.w	r3, #5
 800778e:	607b      	str	r3, [r7, #4]
 8007790:	e00c      	b.n	80077ac <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007792:	4b0a      	ldr	r3, [pc, #40]	@ (80077bc <osKernelInitialize+0x44>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d105      	bne.n	80077a6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800779a:	4b08      	ldr	r3, [pc, #32]	@ (80077bc <osKernelInitialize+0x44>)
 800779c:	2201      	movs	r2, #1
 800779e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80077a0:	2300      	movs	r3, #0
 80077a2:	607b      	str	r3, [r7, #4]
 80077a4:	e002      	b.n	80077ac <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80077a6:	f04f 33ff 	mov.w	r3, #4294967295
 80077aa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80077ac:	687b      	ldr	r3, [r7, #4]
}
 80077ae:	4618      	mov	r0, r3
 80077b0:	370c      	adds	r7, #12
 80077b2:	46bd      	mov	sp, r7
 80077b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b8:	4770      	bx	lr
 80077ba:	bf00      	nop
 80077bc:	20040824 	.word	0x20040824

080077c0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b082      	sub	sp, #8
 80077c4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80077c6:	f3ef 8305 	mrs	r3, IPSR
 80077ca:	603b      	str	r3, [r7, #0]
  return(result);
 80077cc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d003      	beq.n	80077da <osKernelStart+0x1a>
    stat = osErrorISR;
 80077d2:	f06f 0305 	mvn.w	r3, #5
 80077d6:	607b      	str	r3, [r7, #4]
 80077d8:	e010      	b.n	80077fc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80077da:	4b0b      	ldr	r3, [pc, #44]	@ (8007808 <osKernelStart+0x48>)
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	2b01      	cmp	r3, #1
 80077e0:	d109      	bne.n	80077f6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80077e2:	f7ff ffbf 	bl	8007764 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80077e6:	4b08      	ldr	r3, [pc, #32]	@ (8007808 <osKernelStart+0x48>)
 80077e8:	2202      	movs	r2, #2
 80077ea:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80077ec:	f001 fd64 	bl	80092b8 <vTaskStartScheduler>
      stat = osOK;
 80077f0:	2300      	movs	r3, #0
 80077f2:	607b      	str	r3, [r7, #4]
 80077f4:	e002      	b.n	80077fc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80077f6:	f04f 33ff 	mov.w	r3, #4294967295
 80077fa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80077fc:	687b      	ldr	r3, [r7, #4]
}
 80077fe:	4618      	mov	r0, r3
 8007800:	3708      	adds	r7, #8
 8007802:	46bd      	mov	sp, r7
 8007804:	bd80      	pop	{r7, pc}
 8007806:	bf00      	nop
 8007808:	20040824 	.word	0x20040824

0800780c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800780c:	b580      	push	{r7, lr}
 800780e:	b08e      	sub	sp, #56	@ 0x38
 8007810:	af04      	add	r7, sp, #16
 8007812:	60f8      	str	r0, [r7, #12]
 8007814:	60b9      	str	r1, [r7, #8]
 8007816:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007818:	2300      	movs	r3, #0
 800781a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800781c:	f3ef 8305 	mrs	r3, IPSR
 8007820:	617b      	str	r3, [r7, #20]
  return(result);
 8007822:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007824:	2b00      	cmp	r3, #0
 8007826:	d17e      	bne.n	8007926 <osThreadNew+0x11a>
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d07b      	beq.n	8007926 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800782e:	2380      	movs	r3, #128	@ 0x80
 8007830:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007832:	2318      	movs	r3, #24
 8007834:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007836:	2300      	movs	r3, #0
 8007838:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800783a:	f04f 33ff 	mov.w	r3, #4294967295
 800783e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d045      	beq.n	80078d2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d002      	beq.n	8007854 <osThreadNew+0x48>
        name = attr->name;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	699b      	ldr	r3, [r3, #24]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d002      	beq.n	8007862 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	699b      	ldr	r3, [r3, #24]
 8007860:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007862:	69fb      	ldr	r3, [r7, #28]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d008      	beq.n	800787a <osThreadNew+0x6e>
 8007868:	69fb      	ldr	r3, [r7, #28]
 800786a:	2b38      	cmp	r3, #56	@ 0x38
 800786c:	d805      	bhi.n	800787a <osThreadNew+0x6e>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	685b      	ldr	r3, [r3, #4]
 8007872:	f003 0301 	and.w	r3, r3, #1
 8007876:	2b00      	cmp	r3, #0
 8007878:	d001      	beq.n	800787e <osThreadNew+0x72>
        return (NULL);
 800787a:	2300      	movs	r3, #0
 800787c:	e054      	b.n	8007928 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	695b      	ldr	r3, [r3, #20]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d003      	beq.n	800788e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	695b      	ldr	r3, [r3, #20]
 800788a:	089b      	lsrs	r3, r3, #2
 800788c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	689b      	ldr	r3, [r3, #8]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d00e      	beq.n	80078b4 <osThreadNew+0xa8>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	68db      	ldr	r3, [r3, #12]
 800789a:	2ba7      	cmp	r3, #167	@ 0xa7
 800789c:	d90a      	bls.n	80078b4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d006      	beq.n	80078b4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	695b      	ldr	r3, [r3, #20]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d002      	beq.n	80078b4 <osThreadNew+0xa8>
        mem = 1;
 80078ae:	2301      	movs	r3, #1
 80078b0:	61bb      	str	r3, [r7, #24]
 80078b2:	e010      	b.n	80078d6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	689b      	ldr	r3, [r3, #8]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d10c      	bne.n	80078d6 <osThreadNew+0xca>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	68db      	ldr	r3, [r3, #12]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d108      	bne.n	80078d6 <osThreadNew+0xca>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	691b      	ldr	r3, [r3, #16]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d104      	bne.n	80078d6 <osThreadNew+0xca>
          mem = 0;
 80078cc:	2300      	movs	r3, #0
 80078ce:	61bb      	str	r3, [r7, #24]
 80078d0:	e001      	b.n	80078d6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80078d2:	2300      	movs	r3, #0
 80078d4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80078d6:	69bb      	ldr	r3, [r7, #24]
 80078d8:	2b01      	cmp	r3, #1
 80078da:	d110      	bne.n	80078fe <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80078e0:	687a      	ldr	r2, [r7, #4]
 80078e2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80078e4:	9202      	str	r2, [sp, #8]
 80078e6:	9301      	str	r3, [sp, #4]
 80078e8:	69fb      	ldr	r3, [r7, #28]
 80078ea:	9300      	str	r3, [sp, #0]
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	6a3a      	ldr	r2, [r7, #32]
 80078f0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80078f2:	68f8      	ldr	r0, [r7, #12]
 80078f4:	f001 fb22 	bl	8008f3c <xTaskCreateStatic>
 80078f8:	4603      	mov	r3, r0
 80078fa:	613b      	str	r3, [r7, #16]
 80078fc:	e013      	b.n	8007926 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80078fe:	69bb      	ldr	r3, [r7, #24]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d110      	bne.n	8007926 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007904:	6a3b      	ldr	r3, [r7, #32]
 8007906:	b29a      	uxth	r2, r3
 8007908:	f107 0310 	add.w	r3, r7, #16
 800790c:	9301      	str	r3, [sp, #4]
 800790e:	69fb      	ldr	r3, [r7, #28]
 8007910:	9300      	str	r3, [sp, #0]
 8007912:	68bb      	ldr	r3, [r7, #8]
 8007914:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007916:	68f8      	ldr	r0, [r7, #12]
 8007918:	f001 fb70 	bl	8008ffc <xTaskCreate>
 800791c:	4603      	mov	r3, r0
 800791e:	2b01      	cmp	r3, #1
 8007920:	d001      	beq.n	8007926 <osThreadNew+0x11a>
            hTask = NULL;
 8007922:	2300      	movs	r3, #0
 8007924:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007926:	693b      	ldr	r3, [r7, #16]
}
 8007928:	4618      	mov	r0, r3
 800792a:	3728      	adds	r7, #40	@ 0x28
 800792c:	46bd      	mov	sp, r7
 800792e:	bd80      	pop	{r7, pc}

08007930 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8007930:	b580      	push	{r7, lr}
 8007932:	b08a      	sub	sp, #40	@ 0x28
 8007934:	af02      	add	r7, sp, #8
 8007936:	60f8      	str	r0, [r7, #12]
 8007938:	60b9      	str	r1, [r7, #8]
 800793a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800793c:	2300      	movs	r3, #0
 800793e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007940:	f3ef 8305 	mrs	r3, IPSR
 8007944:	613b      	str	r3, [r7, #16]
  return(result);
 8007946:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007948:	2b00      	cmp	r3, #0
 800794a:	d175      	bne.n	8007a38 <osSemaphoreNew+0x108>
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d072      	beq.n	8007a38 <osSemaphoreNew+0x108>
 8007952:	68ba      	ldr	r2, [r7, #8]
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	429a      	cmp	r2, r3
 8007958:	d86e      	bhi.n	8007a38 <osSemaphoreNew+0x108>
    mem = -1;
 800795a:	f04f 33ff 	mov.w	r3, #4294967295
 800795e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d015      	beq.n	8007992 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	689b      	ldr	r3, [r3, #8]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d006      	beq.n	800797c <osSemaphoreNew+0x4c>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	68db      	ldr	r3, [r3, #12]
 8007972:	2b4f      	cmp	r3, #79	@ 0x4f
 8007974:	d902      	bls.n	800797c <osSemaphoreNew+0x4c>
        mem = 1;
 8007976:	2301      	movs	r3, #1
 8007978:	61bb      	str	r3, [r7, #24]
 800797a:	e00c      	b.n	8007996 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	689b      	ldr	r3, [r3, #8]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d108      	bne.n	8007996 <osSemaphoreNew+0x66>
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	68db      	ldr	r3, [r3, #12]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d104      	bne.n	8007996 <osSemaphoreNew+0x66>
          mem = 0;
 800798c:	2300      	movs	r3, #0
 800798e:	61bb      	str	r3, [r7, #24]
 8007990:	e001      	b.n	8007996 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8007992:	2300      	movs	r3, #0
 8007994:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8007996:	69bb      	ldr	r3, [r7, #24]
 8007998:	f1b3 3fff 	cmp.w	r3, #4294967295
 800799c:	d04c      	beq.n	8007a38 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2b01      	cmp	r3, #1
 80079a2:	d128      	bne.n	80079f6 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80079a4:	69bb      	ldr	r3, [r7, #24]
 80079a6:	2b01      	cmp	r3, #1
 80079a8:	d10a      	bne.n	80079c0 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	689b      	ldr	r3, [r3, #8]
 80079ae:	2203      	movs	r2, #3
 80079b0:	9200      	str	r2, [sp, #0]
 80079b2:	2200      	movs	r2, #0
 80079b4:	2100      	movs	r1, #0
 80079b6:	2001      	movs	r0, #1
 80079b8:	f000 fafe 	bl	8007fb8 <xQueueGenericCreateStatic>
 80079bc:	61f8      	str	r0, [r7, #28]
 80079be:	e005      	b.n	80079cc <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80079c0:	2203      	movs	r2, #3
 80079c2:	2100      	movs	r1, #0
 80079c4:	2001      	movs	r0, #1
 80079c6:	f000 fb74 	bl	80080b2 <xQueueGenericCreate>
 80079ca:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80079cc:	69fb      	ldr	r3, [r7, #28]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d022      	beq.n	8007a18 <osSemaphoreNew+0xe8>
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d01f      	beq.n	8007a18 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80079d8:	2300      	movs	r3, #0
 80079da:	2200      	movs	r2, #0
 80079dc:	2100      	movs	r1, #0
 80079de:	69f8      	ldr	r0, [r7, #28]
 80079e0:	f000 fc34 	bl	800824c <xQueueGenericSend>
 80079e4:	4603      	mov	r3, r0
 80079e6:	2b01      	cmp	r3, #1
 80079e8:	d016      	beq.n	8007a18 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80079ea:	69f8      	ldr	r0, [r7, #28]
 80079ec:	f001 f8d2 	bl	8008b94 <vQueueDelete>
            hSemaphore = NULL;
 80079f0:	2300      	movs	r3, #0
 80079f2:	61fb      	str	r3, [r7, #28]
 80079f4:	e010      	b.n	8007a18 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80079f6:	69bb      	ldr	r3, [r7, #24]
 80079f8:	2b01      	cmp	r3, #1
 80079fa:	d108      	bne.n	8007a0e <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	689b      	ldr	r3, [r3, #8]
 8007a00:	461a      	mov	r2, r3
 8007a02:	68b9      	ldr	r1, [r7, #8]
 8007a04:	68f8      	ldr	r0, [r7, #12]
 8007a06:	f000 fbb2 	bl	800816e <xQueueCreateCountingSemaphoreStatic>
 8007a0a:	61f8      	str	r0, [r7, #28]
 8007a0c:	e004      	b.n	8007a18 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8007a0e:	68b9      	ldr	r1, [r7, #8]
 8007a10:	68f8      	ldr	r0, [r7, #12]
 8007a12:	f000 fbe5 	bl	80081e0 <xQueueCreateCountingSemaphore>
 8007a16:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8007a18:	69fb      	ldr	r3, [r7, #28]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d00c      	beq.n	8007a38 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d003      	beq.n	8007a2c <osSemaphoreNew+0xfc>
          name = attr->name;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	617b      	str	r3, [r7, #20]
 8007a2a:	e001      	b.n	8007a30 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8007a30:	6979      	ldr	r1, [r7, #20]
 8007a32:	69f8      	ldr	r0, [r7, #28]
 8007a34:	f001 f9fa 	bl	8008e2c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8007a38:	69fb      	ldr	r3, [r7, #28]
}
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	3720      	adds	r7, #32
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bd80      	pop	{r7, pc}
	...

08007a44 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b086      	sub	sp, #24
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
 8007a4c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007a52:	2300      	movs	r3, #0
 8007a54:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007a56:	693b      	ldr	r3, [r7, #16]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d103      	bne.n	8007a64 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8007a5c:	f06f 0303 	mvn.w	r3, #3
 8007a60:	617b      	str	r3, [r7, #20]
 8007a62:	e039      	b.n	8007ad8 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007a64:	f3ef 8305 	mrs	r3, IPSR
 8007a68:	60fb      	str	r3, [r7, #12]
  return(result);
 8007a6a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d022      	beq.n	8007ab6 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d003      	beq.n	8007a7e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8007a76:	f06f 0303 	mvn.w	r3, #3
 8007a7a:	617b      	str	r3, [r7, #20]
 8007a7c:	e02c      	b.n	8007ad8 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8007a7e:	2300      	movs	r3, #0
 8007a80:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8007a82:	f107 0308 	add.w	r3, r7, #8
 8007a86:	461a      	mov	r2, r3
 8007a88:	2100      	movs	r1, #0
 8007a8a:	6938      	ldr	r0, [r7, #16]
 8007a8c:	f001 f800 	bl	8008a90 <xQueueReceiveFromISR>
 8007a90:	4603      	mov	r3, r0
 8007a92:	2b01      	cmp	r3, #1
 8007a94:	d003      	beq.n	8007a9e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8007a96:	f06f 0302 	mvn.w	r3, #2
 8007a9a:	617b      	str	r3, [r7, #20]
 8007a9c:	e01c      	b.n	8007ad8 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8007a9e:	68bb      	ldr	r3, [r7, #8]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d019      	beq.n	8007ad8 <osSemaphoreAcquire+0x94>
 8007aa4:	4b0f      	ldr	r3, [pc, #60]	@ (8007ae4 <osSemaphoreAcquire+0xa0>)
 8007aa6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007aaa:	601a      	str	r2, [r3, #0]
 8007aac:	f3bf 8f4f 	dsb	sy
 8007ab0:	f3bf 8f6f 	isb	sy
 8007ab4:	e010      	b.n	8007ad8 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8007ab6:	6839      	ldr	r1, [r7, #0]
 8007ab8:	6938      	ldr	r0, [r7, #16]
 8007aba:	f000 fed9 	bl	8008870 <xQueueSemaphoreTake>
 8007abe:	4603      	mov	r3, r0
 8007ac0:	2b01      	cmp	r3, #1
 8007ac2:	d009      	beq.n	8007ad8 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d003      	beq.n	8007ad2 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8007aca:	f06f 0301 	mvn.w	r3, #1
 8007ace:	617b      	str	r3, [r7, #20]
 8007ad0:	e002      	b.n	8007ad8 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8007ad2:	f06f 0302 	mvn.w	r3, #2
 8007ad6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8007ad8:	697b      	ldr	r3, [r7, #20]
}
 8007ada:	4618      	mov	r0, r3
 8007adc:	3718      	adds	r7, #24
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bd80      	pop	{r7, pc}
 8007ae2:	bf00      	nop
 8007ae4:	e000ed04 	.word	0xe000ed04

08007ae8 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b086      	sub	sp, #24
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007af4:	2300      	movs	r3, #0
 8007af6:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d103      	bne.n	8007b06 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8007afe:	f06f 0303 	mvn.w	r3, #3
 8007b02:	617b      	str	r3, [r7, #20]
 8007b04:	e02c      	b.n	8007b60 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007b06:	f3ef 8305 	mrs	r3, IPSR
 8007b0a:	60fb      	str	r3, [r7, #12]
  return(result);
 8007b0c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d01a      	beq.n	8007b48 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8007b12:	2300      	movs	r3, #0
 8007b14:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8007b16:	f107 0308 	add.w	r3, r7, #8
 8007b1a:	4619      	mov	r1, r3
 8007b1c:	6938      	ldr	r0, [r7, #16]
 8007b1e:	f000 fd35 	bl	800858c <xQueueGiveFromISR>
 8007b22:	4603      	mov	r3, r0
 8007b24:	2b01      	cmp	r3, #1
 8007b26:	d003      	beq.n	8007b30 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8007b28:	f06f 0302 	mvn.w	r3, #2
 8007b2c:	617b      	str	r3, [r7, #20]
 8007b2e:	e017      	b.n	8007b60 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d014      	beq.n	8007b60 <osSemaphoreRelease+0x78>
 8007b36:	4b0d      	ldr	r3, [pc, #52]	@ (8007b6c <osSemaphoreRelease+0x84>)
 8007b38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b3c:	601a      	str	r2, [r3, #0]
 8007b3e:	f3bf 8f4f 	dsb	sy
 8007b42:	f3bf 8f6f 	isb	sy
 8007b46:	e00b      	b.n	8007b60 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007b48:	2300      	movs	r3, #0
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	2100      	movs	r1, #0
 8007b4e:	6938      	ldr	r0, [r7, #16]
 8007b50:	f000 fb7c 	bl	800824c <xQueueGenericSend>
 8007b54:	4603      	mov	r3, r0
 8007b56:	2b01      	cmp	r3, #1
 8007b58:	d002      	beq.n	8007b60 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8007b5a:	f06f 0302 	mvn.w	r3, #2
 8007b5e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8007b60:	697b      	ldr	r3, [r7, #20]
}
 8007b62:	4618      	mov	r0, r3
 8007b64:	3718      	adds	r7, #24
 8007b66:	46bd      	mov	sp, r7
 8007b68:	bd80      	pop	{r7, pc}
 8007b6a:	bf00      	nop
 8007b6c:	e000ed04 	.word	0xe000ed04

08007b70 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b08a      	sub	sp, #40	@ 0x28
 8007b74:	af02      	add	r7, sp, #8
 8007b76:	60f8      	str	r0, [r7, #12]
 8007b78:	60b9      	str	r1, [r7, #8]
 8007b7a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007b80:	f3ef 8305 	mrs	r3, IPSR
 8007b84:	613b      	str	r3, [r7, #16]
  return(result);
 8007b86:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d15f      	bne.n	8007c4c <osMessageQueueNew+0xdc>
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d05c      	beq.n	8007c4c <osMessageQueueNew+0xdc>
 8007b92:	68bb      	ldr	r3, [r7, #8]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d059      	beq.n	8007c4c <osMessageQueueNew+0xdc>
    mem = -1;
 8007b98:	f04f 33ff 	mov.w	r3, #4294967295
 8007b9c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d029      	beq.n	8007bf8 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	689b      	ldr	r3, [r3, #8]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d012      	beq.n	8007bd2 <osMessageQueueNew+0x62>
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	68db      	ldr	r3, [r3, #12]
 8007bb0:	2b4f      	cmp	r3, #79	@ 0x4f
 8007bb2:	d90e      	bls.n	8007bd2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d00a      	beq.n	8007bd2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	695a      	ldr	r2, [r3, #20]
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	68b9      	ldr	r1, [r7, #8]
 8007bc4:	fb01 f303 	mul.w	r3, r1, r3
 8007bc8:	429a      	cmp	r2, r3
 8007bca:	d302      	bcc.n	8007bd2 <osMessageQueueNew+0x62>
        mem = 1;
 8007bcc:	2301      	movs	r3, #1
 8007bce:	61bb      	str	r3, [r7, #24]
 8007bd0:	e014      	b.n	8007bfc <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	689b      	ldr	r3, [r3, #8]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d110      	bne.n	8007bfc <osMessageQueueNew+0x8c>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	68db      	ldr	r3, [r3, #12]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d10c      	bne.n	8007bfc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d108      	bne.n	8007bfc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	695b      	ldr	r3, [r3, #20]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d104      	bne.n	8007bfc <osMessageQueueNew+0x8c>
          mem = 0;
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	61bb      	str	r3, [r7, #24]
 8007bf6:	e001      	b.n	8007bfc <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007bfc:	69bb      	ldr	r3, [r7, #24]
 8007bfe:	2b01      	cmp	r3, #1
 8007c00:	d10b      	bne.n	8007c1a <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	691a      	ldr	r2, [r3, #16]
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	689b      	ldr	r3, [r3, #8]
 8007c0a:	2100      	movs	r1, #0
 8007c0c:	9100      	str	r1, [sp, #0]
 8007c0e:	68b9      	ldr	r1, [r7, #8]
 8007c10:	68f8      	ldr	r0, [r7, #12]
 8007c12:	f000 f9d1 	bl	8007fb8 <xQueueGenericCreateStatic>
 8007c16:	61f8      	str	r0, [r7, #28]
 8007c18:	e008      	b.n	8007c2c <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8007c1a:	69bb      	ldr	r3, [r7, #24]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d105      	bne.n	8007c2c <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8007c20:	2200      	movs	r2, #0
 8007c22:	68b9      	ldr	r1, [r7, #8]
 8007c24:	68f8      	ldr	r0, [r7, #12]
 8007c26:	f000 fa44 	bl	80080b2 <xQueueGenericCreate>
 8007c2a:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8007c2c:	69fb      	ldr	r3, [r7, #28]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d00c      	beq.n	8007c4c <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d003      	beq.n	8007c40 <osMessageQueueNew+0xd0>
        name = attr->name;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	617b      	str	r3, [r7, #20]
 8007c3e:	e001      	b.n	8007c44 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8007c40:	2300      	movs	r3, #0
 8007c42:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8007c44:	6979      	ldr	r1, [r7, #20]
 8007c46:	69f8      	ldr	r0, [r7, #28]
 8007c48:	f001 f8f0 	bl	8008e2c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8007c4c:	69fb      	ldr	r3, [r7, #28]
}
 8007c4e:	4618      	mov	r0, r3
 8007c50:	3720      	adds	r7, #32
 8007c52:	46bd      	mov	sp, r7
 8007c54:	bd80      	pop	{r7, pc}
	...

08007c58 <osMessageQueueGet>:
  }

  return (stat);
}

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b088      	sub	sp, #32
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	60f8      	str	r0, [r7, #12]
 8007c60:	60b9      	str	r1, [r7, #8]
 8007c62:	607a      	str	r2, [r7, #4]
 8007c64:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007c6e:	f3ef 8305 	mrs	r3, IPSR
 8007c72:	617b      	str	r3, [r7, #20]
  return(result);
 8007c74:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d028      	beq.n	8007ccc <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007c7a:	69bb      	ldr	r3, [r7, #24]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d005      	beq.n	8007c8c <osMessageQueueGet+0x34>
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d002      	beq.n	8007c8c <osMessageQueueGet+0x34>
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d003      	beq.n	8007c94 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8007c8c:	f06f 0303 	mvn.w	r3, #3
 8007c90:	61fb      	str	r3, [r7, #28]
 8007c92:	e037      	b.n	8007d04 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8007c94:	2300      	movs	r3, #0
 8007c96:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8007c98:	f107 0310 	add.w	r3, r7, #16
 8007c9c:	461a      	mov	r2, r3
 8007c9e:	68b9      	ldr	r1, [r7, #8]
 8007ca0:	69b8      	ldr	r0, [r7, #24]
 8007ca2:	f000 fef5 	bl	8008a90 <xQueueReceiveFromISR>
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	2b01      	cmp	r3, #1
 8007caa:	d003      	beq.n	8007cb4 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8007cac:	f06f 0302 	mvn.w	r3, #2
 8007cb0:	61fb      	str	r3, [r7, #28]
 8007cb2:	e027      	b.n	8007d04 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8007cb4:	693b      	ldr	r3, [r7, #16]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d024      	beq.n	8007d04 <osMessageQueueGet+0xac>
 8007cba:	4b15      	ldr	r3, [pc, #84]	@ (8007d10 <osMessageQueueGet+0xb8>)
 8007cbc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007cc0:	601a      	str	r2, [r3, #0]
 8007cc2:	f3bf 8f4f 	dsb	sy
 8007cc6:	f3bf 8f6f 	isb	sy
 8007cca:	e01b      	b.n	8007d04 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8007ccc:	69bb      	ldr	r3, [r7, #24]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d002      	beq.n	8007cd8 <osMessageQueueGet+0x80>
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d103      	bne.n	8007ce0 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8007cd8:	f06f 0303 	mvn.w	r3, #3
 8007cdc:	61fb      	str	r3, [r7, #28]
 8007cde:	e011      	b.n	8007d04 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8007ce0:	683a      	ldr	r2, [r7, #0]
 8007ce2:	68b9      	ldr	r1, [r7, #8]
 8007ce4:	69b8      	ldr	r0, [r7, #24]
 8007ce6:	f000 fce1 	bl	80086ac <xQueueReceive>
 8007cea:	4603      	mov	r3, r0
 8007cec:	2b01      	cmp	r3, #1
 8007cee:	d009      	beq.n	8007d04 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d003      	beq.n	8007cfe <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8007cf6:	f06f 0301 	mvn.w	r3, #1
 8007cfa:	61fb      	str	r3, [r7, #28]
 8007cfc:	e002      	b.n	8007d04 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8007cfe:	f06f 0302 	mvn.w	r3, #2
 8007d02:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8007d04:	69fb      	ldr	r3, [r7, #28]
}
 8007d06:	4618      	mov	r0, r3
 8007d08:	3720      	adds	r7, #32
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bd80      	pop	{r7, pc}
 8007d0e:	bf00      	nop
 8007d10:	e000ed04 	.word	0xe000ed04

08007d14 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007d14:	b480      	push	{r7}
 8007d16:	b085      	sub	sp, #20
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	60f8      	str	r0, [r7, #12]
 8007d1c:	60b9      	str	r1, [r7, #8]
 8007d1e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	4a07      	ldr	r2, [pc, #28]	@ (8007d40 <vApplicationGetIdleTaskMemory+0x2c>)
 8007d24:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	4a06      	ldr	r2, [pc, #24]	@ (8007d44 <vApplicationGetIdleTaskMemory+0x30>)
 8007d2a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2280      	movs	r2, #128	@ 0x80
 8007d30:	601a      	str	r2, [r3, #0]
}
 8007d32:	bf00      	nop
 8007d34:	3714      	adds	r7, #20
 8007d36:	46bd      	mov	sp, r7
 8007d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3c:	4770      	bx	lr
 8007d3e:	bf00      	nop
 8007d40:	20040828 	.word	0x20040828
 8007d44:	200408d0 	.word	0x200408d0

08007d48 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007d48:	b480      	push	{r7}
 8007d4a:	b085      	sub	sp, #20
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	60f8      	str	r0, [r7, #12]
 8007d50:	60b9      	str	r1, [r7, #8]
 8007d52:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	4a07      	ldr	r2, [pc, #28]	@ (8007d74 <vApplicationGetTimerTaskMemory+0x2c>)
 8007d58:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007d5a:	68bb      	ldr	r3, [r7, #8]
 8007d5c:	4a06      	ldr	r2, [pc, #24]	@ (8007d78 <vApplicationGetTimerTaskMemory+0x30>)
 8007d5e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007d66:	601a      	str	r2, [r3, #0]
}
 8007d68:	bf00      	nop
 8007d6a:	3714      	adds	r7, #20
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d72:	4770      	bx	lr
 8007d74:	20040ad0 	.word	0x20040ad0
 8007d78:	20040b78 	.word	0x20040b78

08007d7c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007d7c:	b480      	push	{r7}
 8007d7e:	b083      	sub	sp, #12
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	f103 0208 	add.w	r2, r3, #8
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	f04f 32ff 	mov.w	r2, #4294967295
 8007d94:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	f103 0208 	add.w	r2, r3, #8
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	f103 0208 	add.w	r2, r3, #8
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2200      	movs	r2, #0
 8007dae:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007db0:	bf00      	nop
 8007db2:	370c      	adds	r7, #12
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr

08007dbc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	b083      	sub	sp, #12
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007dca:	bf00      	nop
 8007dcc:	370c      	adds	r7, #12
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd4:	4770      	bx	lr

08007dd6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007dd6:	b480      	push	{r7}
 8007dd8:	b085      	sub	sp, #20
 8007dda:	af00      	add	r7, sp, #0
 8007ddc:	6078      	str	r0, [r7, #4]
 8007dde:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	685b      	ldr	r3, [r3, #4]
 8007de4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	68fa      	ldr	r2, [r7, #12]
 8007dea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	689a      	ldr	r2, [r3, #8]
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	689b      	ldr	r3, [r3, #8]
 8007df8:	683a      	ldr	r2, [r7, #0]
 8007dfa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	683a      	ldr	r2, [r7, #0]
 8007e00:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	687a      	ldr	r2, [r7, #4]
 8007e06:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	1c5a      	adds	r2, r3, #1
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	601a      	str	r2, [r3, #0]
}
 8007e12:	bf00      	nop
 8007e14:	3714      	adds	r7, #20
 8007e16:	46bd      	mov	sp, r7
 8007e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1c:	4770      	bx	lr

08007e1e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007e1e:	b480      	push	{r7}
 8007e20:	b085      	sub	sp, #20
 8007e22:	af00      	add	r7, sp, #0
 8007e24:	6078      	str	r0, [r7, #4]
 8007e26:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007e2e:	68bb      	ldr	r3, [r7, #8]
 8007e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e34:	d103      	bne.n	8007e3e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	691b      	ldr	r3, [r3, #16]
 8007e3a:	60fb      	str	r3, [r7, #12]
 8007e3c:	e00c      	b.n	8007e58 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	3308      	adds	r3, #8
 8007e42:	60fb      	str	r3, [r7, #12]
 8007e44:	e002      	b.n	8007e4c <vListInsert+0x2e>
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	60fb      	str	r3, [r7, #12]
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	685b      	ldr	r3, [r3, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	68ba      	ldr	r2, [r7, #8]
 8007e54:	429a      	cmp	r2, r3
 8007e56:	d2f6      	bcs.n	8007e46 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	685a      	ldr	r2, [r3, #4]
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	685b      	ldr	r3, [r3, #4]
 8007e64:	683a      	ldr	r2, [r7, #0]
 8007e66:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	68fa      	ldr	r2, [r7, #12]
 8007e6c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	683a      	ldr	r2, [r7, #0]
 8007e72:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	687a      	ldr	r2, [r7, #4]
 8007e78:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	1c5a      	adds	r2, r3, #1
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	601a      	str	r2, [r3, #0]
}
 8007e84:	bf00      	nop
 8007e86:	3714      	adds	r7, #20
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8e:	4770      	bx	lr

08007e90 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007e90:	b480      	push	{r7}
 8007e92:	b085      	sub	sp, #20
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	691b      	ldr	r3, [r3, #16]
 8007e9c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	685b      	ldr	r3, [r3, #4]
 8007ea2:	687a      	ldr	r2, [r7, #4]
 8007ea4:	6892      	ldr	r2, [r2, #8]
 8007ea6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	689b      	ldr	r3, [r3, #8]
 8007eac:	687a      	ldr	r2, [r7, #4]
 8007eae:	6852      	ldr	r2, [r2, #4]
 8007eb0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	685b      	ldr	r3, [r3, #4]
 8007eb6:	687a      	ldr	r2, [r7, #4]
 8007eb8:	429a      	cmp	r2, r3
 8007eba:	d103      	bne.n	8007ec4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	689a      	ldr	r2, [r3, #8]
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	1e5a      	subs	r2, r3, #1
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	681b      	ldr	r3, [r3, #0]
}
 8007ed8:	4618      	mov	r0, r3
 8007eda:	3714      	adds	r7, #20
 8007edc:	46bd      	mov	sp, r7
 8007ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee2:	4770      	bx	lr

08007ee4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b084      	sub	sp, #16
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
 8007eec:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d10b      	bne.n	8007f10 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007ef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007efc:	f383 8811 	msr	BASEPRI, r3
 8007f00:	f3bf 8f6f 	isb	sy
 8007f04:	f3bf 8f4f 	dsb	sy
 8007f08:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007f0a:	bf00      	nop
 8007f0c:	bf00      	nop
 8007f0e:	e7fd      	b.n	8007f0c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007f10:	f002 fca2 	bl	800a858 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681a      	ldr	r2, [r3, #0]
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f1c:	68f9      	ldr	r1, [r7, #12]
 8007f1e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007f20:	fb01 f303 	mul.w	r3, r1, r3
 8007f24:	441a      	add	r2, r3
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681a      	ldr	r2, [r3, #0]
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681a      	ldr	r2, [r3, #0]
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f40:	3b01      	subs	r3, #1
 8007f42:	68f9      	ldr	r1, [r7, #12]
 8007f44:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007f46:	fb01 f303 	mul.w	r3, r1, r3
 8007f4a:	441a      	add	r2, r3
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	22ff      	movs	r2, #255	@ 0xff
 8007f54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	22ff      	movs	r2, #255	@ 0xff
 8007f5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d114      	bne.n	8007f90 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	691b      	ldr	r3, [r3, #16]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d01a      	beq.n	8007fa4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	3310      	adds	r3, #16
 8007f72:	4618      	mov	r0, r3
 8007f74:	f001 fc3e 	bl	80097f4 <xTaskRemoveFromEventList>
 8007f78:	4603      	mov	r3, r0
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d012      	beq.n	8007fa4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8007fb4 <xQueueGenericReset+0xd0>)
 8007f80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f84:	601a      	str	r2, [r3, #0]
 8007f86:	f3bf 8f4f 	dsb	sy
 8007f8a:	f3bf 8f6f 	isb	sy
 8007f8e:	e009      	b.n	8007fa4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	3310      	adds	r3, #16
 8007f94:	4618      	mov	r0, r3
 8007f96:	f7ff fef1 	bl	8007d7c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	3324      	adds	r3, #36	@ 0x24
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	f7ff feec 	bl	8007d7c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007fa4:	f002 fc8a 	bl	800a8bc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007fa8:	2301      	movs	r3, #1
}
 8007faa:	4618      	mov	r0, r3
 8007fac:	3710      	adds	r7, #16
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	bd80      	pop	{r7, pc}
 8007fb2:	bf00      	nop
 8007fb4:	e000ed04 	.word	0xe000ed04

08007fb8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b08e      	sub	sp, #56	@ 0x38
 8007fbc:	af02      	add	r7, sp, #8
 8007fbe:	60f8      	str	r0, [r7, #12]
 8007fc0:	60b9      	str	r1, [r7, #8]
 8007fc2:	607a      	str	r2, [r7, #4]
 8007fc4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d10b      	bne.n	8007fe4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007fcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fd0:	f383 8811 	msr	BASEPRI, r3
 8007fd4:	f3bf 8f6f 	isb	sy
 8007fd8:	f3bf 8f4f 	dsb	sy
 8007fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007fde:	bf00      	nop
 8007fe0:	bf00      	nop
 8007fe2:	e7fd      	b.n	8007fe0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d10b      	bne.n	8008002 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fee:	f383 8811 	msr	BASEPRI, r3
 8007ff2:	f3bf 8f6f 	isb	sy
 8007ff6:	f3bf 8f4f 	dsb	sy
 8007ffa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007ffc:	bf00      	nop
 8007ffe:	bf00      	nop
 8008000:	e7fd      	b.n	8007ffe <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d002      	beq.n	800800e <xQueueGenericCreateStatic+0x56>
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d001      	beq.n	8008012 <xQueueGenericCreateStatic+0x5a>
 800800e:	2301      	movs	r3, #1
 8008010:	e000      	b.n	8008014 <xQueueGenericCreateStatic+0x5c>
 8008012:	2300      	movs	r3, #0
 8008014:	2b00      	cmp	r3, #0
 8008016:	d10b      	bne.n	8008030 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8008018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800801c:	f383 8811 	msr	BASEPRI, r3
 8008020:	f3bf 8f6f 	isb	sy
 8008024:	f3bf 8f4f 	dsb	sy
 8008028:	623b      	str	r3, [r7, #32]
}
 800802a:	bf00      	nop
 800802c:	bf00      	nop
 800802e:	e7fd      	b.n	800802c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d102      	bne.n	800803c <xQueueGenericCreateStatic+0x84>
 8008036:	68bb      	ldr	r3, [r7, #8]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d101      	bne.n	8008040 <xQueueGenericCreateStatic+0x88>
 800803c:	2301      	movs	r3, #1
 800803e:	e000      	b.n	8008042 <xQueueGenericCreateStatic+0x8a>
 8008040:	2300      	movs	r3, #0
 8008042:	2b00      	cmp	r3, #0
 8008044:	d10b      	bne.n	800805e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008046:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800804a:	f383 8811 	msr	BASEPRI, r3
 800804e:	f3bf 8f6f 	isb	sy
 8008052:	f3bf 8f4f 	dsb	sy
 8008056:	61fb      	str	r3, [r7, #28]
}
 8008058:	bf00      	nop
 800805a:	bf00      	nop
 800805c:	e7fd      	b.n	800805a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800805e:	2350      	movs	r3, #80	@ 0x50
 8008060:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008062:	697b      	ldr	r3, [r7, #20]
 8008064:	2b50      	cmp	r3, #80	@ 0x50
 8008066:	d00b      	beq.n	8008080 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800806c:	f383 8811 	msr	BASEPRI, r3
 8008070:	f3bf 8f6f 	isb	sy
 8008074:	f3bf 8f4f 	dsb	sy
 8008078:	61bb      	str	r3, [r7, #24]
}
 800807a:	bf00      	nop
 800807c:	bf00      	nop
 800807e:	e7fd      	b.n	800807c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008080:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008088:	2b00      	cmp	r3, #0
 800808a:	d00d      	beq.n	80080a8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800808c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800808e:	2201      	movs	r2, #1
 8008090:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008094:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008098:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800809a:	9300      	str	r3, [sp, #0]
 800809c:	4613      	mov	r3, r2
 800809e:	687a      	ldr	r2, [r7, #4]
 80080a0:	68b9      	ldr	r1, [r7, #8]
 80080a2:	68f8      	ldr	r0, [r7, #12]
 80080a4:	f000 f840 	bl	8008128 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80080a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80080aa:	4618      	mov	r0, r3
 80080ac:	3730      	adds	r7, #48	@ 0x30
 80080ae:	46bd      	mov	sp, r7
 80080b0:	bd80      	pop	{r7, pc}

080080b2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80080b2:	b580      	push	{r7, lr}
 80080b4:	b08a      	sub	sp, #40	@ 0x28
 80080b6:	af02      	add	r7, sp, #8
 80080b8:	60f8      	str	r0, [r7, #12]
 80080ba:	60b9      	str	r1, [r7, #8]
 80080bc:	4613      	mov	r3, r2
 80080be:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d10b      	bne.n	80080de <xQueueGenericCreate+0x2c>
	__asm volatile
 80080c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080ca:	f383 8811 	msr	BASEPRI, r3
 80080ce:	f3bf 8f6f 	isb	sy
 80080d2:	f3bf 8f4f 	dsb	sy
 80080d6:	613b      	str	r3, [r7, #16]
}
 80080d8:	bf00      	nop
 80080da:	bf00      	nop
 80080dc:	e7fd      	b.n	80080da <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	68ba      	ldr	r2, [r7, #8]
 80080e2:	fb02 f303 	mul.w	r3, r2, r3
 80080e6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80080e8:	69fb      	ldr	r3, [r7, #28]
 80080ea:	3350      	adds	r3, #80	@ 0x50
 80080ec:	4618      	mov	r0, r3
 80080ee:	f002 fcd5 	bl	800aa9c <pvPortMalloc>
 80080f2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80080f4:	69bb      	ldr	r3, [r7, #24]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d011      	beq.n	800811e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80080fa:	69bb      	ldr	r3, [r7, #24]
 80080fc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80080fe:	697b      	ldr	r3, [r7, #20]
 8008100:	3350      	adds	r3, #80	@ 0x50
 8008102:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008104:	69bb      	ldr	r3, [r7, #24]
 8008106:	2200      	movs	r2, #0
 8008108:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800810c:	79fa      	ldrb	r2, [r7, #7]
 800810e:	69bb      	ldr	r3, [r7, #24]
 8008110:	9300      	str	r3, [sp, #0]
 8008112:	4613      	mov	r3, r2
 8008114:	697a      	ldr	r2, [r7, #20]
 8008116:	68b9      	ldr	r1, [r7, #8]
 8008118:	68f8      	ldr	r0, [r7, #12]
 800811a:	f000 f805 	bl	8008128 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800811e:	69bb      	ldr	r3, [r7, #24]
	}
 8008120:	4618      	mov	r0, r3
 8008122:	3720      	adds	r7, #32
 8008124:	46bd      	mov	sp, r7
 8008126:	bd80      	pop	{r7, pc}

08008128 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b084      	sub	sp, #16
 800812c:	af00      	add	r7, sp, #0
 800812e:	60f8      	str	r0, [r7, #12]
 8008130:	60b9      	str	r1, [r7, #8]
 8008132:	607a      	str	r2, [r7, #4]
 8008134:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008136:	68bb      	ldr	r3, [r7, #8]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d103      	bne.n	8008144 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800813c:	69bb      	ldr	r3, [r7, #24]
 800813e:	69ba      	ldr	r2, [r7, #24]
 8008140:	601a      	str	r2, [r3, #0]
 8008142:	e002      	b.n	800814a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008144:	69bb      	ldr	r3, [r7, #24]
 8008146:	687a      	ldr	r2, [r7, #4]
 8008148:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800814a:	69bb      	ldr	r3, [r7, #24]
 800814c:	68fa      	ldr	r2, [r7, #12]
 800814e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008150:	69bb      	ldr	r3, [r7, #24]
 8008152:	68ba      	ldr	r2, [r7, #8]
 8008154:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008156:	2101      	movs	r1, #1
 8008158:	69b8      	ldr	r0, [r7, #24]
 800815a:	f7ff fec3 	bl	8007ee4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800815e:	69bb      	ldr	r3, [r7, #24]
 8008160:	78fa      	ldrb	r2, [r7, #3]
 8008162:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008166:	bf00      	nop
 8008168:	3710      	adds	r7, #16
 800816a:	46bd      	mov	sp, r7
 800816c:	bd80      	pop	{r7, pc}

0800816e <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800816e:	b580      	push	{r7, lr}
 8008170:	b08a      	sub	sp, #40	@ 0x28
 8008172:	af02      	add	r7, sp, #8
 8008174:	60f8      	str	r0, [r7, #12]
 8008176:	60b9      	str	r1, [r7, #8]
 8008178:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d10b      	bne.n	8008198 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8008180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008184:	f383 8811 	msr	BASEPRI, r3
 8008188:	f3bf 8f6f 	isb	sy
 800818c:	f3bf 8f4f 	dsb	sy
 8008190:	61bb      	str	r3, [r7, #24]
}
 8008192:	bf00      	nop
 8008194:	bf00      	nop
 8008196:	e7fd      	b.n	8008194 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008198:	68ba      	ldr	r2, [r7, #8]
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	429a      	cmp	r2, r3
 800819e:	d90b      	bls.n	80081b8 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80081a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081a4:	f383 8811 	msr	BASEPRI, r3
 80081a8:	f3bf 8f6f 	isb	sy
 80081ac:	f3bf 8f4f 	dsb	sy
 80081b0:	617b      	str	r3, [r7, #20]
}
 80081b2:	bf00      	nop
 80081b4:	bf00      	nop
 80081b6:	e7fd      	b.n	80081b4 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80081b8:	2302      	movs	r3, #2
 80081ba:	9300      	str	r3, [sp, #0]
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2200      	movs	r2, #0
 80081c0:	2100      	movs	r1, #0
 80081c2:	68f8      	ldr	r0, [r7, #12]
 80081c4:	f7ff fef8 	bl	8007fb8 <xQueueGenericCreateStatic>
 80081c8:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80081ca:	69fb      	ldr	r3, [r7, #28]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d002      	beq.n	80081d6 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80081d0:	69fb      	ldr	r3, [r7, #28]
 80081d2:	68ba      	ldr	r2, [r7, #8]
 80081d4:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80081d6:	69fb      	ldr	r3, [r7, #28]
	}
 80081d8:	4618      	mov	r0, r3
 80081da:	3720      	adds	r7, #32
 80081dc:	46bd      	mov	sp, r7
 80081de:	bd80      	pop	{r7, pc}

080081e0 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b086      	sub	sp, #24
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
 80081e8:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d10b      	bne.n	8008208 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80081f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081f4:	f383 8811 	msr	BASEPRI, r3
 80081f8:	f3bf 8f6f 	isb	sy
 80081fc:	f3bf 8f4f 	dsb	sy
 8008200:	613b      	str	r3, [r7, #16]
}
 8008202:	bf00      	nop
 8008204:	bf00      	nop
 8008206:	e7fd      	b.n	8008204 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008208:	683a      	ldr	r2, [r7, #0]
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	429a      	cmp	r2, r3
 800820e:	d90b      	bls.n	8008228 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8008210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008214:	f383 8811 	msr	BASEPRI, r3
 8008218:	f3bf 8f6f 	isb	sy
 800821c:	f3bf 8f4f 	dsb	sy
 8008220:	60fb      	str	r3, [r7, #12]
}
 8008222:	bf00      	nop
 8008224:	bf00      	nop
 8008226:	e7fd      	b.n	8008224 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008228:	2202      	movs	r2, #2
 800822a:	2100      	movs	r1, #0
 800822c:	6878      	ldr	r0, [r7, #4]
 800822e:	f7ff ff40 	bl	80080b2 <xQueueGenericCreate>
 8008232:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8008234:	697b      	ldr	r3, [r7, #20]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d002      	beq.n	8008240 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800823a:	697b      	ldr	r3, [r7, #20]
 800823c:	683a      	ldr	r2, [r7, #0]
 800823e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008240:	697b      	ldr	r3, [r7, #20]
	}
 8008242:	4618      	mov	r0, r3
 8008244:	3718      	adds	r7, #24
 8008246:	46bd      	mov	sp, r7
 8008248:	bd80      	pop	{r7, pc}
	...

0800824c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800824c:	b580      	push	{r7, lr}
 800824e:	b08e      	sub	sp, #56	@ 0x38
 8008250:	af00      	add	r7, sp, #0
 8008252:	60f8      	str	r0, [r7, #12]
 8008254:	60b9      	str	r1, [r7, #8]
 8008256:	607a      	str	r2, [r7, #4]
 8008258:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800825a:	2300      	movs	r3, #0
 800825c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008264:	2b00      	cmp	r3, #0
 8008266:	d10b      	bne.n	8008280 <xQueueGenericSend+0x34>
	__asm volatile
 8008268:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800826c:	f383 8811 	msr	BASEPRI, r3
 8008270:	f3bf 8f6f 	isb	sy
 8008274:	f3bf 8f4f 	dsb	sy
 8008278:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800827a:	bf00      	nop
 800827c:	bf00      	nop
 800827e:	e7fd      	b.n	800827c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008280:	68bb      	ldr	r3, [r7, #8]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d103      	bne.n	800828e <xQueueGenericSend+0x42>
 8008286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800828a:	2b00      	cmp	r3, #0
 800828c:	d101      	bne.n	8008292 <xQueueGenericSend+0x46>
 800828e:	2301      	movs	r3, #1
 8008290:	e000      	b.n	8008294 <xQueueGenericSend+0x48>
 8008292:	2300      	movs	r3, #0
 8008294:	2b00      	cmp	r3, #0
 8008296:	d10b      	bne.n	80082b0 <xQueueGenericSend+0x64>
	__asm volatile
 8008298:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800829c:	f383 8811 	msr	BASEPRI, r3
 80082a0:	f3bf 8f6f 	isb	sy
 80082a4:	f3bf 8f4f 	dsb	sy
 80082a8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80082aa:	bf00      	nop
 80082ac:	bf00      	nop
 80082ae:	e7fd      	b.n	80082ac <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80082b0:	683b      	ldr	r3, [r7, #0]
 80082b2:	2b02      	cmp	r3, #2
 80082b4:	d103      	bne.n	80082be <xQueueGenericSend+0x72>
 80082b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082ba:	2b01      	cmp	r3, #1
 80082bc:	d101      	bne.n	80082c2 <xQueueGenericSend+0x76>
 80082be:	2301      	movs	r3, #1
 80082c0:	e000      	b.n	80082c4 <xQueueGenericSend+0x78>
 80082c2:	2300      	movs	r3, #0
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d10b      	bne.n	80082e0 <xQueueGenericSend+0x94>
	__asm volatile
 80082c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082cc:	f383 8811 	msr	BASEPRI, r3
 80082d0:	f3bf 8f6f 	isb	sy
 80082d4:	f3bf 8f4f 	dsb	sy
 80082d8:	623b      	str	r3, [r7, #32]
}
 80082da:	bf00      	nop
 80082dc:	bf00      	nop
 80082de:	e7fd      	b.n	80082dc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80082e0:	f001 fc4e 	bl	8009b80 <xTaskGetSchedulerState>
 80082e4:	4603      	mov	r3, r0
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d102      	bne.n	80082f0 <xQueueGenericSend+0xa4>
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d101      	bne.n	80082f4 <xQueueGenericSend+0xa8>
 80082f0:	2301      	movs	r3, #1
 80082f2:	e000      	b.n	80082f6 <xQueueGenericSend+0xaa>
 80082f4:	2300      	movs	r3, #0
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d10b      	bne.n	8008312 <xQueueGenericSend+0xc6>
	__asm volatile
 80082fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082fe:	f383 8811 	msr	BASEPRI, r3
 8008302:	f3bf 8f6f 	isb	sy
 8008306:	f3bf 8f4f 	dsb	sy
 800830a:	61fb      	str	r3, [r7, #28]
}
 800830c:	bf00      	nop
 800830e:	bf00      	nop
 8008310:	e7fd      	b.n	800830e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008312:	f002 faa1 	bl	800a858 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008318:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800831a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800831c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800831e:	429a      	cmp	r2, r3
 8008320:	d302      	bcc.n	8008328 <xQueueGenericSend+0xdc>
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	2b02      	cmp	r3, #2
 8008326:	d129      	bne.n	800837c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008328:	683a      	ldr	r2, [r7, #0]
 800832a:	68b9      	ldr	r1, [r7, #8]
 800832c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800832e:	f000 fc6d 	bl	8008c0c <prvCopyDataToQueue>
 8008332:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008338:	2b00      	cmp	r3, #0
 800833a:	d010      	beq.n	800835e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800833c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800833e:	3324      	adds	r3, #36	@ 0x24
 8008340:	4618      	mov	r0, r3
 8008342:	f001 fa57 	bl	80097f4 <xTaskRemoveFromEventList>
 8008346:	4603      	mov	r3, r0
 8008348:	2b00      	cmp	r3, #0
 800834a:	d013      	beq.n	8008374 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800834c:	4b3f      	ldr	r3, [pc, #252]	@ (800844c <xQueueGenericSend+0x200>)
 800834e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008352:	601a      	str	r2, [r3, #0]
 8008354:	f3bf 8f4f 	dsb	sy
 8008358:	f3bf 8f6f 	isb	sy
 800835c:	e00a      	b.n	8008374 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800835e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008360:	2b00      	cmp	r3, #0
 8008362:	d007      	beq.n	8008374 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008364:	4b39      	ldr	r3, [pc, #228]	@ (800844c <xQueueGenericSend+0x200>)
 8008366:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800836a:	601a      	str	r2, [r3, #0]
 800836c:	f3bf 8f4f 	dsb	sy
 8008370:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008374:	f002 faa2 	bl	800a8bc <vPortExitCritical>
				return pdPASS;
 8008378:	2301      	movs	r3, #1
 800837a:	e063      	b.n	8008444 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d103      	bne.n	800838a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008382:	f002 fa9b 	bl	800a8bc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008386:	2300      	movs	r3, #0
 8008388:	e05c      	b.n	8008444 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800838a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800838c:	2b00      	cmp	r3, #0
 800838e:	d106      	bne.n	800839e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008390:	f107 0314 	add.w	r3, r7, #20
 8008394:	4618      	mov	r0, r3
 8008396:	f001 fa91 	bl	80098bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800839a:	2301      	movs	r3, #1
 800839c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800839e:	f002 fa8d 	bl	800a8bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80083a2:	f000 fff9 	bl	8009398 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80083a6:	f002 fa57 	bl	800a858 <vPortEnterCritical>
 80083aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80083b0:	b25b      	sxtb	r3, r3
 80083b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083b6:	d103      	bne.n	80083c0 <xQueueGenericSend+0x174>
 80083b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ba:	2200      	movs	r2, #0
 80083bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80083c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083c2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80083c6:	b25b      	sxtb	r3, r3
 80083c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083cc:	d103      	bne.n	80083d6 <xQueueGenericSend+0x18a>
 80083ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083d0:	2200      	movs	r2, #0
 80083d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80083d6:	f002 fa71 	bl	800a8bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80083da:	1d3a      	adds	r2, r7, #4
 80083dc:	f107 0314 	add.w	r3, r7, #20
 80083e0:	4611      	mov	r1, r2
 80083e2:	4618      	mov	r0, r3
 80083e4:	f001 fa80 	bl	80098e8 <xTaskCheckForTimeOut>
 80083e8:	4603      	mov	r3, r0
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d124      	bne.n	8008438 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80083ee:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80083f0:	f000 fd04 	bl	8008dfc <prvIsQueueFull>
 80083f4:	4603      	mov	r3, r0
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d018      	beq.n	800842c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80083fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083fc:	3310      	adds	r3, #16
 80083fe:	687a      	ldr	r2, [r7, #4]
 8008400:	4611      	mov	r1, r2
 8008402:	4618      	mov	r0, r3
 8008404:	f001 f9a4 	bl	8009750 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008408:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800840a:	f000 fc8f 	bl	8008d2c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800840e:	f000 ffd1 	bl	80093b4 <xTaskResumeAll>
 8008412:	4603      	mov	r3, r0
 8008414:	2b00      	cmp	r3, #0
 8008416:	f47f af7c 	bne.w	8008312 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800841a:	4b0c      	ldr	r3, [pc, #48]	@ (800844c <xQueueGenericSend+0x200>)
 800841c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008420:	601a      	str	r2, [r3, #0]
 8008422:	f3bf 8f4f 	dsb	sy
 8008426:	f3bf 8f6f 	isb	sy
 800842a:	e772      	b.n	8008312 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800842c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800842e:	f000 fc7d 	bl	8008d2c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008432:	f000 ffbf 	bl	80093b4 <xTaskResumeAll>
 8008436:	e76c      	b.n	8008312 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008438:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800843a:	f000 fc77 	bl	8008d2c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800843e:	f000 ffb9 	bl	80093b4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008442:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008444:	4618      	mov	r0, r3
 8008446:	3738      	adds	r7, #56	@ 0x38
 8008448:	46bd      	mov	sp, r7
 800844a:	bd80      	pop	{r7, pc}
 800844c:	e000ed04 	.word	0xe000ed04

08008450 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b090      	sub	sp, #64	@ 0x40
 8008454:	af00      	add	r7, sp, #0
 8008456:	60f8      	str	r0, [r7, #12]
 8008458:	60b9      	str	r1, [r7, #8]
 800845a:	607a      	str	r2, [r7, #4]
 800845c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008464:	2b00      	cmp	r3, #0
 8008466:	d10b      	bne.n	8008480 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800846c:	f383 8811 	msr	BASEPRI, r3
 8008470:	f3bf 8f6f 	isb	sy
 8008474:	f3bf 8f4f 	dsb	sy
 8008478:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800847a:	bf00      	nop
 800847c:	bf00      	nop
 800847e:	e7fd      	b.n	800847c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008480:	68bb      	ldr	r3, [r7, #8]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d103      	bne.n	800848e <xQueueGenericSendFromISR+0x3e>
 8008486:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800848a:	2b00      	cmp	r3, #0
 800848c:	d101      	bne.n	8008492 <xQueueGenericSendFromISR+0x42>
 800848e:	2301      	movs	r3, #1
 8008490:	e000      	b.n	8008494 <xQueueGenericSendFromISR+0x44>
 8008492:	2300      	movs	r3, #0
 8008494:	2b00      	cmp	r3, #0
 8008496:	d10b      	bne.n	80084b0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800849c:	f383 8811 	msr	BASEPRI, r3
 80084a0:	f3bf 8f6f 	isb	sy
 80084a4:	f3bf 8f4f 	dsb	sy
 80084a8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80084aa:	bf00      	nop
 80084ac:	bf00      	nop
 80084ae:	e7fd      	b.n	80084ac <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80084b0:	683b      	ldr	r3, [r7, #0]
 80084b2:	2b02      	cmp	r3, #2
 80084b4:	d103      	bne.n	80084be <xQueueGenericSendFromISR+0x6e>
 80084b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084ba:	2b01      	cmp	r3, #1
 80084bc:	d101      	bne.n	80084c2 <xQueueGenericSendFromISR+0x72>
 80084be:	2301      	movs	r3, #1
 80084c0:	e000      	b.n	80084c4 <xQueueGenericSendFromISR+0x74>
 80084c2:	2300      	movs	r3, #0
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d10b      	bne.n	80084e0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80084c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084cc:	f383 8811 	msr	BASEPRI, r3
 80084d0:	f3bf 8f6f 	isb	sy
 80084d4:	f3bf 8f4f 	dsb	sy
 80084d8:	623b      	str	r3, [r7, #32]
}
 80084da:	bf00      	nop
 80084dc:	bf00      	nop
 80084de:	e7fd      	b.n	80084dc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80084e0:	f002 fa9a 	bl	800aa18 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80084e4:	f3ef 8211 	mrs	r2, BASEPRI
 80084e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084ec:	f383 8811 	msr	BASEPRI, r3
 80084f0:	f3bf 8f6f 	isb	sy
 80084f4:	f3bf 8f4f 	dsb	sy
 80084f8:	61fa      	str	r2, [r7, #28]
 80084fa:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80084fc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80084fe:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008502:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008506:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008508:	429a      	cmp	r2, r3
 800850a:	d302      	bcc.n	8008512 <xQueueGenericSendFromISR+0xc2>
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	2b02      	cmp	r3, #2
 8008510:	d12f      	bne.n	8008572 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008514:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008518:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800851c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800851e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008520:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008522:	683a      	ldr	r2, [r7, #0]
 8008524:	68b9      	ldr	r1, [r7, #8]
 8008526:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008528:	f000 fb70 	bl	8008c0c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800852c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008534:	d112      	bne.n	800855c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800853a:	2b00      	cmp	r3, #0
 800853c:	d016      	beq.n	800856c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800853e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008540:	3324      	adds	r3, #36	@ 0x24
 8008542:	4618      	mov	r0, r3
 8008544:	f001 f956 	bl	80097f4 <xTaskRemoveFromEventList>
 8008548:	4603      	mov	r3, r0
 800854a:	2b00      	cmp	r3, #0
 800854c:	d00e      	beq.n	800856c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d00b      	beq.n	800856c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	2201      	movs	r2, #1
 8008558:	601a      	str	r2, [r3, #0]
 800855a:	e007      	b.n	800856c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800855c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008560:	3301      	adds	r3, #1
 8008562:	b2db      	uxtb	r3, r3
 8008564:	b25a      	sxtb	r2, r3
 8008566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008568:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800856c:	2301      	movs	r3, #1
 800856e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008570:	e001      	b.n	8008576 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008572:	2300      	movs	r3, #0
 8008574:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008576:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008578:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800857a:	697b      	ldr	r3, [r7, #20]
 800857c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008580:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008582:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008584:	4618      	mov	r0, r3
 8008586:	3740      	adds	r7, #64	@ 0x40
 8008588:	46bd      	mov	sp, r7
 800858a:	bd80      	pop	{r7, pc}

0800858c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b08e      	sub	sp, #56	@ 0x38
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
 8008594:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800859a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800859c:	2b00      	cmp	r3, #0
 800859e:	d10b      	bne.n	80085b8 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80085a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085a4:	f383 8811 	msr	BASEPRI, r3
 80085a8:	f3bf 8f6f 	isb	sy
 80085ac:	f3bf 8f4f 	dsb	sy
 80085b0:	623b      	str	r3, [r7, #32]
}
 80085b2:	bf00      	nop
 80085b4:	bf00      	nop
 80085b6:	e7fd      	b.n	80085b4 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80085b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d00b      	beq.n	80085d8 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80085c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085c4:	f383 8811 	msr	BASEPRI, r3
 80085c8:	f3bf 8f6f 	isb	sy
 80085cc:	f3bf 8f4f 	dsb	sy
 80085d0:	61fb      	str	r3, [r7, #28]
}
 80085d2:	bf00      	nop
 80085d4:	bf00      	nop
 80085d6:	e7fd      	b.n	80085d4 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80085d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d103      	bne.n	80085e8 <xQueueGiveFromISR+0x5c>
 80085e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085e2:	689b      	ldr	r3, [r3, #8]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d101      	bne.n	80085ec <xQueueGiveFromISR+0x60>
 80085e8:	2301      	movs	r3, #1
 80085ea:	e000      	b.n	80085ee <xQueueGiveFromISR+0x62>
 80085ec:	2300      	movs	r3, #0
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d10b      	bne.n	800860a <xQueueGiveFromISR+0x7e>
	__asm volatile
 80085f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085f6:	f383 8811 	msr	BASEPRI, r3
 80085fa:	f3bf 8f6f 	isb	sy
 80085fe:	f3bf 8f4f 	dsb	sy
 8008602:	61bb      	str	r3, [r7, #24]
}
 8008604:	bf00      	nop
 8008606:	bf00      	nop
 8008608:	e7fd      	b.n	8008606 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800860a:	f002 fa05 	bl	800aa18 <vPortValidateInterruptPriority>
	__asm volatile
 800860e:	f3ef 8211 	mrs	r2, BASEPRI
 8008612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008616:	f383 8811 	msr	BASEPRI, r3
 800861a:	f3bf 8f6f 	isb	sy
 800861e:	f3bf 8f4f 	dsb	sy
 8008622:	617a      	str	r2, [r7, #20]
 8008624:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008626:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008628:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800862a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800862c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800862e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008632:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008634:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008636:	429a      	cmp	r2, r3
 8008638:	d22b      	bcs.n	8008692 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800863a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800863c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008640:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008646:	1c5a      	adds	r2, r3, #1
 8008648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800864a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800864c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008650:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008654:	d112      	bne.n	800867c <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008658:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800865a:	2b00      	cmp	r3, #0
 800865c:	d016      	beq.n	800868c <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800865e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008660:	3324      	adds	r3, #36	@ 0x24
 8008662:	4618      	mov	r0, r3
 8008664:	f001 f8c6 	bl	80097f4 <xTaskRemoveFromEventList>
 8008668:	4603      	mov	r3, r0
 800866a:	2b00      	cmp	r3, #0
 800866c:	d00e      	beq.n	800868c <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d00b      	beq.n	800868c <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	2201      	movs	r2, #1
 8008678:	601a      	str	r2, [r3, #0]
 800867a:	e007      	b.n	800868c <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800867c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008680:	3301      	adds	r3, #1
 8008682:	b2db      	uxtb	r3, r3
 8008684:	b25a      	sxtb	r2, r3
 8008686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008688:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800868c:	2301      	movs	r3, #1
 800868e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008690:	e001      	b.n	8008696 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008692:	2300      	movs	r3, #0
 8008694:	637b      	str	r3, [r7, #52]	@ 0x34
 8008696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008698:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	f383 8811 	msr	BASEPRI, r3
}
 80086a0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80086a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80086a4:	4618      	mov	r0, r3
 80086a6:	3738      	adds	r7, #56	@ 0x38
 80086a8:	46bd      	mov	sp, r7
 80086aa:	bd80      	pop	{r7, pc}

080086ac <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b08c      	sub	sp, #48	@ 0x30
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	60f8      	str	r0, [r7, #12]
 80086b4:	60b9      	str	r1, [r7, #8]
 80086b6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80086b8:	2300      	movs	r3, #0
 80086ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80086c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d10b      	bne.n	80086de <xQueueReceive+0x32>
	__asm volatile
 80086c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086ca:	f383 8811 	msr	BASEPRI, r3
 80086ce:	f3bf 8f6f 	isb	sy
 80086d2:	f3bf 8f4f 	dsb	sy
 80086d6:	623b      	str	r3, [r7, #32]
}
 80086d8:	bf00      	nop
 80086da:	bf00      	nop
 80086dc:	e7fd      	b.n	80086da <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80086de:	68bb      	ldr	r3, [r7, #8]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d103      	bne.n	80086ec <xQueueReceive+0x40>
 80086e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d101      	bne.n	80086f0 <xQueueReceive+0x44>
 80086ec:	2301      	movs	r3, #1
 80086ee:	e000      	b.n	80086f2 <xQueueReceive+0x46>
 80086f0:	2300      	movs	r3, #0
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d10b      	bne.n	800870e <xQueueReceive+0x62>
	__asm volatile
 80086f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086fa:	f383 8811 	msr	BASEPRI, r3
 80086fe:	f3bf 8f6f 	isb	sy
 8008702:	f3bf 8f4f 	dsb	sy
 8008706:	61fb      	str	r3, [r7, #28]
}
 8008708:	bf00      	nop
 800870a:	bf00      	nop
 800870c:	e7fd      	b.n	800870a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800870e:	f001 fa37 	bl	8009b80 <xTaskGetSchedulerState>
 8008712:	4603      	mov	r3, r0
 8008714:	2b00      	cmp	r3, #0
 8008716:	d102      	bne.n	800871e <xQueueReceive+0x72>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d101      	bne.n	8008722 <xQueueReceive+0x76>
 800871e:	2301      	movs	r3, #1
 8008720:	e000      	b.n	8008724 <xQueueReceive+0x78>
 8008722:	2300      	movs	r3, #0
 8008724:	2b00      	cmp	r3, #0
 8008726:	d10b      	bne.n	8008740 <xQueueReceive+0x94>
	__asm volatile
 8008728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800872c:	f383 8811 	msr	BASEPRI, r3
 8008730:	f3bf 8f6f 	isb	sy
 8008734:	f3bf 8f4f 	dsb	sy
 8008738:	61bb      	str	r3, [r7, #24]
}
 800873a:	bf00      	nop
 800873c:	bf00      	nop
 800873e:	e7fd      	b.n	800873c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008740:	f002 f88a 	bl	800a858 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008748:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800874a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800874c:	2b00      	cmp	r3, #0
 800874e:	d01f      	beq.n	8008790 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008750:	68b9      	ldr	r1, [r7, #8]
 8008752:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008754:	f000 fac4 	bl	8008ce0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800875a:	1e5a      	subs	r2, r3, #1
 800875c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800875e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008762:	691b      	ldr	r3, [r3, #16]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d00f      	beq.n	8008788 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800876a:	3310      	adds	r3, #16
 800876c:	4618      	mov	r0, r3
 800876e:	f001 f841 	bl	80097f4 <xTaskRemoveFromEventList>
 8008772:	4603      	mov	r3, r0
 8008774:	2b00      	cmp	r3, #0
 8008776:	d007      	beq.n	8008788 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008778:	4b3c      	ldr	r3, [pc, #240]	@ (800886c <xQueueReceive+0x1c0>)
 800877a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800877e:	601a      	str	r2, [r3, #0]
 8008780:	f3bf 8f4f 	dsb	sy
 8008784:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008788:	f002 f898 	bl	800a8bc <vPortExitCritical>
				return pdPASS;
 800878c:	2301      	movs	r3, #1
 800878e:	e069      	b.n	8008864 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2b00      	cmp	r3, #0
 8008794:	d103      	bne.n	800879e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008796:	f002 f891 	bl	800a8bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800879a:	2300      	movs	r3, #0
 800879c:	e062      	b.n	8008864 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800879e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d106      	bne.n	80087b2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80087a4:	f107 0310 	add.w	r3, r7, #16
 80087a8:	4618      	mov	r0, r3
 80087aa:	f001 f887 	bl	80098bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80087ae:	2301      	movs	r3, #1
 80087b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80087b2:	f002 f883 	bl	800a8bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80087b6:	f000 fdef 	bl	8009398 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80087ba:	f002 f84d 	bl	800a858 <vPortEnterCritical>
 80087be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80087c4:	b25b      	sxtb	r3, r3
 80087c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087ca:	d103      	bne.n	80087d4 <xQueueReceive+0x128>
 80087cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087ce:	2200      	movs	r2, #0
 80087d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80087d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80087da:	b25b      	sxtb	r3, r3
 80087dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087e0:	d103      	bne.n	80087ea <xQueueReceive+0x13e>
 80087e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087e4:	2200      	movs	r2, #0
 80087e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80087ea:	f002 f867 	bl	800a8bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80087ee:	1d3a      	adds	r2, r7, #4
 80087f0:	f107 0310 	add.w	r3, r7, #16
 80087f4:	4611      	mov	r1, r2
 80087f6:	4618      	mov	r0, r3
 80087f8:	f001 f876 	bl	80098e8 <xTaskCheckForTimeOut>
 80087fc:	4603      	mov	r3, r0
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d123      	bne.n	800884a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008802:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008804:	f000 fae4 	bl	8008dd0 <prvIsQueueEmpty>
 8008808:	4603      	mov	r3, r0
 800880a:	2b00      	cmp	r3, #0
 800880c:	d017      	beq.n	800883e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800880e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008810:	3324      	adds	r3, #36	@ 0x24
 8008812:	687a      	ldr	r2, [r7, #4]
 8008814:	4611      	mov	r1, r2
 8008816:	4618      	mov	r0, r3
 8008818:	f000 ff9a 	bl	8009750 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800881c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800881e:	f000 fa85 	bl	8008d2c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008822:	f000 fdc7 	bl	80093b4 <xTaskResumeAll>
 8008826:	4603      	mov	r3, r0
 8008828:	2b00      	cmp	r3, #0
 800882a:	d189      	bne.n	8008740 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800882c:	4b0f      	ldr	r3, [pc, #60]	@ (800886c <xQueueReceive+0x1c0>)
 800882e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008832:	601a      	str	r2, [r3, #0]
 8008834:	f3bf 8f4f 	dsb	sy
 8008838:	f3bf 8f6f 	isb	sy
 800883c:	e780      	b.n	8008740 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800883e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008840:	f000 fa74 	bl	8008d2c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008844:	f000 fdb6 	bl	80093b4 <xTaskResumeAll>
 8008848:	e77a      	b.n	8008740 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800884a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800884c:	f000 fa6e 	bl	8008d2c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008850:	f000 fdb0 	bl	80093b4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008854:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008856:	f000 fabb 	bl	8008dd0 <prvIsQueueEmpty>
 800885a:	4603      	mov	r3, r0
 800885c:	2b00      	cmp	r3, #0
 800885e:	f43f af6f 	beq.w	8008740 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008862:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008864:	4618      	mov	r0, r3
 8008866:	3730      	adds	r7, #48	@ 0x30
 8008868:	46bd      	mov	sp, r7
 800886a:	bd80      	pop	{r7, pc}
 800886c:	e000ed04 	.word	0xe000ed04

08008870 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b08e      	sub	sp, #56	@ 0x38
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
 8008878:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800887a:	2300      	movs	r3, #0
 800887c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008882:	2300      	movs	r3, #0
 8008884:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008886:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008888:	2b00      	cmp	r3, #0
 800888a:	d10b      	bne.n	80088a4 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800888c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008890:	f383 8811 	msr	BASEPRI, r3
 8008894:	f3bf 8f6f 	isb	sy
 8008898:	f3bf 8f4f 	dsb	sy
 800889c:	623b      	str	r3, [r7, #32]
}
 800889e:	bf00      	nop
 80088a0:	bf00      	nop
 80088a2:	e7fd      	b.n	80088a0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80088a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d00b      	beq.n	80088c4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80088ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088b0:	f383 8811 	msr	BASEPRI, r3
 80088b4:	f3bf 8f6f 	isb	sy
 80088b8:	f3bf 8f4f 	dsb	sy
 80088bc:	61fb      	str	r3, [r7, #28]
}
 80088be:	bf00      	nop
 80088c0:	bf00      	nop
 80088c2:	e7fd      	b.n	80088c0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80088c4:	f001 f95c 	bl	8009b80 <xTaskGetSchedulerState>
 80088c8:	4603      	mov	r3, r0
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d102      	bne.n	80088d4 <xQueueSemaphoreTake+0x64>
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d101      	bne.n	80088d8 <xQueueSemaphoreTake+0x68>
 80088d4:	2301      	movs	r3, #1
 80088d6:	e000      	b.n	80088da <xQueueSemaphoreTake+0x6a>
 80088d8:	2300      	movs	r3, #0
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d10b      	bne.n	80088f6 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80088de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088e2:	f383 8811 	msr	BASEPRI, r3
 80088e6:	f3bf 8f6f 	isb	sy
 80088ea:	f3bf 8f4f 	dsb	sy
 80088ee:	61bb      	str	r3, [r7, #24]
}
 80088f0:	bf00      	nop
 80088f2:	bf00      	nop
 80088f4:	e7fd      	b.n	80088f2 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80088f6:	f001 ffaf 	bl	800a858 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80088fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088fe:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008902:	2b00      	cmp	r3, #0
 8008904:	d024      	beq.n	8008950 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008908:	1e5a      	subs	r2, r3, #1
 800890a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800890c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800890e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	2b00      	cmp	r3, #0
 8008914:	d104      	bne.n	8008920 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008916:	f001 faad 	bl	8009e74 <pvTaskIncrementMutexHeldCount>
 800891a:	4602      	mov	r2, r0
 800891c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800891e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008920:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008922:	691b      	ldr	r3, [r3, #16]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d00f      	beq.n	8008948 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800892a:	3310      	adds	r3, #16
 800892c:	4618      	mov	r0, r3
 800892e:	f000 ff61 	bl	80097f4 <xTaskRemoveFromEventList>
 8008932:	4603      	mov	r3, r0
 8008934:	2b00      	cmp	r3, #0
 8008936:	d007      	beq.n	8008948 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008938:	4b54      	ldr	r3, [pc, #336]	@ (8008a8c <xQueueSemaphoreTake+0x21c>)
 800893a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800893e:	601a      	str	r2, [r3, #0]
 8008940:	f3bf 8f4f 	dsb	sy
 8008944:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008948:	f001 ffb8 	bl	800a8bc <vPortExitCritical>
				return pdPASS;
 800894c:	2301      	movs	r3, #1
 800894e:	e098      	b.n	8008a82 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d112      	bne.n	800897c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008958:	2b00      	cmp	r3, #0
 800895a:	d00b      	beq.n	8008974 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800895c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008960:	f383 8811 	msr	BASEPRI, r3
 8008964:	f3bf 8f6f 	isb	sy
 8008968:	f3bf 8f4f 	dsb	sy
 800896c:	617b      	str	r3, [r7, #20]
}
 800896e:	bf00      	nop
 8008970:	bf00      	nop
 8008972:	e7fd      	b.n	8008970 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008974:	f001 ffa2 	bl	800a8bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008978:	2300      	movs	r3, #0
 800897a:	e082      	b.n	8008a82 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800897c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800897e:	2b00      	cmp	r3, #0
 8008980:	d106      	bne.n	8008990 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008982:	f107 030c 	add.w	r3, r7, #12
 8008986:	4618      	mov	r0, r3
 8008988:	f000 ff98 	bl	80098bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800898c:	2301      	movs	r3, #1
 800898e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008990:	f001 ff94 	bl	800a8bc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008994:	f000 fd00 	bl	8009398 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008998:	f001 ff5e 	bl	800a858 <vPortEnterCritical>
 800899c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800899e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80089a2:	b25b      	sxtb	r3, r3
 80089a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089a8:	d103      	bne.n	80089b2 <xQueueSemaphoreTake+0x142>
 80089aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089ac:	2200      	movs	r2, #0
 80089ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80089b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089b4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80089b8:	b25b      	sxtb	r3, r3
 80089ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089be:	d103      	bne.n	80089c8 <xQueueSemaphoreTake+0x158>
 80089c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089c2:	2200      	movs	r2, #0
 80089c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80089c8:	f001 ff78 	bl	800a8bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80089cc:	463a      	mov	r2, r7
 80089ce:	f107 030c 	add.w	r3, r7, #12
 80089d2:	4611      	mov	r1, r2
 80089d4:	4618      	mov	r0, r3
 80089d6:	f000 ff87 	bl	80098e8 <xTaskCheckForTimeOut>
 80089da:	4603      	mov	r3, r0
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d132      	bne.n	8008a46 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80089e0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80089e2:	f000 f9f5 	bl	8008dd0 <prvIsQueueEmpty>
 80089e6:	4603      	mov	r3, r0
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d026      	beq.n	8008a3a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80089ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d109      	bne.n	8008a08 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80089f4:	f001 ff30 	bl	800a858 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80089f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089fa:	689b      	ldr	r3, [r3, #8]
 80089fc:	4618      	mov	r0, r3
 80089fe:	f001 f8dd 	bl	8009bbc <xTaskPriorityInherit>
 8008a02:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008a04:	f001 ff5a 	bl	800a8bc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008a08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a0a:	3324      	adds	r3, #36	@ 0x24
 8008a0c:	683a      	ldr	r2, [r7, #0]
 8008a0e:	4611      	mov	r1, r2
 8008a10:	4618      	mov	r0, r3
 8008a12:	f000 fe9d 	bl	8009750 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008a16:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008a18:	f000 f988 	bl	8008d2c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008a1c:	f000 fcca 	bl	80093b4 <xTaskResumeAll>
 8008a20:	4603      	mov	r3, r0
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	f47f af67 	bne.w	80088f6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008a28:	4b18      	ldr	r3, [pc, #96]	@ (8008a8c <xQueueSemaphoreTake+0x21c>)
 8008a2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a2e:	601a      	str	r2, [r3, #0]
 8008a30:	f3bf 8f4f 	dsb	sy
 8008a34:	f3bf 8f6f 	isb	sy
 8008a38:	e75d      	b.n	80088f6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008a3a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008a3c:	f000 f976 	bl	8008d2c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008a40:	f000 fcb8 	bl	80093b4 <xTaskResumeAll>
 8008a44:	e757      	b.n	80088f6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008a46:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008a48:	f000 f970 	bl	8008d2c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008a4c:	f000 fcb2 	bl	80093b4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008a50:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008a52:	f000 f9bd 	bl	8008dd0 <prvIsQueueEmpty>
 8008a56:	4603      	mov	r3, r0
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	f43f af4c 	beq.w	80088f6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d00d      	beq.n	8008a80 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008a64:	f001 fef8 	bl	800a858 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008a68:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008a6a:	f000 f8b7 	bl	8008bdc <prvGetDisinheritPriorityAfterTimeout>
 8008a6e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a72:	689b      	ldr	r3, [r3, #8]
 8008a74:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008a76:	4618      	mov	r0, r3
 8008a78:	f001 f978 	bl	8009d6c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008a7c:	f001 ff1e 	bl	800a8bc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008a80:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008a82:	4618      	mov	r0, r3
 8008a84:	3738      	adds	r7, #56	@ 0x38
 8008a86:	46bd      	mov	sp, r7
 8008a88:	bd80      	pop	{r7, pc}
 8008a8a:	bf00      	nop
 8008a8c:	e000ed04 	.word	0xe000ed04

08008a90 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b08e      	sub	sp, #56	@ 0x38
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	60f8      	str	r0, [r7, #12]
 8008a98:	60b9      	str	r1, [r7, #8]
 8008a9a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d10b      	bne.n	8008abe <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8008aa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aaa:	f383 8811 	msr	BASEPRI, r3
 8008aae:	f3bf 8f6f 	isb	sy
 8008ab2:	f3bf 8f4f 	dsb	sy
 8008ab6:	623b      	str	r3, [r7, #32]
}
 8008ab8:	bf00      	nop
 8008aba:	bf00      	nop
 8008abc:	e7fd      	b.n	8008aba <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008abe:	68bb      	ldr	r3, [r7, #8]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d103      	bne.n	8008acc <xQueueReceiveFromISR+0x3c>
 8008ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ac6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d101      	bne.n	8008ad0 <xQueueReceiveFromISR+0x40>
 8008acc:	2301      	movs	r3, #1
 8008ace:	e000      	b.n	8008ad2 <xQueueReceiveFromISR+0x42>
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d10b      	bne.n	8008aee <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8008ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ada:	f383 8811 	msr	BASEPRI, r3
 8008ade:	f3bf 8f6f 	isb	sy
 8008ae2:	f3bf 8f4f 	dsb	sy
 8008ae6:	61fb      	str	r3, [r7, #28]
}
 8008ae8:	bf00      	nop
 8008aea:	bf00      	nop
 8008aec:	e7fd      	b.n	8008aea <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008aee:	f001 ff93 	bl	800aa18 <vPortValidateInterruptPriority>
	__asm volatile
 8008af2:	f3ef 8211 	mrs	r2, BASEPRI
 8008af6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008afa:	f383 8811 	msr	BASEPRI, r3
 8008afe:	f3bf 8f6f 	isb	sy
 8008b02:	f3bf 8f4f 	dsb	sy
 8008b06:	61ba      	str	r2, [r7, #24]
 8008b08:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008b0a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b12:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d02f      	beq.n	8008b7a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b1c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008b20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008b24:	68b9      	ldr	r1, [r7, #8]
 8008b26:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008b28:	f000 f8da 	bl	8008ce0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b2e:	1e5a      	subs	r2, r3, #1
 8008b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b32:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008b34:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008b38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b3c:	d112      	bne.n	8008b64 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b40:	691b      	ldr	r3, [r3, #16]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d016      	beq.n	8008b74 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b48:	3310      	adds	r3, #16
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	f000 fe52 	bl	80097f4 <xTaskRemoveFromEventList>
 8008b50:	4603      	mov	r3, r0
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d00e      	beq.n	8008b74 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d00b      	beq.n	8008b74 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2201      	movs	r2, #1
 8008b60:	601a      	str	r2, [r3, #0]
 8008b62:	e007      	b.n	8008b74 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008b64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008b68:	3301      	adds	r3, #1
 8008b6a:	b2db      	uxtb	r3, r3
 8008b6c:	b25a      	sxtb	r2, r3
 8008b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8008b74:	2301      	movs	r3, #1
 8008b76:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b78:	e001      	b.n	8008b7e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b80:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008b82:	693b      	ldr	r3, [r7, #16]
 8008b84:	f383 8811 	msr	BASEPRI, r3
}
 8008b88:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008b8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	3738      	adds	r7, #56	@ 0x38
 8008b90:	46bd      	mov	sp, r7
 8008b92:	bd80      	pop	{r7, pc}

08008b94 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b084      	sub	sp, #16
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d10b      	bne.n	8008bbe <vQueueDelete+0x2a>
	__asm volatile
 8008ba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008baa:	f383 8811 	msr	BASEPRI, r3
 8008bae:	f3bf 8f6f 	isb	sy
 8008bb2:	f3bf 8f4f 	dsb	sy
 8008bb6:	60bb      	str	r3, [r7, #8]
}
 8008bb8:	bf00      	nop
 8008bba:	bf00      	nop
 8008bbc:	e7fd      	b.n	8008bba <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8008bbe:	68f8      	ldr	r0, [r7, #12]
 8008bc0:	f000 f95e 	bl	8008e80 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d102      	bne.n	8008bd4 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8008bce:	68f8      	ldr	r0, [r7, #12]
 8008bd0:	f002 f832 	bl	800ac38 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8008bd4:	bf00      	nop
 8008bd6:	3710      	adds	r7, #16
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	bd80      	pop	{r7, pc}

08008bdc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008bdc:	b480      	push	{r7}
 8008bde:	b085      	sub	sp, #20
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d006      	beq.n	8008bfa <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8008bf6:	60fb      	str	r3, [r7, #12]
 8008bf8:	e001      	b.n	8008bfe <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
	}
 8008c00:	4618      	mov	r0, r3
 8008c02:	3714      	adds	r7, #20
 8008c04:	46bd      	mov	sp, r7
 8008c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0a:	4770      	bx	lr

08008c0c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b086      	sub	sp, #24
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	60f8      	str	r0, [r7, #12]
 8008c14:	60b9      	str	r1, [r7, #8]
 8008c16:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008c18:	2300      	movs	r3, #0
 8008c1a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c20:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d10d      	bne.n	8008c46 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d14d      	bne.n	8008cce <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	689b      	ldr	r3, [r3, #8]
 8008c36:	4618      	mov	r0, r3
 8008c38:	f001 f828 	bl	8009c8c <xTaskPriorityDisinherit>
 8008c3c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	2200      	movs	r2, #0
 8008c42:	609a      	str	r2, [r3, #8]
 8008c44:	e043      	b.n	8008cce <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d119      	bne.n	8008c80 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	6858      	ldr	r0, [r3, #4]
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c54:	461a      	mov	r2, r3
 8008c56:	68b9      	ldr	r1, [r7, #8]
 8008c58:	f002 f992 	bl	800af80 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	685a      	ldr	r2, [r3, #4]
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c64:	441a      	add	r2, r3
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	685a      	ldr	r2, [r3, #4]
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	689b      	ldr	r3, [r3, #8]
 8008c72:	429a      	cmp	r2, r3
 8008c74:	d32b      	bcc.n	8008cce <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	681a      	ldr	r2, [r3, #0]
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	605a      	str	r2, [r3, #4]
 8008c7e:	e026      	b.n	8008cce <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	68d8      	ldr	r0, [r3, #12]
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c88:	461a      	mov	r2, r3
 8008c8a:	68b9      	ldr	r1, [r7, #8]
 8008c8c:	f002 f978 	bl	800af80 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	68da      	ldr	r2, [r3, #12]
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c98:	425b      	negs	r3, r3
 8008c9a:	441a      	add	r2, r3
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	68da      	ldr	r2, [r3, #12]
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	429a      	cmp	r2, r3
 8008caa:	d207      	bcs.n	8008cbc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	689a      	ldr	r2, [r3, #8]
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cb4:	425b      	negs	r3, r3
 8008cb6:	441a      	add	r2, r3
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	2b02      	cmp	r3, #2
 8008cc0:	d105      	bne.n	8008cce <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008cc2:	693b      	ldr	r3, [r7, #16]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d002      	beq.n	8008cce <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008cc8:	693b      	ldr	r3, [r7, #16]
 8008cca:	3b01      	subs	r3, #1
 8008ccc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	1c5a      	adds	r2, r3, #1
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008cd6:	697b      	ldr	r3, [r7, #20]
}
 8008cd8:	4618      	mov	r0, r3
 8008cda:	3718      	adds	r7, #24
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bd80      	pop	{r7, pc}

08008ce0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b082      	sub	sp, #8
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
 8008ce8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d018      	beq.n	8008d24 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	68da      	ldr	r2, [r3, #12]
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cfa:	441a      	add	r2, r3
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	68da      	ldr	r2, [r3, #12]
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	689b      	ldr	r3, [r3, #8]
 8008d08:	429a      	cmp	r2, r3
 8008d0a:	d303      	bcc.n	8008d14 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681a      	ldr	r2, [r3, #0]
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	68d9      	ldr	r1, [r3, #12]
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d1c:	461a      	mov	r2, r3
 8008d1e:	6838      	ldr	r0, [r7, #0]
 8008d20:	f002 f92e 	bl	800af80 <memcpy>
	}
}
 8008d24:	bf00      	nop
 8008d26:	3708      	adds	r7, #8
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	bd80      	pop	{r7, pc}

08008d2c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	b084      	sub	sp, #16
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008d34:	f001 fd90 	bl	800a858 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008d3e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008d40:	e011      	b.n	8008d66 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d012      	beq.n	8008d70 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	3324      	adds	r3, #36	@ 0x24
 8008d4e:	4618      	mov	r0, r3
 8008d50:	f000 fd50 	bl	80097f4 <xTaskRemoveFromEventList>
 8008d54:	4603      	mov	r3, r0
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d001      	beq.n	8008d5e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008d5a:	f000 fe29 	bl	80099b0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008d5e:	7bfb      	ldrb	r3, [r7, #15]
 8008d60:	3b01      	subs	r3, #1
 8008d62:	b2db      	uxtb	r3, r3
 8008d64:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008d66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	dce9      	bgt.n	8008d42 <prvUnlockQueue+0x16>
 8008d6e:	e000      	b.n	8008d72 <prvUnlockQueue+0x46>
					break;
 8008d70:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	22ff      	movs	r2, #255	@ 0xff
 8008d76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008d7a:	f001 fd9f 	bl	800a8bc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008d7e:	f001 fd6b 	bl	800a858 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008d88:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008d8a:	e011      	b.n	8008db0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	691b      	ldr	r3, [r3, #16]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d012      	beq.n	8008dba <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	3310      	adds	r3, #16
 8008d98:	4618      	mov	r0, r3
 8008d9a:	f000 fd2b 	bl	80097f4 <xTaskRemoveFromEventList>
 8008d9e:	4603      	mov	r3, r0
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d001      	beq.n	8008da8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008da4:	f000 fe04 	bl	80099b0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008da8:	7bbb      	ldrb	r3, [r7, #14]
 8008daa:	3b01      	subs	r3, #1
 8008dac:	b2db      	uxtb	r3, r3
 8008dae:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008db0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	dce9      	bgt.n	8008d8c <prvUnlockQueue+0x60>
 8008db8:	e000      	b.n	8008dbc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008dba:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	22ff      	movs	r2, #255	@ 0xff
 8008dc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008dc4:	f001 fd7a 	bl	800a8bc <vPortExitCritical>
}
 8008dc8:	bf00      	nop
 8008dca:	3710      	adds	r7, #16
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	bd80      	pop	{r7, pc}

08008dd0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b084      	sub	sp, #16
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008dd8:	f001 fd3e 	bl	800a858 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d102      	bne.n	8008dea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008de4:	2301      	movs	r3, #1
 8008de6:	60fb      	str	r3, [r7, #12]
 8008de8:	e001      	b.n	8008dee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008dea:	2300      	movs	r3, #0
 8008dec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008dee:	f001 fd65 	bl	800a8bc <vPortExitCritical>

	return xReturn;
 8008df2:	68fb      	ldr	r3, [r7, #12]
}
 8008df4:	4618      	mov	r0, r3
 8008df6:	3710      	adds	r7, #16
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	bd80      	pop	{r7, pc}

08008dfc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	b084      	sub	sp, #16
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008e04:	f001 fd28 	bl	800a858 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e10:	429a      	cmp	r2, r3
 8008e12:	d102      	bne.n	8008e1a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008e14:	2301      	movs	r3, #1
 8008e16:	60fb      	str	r3, [r7, #12]
 8008e18:	e001      	b.n	8008e1e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008e1e:	f001 fd4d 	bl	800a8bc <vPortExitCritical>

	return xReturn;
 8008e22:	68fb      	ldr	r3, [r7, #12]
}
 8008e24:	4618      	mov	r0, r3
 8008e26:	3710      	adds	r7, #16
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	bd80      	pop	{r7, pc}

08008e2c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008e2c:	b480      	push	{r7}
 8008e2e:	b085      	sub	sp, #20
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
 8008e34:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008e36:	2300      	movs	r3, #0
 8008e38:	60fb      	str	r3, [r7, #12]
 8008e3a:	e014      	b.n	8008e66 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008e3c:	4a0f      	ldr	r2, [pc, #60]	@ (8008e7c <vQueueAddToRegistry+0x50>)
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d10b      	bne.n	8008e60 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008e48:	490c      	ldr	r1, [pc, #48]	@ (8008e7c <vQueueAddToRegistry+0x50>)
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	683a      	ldr	r2, [r7, #0]
 8008e4e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008e52:	4a0a      	ldr	r2, [pc, #40]	@ (8008e7c <vQueueAddToRegistry+0x50>)
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	00db      	lsls	r3, r3, #3
 8008e58:	4413      	add	r3, r2
 8008e5a:	687a      	ldr	r2, [r7, #4]
 8008e5c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008e5e:	e006      	b.n	8008e6e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	3301      	adds	r3, #1
 8008e64:	60fb      	str	r3, [r7, #12]
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	2b07      	cmp	r3, #7
 8008e6a:	d9e7      	bls.n	8008e3c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008e6c:	bf00      	nop
 8008e6e:	bf00      	nop
 8008e70:	3714      	adds	r7, #20
 8008e72:	46bd      	mov	sp, r7
 8008e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e78:	4770      	bx	lr
 8008e7a:	bf00      	nop
 8008e7c:	20040f78 	.word	0x20040f78

08008e80 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8008e80:	b480      	push	{r7}
 8008e82:	b085      	sub	sp, #20
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008e88:	2300      	movs	r3, #0
 8008e8a:	60fb      	str	r3, [r7, #12]
 8008e8c:	e016      	b.n	8008ebc <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8008e8e:	4a10      	ldr	r2, [pc, #64]	@ (8008ed0 <vQueueUnregisterQueue+0x50>)
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	00db      	lsls	r3, r3, #3
 8008e94:	4413      	add	r3, r2
 8008e96:	685b      	ldr	r3, [r3, #4]
 8008e98:	687a      	ldr	r2, [r7, #4]
 8008e9a:	429a      	cmp	r2, r3
 8008e9c:	d10b      	bne.n	8008eb6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8008e9e:	4a0c      	ldr	r2, [pc, #48]	@ (8008ed0 <vQueueUnregisterQueue+0x50>)
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	2100      	movs	r1, #0
 8008ea4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8008ea8:	4a09      	ldr	r2, [pc, #36]	@ (8008ed0 <vQueueUnregisterQueue+0x50>)
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	00db      	lsls	r3, r3, #3
 8008eae:	4413      	add	r3, r2
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	605a      	str	r2, [r3, #4]
				break;
 8008eb4:	e006      	b.n	8008ec4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	3301      	adds	r3, #1
 8008eba:	60fb      	str	r3, [r7, #12]
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	2b07      	cmp	r3, #7
 8008ec0:	d9e5      	bls.n	8008e8e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8008ec2:	bf00      	nop
 8008ec4:	bf00      	nop
 8008ec6:	3714      	adds	r7, #20
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ece:	4770      	bx	lr
 8008ed0:	20040f78 	.word	0x20040f78

08008ed4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b086      	sub	sp, #24
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	60f8      	str	r0, [r7, #12]
 8008edc:	60b9      	str	r1, [r7, #8]
 8008ede:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008ee4:	f001 fcb8 	bl	800a858 <vPortEnterCritical>
 8008ee8:	697b      	ldr	r3, [r7, #20]
 8008eea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008eee:	b25b      	sxtb	r3, r3
 8008ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ef4:	d103      	bne.n	8008efe <vQueueWaitForMessageRestricted+0x2a>
 8008ef6:	697b      	ldr	r3, [r7, #20]
 8008ef8:	2200      	movs	r2, #0
 8008efa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008efe:	697b      	ldr	r3, [r7, #20]
 8008f00:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008f04:	b25b      	sxtb	r3, r3
 8008f06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f0a:	d103      	bne.n	8008f14 <vQueueWaitForMessageRestricted+0x40>
 8008f0c:	697b      	ldr	r3, [r7, #20]
 8008f0e:	2200      	movs	r2, #0
 8008f10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008f14:	f001 fcd2 	bl	800a8bc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008f18:	697b      	ldr	r3, [r7, #20]
 8008f1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d106      	bne.n	8008f2e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008f20:	697b      	ldr	r3, [r7, #20]
 8008f22:	3324      	adds	r3, #36	@ 0x24
 8008f24:	687a      	ldr	r2, [r7, #4]
 8008f26:	68b9      	ldr	r1, [r7, #8]
 8008f28:	4618      	mov	r0, r3
 8008f2a:	f000 fc37 	bl	800979c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008f2e:	6978      	ldr	r0, [r7, #20]
 8008f30:	f7ff fefc 	bl	8008d2c <prvUnlockQueue>
	}
 8008f34:	bf00      	nop
 8008f36:	3718      	adds	r7, #24
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	bd80      	pop	{r7, pc}

08008f3c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008f3c:	b580      	push	{r7, lr}
 8008f3e:	b08e      	sub	sp, #56	@ 0x38
 8008f40:	af04      	add	r7, sp, #16
 8008f42:	60f8      	str	r0, [r7, #12]
 8008f44:	60b9      	str	r1, [r7, #8]
 8008f46:	607a      	str	r2, [r7, #4]
 8008f48:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008f4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d10b      	bne.n	8008f68 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f54:	f383 8811 	msr	BASEPRI, r3
 8008f58:	f3bf 8f6f 	isb	sy
 8008f5c:	f3bf 8f4f 	dsb	sy
 8008f60:	623b      	str	r3, [r7, #32]
}
 8008f62:	bf00      	nop
 8008f64:	bf00      	nop
 8008f66:	e7fd      	b.n	8008f64 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008f68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d10b      	bne.n	8008f86 <xTaskCreateStatic+0x4a>
	__asm volatile
 8008f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f72:	f383 8811 	msr	BASEPRI, r3
 8008f76:	f3bf 8f6f 	isb	sy
 8008f7a:	f3bf 8f4f 	dsb	sy
 8008f7e:	61fb      	str	r3, [r7, #28]
}
 8008f80:	bf00      	nop
 8008f82:	bf00      	nop
 8008f84:	e7fd      	b.n	8008f82 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008f86:	23a8      	movs	r3, #168	@ 0xa8
 8008f88:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008f8a:	693b      	ldr	r3, [r7, #16]
 8008f8c:	2ba8      	cmp	r3, #168	@ 0xa8
 8008f8e:	d00b      	beq.n	8008fa8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008f90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f94:	f383 8811 	msr	BASEPRI, r3
 8008f98:	f3bf 8f6f 	isb	sy
 8008f9c:	f3bf 8f4f 	dsb	sy
 8008fa0:	61bb      	str	r3, [r7, #24]
}
 8008fa2:	bf00      	nop
 8008fa4:	bf00      	nop
 8008fa6:	e7fd      	b.n	8008fa4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008fa8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008faa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d01e      	beq.n	8008fee <xTaskCreateStatic+0xb2>
 8008fb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d01b      	beq.n	8008fee <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008fb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fb8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fbc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008fbe:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc2:	2202      	movs	r2, #2
 8008fc4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008fc8:	2300      	movs	r3, #0
 8008fca:	9303      	str	r3, [sp, #12]
 8008fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fce:	9302      	str	r3, [sp, #8]
 8008fd0:	f107 0314 	add.w	r3, r7, #20
 8008fd4:	9301      	str	r3, [sp, #4]
 8008fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fd8:	9300      	str	r3, [sp, #0]
 8008fda:	683b      	ldr	r3, [r7, #0]
 8008fdc:	687a      	ldr	r2, [r7, #4]
 8008fde:	68b9      	ldr	r1, [r7, #8]
 8008fe0:	68f8      	ldr	r0, [r7, #12]
 8008fe2:	f000 f851 	bl	8009088 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008fe6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008fe8:	f000 f8f6 	bl	80091d8 <prvAddNewTaskToReadyList>
 8008fec:	e001      	b.n	8008ff2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008fee:	2300      	movs	r3, #0
 8008ff0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008ff2:	697b      	ldr	r3, [r7, #20]
	}
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	3728      	adds	r7, #40	@ 0x28
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	bd80      	pop	{r7, pc}

08008ffc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b08c      	sub	sp, #48	@ 0x30
 8009000:	af04      	add	r7, sp, #16
 8009002:	60f8      	str	r0, [r7, #12]
 8009004:	60b9      	str	r1, [r7, #8]
 8009006:	603b      	str	r3, [r7, #0]
 8009008:	4613      	mov	r3, r2
 800900a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800900c:	88fb      	ldrh	r3, [r7, #6]
 800900e:	009b      	lsls	r3, r3, #2
 8009010:	4618      	mov	r0, r3
 8009012:	f001 fd43 	bl	800aa9c <pvPortMalloc>
 8009016:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009018:	697b      	ldr	r3, [r7, #20]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d00e      	beq.n	800903c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800901e:	20a8      	movs	r0, #168	@ 0xa8
 8009020:	f001 fd3c 	bl	800aa9c <pvPortMalloc>
 8009024:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009026:	69fb      	ldr	r3, [r7, #28]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d003      	beq.n	8009034 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800902c:	69fb      	ldr	r3, [r7, #28]
 800902e:	697a      	ldr	r2, [r7, #20]
 8009030:	631a      	str	r2, [r3, #48]	@ 0x30
 8009032:	e005      	b.n	8009040 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009034:	6978      	ldr	r0, [r7, #20]
 8009036:	f001 fdff 	bl	800ac38 <vPortFree>
 800903a:	e001      	b.n	8009040 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800903c:	2300      	movs	r3, #0
 800903e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009040:	69fb      	ldr	r3, [r7, #28]
 8009042:	2b00      	cmp	r3, #0
 8009044:	d017      	beq.n	8009076 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009046:	69fb      	ldr	r3, [r7, #28]
 8009048:	2200      	movs	r2, #0
 800904a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800904e:	88fa      	ldrh	r2, [r7, #6]
 8009050:	2300      	movs	r3, #0
 8009052:	9303      	str	r3, [sp, #12]
 8009054:	69fb      	ldr	r3, [r7, #28]
 8009056:	9302      	str	r3, [sp, #8]
 8009058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800905a:	9301      	str	r3, [sp, #4]
 800905c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800905e:	9300      	str	r3, [sp, #0]
 8009060:	683b      	ldr	r3, [r7, #0]
 8009062:	68b9      	ldr	r1, [r7, #8]
 8009064:	68f8      	ldr	r0, [r7, #12]
 8009066:	f000 f80f 	bl	8009088 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800906a:	69f8      	ldr	r0, [r7, #28]
 800906c:	f000 f8b4 	bl	80091d8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009070:	2301      	movs	r3, #1
 8009072:	61bb      	str	r3, [r7, #24]
 8009074:	e002      	b.n	800907c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009076:	f04f 33ff 	mov.w	r3, #4294967295
 800907a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800907c:	69bb      	ldr	r3, [r7, #24]
	}
 800907e:	4618      	mov	r0, r3
 8009080:	3720      	adds	r7, #32
 8009082:	46bd      	mov	sp, r7
 8009084:	bd80      	pop	{r7, pc}
	...

08009088 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009088:	b580      	push	{r7, lr}
 800908a:	b088      	sub	sp, #32
 800908c:	af00      	add	r7, sp, #0
 800908e:	60f8      	str	r0, [r7, #12]
 8009090:	60b9      	str	r1, [r7, #8]
 8009092:	607a      	str	r2, [r7, #4]
 8009094:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009098:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	009b      	lsls	r3, r3, #2
 800909e:	461a      	mov	r2, r3
 80090a0:	21a5      	movs	r1, #165	@ 0xa5
 80090a2:	f001 fee9 	bl	800ae78 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80090a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80090b0:	3b01      	subs	r3, #1
 80090b2:	009b      	lsls	r3, r3, #2
 80090b4:	4413      	add	r3, r2
 80090b6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80090b8:	69bb      	ldr	r3, [r7, #24]
 80090ba:	f023 0307 	bic.w	r3, r3, #7
 80090be:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80090c0:	69bb      	ldr	r3, [r7, #24]
 80090c2:	f003 0307 	and.w	r3, r3, #7
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d00b      	beq.n	80090e2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80090ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090ce:	f383 8811 	msr	BASEPRI, r3
 80090d2:	f3bf 8f6f 	isb	sy
 80090d6:	f3bf 8f4f 	dsb	sy
 80090da:	617b      	str	r3, [r7, #20]
}
 80090dc:	bf00      	nop
 80090de:	bf00      	nop
 80090e0:	e7fd      	b.n	80090de <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80090e2:	68bb      	ldr	r3, [r7, #8]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d01f      	beq.n	8009128 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80090e8:	2300      	movs	r3, #0
 80090ea:	61fb      	str	r3, [r7, #28]
 80090ec:	e012      	b.n	8009114 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80090ee:	68ba      	ldr	r2, [r7, #8]
 80090f0:	69fb      	ldr	r3, [r7, #28]
 80090f2:	4413      	add	r3, r2
 80090f4:	7819      	ldrb	r1, [r3, #0]
 80090f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090f8:	69fb      	ldr	r3, [r7, #28]
 80090fa:	4413      	add	r3, r2
 80090fc:	3334      	adds	r3, #52	@ 0x34
 80090fe:	460a      	mov	r2, r1
 8009100:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009102:	68ba      	ldr	r2, [r7, #8]
 8009104:	69fb      	ldr	r3, [r7, #28]
 8009106:	4413      	add	r3, r2
 8009108:	781b      	ldrb	r3, [r3, #0]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d006      	beq.n	800911c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800910e:	69fb      	ldr	r3, [r7, #28]
 8009110:	3301      	adds	r3, #1
 8009112:	61fb      	str	r3, [r7, #28]
 8009114:	69fb      	ldr	r3, [r7, #28]
 8009116:	2b0f      	cmp	r3, #15
 8009118:	d9e9      	bls.n	80090ee <prvInitialiseNewTask+0x66>
 800911a:	e000      	b.n	800911e <prvInitialiseNewTask+0x96>
			{
				break;
 800911c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800911e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009120:	2200      	movs	r2, #0
 8009122:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009126:	e003      	b.n	8009130 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800912a:	2200      	movs	r2, #0
 800912c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009132:	2b37      	cmp	r3, #55	@ 0x37
 8009134:	d901      	bls.n	800913a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009136:	2337      	movs	r3, #55	@ 0x37
 8009138:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800913a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800913c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800913e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009142:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009144:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009148:	2200      	movs	r2, #0
 800914a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800914c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800914e:	3304      	adds	r3, #4
 8009150:	4618      	mov	r0, r3
 8009152:	f7fe fe33 	bl	8007dbc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009158:	3318      	adds	r3, #24
 800915a:	4618      	mov	r0, r3
 800915c:	f7fe fe2e 	bl	8007dbc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009162:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009164:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009168:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800916c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800916e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009172:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009174:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009178:	2200      	movs	r2, #0
 800917a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800917e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009180:	2200      	movs	r2, #0
 8009182:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009188:	3354      	adds	r3, #84	@ 0x54
 800918a:	224c      	movs	r2, #76	@ 0x4c
 800918c:	2100      	movs	r1, #0
 800918e:	4618      	mov	r0, r3
 8009190:	f001 fe72 	bl	800ae78 <memset>
 8009194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009196:	4a0d      	ldr	r2, [pc, #52]	@ (80091cc <prvInitialiseNewTask+0x144>)
 8009198:	659a      	str	r2, [r3, #88]	@ 0x58
 800919a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800919c:	4a0c      	ldr	r2, [pc, #48]	@ (80091d0 <prvInitialiseNewTask+0x148>)
 800919e:	65da      	str	r2, [r3, #92]	@ 0x5c
 80091a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091a2:	4a0c      	ldr	r2, [pc, #48]	@ (80091d4 <prvInitialiseNewTask+0x14c>)
 80091a4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80091a6:	683a      	ldr	r2, [r7, #0]
 80091a8:	68f9      	ldr	r1, [r7, #12]
 80091aa:	69b8      	ldr	r0, [r7, #24]
 80091ac:	f001 fa24 	bl	800a5f8 <pxPortInitialiseStack>
 80091b0:	4602      	mov	r2, r0
 80091b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091b4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80091b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d002      	beq.n	80091c2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80091bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80091c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80091c2:	bf00      	nop
 80091c4:	3720      	adds	r7, #32
 80091c6:	46bd      	mov	sp, r7
 80091c8:	bd80      	pop	{r7, pc}
 80091ca:	bf00      	nop
 80091cc:	200421c4 	.word	0x200421c4
 80091d0:	2004222c 	.word	0x2004222c
 80091d4:	20042294 	.word	0x20042294

080091d8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b082      	sub	sp, #8
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80091e0:	f001 fb3a 	bl	800a858 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80091e4:	4b2d      	ldr	r3, [pc, #180]	@ (800929c <prvAddNewTaskToReadyList+0xc4>)
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	3301      	adds	r3, #1
 80091ea:	4a2c      	ldr	r2, [pc, #176]	@ (800929c <prvAddNewTaskToReadyList+0xc4>)
 80091ec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80091ee:	4b2c      	ldr	r3, [pc, #176]	@ (80092a0 <prvAddNewTaskToReadyList+0xc8>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d109      	bne.n	800920a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80091f6:	4a2a      	ldr	r2, [pc, #168]	@ (80092a0 <prvAddNewTaskToReadyList+0xc8>)
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80091fc:	4b27      	ldr	r3, [pc, #156]	@ (800929c <prvAddNewTaskToReadyList+0xc4>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	2b01      	cmp	r3, #1
 8009202:	d110      	bne.n	8009226 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009204:	f000 fbf8 	bl	80099f8 <prvInitialiseTaskLists>
 8009208:	e00d      	b.n	8009226 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800920a:	4b26      	ldr	r3, [pc, #152]	@ (80092a4 <prvAddNewTaskToReadyList+0xcc>)
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	2b00      	cmp	r3, #0
 8009210:	d109      	bne.n	8009226 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009212:	4b23      	ldr	r3, [pc, #140]	@ (80092a0 <prvAddNewTaskToReadyList+0xc8>)
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800921c:	429a      	cmp	r2, r3
 800921e:	d802      	bhi.n	8009226 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009220:	4a1f      	ldr	r2, [pc, #124]	@ (80092a0 <prvAddNewTaskToReadyList+0xc8>)
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009226:	4b20      	ldr	r3, [pc, #128]	@ (80092a8 <prvAddNewTaskToReadyList+0xd0>)
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	3301      	adds	r3, #1
 800922c:	4a1e      	ldr	r2, [pc, #120]	@ (80092a8 <prvAddNewTaskToReadyList+0xd0>)
 800922e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009230:	4b1d      	ldr	r3, [pc, #116]	@ (80092a8 <prvAddNewTaskToReadyList+0xd0>)
 8009232:	681a      	ldr	r2, [r3, #0]
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800923c:	4b1b      	ldr	r3, [pc, #108]	@ (80092ac <prvAddNewTaskToReadyList+0xd4>)
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	429a      	cmp	r2, r3
 8009242:	d903      	bls.n	800924c <prvAddNewTaskToReadyList+0x74>
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009248:	4a18      	ldr	r2, [pc, #96]	@ (80092ac <prvAddNewTaskToReadyList+0xd4>)
 800924a:	6013      	str	r3, [r2, #0]
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009250:	4613      	mov	r3, r2
 8009252:	009b      	lsls	r3, r3, #2
 8009254:	4413      	add	r3, r2
 8009256:	009b      	lsls	r3, r3, #2
 8009258:	4a15      	ldr	r2, [pc, #84]	@ (80092b0 <prvAddNewTaskToReadyList+0xd8>)
 800925a:	441a      	add	r2, r3
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	3304      	adds	r3, #4
 8009260:	4619      	mov	r1, r3
 8009262:	4610      	mov	r0, r2
 8009264:	f7fe fdb7 	bl	8007dd6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009268:	f001 fb28 	bl	800a8bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800926c:	4b0d      	ldr	r3, [pc, #52]	@ (80092a4 <prvAddNewTaskToReadyList+0xcc>)
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d00e      	beq.n	8009292 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009274:	4b0a      	ldr	r3, [pc, #40]	@ (80092a0 <prvAddNewTaskToReadyList+0xc8>)
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800927e:	429a      	cmp	r2, r3
 8009280:	d207      	bcs.n	8009292 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009282:	4b0c      	ldr	r3, [pc, #48]	@ (80092b4 <prvAddNewTaskToReadyList+0xdc>)
 8009284:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009288:	601a      	str	r2, [r3, #0]
 800928a:	f3bf 8f4f 	dsb	sy
 800928e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009292:	bf00      	nop
 8009294:	3708      	adds	r7, #8
 8009296:	46bd      	mov	sp, r7
 8009298:	bd80      	pop	{r7, pc}
 800929a:	bf00      	nop
 800929c:	2004148c 	.word	0x2004148c
 80092a0:	20040fb8 	.word	0x20040fb8
 80092a4:	20041498 	.word	0x20041498
 80092a8:	200414a8 	.word	0x200414a8
 80092ac:	20041494 	.word	0x20041494
 80092b0:	20040fbc 	.word	0x20040fbc
 80092b4:	e000ed04 	.word	0xe000ed04

080092b8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b08a      	sub	sp, #40	@ 0x28
 80092bc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80092be:	2300      	movs	r3, #0
 80092c0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80092c2:	2300      	movs	r3, #0
 80092c4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80092c6:	463a      	mov	r2, r7
 80092c8:	1d39      	adds	r1, r7, #4
 80092ca:	f107 0308 	add.w	r3, r7, #8
 80092ce:	4618      	mov	r0, r3
 80092d0:	f7fe fd20 	bl	8007d14 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80092d4:	6839      	ldr	r1, [r7, #0]
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	68ba      	ldr	r2, [r7, #8]
 80092da:	9202      	str	r2, [sp, #8]
 80092dc:	9301      	str	r3, [sp, #4]
 80092de:	2300      	movs	r3, #0
 80092e0:	9300      	str	r3, [sp, #0]
 80092e2:	2300      	movs	r3, #0
 80092e4:	460a      	mov	r2, r1
 80092e6:	4924      	ldr	r1, [pc, #144]	@ (8009378 <vTaskStartScheduler+0xc0>)
 80092e8:	4824      	ldr	r0, [pc, #144]	@ (800937c <vTaskStartScheduler+0xc4>)
 80092ea:	f7ff fe27 	bl	8008f3c <xTaskCreateStatic>
 80092ee:	4603      	mov	r3, r0
 80092f0:	4a23      	ldr	r2, [pc, #140]	@ (8009380 <vTaskStartScheduler+0xc8>)
 80092f2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80092f4:	4b22      	ldr	r3, [pc, #136]	@ (8009380 <vTaskStartScheduler+0xc8>)
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d002      	beq.n	8009302 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80092fc:	2301      	movs	r3, #1
 80092fe:	617b      	str	r3, [r7, #20]
 8009300:	e001      	b.n	8009306 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009302:	2300      	movs	r3, #0
 8009304:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009306:	697b      	ldr	r3, [r7, #20]
 8009308:	2b01      	cmp	r3, #1
 800930a:	d102      	bne.n	8009312 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800930c:	f000 fe1a 	bl	8009f44 <xTimerCreateTimerTask>
 8009310:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009312:	697b      	ldr	r3, [r7, #20]
 8009314:	2b01      	cmp	r3, #1
 8009316:	d11b      	bne.n	8009350 <vTaskStartScheduler+0x98>
	__asm volatile
 8009318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800931c:	f383 8811 	msr	BASEPRI, r3
 8009320:	f3bf 8f6f 	isb	sy
 8009324:	f3bf 8f4f 	dsb	sy
 8009328:	613b      	str	r3, [r7, #16]
}
 800932a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800932c:	4b15      	ldr	r3, [pc, #84]	@ (8009384 <vTaskStartScheduler+0xcc>)
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	3354      	adds	r3, #84	@ 0x54
 8009332:	4a15      	ldr	r2, [pc, #84]	@ (8009388 <vTaskStartScheduler+0xd0>)
 8009334:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009336:	4b15      	ldr	r3, [pc, #84]	@ (800938c <vTaskStartScheduler+0xd4>)
 8009338:	f04f 32ff 	mov.w	r2, #4294967295
 800933c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800933e:	4b14      	ldr	r3, [pc, #80]	@ (8009390 <vTaskStartScheduler+0xd8>)
 8009340:	2201      	movs	r2, #1
 8009342:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009344:	4b13      	ldr	r3, [pc, #76]	@ (8009394 <vTaskStartScheduler+0xdc>)
 8009346:	2200      	movs	r2, #0
 8009348:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800934a:	f001 f9e1 	bl	800a710 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800934e:	e00f      	b.n	8009370 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009350:	697b      	ldr	r3, [r7, #20]
 8009352:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009356:	d10b      	bne.n	8009370 <vTaskStartScheduler+0xb8>
	__asm volatile
 8009358:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800935c:	f383 8811 	msr	BASEPRI, r3
 8009360:	f3bf 8f6f 	isb	sy
 8009364:	f3bf 8f4f 	dsb	sy
 8009368:	60fb      	str	r3, [r7, #12]
}
 800936a:	bf00      	nop
 800936c:	bf00      	nop
 800936e:	e7fd      	b.n	800936c <vTaskStartScheduler+0xb4>
}
 8009370:	bf00      	nop
 8009372:	3718      	adds	r7, #24
 8009374:	46bd      	mov	sp, r7
 8009376:	bd80      	pop	{r7, pc}
 8009378:	0800b0a0 	.word	0x0800b0a0
 800937c:	080099c9 	.word	0x080099c9
 8009380:	200414b0 	.word	0x200414b0
 8009384:	20040fb8 	.word	0x20040fb8
 8009388:	20040014 	.word	0x20040014
 800938c:	200414ac 	.word	0x200414ac
 8009390:	20041498 	.word	0x20041498
 8009394:	20041490 	.word	0x20041490

08009398 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009398:	b480      	push	{r7}
 800939a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800939c:	4b04      	ldr	r3, [pc, #16]	@ (80093b0 <vTaskSuspendAll+0x18>)
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	3301      	adds	r3, #1
 80093a2:	4a03      	ldr	r2, [pc, #12]	@ (80093b0 <vTaskSuspendAll+0x18>)
 80093a4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80093a6:	bf00      	nop
 80093a8:	46bd      	mov	sp, r7
 80093aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ae:	4770      	bx	lr
 80093b0:	200414b4 	.word	0x200414b4

080093b4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b084      	sub	sp, #16
 80093b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80093ba:	2300      	movs	r3, #0
 80093bc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80093be:	2300      	movs	r3, #0
 80093c0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80093c2:	4b42      	ldr	r3, [pc, #264]	@ (80094cc <xTaskResumeAll+0x118>)
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d10b      	bne.n	80093e2 <xTaskResumeAll+0x2e>
	__asm volatile
 80093ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093ce:	f383 8811 	msr	BASEPRI, r3
 80093d2:	f3bf 8f6f 	isb	sy
 80093d6:	f3bf 8f4f 	dsb	sy
 80093da:	603b      	str	r3, [r7, #0]
}
 80093dc:	bf00      	nop
 80093de:	bf00      	nop
 80093e0:	e7fd      	b.n	80093de <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80093e2:	f001 fa39 	bl	800a858 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80093e6:	4b39      	ldr	r3, [pc, #228]	@ (80094cc <xTaskResumeAll+0x118>)
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	3b01      	subs	r3, #1
 80093ec:	4a37      	ldr	r2, [pc, #220]	@ (80094cc <xTaskResumeAll+0x118>)
 80093ee:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80093f0:	4b36      	ldr	r3, [pc, #216]	@ (80094cc <xTaskResumeAll+0x118>)
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d162      	bne.n	80094be <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80093f8:	4b35      	ldr	r3, [pc, #212]	@ (80094d0 <xTaskResumeAll+0x11c>)
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d05e      	beq.n	80094be <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009400:	e02f      	b.n	8009462 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009402:	4b34      	ldr	r3, [pc, #208]	@ (80094d4 <xTaskResumeAll+0x120>)
 8009404:	68db      	ldr	r3, [r3, #12]
 8009406:	68db      	ldr	r3, [r3, #12]
 8009408:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	3318      	adds	r3, #24
 800940e:	4618      	mov	r0, r3
 8009410:	f7fe fd3e 	bl	8007e90 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	3304      	adds	r3, #4
 8009418:	4618      	mov	r0, r3
 800941a:	f7fe fd39 	bl	8007e90 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009422:	4b2d      	ldr	r3, [pc, #180]	@ (80094d8 <xTaskResumeAll+0x124>)
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	429a      	cmp	r2, r3
 8009428:	d903      	bls.n	8009432 <xTaskResumeAll+0x7e>
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800942e:	4a2a      	ldr	r2, [pc, #168]	@ (80094d8 <xTaskResumeAll+0x124>)
 8009430:	6013      	str	r3, [r2, #0]
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009436:	4613      	mov	r3, r2
 8009438:	009b      	lsls	r3, r3, #2
 800943a:	4413      	add	r3, r2
 800943c:	009b      	lsls	r3, r3, #2
 800943e:	4a27      	ldr	r2, [pc, #156]	@ (80094dc <xTaskResumeAll+0x128>)
 8009440:	441a      	add	r2, r3
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	3304      	adds	r3, #4
 8009446:	4619      	mov	r1, r3
 8009448:	4610      	mov	r0, r2
 800944a:	f7fe fcc4 	bl	8007dd6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009452:	4b23      	ldr	r3, [pc, #140]	@ (80094e0 <xTaskResumeAll+0x12c>)
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009458:	429a      	cmp	r2, r3
 800945a:	d302      	bcc.n	8009462 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800945c:	4b21      	ldr	r3, [pc, #132]	@ (80094e4 <xTaskResumeAll+0x130>)
 800945e:	2201      	movs	r2, #1
 8009460:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009462:	4b1c      	ldr	r3, [pc, #112]	@ (80094d4 <xTaskResumeAll+0x120>)
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d1cb      	bne.n	8009402 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d001      	beq.n	8009474 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009470:	f000 fb66 	bl	8009b40 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009474:	4b1c      	ldr	r3, [pc, #112]	@ (80094e8 <xTaskResumeAll+0x134>)
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	2b00      	cmp	r3, #0
 800947e:	d010      	beq.n	80094a2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009480:	f000 f846 	bl	8009510 <xTaskIncrementTick>
 8009484:	4603      	mov	r3, r0
 8009486:	2b00      	cmp	r3, #0
 8009488:	d002      	beq.n	8009490 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800948a:	4b16      	ldr	r3, [pc, #88]	@ (80094e4 <xTaskResumeAll+0x130>)
 800948c:	2201      	movs	r2, #1
 800948e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	3b01      	subs	r3, #1
 8009494:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	2b00      	cmp	r3, #0
 800949a:	d1f1      	bne.n	8009480 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800949c:	4b12      	ldr	r3, [pc, #72]	@ (80094e8 <xTaskResumeAll+0x134>)
 800949e:	2200      	movs	r2, #0
 80094a0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80094a2:	4b10      	ldr	r3, [pc, #64]	@ (80094e4 <xTaskResumeAll+0x130>)
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d009      	beq.n	80094be <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80094aa:	2301      	movs	r3, #1
 80094ac:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80094ae:	4b0f      	ldr	r3, [pc, #60]	@ (80094ec <xTaskResumeAll+0x138>)
 80094b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80094b4:	601a      	str	r2, [r3, #0]
 80094b6:	f3bf 8f4f 	dsb	sy
 80094ba:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80094be:	f001 f9fd 	bl	800a8bc <vPortExitCritical>

	return xAlreadyYielded;
 80094c2:	68bb      	ldr	r3, [r7, #8]
}
 80094c4:	4618      	mov	r0, r3
 80094c6:	3710      	adds	r7, #16
 80094c8:	46bd      	mov	sp, r7
 80094ca:	bd80      	pop	{r7, pc}
 80094cc:	200414b4 	.word	0x200414b4
 80094d0:	2004148c 	.word	0x2004148c
 80094d4:	2004144c 	.word	0x2004144c
 80094d8:	20041494 	.word	0x20041494
 80094dc:	20040fbc 	.word	0x20040fbc
 80094e0:	20040fb8 	.word	0x20040fb8
 80094e4:	200414a0 	.word	0x200414a0
 80094e8:	2004149c 	.word	0x2004149c
 80094ec:	e000ed04 	.word	0xe000ed04

080094f0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80094f0:	b480      	push	{r7}
 80094f2:	b083      	sub	sp, #12
 80094f4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80094f6:	4b05      	ldr	r3, [pc, #20]	@ (800950c <xTaskGetTickCount+0x1c>)
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80094fc:	687b      	ldr	r3, [r7, #4]
}
 80094fe:	4618      	mov	r0, r3
 8009500:	370c      	adds	r7, #12
 8009502:	46bd      	mov	sp, r7
 8009504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009508:	4770      	bx	lr
 800950a:	bf00      	nop
 800950c:	20041490 	.word	0x20041490

08009510 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009510:	b580      	push	{r7, lr}
 8009512:	b086      	sub	sp, #24
 8009514:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009516:	2300      	movs	r3, #0
 8009518:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800951a:	4b4f      	ldr	r3, [pc, #316]	@ (8009658 <xTaskIncrementTick+0x148>)
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	2b00      	cmp	r3, #0
 8009520:	f040 8090 	bne.w	8009644 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009524:	4b4d      	ldr	r3, [pc, #308]	@ (800965c <xTaskIncrementTick+0x14c>)
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	3301      	adds	r3, #1
 800952a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800952c:	4a4b      	ldr	r2, [pc, #300]	@ (800965c <xTaskIncrementTick+0x14c>)
 800952e:	693b      	ldr	r3, [r7, #16]
 8009530:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009532:	693b      	ldr	r3, [r7, #16]
 8009534:	2b00      	cmp	r3, #0
 8009536:	d121      	bne.n	800957c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009538:	4b49      	ldr	r3, [pc, #292]	@ (8009660 <xTaskIncrementTick+0x150>)
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	2b00      	cmp	r3, #0
 8009540:	d00b      	beq.n	800955a <xTaskIncrementTick+0x4a>
	__asm volatile
 8009542:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009546:	f383 8811 	msr	BASEPRI, r3
 800954a:	f3bf 8f6f 	isb	sy
 800954e:	f3bf 8f4f 	dsb	sy
 8009552:	603b      	str	r3, [r7, #0]
}
 8009554:	bf00      	nop
 8009556:	bf00      	nop
 8009558:	e7fd      	b.n	8009556 <xTaskIncrementTick+0x46>
 800955a:	4b41      	ldr	r3, [pc, #260]	@ (8009660 <xTaskIncrementTick+0x150>)
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	60fb      	str	r3, [r7, #12]
 8009560:	4b40      	ldr	r3, [pc, #256]	@ (8009664 <xTaskIncrementTick+0x154>)
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	4a3e      	ldr	r2, [pc, #248]	@ (8009660 <xTaskIncrementTick+0x150>)
 8009566:	6013      	str	r3, [r2, #0]
 8009568:	4a3e      	ldr	r2, [pc, #248]	@ (8009664 <xTaskIncrementTick+0x154>)
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	6013      	str	r3, [r2, #0]
 800956e:	4b3e      	ldr	r3, [pc, #248]	@ (8009668 <xTaskIncrementTick+0x158>)
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	3301      	adds	r3, #1
 8009574:	4a3c      	ldr	r2, [pc, #240]	@ (8009668 <xTaskIncrementTick+0x158>)
 8009576:	6013      	str	r3, [r2, #0]
 8009578:	f000 fae2 	bl	8009b40 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800957c:	4b3b      	ldr	r3, [pc, #236]	@ (800966c <xTaskIncrementTick+0x15c>)
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	693a      	ldr	r2, [r7, #16]
 8009582:	429a      	cmp	r2, r3
 8009584:	d349      	bcc.n	800961a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009586:	4b36      	ldr	r3, [pc, #216]	@ (8009660 <xTaskIncrementTick+0x150>)
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d104      	bne.n	800959a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009590:	4b36      	ldr	r3, [pc, #216]	@ (800966c <xTaskIncrementTick+0x15c>)
 8009592:	f04f 32ff 	mov.w	r2, #4294967295
 8009596:	601a      	str	r2, [r3, #0]
					break;
 8009598:	e03f      	b.n	800961a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800959a:	4b31      	ldr	r3, [pc, #196]	@ (8009660 <xTaskIncrementTick+0x150>)
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	68db      	ldr	r3, [r3, #12]
 80095a0:	68db      	ldr	r3, [r3, #12]
 80095a2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80095a4:	68bb      	ldr	r3, [r7, #8]
 80095a6:	685b      	ldr	r3, [r3, #4]
 80095a8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80095aa:	693a      	ldr	r2, [r7, #16]
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	429a      	cmp	r2, r3
 80095b0:	d203      	bcs.n	80095ba <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80095b2:	4a2e      	ldr	r2, [pc, #184]	@ (800966c <xTaskIncrementTick+0x15c>)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80095b8:	e02f      	b.n	800961a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80095ba:	68bb      	ldr	r3, [r7, #8]
 80095bc:	3304      	adds	r3, #4
 80095be:	4618      	mov	r0, r3
 80095c0:	f7fe fc66 	bl	8007e90 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80095c4:	68bb      	ldr	r3, [r7, #8]
 80095c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d004      	beq.n	80095d6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80095cc:	68bb      	ldr	r3, [r7, #8]
 80095ce:	3318      	adds	r3, #24
 80095d0:	4618      	mov	r0, r3
 80095d2:	f7fe fc5d 	bl	8007e90 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80095d6:	68bb      	ldr	r3, [r7, #8]
 80095d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095da:	4b25      	ldr	r3, [pc, #148]	@ (8009670 <xTaskIncrementTick+0x160>)
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	429a      	cmp	r2, r3
 80095e0:	d903      	bls.n	80095ea <xTaskIncrementTick+0xda>
 80095e2:	68bb      	ldr	r3, [r7, #8]
 80095e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095e6:	4a22      	ldr	r2, [pc, #136]	@ (8009670 <xTaskIncrementTick+0x160>)
 80095e8:	6013      	str	r3, [r2, #0]
 80095ea:	68bb      	ldr	r3, [r7, #8]
 80095ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095ee:	4613      	mov	r3, r2
 80095f0:	009b      	lsls	r3, r3, #2
 80095f2:	4413      	add	r3, r2
 80095f4:	009b      	lsls	r3, r3, #2
 80095f6:	4a1f      	ldr	r2, [pc, #124]	@ (8009674 <xTaskIncrementTick+0x164>)
 80095f8:	441a      	add	r2, r3
 80095fa:	68bb      	ldr	r3, [r7, #8]
 80095fc:	3304      	adds	r3, #4
 80095fe:	4619      	mov	r1, r3
 8009600:	4610      	mov	r0, r2
 8009602:	f7fe fbe8 	bl	8007dd6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009606:	68bb      	ldr	r3, [r7, #8]
 8009608:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800960a:	4b1b      	ldr	r3, [pc, #108]	@ (8009678 <xTaskIncrementTick+0x168>)
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009610:	429a      	cmp	r2, r3
 8009612:	d3b8      	bcc.n	8009586 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009614:	2301      	movs	r3, #1
 8009616:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009618:	e7b5      	b.n	8009586 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800961a:	4b17      	ldr	r3, [pc, #92]	@ (8009678 <xTaskIncrementTick+0x168>)
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009620:	4914      	ldr	r1, [pc, #80]	@ (8009674 <xTaskIncrementTick+0x164>)
 8009622:	4613      	mov	r3, r2
 8009624:	009b      	lsls	r3, r3, #2
 8009626:	4413      	add	r3, r2
 8009628:	009b      	lsls	r3, r3, #2
 800962a:	440b      	add	r3, r1
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	2b01      	cmp	r3, #1
 8009630:	d901      	bls.n	8009636 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8009632:	2301      	movs	r3, #1
 8009634:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009636:	4b11      	ldr	r3, [pc, #68]	@ (800967c <xTaskIncrementTick+0x16c>)
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	2b00      	cmp	r3, #0
 800963c:	d007      	beq.n	800964e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800963e:	2301      	movs	r3, #1
 8009640:	617b      	str	r3, [r7, #20]
 8009642:	e004      	b.n	800964e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009644:	4b0e      	ldr	r3, [pc, #56]	@ (8009680 <xTaskIncrementTick+0x170>)
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	3301      	adds	r3, #1
 800964a:	4a0d      	ldr	r2, [pc, #52]	@ (8009680 <xTaskIncrementTick+0x170>)
 800964c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800964e:	697b      	ldr	r3, [r7, #20]
}
 8009650:	4618      	mov	r0, r3
 8009652:	3718      	adds	r7, #24
 8009654:	46bd      	mov	sp, r7
 8009656:	bd80      	pop	{r7, pc}
 8009658:	200414b4 	.word	0x200414b4
 800965c:	20041490 	.word	0x20041490
 8009660:	20041444 	.word	0x20041444
 8009664:	20041448 	.word	0x20041448
 8009668:	200414a4 	.word	0x200414a4
 800966c:	200414ac 	.word	0x200414ac
 8009670:	20041494 	.word	0x20041494
 8009674:	20040fbc 	.word	0x20040fbc
 8009678:	20040fb8 	.word	0x20040fb8
 800967c:	200414a0 	.word	0x200414a0
 8009680:	2004149c 	.word	0x2004149c

08009684 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009684:	b480      	push	{r7}
 8009686:	b085      	sub	sp, #20
 8009688:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800968a:	4b2b      	ldr	r3, [pc, #172]	@ (8009738 <vTaskSwitchContext+0xb4>)
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d003      	beq.n	800969a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009692:	4b2a      	ldr	r3, [pc, #168]	@ (800973c <vTaskSwitchContext+0xb8>)
 8009694:	2201      	movs	r2, #1
 8009696:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009698:	e047      	b.n	800972a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800969a:	4b28      	ldr	r3, [pc, #160]	@ (800973c <vTaskSwitchContext+0xb8>)
 800969c:	2200      	movs	r2, #0
 800969e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80096a0:	4b27      	ldr	r3, [pc, #156]	@ (8009740 <vTaskSwitchContext+0xbc>)
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	60fb      	str	r3, [r7, #12]
 80096a6:	e011      	b.n	80096cc <vTaskSwitchContext+0x48>
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d10b      	bne.n	80096c6 <vTaskSwitchContext+0x42>
	__asm volatile
 80096ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096b2:	f383 8811 	msr	BASEPRI, r3
 80096b6:	f3bf 8f6f 	isb	sy
 80096ba:	f3bf 8f4f 	dsb	sy
 80096be:	607b      	str	r3, [r7, #4]
}
 80096c0:	bf00      	nop
 80096c2:	bf00      	nop
 80096c4:	e7fd      	b.n	80096c2 <vTaskSwitchContext+0x3e>
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	3b01      	subs	r3, #1
 80096ca:	60fb      	str	r3, [r7, #12]
 80096cc:	491d      	ldr	r1, [pc, #116]	@ (8009744 <vTaskSwitchContext+0xc0>)
 80096ce:	68fa      	ldr	r2, [r7, #12]
 80096d0:	4613      	mov	r3, r2
 80096d2:	009b      	lsls	r3, r3, #2
 80096d4:	4413      	add	r3, r2
 80096d6:	009b      	lsls	r3, r3, #2
 80096d8:	440b      	add	r3, r1
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d0e3      	beq.n	80096a8 <vTaskSwitchContext+0x24>
 80096e0:	68fa      	ldr	r2, [r7, #12]
 80096e2:	4613      	mov	r3, r2
 80096e4:	009b      	lsls	r3, r3, #2
 80096e6:	4413      	add	r3, r2
 80096e8:	009b      	lsls	r3, r3, #2
 80096ea:	4a16      	ldr	r2, [pc, #88]	@ (8009744 <vTaskSwitchContext+0xc0>)
 80096ec:	4413      	add	r3, r2
 80096ee:	60bb      	str	r3, [r7, #8]
 80096f0:	68bb      	ldr	r3, [r7, #8]
 80096f2:	685b      	ldr	r3, [r3, #4]
 80096f4:	685a      	ldr	r2, [r3, #4]
 80096f6:	68bb      	ldr	r3, [r7, #8]
 80096f8:	605a      	str	r2, [r3, #4]
 80096fa:	68bb      	ldr	r3, [r7, #8]
 80096fc:	685a      	ldr	r2, [r3, #4]
 80096fe:	68bb      	ldr	r3, [r7, #8]
 8009700:	3308      	adds	r3, #8
 8009702:	429a      	cmp	r2, r3
 8009704:	d104      	bne.n	8009710 <vTaskSwitchContext+0x8c>
 8009706:	68bb      	ldr	r3, [r7, #8]
 8009708:	685b      	ldr	r3, [r3, #4]
 800970a:	685a      	ldr	r2, [r3, #4]
 800970c:	68bb      	ldr	r3, [r7, #8]
 800970e:	605a      	str	r2, [r3, #4]
 8009710:	68bb      	ldr	r3, [r7, #8]
 8009712:	685b      	ldr	r3, [r3, #4]
 8009714:	68db      	ldr	r3, [r3, #12]
 8009716:	4a0c      	ldr	r2, [pc, #48]	@ (8009748 <vTaskSwitchContext+0xc4>)
 8009718:	6013      	str	r3, [r2, #0]
 800971a:	4a09      	ldr	r2, [pc, #36]	@ (8009740 <vTaskSwitchContext+0xbc>)
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009720:	4b09      	ldr	r3, [pc, #36]	@ (8009748 <vTaskSwitchContext+0xc4>)
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	3354      	adds	r3, #84	@ 0x54
 8009726:	4a09      	ldr	r2, [pc, #36]	@ (800974c <vTaskSwitchContext+0xc8>)
 8009728:	6013      	str	r3, [r2, #0]
}
 800972a:	bf00      	nop
 800972c:	3714      	adds	r7, #20
 800972e:	46bd      	mov	sp, r7
 8009730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009734:	4770      	bx	lr
 8009736:	bf00      	nop
 8009738:	200414b4 	.word	0x200414b4
 800973c:	200414a0 	.word	0x200414a0
 8009740:	20041494 	.word	0x20041494
 8009744:	20040fbc 	.word	0x20040fbc
 8009748:	20040fb8 	.word	0x20040fb8
 800974c:	20040014 	.word	0x20040014

08009750 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009750:	b580      	push	{r7, lr}
 8009752:	b084      	sub	sp, #16
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
 8009758:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2b00      	cmp	r3, #0
 800975e:	d10b      	bne.n	8009778 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009764:	f383 8811 	msr	BASEPRI, r3
 8009768:	f3bf 8f6f 	isb	sy
 800976c:	f3bf 8f4f 	dsb	sy
 8009770:	60fb      	str	r3, [r7, #12]
}
 8009772:	bf00      	nop
 8009774:	bf00      	nop
 8009776:	e7fd      	b.n	8009774 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009778:	4b07      	ldr	r3, [pc, #28]	@ (8009798 <vTaskPlaceOnEventList+0x48>)
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	3318      	adds	r3, #24
 800977e:	4619      	mov	r1, r3
 8009780:	6878      	ldr	r0, [r7, #4]
 8009782:	f7fe fb4c 	bl	8007e1e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009786:	2101      	movs	r1, #1
 8009788:	6838      	ldr	r0, [r7, #0]
 800978a:	f000 fb87 	bl	8009e9c <prvAddCurrentTaskToDelayedList>
}
 800978e:	bf00      	nop
 8009790:	3710      	adds	r7, #16
 8009792:	46bd      	mov	sp, r7
 8009794:	bd80      	pop	{r7, pc}
 8009796:	bf00      	nop
 8009798:	20040fb8 	.word	0x20040fb8

0800979c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800979c:	b580      	push	{r7, lr}
 800979e:	b086      	sub	sp, #24
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	60f8      	str	r0, [r7, #12]
 80097a4:	60b9      	str	r1, [r7, #8]
 80097a6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d10b      	bne.n	80097c6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80097ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097b2:	f383 8811 	msr	BASEPRI, r3
 80097b6:	f3bf 8f6f 	isb	sy
 80097ba:	f3bf 8f4f 	dsb	sy
 80097be:	617b      	str	r3, [r7, #20]
}
 80097c0:	bf00      	nop
 80097c2:	bf00      	nop
 80097c4:	e7fd      	b.n	80097c2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80097c6:	4b0a      	ldr	r3, [pc, #40]	@ (80097f0 <vTaskPlaceOnEventListRestricted+0x54>)
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	3318      	adds	r3, #24
 80097cc:	4619      	mov	r1, r3
 80097ce:	68f8      	ldr	r0, [r7, #12]
 80097d0:	f7fe fb01 	bl	8007dd6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d002      	beq.n	80097e0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80097da:	f04f 33ff 	mov.w	r3, #4294967295
 80097de:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80097e0:	6879      	ldr	r1, [r7, #4]
 80097e2:	68b8      	ldr	r0, [r7, #8]
 80097e4:	f000 fb5a 	bl	8009e9c <prvAddCurrentTaskToDelayedList>
	}
 80097e8:	bf00      	nop
 80097ea:	3718      	adds	r7, #24
 80097ec:	46bd      	mov	sp, r7
 80097ee:	bd80      	pop	{r7, pc}
 80097f0:	20040fb8 	.word	0x20040fb8

080097f4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b086      	sub	sp, #24
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	68db      	ldr	r3, [r3, #12]
 8009800:	68db      	ldr	r3, [r3, #12]
 8009802:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009804:	693b      	ldr	r3, [r7, #16]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d10b      	bne.n	8009822 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800980a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800980e:	f383 8811 	msr	BASEPRI, r3
 8009812:	f3bf 8f6f 	isb	sy
 8009816:	f3bf 8f4f 	dsb	sy
 800981a:	60fb      	str	r3, [r7, #12]
}
 800981c:	bf00      	nop
 800981e:	bf00      	nop
 8009820:	e7fd      	b.n	800981e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009822:	693b      	ldr	r3, [r7, #16]
 8009824:	3318      	adds	r3, #24
 8009826:	4618      	mov	r0, r3
 8009828:	f7fe fb32 	bl	8007e90 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800982c:	4b1d      	ldr	r3, [pc, #116]	@ (80098a4 <xTaskRemoveFromEventList+0xb0>)
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	2b00      	cmp	r3, #0
 8009832:	d11d      	bne.n	8009870 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009834:	693b      	ldr	r3, [r7, #16]
 8009836:	3304      	adds	r3, #4
 8009838:	4618      	mov	r0, r3
 800983a:	f7fe fb29 	bl	8007e90 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800983e:	693b      	ldr	r3, [r7, #16]
 8009840:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009842:	4b19      	ldr	r3, [pc, #100]	@ (80098a8 <xTaskRemoveFromEventList+0xb4>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	429a      	cmp	r2, r3
 8009848:	d903      	bls.n	8009852 <xTaskRemoveFromEventList+0x5e>
 800984a:	693b      	ldr	r3, [r7, #16]
 800984c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800984e:	4a16      	ldr	r2, [pc, #88]	@ (80098a8 <xTaskRemoveFromEventList+0xb4>)
 8009850:	6013      	str	r3, [r2, #0]
 8009852:	693b      	ldr	r3, [r7, #16]
 8009854:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009856:	4613      	mov	r3, r2
 8009858:	009b      	lsls	r3, r3, #2
 800985a:	4413      	add	r3, r2
 800985c:	009b      	lsls	r3, r3, #2
 800985e:	4a13      	ldr	r2, [pc, #76]	@ (80098ac <xTaskRemoveFromEventList+0xb8>)
 8009860:	441a      	add	r2, r3
 8009862:	693b      	ldr	r3, [r7, #16]
 8009864:	3304      	adds	r3, #4
 8009866:	4619      	mov	r1, r3
 8009868:	4610      	mov	r0, r2
 800986a:	f7fe fab4 	bl	8007dd6 <vListInsertEnd>
 800986e:	e005      	b.n	800987c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009870:	693b      	ldr	r3, [r7, #16]
 8009872:	3318      	adds	r3, #24
 8009874:	4619      	mov	r1, r3
 8009876:	480e      	ldr	r0, [pc, #56]	@ (80098b0 <xTaskRemoveFromEventList+0xbc>)
 8009878:	f7fe faad 	bl	8007dd6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800987c:	693b      	ldr	r3, [r7, #16]
 800987e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009880:	4b0c      	ldr	r3, [pc, #48]	@ (80098b4 <xTaskRemoveFromEventList+0xc0>)
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009886:	429a      	cmp	r2, r3
 8009888:	d905      	bls.n	8009896 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800988a:	2301      	movs	r3, #1
 800988c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800988e:	4b0a      	ldr	r3, [pc, #40]	@ (80098b8 <xTaskRemoveFromEventList+0xc4>)
 8009890:	2201      	movs	r2, #1
 8009892:	601a      	str	r2, [r3, #0]
 8009894:	e001      	b.n	800989a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009896:	2300      	movs	r3, #0
 8009898:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800989a:	697b      	ldr	r3, [r7, #20]
}
 800989c:	4618      	mov	r0, r3
 800989e:	3718      	adds	r7, #24
 80098a0:	46bd      	mov	sp, r7
 80098a2:	bd80      	pop	{r7, pc}
 80098a4:	200414b4 	.word	0x200414b4
 80098a8:	20041494 	.word	0x20041494
 80098ac:	20040fbc 	.word	0x20040fbc
 80098b0:	2004144c 	.word	0x2004144c
 80098b4:	20040fb8 	.word	0x20040fb8
 80098b8:	200414a0 	.word	0x200414a0

080098bc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80098bc:	b480      	push	{r7}
 80098be:	b083      	sub	sp, #12
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80098c4:	4b06      	ldr	r3, [pc, #24]	@ (80098e0 <vTaskInternalSetTimeOutState+0x24>)
 80098c6:	681a      	ldr	r2, [r3, #0]
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80098cc:	4b05      	ldr	r3, [pc, #20]	@ (80098e4 <vTaskInternalSetTimeOutState+0x28>)
 80098ce:	681a      	ldr	r2, [r3, #0]
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	605a      	str	r2, [r3, #4]
}
 80098d4:	bf00      	nop
 80098d6:	370c      	adds	r7, #12
 80098d8:	46bd      	mov	sp, r7
 80098da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098de:	4770      	bx	lr
 80098e0:	200414a4 	.word	0x200414a4
 80098e4:	20041490 	.word	0x20041490

080098e8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b088      	sub	sp, #32
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	6078      	str	r0, [r7, #4]
 80098f0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d10b      	bne.n	8009910 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80098f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098fc:	f383 8811 	msr	BASEPRI, r3
 8009900:	f3bf 8f6f 	isb	sy
 8009904:	f3bf 8f4f 	dsb	sy
 8009908:	613b      	str	r3, [r7, #16]
}
 800990a:	bf00      	nop
 800990c:	bf00      	nop
 800990e:	e7fd      	b.n	800990c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d10b      	bne.n	800992e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800991a:	f383 8811 	msr	BASEPRI, r3
 800991e:	f3bf 8f6f 	isb	sy
 8009922:	f3bf 8f4f 	dsb	sy
 8009926:	60fb      	str	r3, [r7, #12]
}
 8009928:	bf00      	nop
 800992a:	bf00      	nop
 800992c:	e7fd      	b.n	800992a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800992e:	f000 ff93 	bl	800a858 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009932:	4b1d      	ldr	r3, [pc, #116]	@ (80099a8 <xTaskCheckForTimeOut+0xc0>)
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	685b      	ldr	r3, [r3, #4]
 800993c:	69ba      	ldr	r2, [r7, #24]
 800993e:	1ad3      	subs	r3, r2, r3
 8009940:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009942:	683b      	ldr	r3, [r7, #0]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800994a:	d102      	bne.n	8009952 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800994c:	2300      	movs	r3, #0
 800994e:	61fb      	str	r3, [r7, #28]
 8009950:	e023      	b.n	800999a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681a      	ldr	r2, [r3, #0]
 8009956:	4b15      	ldr	r3, [pc, #84]	@ (80099ac <xTaskCheckForTimeOut+0xc4>)
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	429a      	cmp	r2, r3
 800995c:	d007      	beq.n	800996e <xTaskCheckForTimeOut+0x86>
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	685b      	ldr	r3, [r3, #4]
 8009962:	69ba      	ldr	r2, [r7, #24]
 8009964:	429a      	cmp	r2, r3
 8009966:	d302      	bcc.n	800996e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009968:	2301      	movs	r3, #1
 800996a:	61fb      	str	r3, [r7, #28]
 800996c:	e015      	b.n	800999a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	697a      	ldr	r2, [r7, #20]
 8009974:	429a      	cmp	r2, r3
 8009976:	d20b      	bcs.n	8009990 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009978:	683b      	ldr	r3, [r7, #0]
 800997a:	681a      	ldr	r2, [r3, #0]
 800997c:	697b      	ldr	r3, [r7, #20]
 800997e:	1ad2      	subs	r2, r2, r3
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009984:	6878      	ldr	r0, [r7, #4]
 8009986:	f7ff ff99 	bl	80098bc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800998a:	2300      	movs	r3, #0
 800998c:	61fb      	str	r3, [r7, #28]
 800998e:	e004      	b.n	800999a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009990:	683b      	ldr	r3, [r7, #0]
 8009992:	2200      	movs	r2, #0
 8009994:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009996:	2301      	movs	r3, #1
 8009998:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800999a:	f000 ff8f 	bl	800a8bc <vPortExitCritical>

	return xReturn;
 800999e:	69fb      	ldr	r3, [r7, #28]
}
 80099a0:	4618      	mov	r0, r3
 80099a2:	3720      	adds	r7, #32
 80099a4:	46bd      	mov	sp, r7
 80099a6:	bd80      	pop	{r7, pc}
 80099a8:	20041490 	.word	0x20041490
 80099ac:	200414a4 	.word	0x200414a4

080099b0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80099b0:	b480      	push	{r7}
 80099b2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80099b4:	4b03      	ldr	r3, [pc, #12]	@ (80099c4 <vTaskMissedYield+0x14>)
 80099b6:	2201      	movs	r2, #1
 80099b8:	601a      	str	r2, [r3, #0]
}
 80099ba:	bf00      	nop
 80099bc:	46bd      	mov	sp, r7
 80099be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c2:	4770      	bx	lr
 80099c4:	200414a0 	.word	0x200414a0

080099c8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80099c8:	b580      	push	{r7, lr}
 80099ca:	b082      	sub	sp, #8
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80099d0:	f000 f852 	bl	8009a78 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80099d4:	4b06      	ldr	r3, [pc, #24]	@ (80099f0 <prvIdleTask+0x28>)
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	2b01      	cmp	r3, #1
 80099da:	d9f9      	bls.n	80099d0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80099dc:	4b05      	ldr	r3, [pc, #20]	@ (80099f4 <prvIdleTask+0x2c>)
 80099de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80099e2:	601a      	str	r2, [r3, #0]
 80099e4:	f3bf 8f4f 	dsb	sy
 80099e8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80099ec:	e7f0      	b.n	80099d0 <prvIdleTask+0x8>
 80099ee:	bf00      	nop
 80099f0:	20040fbc 	.word	0x20040fbc
 80099f4:	e000ed04 	.word	0xe000ed04

080099f8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b082      	sub	sp, #8
 80099fc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80099fe:	2300      	movs	r3, #0
 8009a00:	607b      	str	r3, [r7, #4]
 8009a02:	e00c      	b.n	8009a1e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009a04:	687a      	ldr	r2, [r7, #4]
 8009a06:	4613      	mov	r3, r2
 8009a08:	009b      	lsls	r3, r3, #2
 8009a0a:	4413      	add	r3, r2
 8009a0c:	009b      	lsls	r3, r3, #2
 8009a0e:	4a12      	ldr	r2, [pc, #72]	@ (8009a58 <prvInitialiseTaskLists+0x60>)
 8009a10:	4413      	add	r3, r2
 8009a12:	4618      	mov	r0, r3
 8009a14:	f7fe f9b2 	bl	8007d7c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	3301      	adds	r3, #1
 8009a1c:	607b      	str	r3, [r7, #4]
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	2b37      	cmp	r3, #55	@ 0x37
 8009a22:	d9ef      	bls.n	8009a04 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009a24:	480d      	ldr	r0, [pc, #52]	@ (8009a5c <prvInitialiseTaskLists+0x64>)
 8009a26:	f7fe f9a9 	bl	8007d7c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009a2a:	480d      	ldr	r0, [pc, #52]	@ (8009a60 <prvInitialiseTaskLists+0x68>)
 8009a2c:	f7fe f9a6 	bl	8007d7c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009a30:	480c      	ldr	r0, [pc, #48]	@ (8009a64 <prvInitialiseTaskLists+0x6c>)
 8009a32:	f7fe f9a3 	bl	8007d7c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009a36:	480c      	ldr	r0, [pc, #48]	@ (8009a68 <prvInitialiseTaskLists+0x70>)
 8009a38:	f7fe f9a0 	bl	8007d7c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009a3c:	480b      	ldr	r0, [pc, #44]	@ (8009a6c <prvInitialiseTaskLists+0x74>)
 8009a3e:	f7fe f99d 	bl	8007d7c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009a42:	4b0b      	ldr	r3, [pc, #44]	@ (8009a70 <prvInitialiseTaskLists+0x78>)
 8009a44:	4a05      	ldr	r2, [pc, #20]	@ (8009a5c <prvInitialiseTaskLists+0x64>)
 8009a46:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009a48:	4b0a      	ldr	r3, [pc, #40]	@ (8009a74 <prvInitialiseTaskLists+0x7c>)
 8009a4a:	4a05      	ldr	r2, [pc, #20]	@ (8009a60 <prvInitialiseTaskLists+0x68>)
 8009a4c:	601a      	str	r2, [r3, #0]
}
 8009a4e:	bf00      	nop
 8009a50:	3708      	adds	r7, #8
 8009a52:	46bd      	mov	sp, r7
 8009a54:	bd80      	pop	{r7, pc}
 8009a56:	bf00      	nop
 8009a58:	20040fbc 	.word	0x20040fbc
 8009a5c:	2004141c 	.word	0x2004141c
 8009a60:	20041430 	.word	0x20041430
 8009a64:	2004144c 	.word	0x2004144c
 8009a68:	20041460 	.word	0x20041460
 8009a6c:	20041478 	.word	0x20041478
 8009a70:	20041444 	.word	0x20041444
 8009a74:	20041448 	.word	0x20041448

08009a78 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b082      	sub	sp, #8
 8009a7c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009a7e:	e019      	b.n	8009ab4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009a80:	f000 feea 	bl	800a858 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a84:	4b10      	ldr	r3, [pc, #64]	@ (8009ac8 <prvCheckTasksWaitingTermination+0x50>)
 8009a86:	68db      	ldr	r3, [r3, #12]
 8009a88:	68db      	ldr	r3, [r3, #12]
 8009a8a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	3304      	adds	r3, #4
 8009a90:	4618      	mov	r0, r3
 8009a92:	f7fe f9fd 	bl	8007e90 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009a96:	4b0d      	ldr	r3, [pc, #52]	@ (8009acc <prvCheckTasksWaitingTermination+0x54>)
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	3b01      	subs	r3, #1
 8009a9c:	4a0b      	ldr	r2, [pc, #44]	@ (8009acc <prvCheckTasksWaitingTermination+0x54>)
 8009a9e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009aa0:	4b0b      	ldr	r3, [pc, #44]	@ (8009ad0 <prvCheckTasksWaitingTermination+0x58>)
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	3b01      	subs	r3, #1
 8009aa6:	4a0a      	ldr	r2, [pc, #40]	@ (8009ad0 <prvCheckTasksWaitingTermination+0x58>)
 8009aa8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009aaa:	f000 ff07 	bl	800a8bc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009aae:	6878      	ldr	r0, [r7, #4]
 8009ab0:	f000 f810 	bl	8009ad4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009ab4:	4b06      	ldr	r3, [pc, #24]	@ (8009ad0 <prvCheckTasksWaitingTermination+0x58>)
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d1e1      	bne.n	8009a80 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009abc:	bf00      	nop
 8009abe:	bf00      	nop
 8009ac0:	3708      	adds	r7, #8
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	bd80      	pop	{r7, pc}
 8009ac6:	bf00      	nop
 8009ac8:	20041460 	.word	0x20041460
 8009acc:	2004148c 	.word	0x2004148c
 8009ad0:	20041474 	.word	0x20041474

08009ad4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b084      	sub	sp, #16
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	3354      	adds	r3, #84	@ 0x54
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	f001 f9d1 	bl	800ae88 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d108      	bne.n	8009b02 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009af4:	4618      	mov	r0, r3
 8009af6:	f001 f89f 	bl	800ac38 <vPortFree>
				vPortFree( pxTCB );
 8009afa:	6878      	ldr	r0, [r7, #4]
 8009afc:	f001 f89c 	bl	800ac38 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009b00:	e019      	b.n	8009b36 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009b08:	2b01      	cmp	r3, #1
 8009b0a:	d103      	bne.n	8009b14 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009b0c:	6878      	ldr	r0, [r7, #4]
 8009b0e:	f001 f893 	bl	800ac38 <vPortFree>
	}
 8009b12:	e010      	b.n	8009b36 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009b1a:	2b02      	cmp	r3, #2
 8009b1c:	d00b      	beq.n	8009b36 <prvDeleteTCB+0x62>
	__asm volatile
 8009b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b22:	f383 8811 	msr	BASEPRI, r3
 8009b26:	f3bf 8f6f 	isb	sy
 8009b2a:	f3bf 8f4f 	dsb	sy
 8009b2e:	60fb      	str	r3, [r7, #12]
}
 8009b30:	bf00      	nop
 8009b32:	bf00      	nop
 8009b34:	e7fd      	b.n	8009b32 <prvDeleteTCB+0x5e>
	}
 8009b36:	bf00      	nop
 8009b38:	3710      	adds	r7, #16
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	bd80      	pop	{r7, pc}
	...

08009b40 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009b40:	b480      	push	{r7}
 8009b42:	b083      	sub	sp, #12
 8009b44:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009b46:	4b0c      	ldr	r3, [pc, #48]	@ (8009b78 <prvResetNextTaskUnblockTime+0x38>)
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d104      	bne.n	8009b5a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009b50:	4b0a      	ldr	r3, [pc, #40]	@ (8009b7c <prvResetNextTaskUnblockTime+0x3c>)
 8009b52:	f04f 32ff 	mov.w	r2, #4294967295
 8009b56:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009b58:	e008      	b.n	8009b6c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b5a:	4b07      	ldr	r3, [pc, #28]	@ (8009b78 <prvResetNextTaskUnblockTime+0x38>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	68db      	ldr	r3, [r3, #12]
 8009b60:	68db      	ldr	r3, [r3, #12]
 8009b62:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	685b      	ldr	r3, [r3, #4]
 8009b68:	4a04      	ldr	r2, [pc, #16]	@ (8009b7c <prvResetNextTaskUnblockTime+0x3c>)
 8009b6a:	6013      	str	r3, [r2, #0]
}
 8009b6c:	bf00      	nop
 8009b6e:	370c      	adds	r7, #12
 8009b70:	46bd      	mov	sp, r7
 8009b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b76:	4770      	bx	lr
 8009b78:	20041444 	.word	0x20041444
 8009b7c:	200414ac 	.word	0x200414ac

08009b80 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009b80:	b480      	push	{r7}
 8009b82:	b083      	sub	sp, #12
 8009b84:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009b86:	4b0b      	ldr	r3, [pc, #44]	@ (8009bb4 <xTaskGetSchedulerState+0x34>)
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d102      	bne.n	8009b94 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009b8e:	2301      	movs	r3, #1
 8009b90:	607b      	str	r3, [r7, #4]
 8009b92:	e008      	b.n	8009ba6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b94:	4b08      	ldr	r3, [pc, #32]	@ (8009bb8 <xTaskGetSchedulerState+0x38>)
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d102      	bne.n	8009ba2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009b9c:	2302      	movs	r3, #2
 8009b9e:	607b      	str	r3, [r7, #4]
 8009ba0:	e001      	b.n	8009ba6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009ba6:	687b      	ldr	r3, [r7, #4]
	}
 8009ba8:	4618      	mov	r0, r3
 8009baa:	370c      	adds	r7, #12
 8009bac:	46bd      	mov	sp, r7
 8009bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb2:	4770      	bx	lr
 8009bb4:	20041498 	.word	0x20041498
 8009bb8:	200414b4 	.word	0x200414b4

08009bbc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b084      	sub	sp, #16
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009bc8:	2300      	movs	r3, #0
 8009bca:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d051      	beq.n	8009c76 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009bd2:	68bb      	ldr	r3, [r7, #8]
 8009bd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bd6:	4b2a      	ldr	r3, [pc, #168]	@ (8009c80 <xTaskPriorityInherit+0xc4>)
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bdc:	429a      	cmp	r2, r3
 8009bde:	d241      	bcs.n	8009c64 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009be0:	68bb      	ldr	r3, [r7, #8]
 8009be2:	699b      	ldr	r3, [r3, #24]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	db06      	blt.n	8009bf6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009be8:	4b25      	ldr	r3, [pc, #148]	@ (8009c80 <xTaskPriorityInherit+0xc4>)
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bee:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009bf2:	68bb      	ldr	r3, [r7, #8]
 8009bf4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009bf6:	68bb      	ldr	r3, [r7, #8]
 8009bf8:	6959      	ldr	r1, [r3, #20]
 8009bfa:	68bb      	ldr	r3, [r7, #8]
 8009bfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bfe:	4613      	mov	r3, r2
 8009c00:	009b      	lsls	r3, r3, #2
 8009c02:	4413      	add	r3, r2
 8009c04:	009b      	lsls	r3, r3, #2
 8009c06:	4a1f      	ldr	r2, [pc, #124]	@ (8009c84 <xTaskPriorityInherit+0xc8>)
 8009c08:	4413      	add	r3, r2
 8009c0a:	4299      	cmp	r1, r3
 8009c0c:	d122      	bne.n	8009c54 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009c0e:	68bb      	ldr	r3, [r7, #8]
 8009c10:	3304      	adds	r3, #4
 8009c12:	4618      	mov	r0, r3
 8009c14:	f7fe f93c 	bl	8007e90 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009c18:	4b19      	ldr	r3, [pc, #100]	@ (8009c80 <xTaskPriorityInherit+0xc4>)
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c1e:	68bb      	ldr	r3, [r7, #8]
 8009c20:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009c22:	68bb      	ldr	r3, [r7, #8]
 8009c24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c26:	4b18      	ldr	r3, [pc, #96]	@ (8009c88 <xTaskPriorityInherit+0xcc>)
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	429a      	cmp	r2, r3
 8009c2c:	d903      	bls.n	8009c36 <xTaskPriorityInherit+0x7a>
 8009c2e:	68bb      	ldr	r3, [r7, #8]
 8009c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c32:	4a15      	ldr	r2, [pc, #84]	@ (8009c88 <xTaskPriorityInherit+0xcc>)
 8009c34:	6013      	str	r3, [r2, #0]
 8009c36:	68bb      	ldr	r3, [r7, #8]
 8009c38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c3a:	4613      	mov	r3, r2
 8009c3c:	009b      	lsls	r3, r3, #2
 8009c3e:	4413      	add	r3, r2
 8009c40:	009b      	lsls	r3, r3, #2
 8009c42:	4a10      	ldr	r2, [pc, #64]	@ (8009c84 <xTaskPriorityInherit+0xc8>)
 8009c44:	441a      	add	r2, r3
 8009c46:	68bb      	ldr	r3, [r7, #8]
 8009c48:	3304      	adds	r3, #4
 8009c4a:	4619      	mov	r1, r3
 8009c4c:	4610      	mov	r0, r2
 8009c4e:	f7fe f8c2 	bl	8007dd6 <vListInsertEnd>
 8009c52:	e004      	b.n	8009c5e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009c54:	4b0a      	ldr	r3, [pc, #40]	@ (8009c80 <xTaskPriorityInherit+0xc4>)
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c5a:	68bb      	ldr	r3, [r7, #8]
 8009c5c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009c5e:	2301      	movs	r3, #1
 8009c60:	60fb      	str	r3, [r7, #12]
 8009c62:	e008      	b.n	8009c76 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009c64:	68bb      	ldr	r3, [r7, #8]
 8009c66:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009c68:	4b05      	ldr	r3, [pc, #20]	@ (8009c80 <xTaskPriorityInherit+0xc4>)
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c6e:	429a      	cmp	r2, r3
 8009c70:	d201      	bcs.n	8009c76 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009c72:	2301      	movs	r3, #1
 8009c74:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009c76:	68fb      	ldr	r3, [r7, #12]
	}
 8009c78:	4618      	mov	r0, r3
 8009c7a:	3710      	adds	r7, #16
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	bd80      	pop	{r7, pc}
 8009c80:	20040fb8 	.word	0x20040fb8
 8009c84:	20040fbc 	.word	0x20040fbc
 8009c88:	20041494 	.word	0x20041494

08009c8c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009c8c:	b580      	push	{r7, lr}
 8009c8e:	b086      	sub	sp, #24
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009c98:	2300      	movs	r3, #0
 8009c9a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d058      	beq.n	8009d54 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009ca2:	4b2f      	ldr	r3, [pc, #188]	@ (8009d60 <xTaskPriorityDisinherit+0xd4>)
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	693a      	ldr	r2, [r7, #16]
 8009ca8:	429a      	cmp	r2, r3
 8009caa:	d00b      	beq.n	8009cc4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009cac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cb0:	f383 8811 	msr	BASEPRI, r3
 8009cb4:	f3bf 8f6f 	isb	sy
 8009cb8:	f3bf 8f4f 	dsb	sy
 8009cbc:	60fb      	str	r3, [r7, #12]
}
 8009cbe:	bf00      	nop
 8009cc0:	bf00      	nop
 8009cc2:	e7fd      	b.n	8009cc0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009cc4:	693b      	ldr	r3, [r7, #16]
 8009cc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d10b      	bne.n	8009ce4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009ccc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cd0:	f383 8811 	msr	BASEPRI, r3
 8009cd4:	f3bf 8f6f 	isb	sy
 8009cd8:	f3bf 8f4f 	dsb	sy
 8009cdc:	60bb      	str	r3, [r7, #8]
}
 8009cde:	bf00      	nop
 8009ce0:	bf00      	nop
 8009ce2:	e7fd      	b.n	8009ce0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009ce4:	693b      	ldr	r3, [r7, #16]
 8009ce6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ce8:	1e5a      	subs	r2, r3, #1
 8009cea:	693b      	ldr	r3, [r7, #16]
 8009cec:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009cee:	693b      	ldr	r3, [r7, #16]
 8009cf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cf2:	693b      	ldr	r3, [r7, #16]
 8009cf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009cf6:	429a      	cmp	r2, r3
 8009cf8:	d02c      	beq.n	8009d54 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009cfa:	693b      	ldr	r3, [r7, #16]
 8009cfc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d128      	bne.n	8009d54 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009d02:	693b      	ldr	r3, [r7, #16]
 8009d04:	3304      	adds	r3, #4
 8009d06:	4618      	mov	r0, r3
 8009d08:	f7fe f8c2 	bl	8007e90 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009d0c:	693b      	ldr	r3, [r7, #16]
 8009d0e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009d10:	693b      	ldr	r3, [r7, #16]
 8009d12:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009d14:	693b      	ldr	r3, [r7, #16]
 8009d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d18:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009d1c:	693b      	ldr	r3, [r7, #16]
 8009d1e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009d20:	693b      	ldr	r3, [r7, #16]
 8009d22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d24:	4b0f      	ldr	r3, [pc, #60]	@ (8009d64 <xTaskPriorityDisinherit+0xd8>)
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	429a      	cmp	r2, r3
 8009d2a:	d903      	bls.n	8009d34 <xTaskPriorityDisinherit+0xa8>
 8009d2c:	693b      	ldr	r3, [r7, #16]
 8009d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d30:	4a0c      	ldr	r2, [pc, #48]	@ (8009d64 <xTaskPriorityDisinherit+0xd8>)
 8009d32:	6013      	str	r3, [r2, #0]
 8009d34:	693b      	ldr	r3, [r7, #16]
 8009d36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d38:	4613      	mov	r3, r2
 8009d3a:	009b      	lsls	r3, r3, #2
 8009d3c:	4413      	add	r3, r2
 8009d3e:	009b      	lsls	r3, r3, #2
 8009d40:	4a09      	ldr	r2, [pc, #36]	@ (8009d68 <xTaskPriorityDisinherit+0xdc>)
 8009d42:	441a      	add	r2, r3
 8009d44:	693b      	ldr	r3, [r7, #16]
 8009d46:	3304      	adds	r3, #4
 8009d48:	4619      	mov	r1, r3
 8009d4a:	4610      	mov	r0, r2
 8009d4c:	f7fe f843 	bl	8007dd6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009d50:	2301      	movs	r3, #1
 8009d52:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009d54:	697b      	ldr	r3, [r7, #20]
	}
 8009d56:	4618      	mov	r0, r3
 8009d58:	3718      	adds	r7, #24
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	bd80      	pop	{r7, pc}
 8009d5e:	bf00      	nop
 8009d60:	20040fb8 	.word	0x20040fb8
 8009d64:	20041494 	.word	0x20041494
 8009d68:	20040fbc 	.word	0x20040fbc

08009d6c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009d6c:	b580      	push	{r7, lr}
 8009d6e:	b088      	sub	sp, #32
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	6078      	str	r0, [r7, #4]
 8009d74:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009d7a:	2301      	movs	r3, #1
 8009d7c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d06c      	beq.n	8009e5e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009d84:	69bb      	ldr	r3, [r7, #24]
 8009d86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d10b      	bne.n	8009da4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8009d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d90:	f383 8811 	msr	BASEPRI, r3
 8009d94:	f3bf 8f6f 	isb	sy
 8009d98:	f3bf 8f4f 	dsb	sy
 8009d9c:	60fb      	str	r3, [r7, #12]
}
 8009d9e:	bf00      	nop
 8009da0:	bf00      	nop
 8009da2:	e7fd      	b.n	8009da0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009da4:	69bb      	ldr	r3, [r7, #24]
 8009da6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009da8:	683a      	ldr	r2, [r7, #0]
 8009daa:	429a      	cmp	r2, r3
 8009dac:	d902      	bls.n	8009db4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009dae:	683b      	ldr	r3, [r7, #0]
 8009db0:	61fb      	str	r3, [r7, #28]
 8009db2:	e002      	b.n	8009dba <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009db4:	69bb      	ldr	r3, [r7, #24]
 8009db6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009db8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009dba:	69bb      	ldr	r3, [r7, #24]
 8009dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dbe:	69fa      	ldr	r2, [r7, #28]
 8009dc0:	429a      	cmp	r2, r3
 8009dc2:	d04c      	beq.n	8009e5e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009dc4:	69bb      	ldr	r3, [r7, #24]
 8009dc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009dc8:	697a      	ldr	r2, [r7, #20]
 8009dca:	429a      	cmp	r2, r3
 8009dcc:	d147      	bne.n	8009e5e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009dce:	4b26      	ldr	r3, [pc, #152]	@ (8009e68 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	69ba      	ldr	r2, [r7, #24]
 8009dd4:	429a      	cmp	r2, r3
 8009dd6:	d10b      	bne.n	8009df0 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8009dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ddc:	f383 8811 	msr	BASEPRI, r3
 8009de0:	f3bf 8f6f 	isb	sy
 8009de4:	f3bf 8f4f 	dsb	sy
 8009de8:	60bb      	str	r3, [r7, #8]
}
 8009dea:	bf00      	nop
 8009dec:	bf00      	nop
 8009dee:	e7fd      	b.n	8009dec <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009df0:	69bb      	ldr	r3, [r7, #24]
 8009df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009df4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009df6:	69bb      	ldr	r3, [r7, #24]
 8009df8:	69fa      	ldr	r2, [r7, #28]
 8009dfa:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009dfc:	69bb      	ldr	r3, [r7, #24]
 8009dfe:	699b      	ldr	r3, [r3, #24]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	db04      	blt.n	8009e0e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009e04:	69fb      	ldr	r3, [r7, #28]
 8009e06:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009e0a:	69bb      	ldr	r3, [r7, #24]
 8009e0c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009e0e:	69bb      	ldr	r3, [r7, #24]
 8009e10:	6959      	ldr	r1, [r3, #20]
 8009e12:	693a      	ldr	r2, [r7, #16]
 8009e14:	4613      	mov	r3, r2
 8009e16:	009b      	lsls	r3, r3, #2
 8009e18:	4413      	add	r3, r2
 8009e1a:	009b      	lsls	r3, r3, #2
 8009e1c:	4a13      	ldr	r2, [pc, #76]	@ (8009e6c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009e1e:	4413      	add	r3, r2
 8009e20:	4299      	cmp	r1, r3
 8009e22:	d11c      	bne.n	8009e5e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009e24:	69bb      	ldr	r3, [r7, #24]
 8009e26:	3304      	adds	r3, #4
 8009e28:	4618      	mov	r0, r3
 8009e2a:	f7fe f831 	bl	8007e90 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009e2e:	69bb      	ldr	r3, [r7, #24]
 8009e30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e32:	4b0f      	ldr	r3, [pc, #60]	@ (8009e70 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	429a      	cmp	r2, r3
 8009e38:	d903      	bls.n	8009e42 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8009e3a:	69bb      	ldr	r3, [r7, #24]
 8009e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e3e:	4a0c      	ldr	r2, [pc, #48]	@ (8009e70 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009e40:	6013      	str	r3, [r2, #0]
 8009e42:	69bb      	ldr	r3, [r7, #24]
 8009e44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e46:	4613      	mov	r3, r2
 8009e48:	009b      	lsls	r3, r3, #2
 8009e4a:	4413      	add	r3, r2
 8009e4c:	009b      	lsls	r3, r3, #2
 8009e4e:	4a07      	ldr	r2, [pc, #28]	@ (8009e6c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009e50:	441a      	add	r2, r3
 8009e52:	69bb      	ldr	r3, [r7, #24]
 8009e54:	3304      	adds	r3, #4
 8009e56:	4619      	mov	r1, r3
 8009e58:	4610      	mov	r0, r2
 8009e5a:	f7fd ffbc 	bl	8007dd6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009e5e:	bf00      	nop
 8009e60:	3720      	adds	r7, #32
 8009e62:	46bd      	mov	sp, r7
 8009e64:	bd80      	pop	{r7, pc}
 8009e66:	bf00      	nop
 8009e68:	20040fb8 	.word	0x20040fb8
 8009e6c:	20040fbc 	.word	0x20040fbc
 8009e70:	20041494 	.word	0x20041494

08009e74 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009e74:	b480      	push	{r7}
 8009e76:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009e78:	4b07      	ldr	r3, [pc, #28]	@ (8009e98 <pvTaskIncrementMutexHeldCount+0x24>)
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d004      	beq.n	8009e8a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009e80:	4b05      	ldr	r3, [pc, #20]	@ (8009e98 <pvTaskIncrementMutexHeldCount+0x24>)
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009e86:	3201      	adds	r2, #1
 8009e88:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8009e8a:	4b03      	ldr	r3, [pc, #12]	@ (8009e98 <pvTaskIncrementMutexHeldCount+0x24>)
 8009e8c:	681b      	ldr	r3, [r3, #0]
	}
 8009e8e:	4618      	mov	r0, r3
 8009e90:	46bd      	mov	sp, r7
 8009e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e96:	4770      	bx	lr
 8009e98:	20040fb8 	.word	0x20040fb8

08009e9c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	b084      	sub	sp, #16
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
 8009ea4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009ea6:	4b21      	ldr	r3, [pc, #132]	@ (8009f2c <prvAddCurrentTaskToDelayedList+0x90>)
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009eac:	4b20      	ldr	r3, [pc, #128]	@ (8009f30 <prvAddCurrentTaskToDelayedList+0x94>)
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	3304      	adds	r3, #4
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	f7fd ffec 	bl	8007e90 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ebe:	d10a      	bne.n	8009ed6 <prvAddCurrentTaskToDelayedList+0x3a>
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d007      	beq.n	8009ed6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009ec6:	4b1a      	ldr	r3, [pc, #104]	@ (8009f30 <prvAddCurrentTaskToDelayedList+0x94>)
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	3304      	adds	r3, #4
 8009ecc:	4619      	mov	r1, r3
 8009ece:	4819      	ldr	r0, [pc, #100]	@ (8009f34 <prvAddCurrentTaskToDelayedList+0x98>)
 8009ed0:	f7fd ff81 	bl	8007dd6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009ed4:	e026      	b.n	8009f24 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009ed6:	68fa      	ldr	r2, [r7, #12]
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	4413      	add	r3, r2
 8009edc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009ede:	4b14      	ldr	r3, [pc, #80]	@ (8009f30 <prvAddCurrentTaskToDelayedList+0x94>)
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	68ba      	ldr	r2, [r7, #8]
 8009ee4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009ee6:	68ba      	ldr	r2, [r7, #8]
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	429a      	cmp	r2, r3
 8009eec:	d209      	bcs.n	8009f02 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009eee:	4b12      	ldr	r3, [pc, #72]	@ (8009f38 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009ef0:	681a      	ldr	r2, [r3, #0]
 8009ef2:	4b0f      	ldr	r3, [pc, #60]	@ (8009f30 <prvAddCurrentTaskToDelayedList+0x94>)
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	3304      	adds	r3, #4
 8009ef8:	4619      	mov	r1, r3
 8009efa:	4610      	mov	r0, r2
 8009efc:	f7fd ff8f 	bl	8007e1e <vListInsert>
}
 8009f00:	e010      	b.n	8009f24 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009f02:	4b0e      	ldr	r3, [pc, #56]	@ (8009f3c <prvAddCurrentTaskToDelayedList+0xa0>)
 8009f04:	681a      	ldr	r2, [r3, #0]
 8009f06:	4b0a      	ldr	r3, [pc, #40]	@ (8009f30 <prvAddCurrentTaskToDelayedList+0x94>)
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	3304      	adds	r3, #4
 8009f0c:	4619      	mov	r1, r3
 8009f0e:	4610      	mov	r0, r2
 8009f10:	f7fd ff85 	bl	8007e1e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009f14:	4b0a      	ldr	r3, [pc, #40]	@ (8009f40 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	68ba      	ldr	r2, [r7, #8]
 8009f1a:	429a      	cmp	r2, r3
 8009f1c:	d202      	bcs.n	8009f24 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009f1e:	4a08      	ldr	r2, [pc, #32]	@ (8009f40 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009f20:	68bb      	ldr	r3, [r7, #8]
 8009f22:	6013      	str	r3, [r2, #0]
}
 8009f24:	bf00      	nop
 8009f26:	3710      	adds	r7, #16
 8009f28:	46bd      	mov	sp, r7
 8009f2a:	bd80      	pop	{r7, pc}
 8009f2c:	20041490 	.word	0x20041490
 8009f30:	20040fb8 	.word	0x20040fb8
 8009f34:	20041478 	.word	0x20041478
 8009f38:	20041448 	.word	0x20041448
 8009f3c:	20041444 	.word	0x20041444
 8009f40:	200414ac 	.word	0x200414ac

08009f44 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	b08a      	sub	sp, #40	@ 0x28
 8009f48:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009f4e:	f000 fb13 	bl	800a578 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009f52:	4b1d      	ldr	r3, [pc, #116]	@ (8009fc8 <xTimerCreateTimerTask+0x84>)
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d021      	beq.n	8009f9e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009f5e:	2300      	movs	r3, #0
 8009f60:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009f62:	1d3a      	adds	r2, r7, #4
 8009f64:	f107 0108 	add.w	r1, r7, #8
 8009f68:	f107 030c 	add.w	r3, r7, #12
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	f7fd feeb 	bl	8007d48 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009f72:	6879      	ldr	r1, [r7, #4]
 8009f74:	68bb      	ldr	r3, [r7, #8]
 8009f76:	68fa      	ldr	r2, [r7, #12]
 8009f78:	9202      	str	r2, [sp, #8]
 8009f7a:	9301      	str	r3, [sp, #4]
 8009f7c:	2302      	movs	r3, #2
 8009f7e:	9300      	str	r3, [sp, #0]
 8009f80:	2300      	movs	r3, #0
 8009f82:	460a      	mov	r2, r1
 8009f84:	4911      	ldr	r1, [pc, #68]	@ (8009fcc <xTimerCreateTimerTask+0x88>)
 8009f86:	4812      	ldr	r0, [pc, #72]	@ (8009fd0 <xTimerCreateTimerTask+0x8c>)
 8009f88:	f7fe ffd8 	bl	8008f3c <xTaskCreateStatic>
 8009f8c:	4603      	mov	r3, r0
 8009f8e:	4a11      	ldr	r2, [pc, #68]	@ (8009fd4 <xTimerCreateTimerTask+0x90>)
 8009f90:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009f92:	4b10      	ldr	r3, [pc, #64]	@ (8009fd4 <xTimerCreateTimerTask+0x90>)
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d001      	beq.n	8009f9e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009f9a:	2301      	movs	r3, #1
 8009f9c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009f9e:	697b      	ldr	r3, [r7, #20]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d10b      	bne.n	8009fbc <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009fa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fa8:	f383 8811 	msr	BASEPRI, r3
 8009fac:	f3bf 8f6f 	isb	sy
 8009fb0:	f3bf 8f4f 	dsb	sy
 8009fb4:	613b      	str	r3, [r7, #16]
}
 8009fb6:	bf00      	nop
 8009fb8:	bf00      	nop
 8009fba:	e7fd      	b.n	8009fb8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009fbc:	697b      	ldr	r3, [r7, #20]
}
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	3718      	adds	r7, #24
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bd80      	pop	{r7, pc}
 8009fc6:	bf00      	nop
 8009fc8:	200414e8 	.word	0x200414e8
 8009fcc:	0800b0a8 	.word	0x0800b0a8
 8009fd0:	0800a111 	.word	0x0800a111
 8009fd4:	200414ec 	.word	0x200414ec

08009fd8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009fd8:	b580      	push	{r7, lr}
 8009fda:	b08a      	sub	sp, #40	@ 0x28
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	60f8      	str	r0, [r7, #12]
 8009fe0:	60b9      	str	r1, [r7, #8]
 8009fe2:	607a      	str	r2, [r7, #4]
 8009fe4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d10b      	bne.n	800a008 <xTimerGenericCommand+0x30>
	__asm volatile
 8009ff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ff4:	f383 8811 	msr	BASEPRI, r3
 8009ff8:	f3bf 8f6f 	isb	sy
 8009ffc:	f3bf 8f4f 	dsb	sy
 800a000:	623b      	str	r3, [r7, #32]
}
 800a002:	bf00      	nop
 800a004:	bf00      	nop
 800a006:	e7fd      	b.n	800a004 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a008:	4b19      	ldr	r3, [pc, #100]	@ (800a070 <xTimerGenericCommand+0x98>)
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d02a      	beq.n	800a066 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a010:	68bb      	ldr	r3, [r7, #8]
 800a012:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a01c:	68bb      	ldr	r3, [r7, #8]
 800a01e:	2b05      	cmp	r3, #5
 800a020:	dc18      	bgt.n	800a054 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a022:	f7ff fdad 	bl	8009b80 <xTaskGetSchedulerState>
 800a026:	4603      	mov	r3, r0
 800a028:	2b02      	cmp	r3, #2
 800a02a:	d109      	bne.n	800a040 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a02c:	4b10      	ldr	r3, [pc, #64]	@ (800a070 <xTimerGenericCommand+0x98>)
 800a02e:	6818      	ldr	r0, [r3, #0]
 800a030:	f107 0110 	add.w	r1, r7, #16
 800a034:	2300      	movs	r3, #0
 800a036:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a038:	f7fe f908 	bl	800824c <xQueueGenericSend>
 800a03c:	6278      	str	r0, [r7, #36]	@ 0x24
 800a03e:	e012      	b.n	800a066 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a040:	4b0b      	ldr	r3, [pc, #44]	@ (800a070 <xTimerGenericCommand+0x98>)
 800a042:	6818      	ldr	r0, [r3, #0]
 800a044:	f107 0110 	add.w	r1, r7, #16
 800a048:	2300      	movs	r3, #0
 800a04a:	2200      	movs	r2, #0
 800a04c:	f7fe f8fe 	bl	800824c <xQueueGenericSend>
 800a050:	6278      	str	r0, [r7, #36]	@ 0x24
 800a052:	e008      	b.n	800a066 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a054:	4b06      	ldr	r3, [pc, #24]	@ (800a070 <xTimerGenericCommand+0x98>)
 800a056:	6818      	ldr	r0, [r3, #0]
 800a058:	f107 0110 	add.w	r1, r7, #16
 800a05c:	2300      	movs	r3, #0
 800a05e:	683a      	ldr	r2, [r7, #0]
 800a060:	f7fe f9f6 	bl	8008450 <xQueueGenericSendFromISR>
 800a064:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a068:	4618      	mov	r0, r3
 800a06a:	3728      	adds	r7, #40	@ 0x28
 800a06c:	46bd      	mov	sp, r7
 800a06e:	bd80      	pop	{r7, pc}
 800a070:	200414e8 	.word	0x200414e8

0800a074 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a074:	b580      	push	{r7, lr}
 800a076:	b088      	sub	sp, #32
 800a078:	af02      	add	r7, sp, #8
 800a07a:	6078      	str	r0, [r7, #4]
 800a07c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a07e:	4b23      	ldr	r3, [pc, #140]	@ (800a10c <prvProcessExpiredTimer+0x98>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	68db      	ldr	r3, [r3, #12]
 800a084:	68db      	ldr	r3, [r3, #12]
 800a086:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a088:	697b      	ldr	r3, [r7, #20]
 800a08a:	3304      	adds	r3, #4
 800a08c:	4618      	mov	r0, r3
 800a08e:	f7fd feff 	bl	8007e90 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a092:	697b      	ldr	r3, [r7, #20]
 800a094:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a098:	f003 0304 	and.w	r3, r3, #4
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d023      	beq.n	800a0e8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a0a0:	697b      	ldr	r3, [r7, #20]
 800a0a2:	699a      	ldr	r2, [r3, #24]
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	18d1      	adds	r1, r2, r3
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	683a      	ldr	r2, [r7, #0]
 800a0ac:	6978      	ldr	r0, [r7, #20]
 800a0ae:	f000 f8d5 	bl	800a25c <prvInsertTimerInActiveList>
 800a0b2:	4603      	mov	r3, r0
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d020      	beq.n	800a0fa <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	9300      	str	r3, [sp, #0]
 800a0bc:	2300      	movs	r3, #0
 800a0be:	687a      	ldr	r2, [r7, #4]
 800a0c0:	2100      	movs	r1, #0
 800a0c2:	6978      	ldr	r0, [r7, #20]
 800a0c4:	f7ff ff88 	bl	8009fd8 <xTimerGenericCommand>
 800a0c8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a0ca:	693b      	ldr	r3, [r7, #16]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d114      	bne.n	800a0fa <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a0d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0d4:	f383 8811 	msr	BASEPRI, r3
 800a0d8:	f3bf 8f6f 	isb	sy
 800a0dc:	f3bf 8f4f 	dsb	sy
 800a0e0:	60fb      	str	r3, [r7, #12]
}
 800a0e2:	bf00      	nop
 800a0e4:	bf00      	nop
 800a0e6:	e7fd      	b.n	800a0e4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a0e8:	697b      	ldr	r3, [r7, #20]
 800a0ea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a0ee:	f023 0301 	bic.w	r3, r3, #1
 800a0f2:	b2da      	uxtb	r2, r3
 800a0f4:	697b      	ldr	r3, [r7, #20]
 800a0f6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a0fa:	697b      	ldr	r3, [r7, #20]
 800a0fc:	6a1b      	ldr	r3, [r3, #32]
 800a0fe:	6978      	ldr	r0, [r7, #20]
 800a100:	4798      	blx	r3
}
 800a102:	bf00      	nop
 800a104:	3718      	adds	r7, #24
 800a106:	46bd      	mov	sp, r7
 800a108:	bd80      	pop	{r7, pc}
 800a10a:	bf00      	nop
 800a10c:	200414e0 	.word	0x200414e0

0800a110 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a110:	b580      	push	{r7, lr}
 800a112:	b084      	sub	sp, #16
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a118:	f107 0308 	add.w	r3, r7, #8
 800a11c:	4618      	mov	r0, r3
 800a11e:	f000 f859 	bl	800a1d4 <prvGetNextExpireTime>
 800a122:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a124:	68bb      	ldr	r3, [r7, #8]
 800a126:	4619      	mov	r1, r3
 800a128:	68f8      	ldr	r0, [r7, #12]
 800a12a:	f000 f805 	bl	800a138 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a12e:	f000 f8d7 	bl	800a2e0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a132:	bf00      	nop
 800a134:	e7f0      	b.n	800a118 <prvTimerTask+0x8>
	...

0800a138 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a138:	b580      	push	{r7, lr}
 800a13a:	b084      	sub	sp, #16
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
 800a140:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a142:	f7ff f929 	bl	8009398 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a146:	f107 0308 	add.w	r3, r7, #8
 800a14a:	4618      	mov	r0, r3
 800a14c:	f000 f866 	bl	800a21c <prvSampleTimeNow>
 800a150:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a152:	68bb      	ldr	r3, [r7, #8]
 800a154:	2b00      	cmp	r3, #0
 800a156:	d130      	bne.n	800a1ba <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a158:	683b      	ldr	r3, [r7, #0]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d10a      	bne.n	800a174 <prvProcessTimerOrBlockTask+0x3c>
 800a15e:	687a      	ldr	r2, [r7, #4]
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	429a      	cmp	r2, r3
 800a164:	d806      	bhi.n	800a174 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a166:	f7ff f925 	bl	80093b4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a16a:	68f9      	ldr	r1, [r7, #12]
 800a16c:	6878      	ldr	r0, [r7, #4]
 800a16e:	f7ff ff81 	bl	800a074 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a172:	e024      	b.n	800a1be <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a174:	683b      	ldr	r3, [r7, #0]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d008      	beq.n	800a18c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a17a:	4b13      	ldr	r3, [pc, #76]	@ (800a1c8 <prvProcessTimerOrBlockTask+0x90>)
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	2b00      	cmp	r3, #0
 800a182:	d101      	bne.n	800a188 <prvProcessTimerOrBlockTask+0x50>
 800a184:	2301      	movs	r3, #1
 800a186:	e000      	b.n	800a18a <prvProcessTimerOrBlockTask+0x52>
 800a188:	2300      	movs	r3, #0
 800a18a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a18c:	4b0f      	ldr	r3, [pc, #60]	@ (800a1cc <prvProcessTimerOrBlockTask+0x94>)
 800a18e:	6818      	ldr	r0, [r3, #0]
 800a190:	687a      	ldr	r2, [r7, #4]
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	1ad3      	subs	r3, r2, r3
 800a196:	683a      	ldr	r2, [r7, #0]
 800a198:	4619      	mov	r1, r3
 800a19a:	f7fe fe9b 	bl	8008ed4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a19e:	f7ff f909 	bl	80093b4 <xTaskResumeAll>
 800a1a2:	4603      	mov	r3, r0
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d10a      	bne.n	800a1be <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a1a8:	4b09      	ldr	r3, [pc, #36]	@ (800a1d0 <prvProcessTimerOrBlockTask+0x98>)
 800a1aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a1ae:	601a      	str	r2, [r3, #0]
 800a1b0:	f3bf 8f4f 	dsb	sy
 800a1b4:	f3bf 8f6f 	isb	sy
}
 800a1b8:	e001      	b.n	800a1be <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a1ba:	f7ff f8fb 	bl	80093b4 <xTaskResumeAll>
}
 800a1be:	bf00      	nop
 800a1c0:	3710      	adds	r7, #16
 800a1c2:	46bd      	mov	sp, r7
 800a1c4:	bd80      	pop	{r7, pc}
 800a1c6:	bf00      	nop
 800a1c8:	200414e4 	.word	0x200414e4
 800a1cc:	200414e8 	.word	0x200414e8
 800a1d0:	e000ed04 	.word	0xe000ed04

0800a1d4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a1d4:	b480      	push	{r7}
 800a1d6:	b085      	sub	sp, #20
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a1dc:	4b0e      	ldr	r3, [pc, #56]	@ (800a218 <prvGetNextExpireTime+0x44>)
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d101      	bne.n	800a1ea <prvGetNextExpireTime+0x16>
 800a1e6:	2201      	movs	r2, #1
 800a1e8:	e000      	b.n	800a1ec <prvGetNextExpireTime+0x18>
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d105      	bne.n	800a204 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a1f8:	4b07      	ldr	r3, [pc, #28]	@ (800a218 <prvGetNextExpireTime+0x44>)
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	68db      	ldr	r3, [r3, #12]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	60fb      	str	r3, [r7, #12]
 800a202:	e001      	b.n	800a208 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a204:	2300      	movs	r3, #0
 800a206:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a208:	68fb      	ldr	r3, [r7, #12]
}
 800a20a:	4618      	mov	r0, r3
 800a20c:	3714      	adds	r7, #20
 800a20e:	46bd      	mov	sp, r7
 800a210:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a214:	4770      	bx	lr
 800a216:	bf00      	nop
 800a218:	200414e0 	.word	0x200414e0

0800a21c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b084      	sub	sp, #16
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a224:	f7ff f964 	bl	80094f0 <xTaskGetTickCount>
 800a228:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a22a:	4b0b      	ldr	r3, [pc, #44]	@ (800a258 <prvSampleTimeNow+0x3c>)
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	68fa      	ldr	r2, [r7, #12]
 800a230:	429a      	cmp	r2, r3
 800a232:	d205      	bcs.n	800a240 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a234:	f000 f93a 	bl	800a4ac <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	2201      	movs	r2, #1
 800a23c:	601a      	str	r2, [r3, #0]
 800a23e:	e002      	b.n	800a246 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	2200      	movs	r2, #0
 800a244:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a246:	4a04      	ldr	r2, [pc, #16]	@ (800a258 <prvSampleTimeNow+0x3c>)
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a24c:	68fb      	ldr	r3, [r7, #12]
}
 800a24e:	4618      	mov	r0, r3
 800a250:	3710      	adds	r7, #16
 800a252:	46bd      	mov	sp, r7
 800a254:	bd80      	pop	{r7, pc}
 800a256:	bf00      	nop
 800a258:	200414f0 	.word	0x200414f0

0800a25c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a25c:	b580      	push	{r7, lr}
 800a25e:	b086      	sub	sp, #24
 800a260:	af00      	add	r7, sp, #0
 800a262:	60f8      	str	r0, [r7, #12]
 800a264:	60b9      	str	r1, [r7, #8]
 800a266:	607a      	str	r2, [r7, #4]
 800a268:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a26a:	2300      	movs	r3, #0
 800a26c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	68ba      	ldr	r2, [r7, #8]
 800a272:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	68fa      	ldr	r2, [r7, #12]
 800a278:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a27a:	68ba      	ldr	r2, [r7, #8]
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	429a      	cmp	r2, r3
 800a280:	d812      	bhi.n	800a2a8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a282:	687a      	ldr	r2, [r7, #4]
 800a284:	683b      	ldr	r3, [r7, #0]
 800a286:	1ad2      	subs	r2, r2, r3
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	699b      	ldr	r3, [r3, #24]
 800a28c:	429a      	cmp	r2, r3
 800a28e:	d302      	bcc.n	800a296 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a290:	2301      	movs	r3, #1
 800a292:	617b      	str	r3, [r7, #20]
 800a294:	e01b      	b.n	800a2ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a296:	4b10      	ldr	r3, [pc, #64]	@ (800a2d8 <prvInsertTimerInActiveList+0x7c>)
 800a298:	681a      	ldr	r2, [r3, #0]
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	3304      	adds	r3, #4
 800a29e:	4619      	mov	r1, r3
 800a2a0:	4610      	mov	r0, r2
 800a2a2:	f7fd fdbc 	bl	8007e1e <vListInsert>
 800a2a6:	e012      	b.n	800a2ce <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a2a8:	687a      	ldr	r2, [r7, #4]
 800a2aa:	683b      	ldr	r3, [r7, #0]
 800a2ac:	429a      	cmp	r2, r3
 800a2ae:	d206      	bcs.n	800a2be <prvInsertTimerInActiveList+0x62>
 800a2b0:	68ba      	ldr	r2, [r7, #8]
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	429a      	cmp	r2, r3
 800a2b6:	d302      	bcc.n	800a2be <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a2b8:	2301      	movs	r3, #1
 800a2ba:	617b      	str	r3, [r7, #20]
 800a2bc:	e007      	b.n	800a2ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a2be:	4b07      	ldr	r3, [pc, #28]	@ (800a2dc <prvInsertTimerInActiveList+0x80>)
 800a2c0:	681a      	ldr	r2, [r3, #0]
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	3304      	adds	r3, #4
 800a2c6:	4619      	mov	r1, r3
 800a2c8:	4610      	mov	r0, r2
 800a2ca:	f7fd fda8 	bl	8007e1e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a2ce:	697b      	ldr	r3, [r7, #20]
}
 800a2d0:	4618      	mov	r0, r3
 800a2d2:	3718      	adds	r7, #24
 800a2d4:	46bd      	mov	sp, r7
 800a2d6:	bd80      	pop	{r7, pc}
 800a2d8:	200414e4 	.word	0x200414e4
 800a2dc:	200414e0 	.word	0x200414e0

0800a2e0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a2e0:	b580      	push	{r7, lr}
 800a2e2:	b08e      	sub	sp, #56	@ 0x38
 800a2e4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a2e6:	e0ce      	b.n	800a486 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	da19      	bge.n	800a322 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a2ee:	1d3b      	adds	r3, r7, #4
 800a2f0:	3304      	adds	r3, #4
 800a2f2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a2f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d10b      	bne.n	800a312 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a2fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2fe:	f383 8811 	msr	BASEPRI, r3
 800a302:	f3bf 8f6f 	isb	sy
 800a306:	f3bf 8f4f 	dsb	sy
 800a30a:	61fb      	str	r3, [r7, #28]
}
 800a30c:	bf00      	nop
 800a30e:	bf00      	nop
 800a310:	e7fd      	b.n	800a30e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a312:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a318:	6850      	ldr	r0, [r2, #4]
 800a31a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a31c:	6892      	ldr	r2, [r2, #8]
 800a31e:	4611      	mov	r1, r2
 800a320:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2b00      	cmp	r3, #0
 800a326:	f2c0 80ae 	blt.w	800a486 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a32e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a330:	695b      	ldr	r3, [r3, #20]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d004      	beq.n	800a340 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a338:	3304      	adds	r3, #4
 800a33a:	4618      	mov	r0, r3
 800a33c:	f7fd fda8 	bl	8007e90 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a340:	463b      	mov	r3, r7
 800a342:	4618      	mov	r0, r3
 800a344:	f7ff ff6a 	bl	800a21c <prvSampleTimeNow>
 800a348:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	2b09      	cmp	r3, #9
 800a34e:	f200 8097 	bhi.w	800a480 <prvProcessReceivedCommands+0x1a0>
 800a352:	a201      	add	r2, pc, #4	@ (adr r2, 800a358 <prvProcessReceivedCommands+0x78>)
 800a354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a358:	0800a381 	.word	0x0800a381
 800a35c:	0800a381 	.word	0x0800a381
 800a360:	0800a381 	.word	0x0800a381
 800a364:	0800a3f7 	.word	0x0800a3f7
 800a368:	0800a40b 	.word	0x0800a40b
 800a36c:	0800a457 	.word	0x0800a457
 800a370:	0800a381 	.word	0x0800a381
 800a374:	0800a381 	.word	0x0800a381
 800a378:	0800a3f7 	.word	0x0800a3f7
 800a37c:	0800a40b 	.word	0x0800a40b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a382:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a386:	f043 0301 	orr.w	r3, r3, #1
 800a38a:	b2da      	uxtb	r2, r3
 800a38c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a38e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a392:	68ba      	ldr	r2, [r7, #8]
 800a394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a396:	699b      	ldr	r3, [r3, #24]
 800a398:	18d1      	adds	r1, r2, r3
 800a39a:	68bb      	ldr	r3, [r7, #8]
 800a39c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a39e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a3a0:	f7ff ff5c 	bl	800a25c <prvInsertTimerInActiveList>
 800a3a4:	4603      	mov	r3, r0
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d06c      	beq.n	800a484 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a3aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3ac:	6a1b      	ldr	r3, [r3, #32]
 800a3ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a3b0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a3b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a3b8:	f003 0304 	and.w	r3, r3, #4
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d061      	beq.n	800a484 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a3c0:	68ba      	ldr	r2, [r7, #8]
 800a3c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3c4:	699b      	ldr	r3, [r3, #24]
 800a3c6:	441a      	add	r2, r3
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	9300      	str	r3, [sp, #0]
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	2100      	movs	r1, #0
 800a3d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a3d2:	f7ff fe01 	bl	8009fd8 <xTimerGenericCommand>
 800a3d6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a3d8:	6a3b      	ldr	r3, [r7, #32]
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d152      	bne.n	800a484 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a3de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3e2:	f383 8811 	msr	BASEPRI, r3
 800a3e6:	f3bf 8f6f 	isb	sy
 800a3ea:	f3bf 8f4f 	dsb	sy
 800a3ee:	61bb      	str	r3, [r7, #24]
}
 800a3f0:	bf00      	nop
 800a3f2:	bf00      	nop
 800a3f4:	e7fd      	b.n	800a3f2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a3f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a3fc:	f023 0301 	bic.w	r3, r3, #1
 800a400:	b2da      	uxtb	r2, r3
 800a402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a404:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a408:	e03d      	b.n	800a486 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a40a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a40c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a410:	f043 0301 	orr.w	r3, r3, #1
 800a414:	b2da      	uxtb	r2, r3
 800a416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a418:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a41c:	68ba      	ldr	r2, [r7, #8]
 800a41e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a420:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a424:	699b      	ldr	r3, [r3, #24]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d10b      	bne.n	800a442 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a42a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a42e:	f383 8811 	msr	BASEPRI, r3
 800a432:	f3bf 8f6f 	isb	sy
 800a436:	f3bf 8f4f 	dsb	sy
 800a43a:	617b      	str	r3, [r7, #20]
}
 800a43c:	bf00      	nop
 800a43e:	bf00      	nop
 800a440:	e7fd      	b.n	800a43e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a444:	699a      	ldr	r2, [r3, #24]
 800a446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a448:	18d1      	adds	r1, r2, r3
 800a44a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a44c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a44e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a450:	f7ff ff04 	bl	800a25c <prvInsertTimerInActiveList>
					break;
 800a454:	e017      	b.n	800a486 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a458:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a45c:	f003 0302 	and.w	r3, r3, #2
 800a460:	2b00      	cmp	r3, #0
 800a462:	d103      	bne.n	800a46c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a464:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a466:	f000 fbe7 	bl	800ac38 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a46a:	e00c      	b.n	800a486 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a46c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a46e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a472:	f023 0301 	bic.w	r3, r3, #1
 800a476:	b2da      	uxtb	r2, r3
 800a478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a47a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a47e:	e002      	b.n	800a486 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a480:	bf00      	nop
 800a482:	e000      	b.n	800a486 <prvProcessReceivedCommands+0x1a6>
					break;
 800a484:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a486:	4b08      	ldr	r3, [pc, #32]	@ (800a4a8 <prvProcessReceivedCommands+0x1c8>)
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	1d39      	adds	r1, r7, #4
 800a48c:	2200      	movs	r2, #0
 800a48e:	4618      	mov	r0, r3
 800a490:	f7fe f90c 	bl	80086ac <xQueueReceive>
 800a494:	4603      	mov	r3, r0
 800a496:	2b00      	cmp	r3, #0
 800a498:	f47f af26 	bne.w	800a2e8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a49c:	bf00      	nop
 800a49e:	bf00      	nop
 800a4a0:	3730      	adds	r7, #48	@ 0x30
 800a4a2:	46bd      	mov	sp, r7
 800a4a4:	bd80      	pop	{r7, pc}
 800a4a6:	bf00      	nop
 800a4a8:	200414e8 	.word	0x200414e8

0800a4ac <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a4ac:	b580      	push	{r7, lr}
 800a4ae:	b088      	sub	sp, #32
 800a4b0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a4b2:	e049      	b.n	800a548 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a4b4:	4b2e      	ldr	r3, [pc, #184]	@ (800a570 <prvSwitchTimerLists+0xc4>)
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	68db      	ldr	r3, [r3, #12]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a4be:	4b2c      	ldr	r3, [pc, #176]	@ (800a570 <prvSwitchTimerLists+0xc4>)
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	68db      	ldr	r3, [r3, #12]
 800a4c4:	68db      	ldr	r3, [r3, #12]
 800a4c6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	3304      	adds	r3, #4
 800a4cc:	4618      	mov	r0, r3
 800a4ce:	f7fd fcdf 	bl	8007e90 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	6a1b      	ldr	r3, [r3, #32]
 800a4d6:	68f8      	ldr	r0, [r7, #12]
 800a4d8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a4e0:	f003 0304 	and.w	r3, r3, #4
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d02f      	beq.n	800a548 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	699b      	ldr	r3, [r3, #24]
 800a4ec:	693a      	ldr	r2, [r7, #16]
 800a4ee:	4413      	add	r3, r2
 800a4f0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a4f2:	68ba      	ldr	r2, [r7, #8]
 800a4f4:	693b      	ldr	r3, [r7, #16]
 800a4f6:	429a      	cmp	r2, r3
 800a4f8:	d90e      	bls.n	800a518 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	68ba      	ldr	r2, [r7, #8]
 800a4fe:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	68fa      	ldr	r2, [r7, #12]
 800a504:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a506:	4b1a      	ldr	r3, [pc, #104]	@ (800a570 <prvSwitchTimerLists+0xc4>)
 800a508:	681a      	ldr	r2, [r3, #0]
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	3304      	adds	r3, #4
 800a50e:	4619      	mov	r1, r3
 800a510:	4610      	mov	r0, r2
 800a512:	f7fd fc84 	bl	8007e1e <vListInsert>
 800a516:	e017      	b.n	800a548 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a518:	2300      	movs	r3, #0
 800a51a:	9300      	str	r3, [sp, #0]
 800a51c:	2300      	movs	r3, #0
 800a51e:	693a      	ldr	r2, [r7, #16]
 800a520:	2100      	movs	r1, #0
 800a522:	68f8      	ldr	r0, [r7, #12]
 800a524:	f7ff fd58 	bl	8009fd8 <xTimerGenericCommand>
 800a528:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d10b      	bne.n	800a548 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a530:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a534:	f383 8811 	msr	BASEPRI, r3
 800a538:	f3bf 8f6f 	isb	sy
 800a53c:	f3bf 8f4f 	dsb	sy
 800a540:	603b      	str	r3, [r7, #0]
}
 800a542:	bf00      	nop
 800a544:	bf00      	nop
 800a546:	e7fd      	b.n	800a544 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a548:	4b09      	ldr	r3, [pc, #36]	@ (800a570 <prvSwitchTimerLists+0xc4>)
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d1b0      	bne.n	800a4b4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a552:	4b07      	ldr	r3, [pc, #28]	@ (800a570 <prvSwitchTimerLists+0xc4>)
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a558:	4b06      	ldr	r3, [pc, #24]	@ (800a574 <prvSwitchTimerLists+0xc8>)
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	4a04      	ldr	r2, [pc, #16]	@ (800a570 <prvSwitchTimerLists+0xc4>)
 800a55e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a560:	4a04      	ldr	r2, [pc, #16]	@ (800a574 <prvSwitchTimerLists+0xc8>)
 800a562:	697b      	ldr	r3, [r7, #20]
 800a564:	6013      	str	r3, [r2, #0]
}
 800a566:	bf00      	nop
 800a568:	3718      	adds	r7, #24
 800a56a:	46bd      	mov	sp, r7
 800a56c:	bd80      	pop	{r7, pc}
 800a56e:	bf00      	nop
 800a570:	200414e0 	.word	0x200414e0
 800a574:	200414e4 	.word	0x200414e4

0800a578 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b082      	sub	sp, #8
 800a57c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a57e:	f000 f96b 	bl	800a858 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a582:	4b15      	ldr	r3, [pc, #84]	@ (800a5d8 <prvCheckForValidListAndQueue+0x60>)
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	2b00      	cmp	r3, #0
 800a588:	d120      	bne.n	800a5cc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a58a:	4814      	ldr	r0, [pc, #80]	@ (800a5dc <prvCheckForValidListAndQueue+0x64>)
 800a58c:	f7fd fbf6 	bl	8007d7c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a590:	4813      	ldr	r0, [pc, #76]	@ (800a5e0 <prvCheckForValidListAndQueue+0x68>)
 800a592:	f7fd fbf3 	bl	8007d7c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a596:	4b13      	ldr	r3, [pc, #76]	@ (800a5e4 <prvCheckForValidListAndQueue+0x6c>)
 800a598:	4a10      	ldr	r2, [pc, #64]	@ (800a5dc <prvCheckForValidListAndQueue+0x64>)
 800a59a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a59c:	4b12      	ldr	r3, [pc, #72]	@ (800a5e8 <prvCheckForValidListAndQueue+0x70>)
 800a59e:	4a10      	ldr	r2, [pc, #64]	@ (800a5e0 <prvCheckForValidListAndQueue+0x68>)
 800a5a0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	9300      	str	r3, [sp, #0]
 800a5a6:	4b11      	ldr	r3, [pc, #68]	@ (800a5ec <prvCheckForValidListAndQueue+0x74>)
 800a5a8:	4a11      	ldr	r2, [pc, #68]	@ (800a5f0 <prvCheckForValidListAndQueue+0x78>)
 800a5aa:	2110      	movs	r1, #16
 800a5ac:	200a      	movs	r0, #10
 800a5ae:	f7fd fd03 	bl	8007fb8 <xQueueGenericCreateStatic>
 800a5b2:	4603      	mov	r3, r0
 800a5b4:	4a08      	ldr	r2, [pc, #32]	@ (800a5d8 <prvCheckForValidListAndQueue+0x60>)
 800a5b6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a5b8:	4b07      	ldr	r3, [pc, #28]	@ (800a5d8 <prvCheckForValidListAndQueue+0x60>)
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d005      	beq.n	800a5cc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a5c0:	4b05      	ldr	r3, [pc, #20]	@ (800a5d8 <prvCheckForValidListAndQueue+0x60>)
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	490b      	ldr	r1, [pc, #44]	@ (800a5f4 <prvCheckForValidListAndQueue+0x7c>)
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	f7fe fc30 	bl	8008e2c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a5cc:	f000 f976 	bl	800a8bc <vPortExitCritical>
}
 800a5d0:	bf00      	nop
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	bd80      	pop	{r7, pc}
 800a5d6:	bf00      	nop
 800a5d8:	200414e8 	.word	0x200414e8
 800a5dc:	200414b8 	.word	0x200414b8
 800a5e0:	200414cc 	.word	0x200414cc
 800a5e4:	200414e0 	.word	0x200414e0
 800a5e8:	200414e4 	.word	0x200414e4
 800a5ec:	20041594 	.word	0x20041594
 800a5f0:	200414f4 	.word	0x200414f4
 800a5f4:	0800b0b0 	.word	0x0800b0b0

0800a5f8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a5f8:	b480      	push	{r7}
 800a5fa:	b085      	sub	sp, #20
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	60f8      	str	r0, [r7, #12]
 800a600:	60b9      	str	r1, [r7, #8]
 800a602:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	3b04      	subs	r3, #4
 800a608:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a610:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	3b04      	subs	r3, #4
 800a616:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a618:	68bb      	ldr	r3, [r7, #8]
 800a61a:	f023 0201 	bic.w	r2, r3, #1
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	3b04      	subs	r3, #4
 800a626:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a628:	4a0c      	ldr	r2, [pc, #48]	@ (800a65c <pxPortInitialiseStack+0x64>)
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	3b14      	subs	r3, #20
 800a632:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a634:	687a      	ldr	r2, [r7, #4]
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	3b04      	subs	r3, #4
 800a63e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	f06f 0202 	mvn.w	r2, #2
 800a646:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	3b20      	subs	r3, #32
 800a64c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a64e:	68fb      	ldr	r3, [r7, #12]
}
 800a650:	4618      	mov	r0, r3
 800a652:	3714      	adds	r7, #20
 800a654:	46bd      	mov	sp, r7
 800a656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65a:	4770      	bx	lr
 800a65c:	0800a661 	.word	0x0800a661

0800a660 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a660:	b480      	push	{r7}
 800a662:	b085      	sub	sp, #20
 800a664:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a666:	2300      	movs	r3, #0
 800a668:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a66a:	4b13      	ldr	r3, [pc, #76]	@ (800a6b8 <prvTaskExitError+0x58>)
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a672:	d00b      	beq.n	800a68c <prvTaskExitError+0x2c>
	__asm volatile
 800a674:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a678:	f383 8811 	msr	BASEPRI, r3
 800a67c:	f3bf 8f6f 	isb	sy
 800a680:	f3bf 8f4f 	dsb	sy
 800a684:	60fb      	str	r3, [r7, #12]
}
 800a686:	bf00      	nop
 800a688:	bf00      	nop
 800a68a:	e7fd      	b.n	800a688 <prvTaskExitError+0x28>
	__asm volatile
 800a68c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a690:	f383 8811 	msr	BASEPRI, r3
 800a694:	f3bf 8f6f 	isb	sy
 800a698:	f3bf 8f4f 	dsb	sy
 800a69c:	60bb      	str	r3, [r7, #8]
}
 800a69e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a6a0:	bf00      	nop
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d0fc      	beq.n	800a6a2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a6a8:	bf00      	nop
 800a6aa:	bf00      	nop
 800a6ac:	3714      	adds	r7, #20
 800a6ae:	46bd      	mov	sp, r7
 800a6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b4:	4770      	bx	lr
 800a6b6:	bf00      	nop
 800a6b8:	20040010 	.word	0x20040010
 800a6bc:	00000000 	.word	0x00000000

0800a6c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a6c0:	4b07      	ldr	r3, [pc, #28]	@ (800a6e0 <pxCurrentTCBConst2>)
 800a6c2:	6819      	ldr	r1, [r3, #0]
 800a6c4:	6808      	ldr	r0, [r1, #0]
 800a6c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6ca:	f380 8809 	msr	PSP, r0
 800a6ce:	f3bf 8f6f 	isb	sy
 800a6d2:	f04f 0000 	mov.w	r0, #0
 800a6d6:	f380 8811 	msr	BASEPRI, r0
 800a6da:	4770      	bx	lr
 800a6dc:	f3af 8000 	nop.w

0800a6e0 <pxCurrentTCBConst2>:
 800a6e0:	20040fb8 	.word	0x20040fb8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a6e4:	bf00      	nop
 800a6e6:	bf00      	nop

0800a6e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a6e8:	4808      	ldr	r0, [pc, #32]	@ (800a70c <prvPortStartFirstTask+0x24>)
 800a6ea:	6800      	ldr	r0, [r0, #0]
 800a6ec:	6800      	ldr	r0, [r0, #0]
 800a6ee:	f380 8808 	msr	MSP, r0
 800a6f2:	f04f 0000 	mov.w	r0, #0
 800a6f6:	f380 8814 	msr	CONTROL, r0
 800a6fa:	b662      	cpsie	i
 800a6fc:	b661      	cpsie	f
 800a6fe:	f3bf 8f4f 	dsb	sy
 800a702:	f3bf 8f6f 	isb	sy
 800a706:	df00      	svc	0
 800a708:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a70a:	bf00      	nop
 800a70c:	e000ed08 	.word	0xe000ed08

0800a710 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b086      	sub	sp, #24
 800a714:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a716:	4b47      	ldr	r3, [pc, #284]	@ (800a834 <xPortStartScheduler+0x124>)
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	4a47      	ldr	r2, [pc, #284]	@ (800a838 <xPortStartScheduler+0x128>)
 800a71c:	4293      	cmp	r3, r2
 800a71e:	d10b      	bne.n	800a738 <xPortStartScheduler+0x28>
	__asm volatile
 800a720:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a724:	f383 8811 	msr	BASEPRI, r3
 800a728:	f3bf 8f6f 	isb	sy
 800a72c:	f3bf 8f4f 	dsb	sy
 800a730:	613b      	str	r3, [r7, #16]
}
 800a732:	bf00      	nop
 800a734:	bf00      	nop
 800a736:	e7fd      	b.n	800a734 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a738:	4b3e      	ldr	r3, [pc, #248]	@ (800a834 <xPortStartScheduler+0x124>)
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	4a3f      	ldr	r2, [pc, #252]	@ (800a83c <xPortStartScheduler+0x12c>)
 800a73e:	4293      	cmp	r3, r2
 800a740:	d10b      	bne.n	800a75a <xPortStartScheduler+0x4a>
	__asm volatile
 800a742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a746:	f383 8811 	msr	BASEPRI, r3
 800a74a:	f3bf 8f6f 	isb	sy
 800a74e:	f3bf 8f4f 	dsb	sy
 800a752:	60fb      	str	r3, [r7, #12]
}
 800a754:	bf00      	nop
 800a756:	bf00      	nop
 800a758:	e7fd      	b.n	800a756 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a75a:	4b39      	ldr	r3, [pc, #228]	@ (800a840 <xPortStartScheduler+0x130>)
 800a75c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a75e:	697b      	ldr	r3, [r7, #20]
 800a760:	781b      	ldrb	r3, [r3, #0]
 800a762:	b2db      	uxtb	r3, r3
 800a764:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a766:	697b      	ldr	r3, [r7, #20]
 800a768:	22ff      	movs	r2, #255	@ 0xff
 800a76a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a76c:	697b      	ldr	r3, [r7, #20]
 800a76e:	781b      	ldrb	r3, [r3, #0]
 800a770:	b2db      	uxtb	r3, r3
 800a772:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a774:	78fb      	ldrb	r3, [r7, #3]
 800a776:	b2db      	uxtb	r3, r3
 800a778:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a77c:	b2da      	uxtb	r2, r3
 800a77e:	4b31      	ldr	r3, [pc, #196]	@ (800a844 <xPortStartScheduler+0x134>)
 800a780:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a782:	4b31      	ldr	r3, [pc, #196]	@ (800a848 <xPortStartScheduler+0x138>)
 800a784:	2207      	movs	r2, #7
 800a786:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a788:	e009      	b.n	800a79e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a78a:	4b2f      	ldr	r3, [pc, #188]	@ (800a848 <xPortStartScheduler+0x138>)
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	3b01      	subs	r3, #1
 800a790:	4a2d      	ldr	r2, [pc, #180]	@ (800a848 <xPortStartScheduler+0x138>)
 800a792:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a794:	78fb      	ldrb	r3, [r7, #3]
 800a796:	b2db      	uxtb	r3, r3
 800a798:	005b      	lsls	r3, r3, #1
 800a79a:	b2db      	uxtb	r3, r3
 800a79c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a79e:	78fb      	ldrb	r3, [r7, #3]
 800a7a0:	b2db      	uxtb	r3, r3
 800a7a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a7a6:	2b80      	cmp	r3, #128	@ 0x80
 800a7a8:	d0ef      	beq.n	800a78a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a7aa:	4b27      	ldr	r3, [pc, #156]	@ (800a848 <xPortStartScheduler+0x138>)
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	f1c3 0307 	rsb	r3, r3, #7
 800a7b2:	2b04      	cmp	r3, #4
 800a7b4:	d00b      	beq.n	800a7ce <xPortStartScheduler+0xbe>
	__asm volatile
 800a7b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7ba:	f383 8811 	msr	BASEPRI, r3
 800a7be:	f3bf 8f6f 	isb	sy
 800a7c2:	f3bf 8f4f 	dsb	sy
 800a7c6:	60bb      	str	r3, [r7, #8]
}
 800a7c8:	bf00      	nop
 800a7ca:	bf00      	nop
 800a7cc:	e7fd      	b.n	800a7ca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a7ce:	4b1e      	ldr	r3, [pc, #120]	@ (800a848 <xPortStartScheduler+0x138>)
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	021b      	lsls	r3, r3, #8
 800a7d4:	4a1c      	ldr	r2, [pc, #112]	@ (800a848 <xPortStartScheduler+0x138>)
 800a7d6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a7d8:	4b1b      	ldr	r3, [pc, #108]	@ (800a848 <xPortStartScheduler+0x138>)
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a7e0:	4a19      	ldr	r2, [pc, #100]	@ (800a848 <xPortStartScheduler+0x138>)
 800a7e2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	b2da      	uxtb	r2, r3
 800a7e8:	697b      	ldr	r3, [r7, #20]
 800a7ea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a7ec:	4b17      	ldr	r3, [pc, #92]	@ (800a84c <xPortStartScheduler+0x13c>)
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	4a16      	ldr	r2, [pc, #88]	@ (800a84c <xPortStartScheduler+0x13c>)
 800a7f2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a7f6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a7f8:	4b14      	ldr	r3, [pc, #80]	@ (800a84c <xPortStartScheduler+0x13c>)
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	4a13      	ldr	r2, [pc, #76]	@ (800a84c <xPortStartScheduler+0x13c>)
 800a7fe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a802:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a804:	f000 f8da 	bl	800a9bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a808:	4b11      	ldr	r3, [pc, #68]	@ (800a850 <xPortStartScheduler+0x140>)
 800a80a:	2200      	movs	r2, #0
 800a80c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a80e:	f000 f8f9 	bl	800aa04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a812:	4b10      	ldr	r3, [pc, #64]	@ (800a854 <xPortStartScheduler+0x144>)
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	4a0f      	ldr	r2, [pc, #60]	@ (800a854 <xPortStartScheduler+0x144>)
 800a818:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a81c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a81e:	f7ff ff63 	bl	800a6e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a822:	f7fe ff2f 	bl	8009684 <vTaskSwitchContext>
	prvTaskExitError();
 800a826:	f7ff ff1b 	bl	800a660 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a82a:	2300      	movs	r3, #0
}
 800a82c:	4618      	mov	r0, r3
 800a82e:	3718      	adds	r7, #24
 800a830:	46bd      	mov	sp, r7
 800a832:	bd80      	pop	{r7, pc}
 800a834:	e000ed00 	.word	0xe000ed00
 800a838:	410fc271 	.word	0x410fc271
 800a83c:	410fc270 	.word	0x410fc270
 800a840:	e000e400 	.word	0xe000e400
 800a844:	200415e4 	.word	0x200415e4
 800a848:	200415e8 	.word	0x200415e8
 800a84c:	e000ed20 	.word	0xe000ed20
 800a850:	20040010 	.word	0x20040010
 800a854:	e000ef34 	.word	0xe000ef34

0800a858 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a858:	b480      	push	{r7}
 800a85a:	b083      	sub	sp, #12
 800a85c:	af00      	add	r7, sp, #0
	__asm volatile
 800a85e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a862:	f383 8811 	msr	BASEPRI, r3
 800a866:	f3bf 8f6f 	isb	sy
 800a86a:	f3bf 8f4f 	dsb	sy
 800a86e:	607b      	str	r3, [r7, #4]
}
 800a870:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a872:	4b10      	ldr	r3, [pc, #64]	@ (800a8b4 <vPortEnterCritical+0x5c>)
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	3301      	adds	r3, #1
 800a878:	4a0e      	ldr	r2, [pc, #56]	@ (800a8b4 <vPortEnterCritical+0x5c>)
 800a87a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a87c:	4b0d      	ldr	r3, [pc, #52]	@ (800a8b4 <vPortEnterCritical+0x5c>)
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	2b01      	cmp	r3, #1
 800a882:	d110      	bne.n	800a8a6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a884:	4b0c      	ldr	r3, [pc, #48]	@ (800a8b8 <vPortEnterCritical+0x60>)
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	b2db      	uxtb	r3, r3
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d00b      	beq.n	800a8a6 <vPortEnterCritical+0x4e>
	__asm volatile
 800a88e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a892:	f383 8811 	msr	BASEPRI, r3
 800a896:	f3bf 8f6f 	isb	sy
 800a89a:	f3bf 8f4f 	dsb	sy
 800a89e:	603b      	str	r3, [r7, #0]
}
 800a8a0:	bf00      	nop
 800a8a2:	bf00      	nop
 800a8a4:	e7fd      	b.n	800a8a2 <vPortEnterCritical+0x4a>
	}
}
 800a8a6:	bf00      	nop
 800a8a8:	370c      	adds	r7, #12
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b0:	4770      	bx	lr
 800a8b2:	bf00      	nop
 800a8b4:	20040010 	.word	0x20040010
 800a8b8:	e000ed04 	.word	0xe000ed04

0800a8bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a8bc:	b480      	push	{r7}
 800a8be:	b083      	sub	sp, #12
 800a8c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a8c2:	4b12      	ldr	r3, [pc, #72]	@ (800a90c <vPortExitCritical+0x50>)
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d10b      	bne.n	800a8e2 <vPortExitCritical+0x26>
	__asm volatile
 800a8ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8ce:	f383 8811 	msr	BASEPRI, r3
 800a8d2:	f3bf 8f6f 	isb	sy
 800a8d6:	f3bf 8f4f 	dsb	sy
 800a8da:	607b      	str	r3, [r7, #4]
}
 800a8dc:	bf00      	nop
 800a8de:	bf00      	nop
 800a8e0:	e7fd      	b.n	800a8de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a8e2:	4b0a      	ldr	r3, [pc, #40]	@ (800a90c <vPortExitCritical+0x50>)
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	3b01      	subs	r3, #1
 800a8e8:	4a08      	ldr	r2, [pc, #32]	@ (800a90c <vPortExitCritical+0x50>)
 800a8ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a8ec:	4b07      	ldr	r3, [pc, #28]	@ (800a90c <vPortExitCritical+0x50>)
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d105      	bne.n	800a900 <vPortExitCritical+0x44>
 800a8f4:	2300      	movs	r3, #0
 800a8f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a8f8:	683b      	ldr	r3, [r7, #0]
 800a8fa:	f383 8811 	msr	BASEPRI, r3
}
 800a8fe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a900:	bf00      	nop
 800a902:	370c      	adds	r7, #12
 800a904:	46bd      	mov	sp, r7
 800a906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a90a:	4770      	bx	lr
 800a90c:	20040010 	.word	0x20040010

0800a910 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a910:	f3ef 8009 	mrs	r0, PSP
 800a914:	f3bf 8f6f 	isb	sy
 800a918:	4b15      	ldr	r3, [pc, #84]	@ (800a970 <pxCurrentTCBConst>)
 800a91a:	681a      	ldr	r2, [r3, #0]
 800a91c:	f01e 0f10 	tst.w	lr, #16
 800a920:	bf08      	it	eq
 800a922:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a926:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a92a:	6010      	str	r0, [r2, #0]
 800a92c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a930:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a934:	f380 8811 	msr	BASEPRI, r0
 800a938:	f3bf 8f4f 	dsb	sy
 800a93c:	f3bf 8f6f 	isb	sy
 800a940:	f7fe fea0 	bl	8009684 <vTaskSwitchContext>
 800a944:	f04f 0000 	mov.w	r0, #0
 800a948:	f380 8811 	msr	BASEPRI, r0
 800a94c:	bc09      	pop	{r0, r3}
 800a94e:	6819      	ldr	r1, [r3, #0]
 800a950:	6808      	ldr	r0, [r1, #0]
 800a952:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a956:	f01e 0f10 	tst.w	lr, #16
 800a95a:	bf08      	it	eq
 800a95c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a960:	f380 8809 	msr	PSP, r0
 800a964:	f3bf 8f6f 	isb	sy
 800a968:	4770      	bx	lr
 800a96a:	bf00      	nop
 800a96c:	f3af 8000 	nop.w

0800a970 <pxCurrentTCBConst>:
 800a970:	20040fb8 	.word	0x20040fb8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a974:	bf00      	nop
 800a976:	bf00      	nop

0800a978 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a978:	b580      	push	{r7, lr}
 800a97a:	b082      	sub	sp, #8
 800a97c:	af00      	add	r7, sp, #0
	__asm volatile
 800a97e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a982:	f383 8811 	msr	BASEPRI, r3
 800a986:	f3bf 8f6f 	isb	sy
 800a98a:	f3bf 8f4f 	dsb	sy
 800a98e:	607b      	str	r3, [r7, #4]
}
 800a990:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a992:	f7fe fdbd 	bl	8009510 <xTaskIncrementTick>
 800a996:	4603      	mov	r3, r0
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d003      	beq.n	800a9a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a99c:	4b06      	ldr	r3, [pc, #24]	@ (800a9b8 <xPortSysTickHandler+0x40>)
 800a99e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a9a2:	601a      	str	r2, [r3, #0]
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a9a8:	683b      	ldr	r3, [r7, #0]
 800a9aa:	f383 8811 	msr	BASEPRI, r3
}
 800a9ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a9b0:	bf00      	nop
 800a9b2:	3708      	adds	r7, #8
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	bd80      	pop	{r7, pc}
 800a9b8:	e000ed04 	.word	0xe000ed04

0800a9bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a9bc:	b480      	push	{r7}
 800a9be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a9c0:	4b0b      	ldr	r3, [pc, #44]	@ (800a9f0 <vPortSetupTimerInterrupt+0x34>)
 800a9c2:	2200      	movs	r2, #0
 800a9c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a9c6:	4b0b      	ldr	r3, [pc, #44]	@ (800a9f4 <vPortSetupTimerInterrupt+0x38>)
 800a9c8:	2200      	movs	r2, #0
 800a9ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a9cc:	4b0a      	ldr	r3, [pc, #40]	@ (800a9f8 <vPortSetupTimerInterrupt+0x3c>)
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	4a0a      	ldr	r2, [pc, #40]	@ (800a9fc <vPortSetupTimerInterrupt+0x40>)
 800a9d2:	fba2 2303 	umull	r2, r3, r2, r3
 800a9d6:	099b      	lsrs	r3, r3, #6
 800a9d8:	4a09      	ldr	r2, [pc, #36]	@ (800aa00 <vPortSetupTimerInterrupt+0x44>)
 800a9da:	3b01      	subs	r3, #1
 800a9dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a9de:	4b04      	ldr	r3, [pc, #16]	@ (800a9f0 <vPortSetupTimerInterrupt+0x34>)
 800a9e0:	2207      	movs	r2, #7
 800a9e2:	601a      	str	r2, [r3, #0]
}
 800a9e4:	bf00      	nop
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ec:	4770      	bx	lr
 800a9ee:	bf00      	nop
 800a9f0:	e000e010 	.word	0xe000e010
 800a9f4:	e000e018 	.word	0xe000e018
 800a9f8:	20040004 	.word	0x20040004
 800a9fc:	10624dd3 	.word	0x10624dd3
 800aa00:	e000e014 	.word	0xe000e014

0800aa04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800aa04:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800aa14 <vPortEnableVFP+0x10>
 800aa08:	6801      	ldr	r1, [r0, #0]
 800aa0a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800aa0e:	6001      	str	r1, [r0, #0]
 800aa10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800aa12:	bf00      	nop
 800aa14:	e000ed88 	.word	0xe000ed88

0800aa18 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800aa18:	b480      	push	{r7}
 800aa1a:	b085      	sub	sp, #20
 800aa1c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800aa1e:	f3ef 8305 	mrs	r3, IPSR
 800aa22:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	2b0f      	cmp	r3, #15
 800aa28:	d915      	bls.n	800aa56 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800aa2a:	4a18      	ldr	r2, [pc, #96]	@ (800aa8c <vPortValidateInterruptPriority+0x74>)
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	4413      	add	r3, r2
 800aa30:	781b      	ldrb	r3, [r3, #0]
 800aa32:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800aa34:	4b16      	ldr	r3, [pc, #88]	@ (800aa90 <vPortValidateInterruptPriority+0x78>)
 800aa36:	781b      	ldrb	r3, [r3, #0]
 800aa38:	7afa      	ldrb	r2, [r7, #11]
 800aa3a:	429a      	cmp	r2, r3
 800aa3c:	d20b      	bcs.n	800aa56 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800aa3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa42:	f383 8811 	msr	BASEPRI, r3
 800aa46:	f3bf 8f6f 	isb	sy
 800aa4a:	f3bf 8f4f 	dsb	sy
 800aa4e:	607b      	str	r3, [r7, #4]
}
 800aa50:	bf00      	nop
 800aa52:	bf00      	nop
 800aa54:	e7fd      	b.n	800aa52 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800aa56:	4b0f      	ldr	r3, [pc, #60]	@ (800aa94 <vPortValidateInterruptPriority+0x7c>)
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800aa5e:	4b0e      	ldr	r3, [pc, #56]	@ (800aa98 <vPortValidateInterruptPriority+0x80>)
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	429a      	cmp	r2, r3
 800aa64:	d90b      	bls.n	800aa7e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800aa66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa6a:	f383 8811 	msr	BASEPRI, r3
 800aa6e:	f3bf 8f6f 	isb	sy
 800aa72:	f3bf 8f4f 	dsb	sy
 800aa76:	603b      	str	r3, [r7, #0]
}
 800aa78:	bf00      	nop
 800aa7a:	bf00      	nop
 800aa7c:	e7fd      	b.n	800aa7a <vPortValidateInterruptPriority+0x62>
	}
 800aa7e:	bf00      	nop
 800aa80:	3714      	adds	r7, #20
 800aa82:	46bd      	mov	sp, r7
 800aa84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa88:	4770      	bx	lr
 800aa8a:	bf00      	nop
 800aa8c:	e000e3f0 	.word	0xe000e3f0
 800aa90:	200415e4 	.word	0x200415e4
 800aa94:	e000ed0c 	.word	0xe000ed0c
 800aa98:	200415e8 	.word	0x200415e8

0800aa9c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	b08a      	sub	sp, #40	@ 0x28
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800aaa8:	f7fe fc76 	bl	8009398 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800aaac:	4b5c      	ldr	r3, [pc, #368]	@ (800ac20 <pvPortMalloc+0x184>)
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d101      	bne.n	800aab8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800aab4:	f000 f924 	bl	800ad00 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800aab8:	4b5a      	ldr	r3, [pc, #360]	@ (800ac24 <pvPortMalloc+0x188>)
 800aaba:	681a      	ldr	r2, [r3, #0]
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	4013      	ands	r3, r2
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	f040 8095 	bne.w	800abf0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d01e      	beq.n	800ab0a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800aacc:	2208      	movs	r2, #8
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	4413      	add	r3, r2
 800aad2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	f003 0307 	and.w	r3, r3, #7
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d015      	beq.n	800ab0a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	f023 0307 	bic.w	r3, r3, #7
 800aae4:	3308      	adds	r3, #8
 800aae6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	f003 0307 	and.w	r3, r3, #7
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d00b      	beq.n	800ab0a <pvPortMalloc+0x6e>
	__asm volatile
 800aaf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaf6:	f383 8811 	msr	BASEPRI, r3
 800aafa:	f3bf 8f6f 	isb	sy
 800aafe:	f3bf 8f4f 	dsb	sy
 800ab02:	617b      	str	r3, [r7, #20]
}
 800ab04:	bf00      	nop
 800ab06:	bf00      	nop
 800ab08:	e7fd      	b.n	800ab06 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d06f      	beq.n	800abf0 <pvPortMalloc+0x154>
 800ab10:	4b45      	ldr	r3, [pc, #276]	@ (800ac28 <pvPortMalloc+0x18c>)
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	687a      	ldr	r2, [r7, #4]
 800ab16:	429a      	cmp	r2, r3
 800ab18:	d86a      	bhi.n	800abf0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ab1a:	4b44      	ldr	r3, [pc, #272]	@ (800ac2c <pvPortMalloc+0x190>)
 800ab1c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ab1e:	4b43      	ldr	r3, [pc, #268]	@ (800ac2c <pvPortMalloc+0x190>)
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ab24:	e004      	b.n	800ab30 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800ab26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab28:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ab2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ab30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab32:	685b      	ldr	r3, [r3, #4]
 800ab34:	687a      	ldr	r2, [r7, #4]
 800ab36:	429a      	cmp	r2, r3
 800ab38:	d903      	bls.n	800ab42 <pvPortMalloc+0xa6>
 800ab3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d1f1      	bne.n	800ab26 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ab42:	4b37      	ldr	r3, [pc, #220]	@ (800ac20 <pvPortMalloc+0x184>)
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab48:	429a      	cmp	r2, r3
 800ab4a:	d051      	beq.n	800abf0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ab4c:	6a3b      	ldr	r3, [r7, #32]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	2208      	movs	r2, #8
 800ab52:	4413      	add	r3, r2
 800ab54:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ab56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab58:	681a      	ldr	r2, [r3, #0]
 800ab5a:	6a3b      	ldr	r3, [r7, #32]
 800ab5c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ab5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab60:	685a      	ldr	r2, [r3, #4]
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	1ad2      	subs	r2, r2, r3
 800ab66:	2308      	movs	r3, #8
 800ab68:	005b      	lsls	r3, r3, #1
 800ab6a:	429a      	cmp	r2, r3
 800ab6c:	d920      	bls.n	800abb0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ab6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	4413      	add	r3, r2
 800ab74:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ab76:	69bb      	ldr	r3, [r7, #24]
 800ab78:	f003 0307 	and.w	r3, r3, #7
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d00b      	beq.n	800ab98 <pvPortMalloc+0xfc>
	__asm volatile
 800ab80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab84:	f383 8811 	msr	BASEPRI, r3
 800ab88:	f3bf 8f6f 	isb	sy
 800ab8c:	f3bf 8f4f 	dsb	sy
 800ab90:	613b      	str	r3, [r7, #16]
}
 800ab92:	bf00      	nop
 800ab94:	bf00      	nop
 800ab96:	e7fd      	b.n	800ab94 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ab98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab9a:	685a      	ldr	r2, [r3, #4]
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	1ad2      	subs	r2, r2, r3
 800aba0:	69bb      	ldr	r3, [r7, #24]
 800aba2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800aba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aba6:	687a      	ldr	r2, [r7, #4]
 800aba8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800abaa:	69b8      	ldr	r0, [r7, #24]
 800abac:	f000 f90a 	bl	800adc4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800abb0:	4b1d      	ldr	r3, [pc, #116]	@ (800ac28 <pvPortMalloc+0x18c>)
 800abb2:	681a      	ldr	r2, [r3, #0]
 800abb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abb6:	685b      	ldr	r3, [r3, #4]
 800abb8:	1ad3      	subs	r3, r2, r3
 800abba:	4a1b      	ldr	r2, [pc, #108]	@ (800ac28 <pvPortMalloc+0x18c>)
 800abbc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800abbe:	4b1a      	ldr	r3, [pc, #104]	@ (800ac28 <pvPortMalloc+0x18c>)
 800abc0:	681a      	ldr	r2, [r3, #0]
 800abc2:	4b1b      	ldr	r3, [pc, #108]	@ (800ac30 <pvPortMalloc+0x194>)
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	429a      	cmp	r2, r3
 800abc8:	d203      	bcs.n	800abd2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800abca:	4b17      	ldr	r3, [pc, #92]	@ (800ac28 <pvPortMalloc+0x18c>)
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	4a18      	ldr	r2, [pc, #96]	@ (800ac30 <pvPortMalloc+0x194>)
 800abd0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800abd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abd4:	685a      	ldr	r2, [r3, #4]
 800abd6:	4b13      	ldr	r3, [pc, #76]	@ (800ac24 <pvPortMalloc+0x188>)
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	431a      	orrs	r2, r3
 800abdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abde:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800abe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abe2:	2200      	movs	r2, #0
 800abe4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800abe6:	4b13      	ldr	r3, [pc, #76]	@ (800ac34 <pvPortMalloc+0x198>)
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	3301      	adds	r3, #1
 800abec:	4a11      	ldr	r2, [pc, #68]	@ (800ac34 <pvPortMalloc+0x198>)
 800abee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800abf0:	f7fe fbe0 	bl	80093b4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800abf4:	69fb      	ldr	r3, [r7, #28]
 800abf6:	f003 0307 	and.w	r3, r3, #7
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d00b      	beq.n	800ac16 <pvPortMalloc+0x17a>
	__asm volatile
 800abfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac02:	f383 8811 	msr	BASEPRI, r3
 800ac06:	f3bf 8f6f 	isb	sy
 800ac0a:	f3bf 8f4f 	dsb	sy
 800ac0e:	60fb      	str	r3, [r7, #12]
}
 800ac10:	bf00      	nop
 800ac12:	bf00      	nop
 800ac14:	e7fd      	b.n	800ac12 <pvPortMalloc+0x176>
	return pvReturn;
 800ac16:	69fb      	ldr	r3, [r7, #28]
}
 800ac18:	4618      	mov	r0, r3
 800ac1a:	3728      	adds	r7, #40	@ 0x28
 800ac1c:	46bd      	mov	sp, r7
 800ac1e:	bd80      	pop	{r7, pc}
 800ac20:	200421ac 	.word	0x200421ac
 800ac24:	200421c0 	.word	0x200421c0
 800ac28:	200421b0 	.word	0x200421b0
 800ac2c:	200421a4 	.word	0x200421a4
 800ac30:	200421b4 	.word	0x200421b4
 800ac34:	200421b8 	.word	0x200421b8

0800ac38 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b086      	sub	sp, #24
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d04f      	beq.n	800acea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ac4a:	2308      	movs	r3, #8
 800ac4c:	425b      	negs	r3, r3
 800ac4e:	697a      	ldr	r2, [r7, #20]
 800ac50:	4413      	add	r3, r2
 800ac52:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ac54:	697b      	ldr	r3, [r7, #20]
 800ac56:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ac58:	693b      	ldr	r3, [r7, #16]
 800ac5a:	685a      	ldr	r2, [r3, #4]
 800ac5c:	4b25      	ldr	r3, [pc, #148]	@ (800acf4 <vPortFree+0xbc>)
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	4013      	ands	r3, r2
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d10b      	bne.n	800ac7e <vPortFree+0x46>
	__asm volatile
 800ac66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac6a:	f383 8811 	msr	BASEPRI, r3
 800ac6e:	f3bf 8f6f 	isb	sy
 800ac72:	f3bf 8f4f 	dsb	sy
 800ac76:	60fb      	str	r3, [r7, #12]
}
 800ac78:	bf00      	nop
 800ac7a:	bf00      	nop
 800ac7c:	e7fd      	b.n	800ac7a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ac7e:	693b      	ldr	r3, [r7, #16]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d00b      	beq.n	800ac9e <vPortFree+0x66>
	__asm volatile
 800ac86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac8a:	f383 8811 	msr	BASEPRI, r3
 800ac8e:	f3bf 8f6f 	isb	sy
 800ac92:	f3bf 8f4f 	dsb	sy
 800ac96:	60bb      	str	r3, [r7, #8]
}
 800ac98:	bf00      	nop
 800ac9a:	bf00      	nop
 800ac9c:	e7fd      	b.n	800ac9a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ac9e:	693b      	ldr	r3, [r7, #16]
 800aca0:	685a      	ldr	r2, [r3, #4]
 800aca2:	4b14      	ldr	r3, [pc, #80]	@ (800acf4 <vPortFree+0xbc>)
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	4013      	ands	r3, r2
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d01e      	beq.n	800acea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800acac:	693b      	ldr	r3, [r7, #16]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d11a      	bne.n	800acea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800acb4:	693b      	ldr	r3, [r7, #16]
 800acb6:	685a      	ldr	r2, [r3, #4]
 800acb8:	4b0e      	ldr	r3, [pc, #56]	@ (800acf4 <vPortFree+0xbc>)
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	43db      	mvns	r3, r3
 800acbe:	401a      	ands	r2, r3
 800acc0:	693b      	ldr	r3, [r7, #16]
 800acc2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800acc4:	f7fe fb68 	bl	8009398 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800acc8:	693b      	ldr	r3, [r7, #16]
 800acca:	685a      	ldr	r2, [r3, #4]
 800accc:	4b0a      	ldr	r3, [pc, #40]	@ (800acf8 <vPortFree+0xc0>)
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	4413      	add	r3, r2
 800acd2:	4a09      	ldr	r2, [pc, #36]	@ (800acf8 <vPortFree+0xc0>)
 800acd4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800acd6:	6938      	ldr	r0, [r7, #16]
 800acd8:	f000 f874 	bl	800adc4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800acdc:	4b07      	ldr	r3, [pc, #28]	@ (800acfc <vPortFree+0xc4>)
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	3301      	adds	r3, #1
 800ace2:	4a06      	ldr	r2, [pc, #24]	@ (800acfc <vPortFree+0xc4>)
 800ace4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ace6:	f7fe fb65 	bl	80093b4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800acea:	bf00      	nop
 800acec:	3718      	adds	r7, #24
 800acee:	46bd      	mov	sp, r7
 800acf0:	bd80      	pop	{r7, pc}
 800acf2:	bf00      	nop
 800acf4:	200421c0 	.word	0x200421c0
 800acf8:	200421b0 	.word	0x200421b0
 800acfc:	200421bc 	.word	0x200421bc

0800ad00 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ad00:	b480      	push	{r7}
 800ad02:	b085      	sub	sp, #20
 800ad04:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ad06:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800ad0a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ad0c:	4b27      	ldr	r3, [pc, #156]	@ (800adac <prvHeapInit+0xac>)
 800ad0e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	f003 0307 	and.w	r3, r3, #7
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d00c      	beq.n	800ad34 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	3307      	adds	r3, #7
 800ad1e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	f023 0307 	bic.w	r3, r3, #7
 800ad26:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ad28:	68ba      	ldr	r2, [r7, #8]
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	1ad3      	subs	r3, r2, r3
 800ad2e:	4a1f      	ldr	r2, [pc, #124]	@ (800adac <prvHeapInit+0xac>)
 800ad30:	4413      	add	r3, r2
 800ad32:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ad38:	4a1d      	ldr	r2, [pc, #116]	@ (800adb0 <prvHeapInit+0xb0>)
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ad3e:	4b1c      	ldr	r3, [pc, #112]	@ (800adb0 <prvHeapInit+0xb0>)
 800ad40:	2200      	movs	r2, #0
 800ad42:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	68ba      	ldr	r2, [r7, #8]
 800ad48:	4413      	add	r3, r2
 800ad4a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ad4c:	2208      	movs	r2, #8
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	1a9b      	subs	r3, r3, r2
 800ad52:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	f023 0307 	bic.w	r3, r3, #7
 800ad5a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	4a15      	ldr	r2, [pc, #84]	@ (800adb4 <prvHeapInit+0xb4>)
 800ad60:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ad62:	4b14      	ldr	r3, [pc, #80]	@ (800adb4 <prvHeapInit+0xb4>)
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	2200      	movs	r2, #0
 800ad68:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ad6a:	4b12      	ldr	r3, [pc, #72]	@ (800adb4 <prvHeapInit+0xb4>)
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	2200      	movs	r2, #0
 800ad70:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ad76:	683b      	ldr	r3, [r7, #0]
 800ad78:	68fa      	ldr	r2, [r7, #12]
 800ad7a:	1ad2      	subs	r2, r2, r3
 800ad7c:	683b      	ldr	r3, [r7, #0]
 800ad7e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ad80:	4b0c      	ldr	r3, [pc, #48]	@ (800adb4 <prvHeapInit+0xb4>)
 800ad82:	681a      	ldr	r2, [r3, #0]
 800ad84:	683b      	ldr	r3, [r7, #0]
 800ad86:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ad88:	683b      	ldr	r3, [r7, #0]
 800ad8a:	685b      	ldr	r3, [r3, #4]
 800ad8c:	4a0a      	ldr	r2, [pc, #40]	@ (800adb8 <prvHeapInit+0xb8>)
 800ad8e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ad90:	683b      	ldr	r3, [r7, #0]
 800ad92:	685b      	ldr	r3, [r3, #4]
 800ad94:	4a09      	ldr	r2, [pc, #36]	@ (800adbc <prvHeapInit+0xbc>)
 800ad96:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ad98:	4b09      	ldr	r3, [pc, #36]	@ (800adc0 <prvHeapInit+0xc0>)
 800ad9a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ad9e:	601a      	str	r2, [r3, #0]
}
 800ada0:	bf00      	nop
 800ada2:	3714      	adds	r7, #20
 800ada4:	46bd      	mov	sp, r7
 800ada6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adaa:	4770      	bx	lr
 800adac:	200415ec 	.word	0x200415ec
 800adb0:	200421a4 	.word	0x200421a4
 800adb4:	200421ac 	.word	0x200421ac
 800adb8:	200421b4 	.word	0x200421b4
 800adbc:	200421b0 	.word	0x200421b0
 800adc0:	200421c0 	.word	0x200421c0

0800adc4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800adc4:	b480      	push	{r7}
 800adc6:	b085      	sub	sp, #20
 800adc8:	af00      	add	r7, sp, #0
 800adca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800adcc:	4b28      	ldr	r3, [pc, #160]	@ (800ae70 <prvInsertBlockIntoFreeList+0xac>)
 800adce:	60fb      	str	r3, [r7, #12]
 800add0:	e002      	b.n	800add8 <prvInsertBlockIntoFreeList+0x14>
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	60fb      	str	r3, [r7, #12]
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	687a      	ldr	r2, [r7, #4]
 800adde:	429a      	cmp	r2, r3
 800ade0:	d8f7      	bhi.n	800add2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	685b      	ldr	r3, [r3, #4]
 800adea:	68ba      	ldr	r2, [r7, #8]
 800adec:	4413      	add	r3, r2
 800adee:	687a      	ldr	r2, [r7, #4]
 800adf0:	429a      	cmp	r2, r3
 800adf2:	d108      	bne.n	800ae06 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	685a      	ldr	r2, [r3, #4]
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	685b      	ldr	r3, [r3, #4]
 800adfc:	441a      	add	r2, r3
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	685b      	ldr	r3, [r3, #4]
 800ae0e:	68ba      	ldr	r2, [r7, #8]
 800ae10:	441a      	add	r2, r3
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	429a      	cmp	r2, r3
 800ae18:	d118      	bne.n	800ae4c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	681a      	ldr	r2, [r3, #0]
 800ae1e:	4b15      	ldr	r3, [pc, #84]	@ (800ae74 <prvInsertBlockIntoFreeList+0xb0>)
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	429a      	cmp	r2, r3
 800ae24:	d00d      	beq.n	800ae42 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	685a      	ldr	r2, [r3, #4]
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	685b      	ldr	r3, [r3, #4]
 800ae30:	441a      	add	r2, r3
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	681a      	ldr	r2, [r3, #0]
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	601a      	str	r2, [r3, #0]
 800ae40:	e008      	b.n	800ae54 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ae42:	4b0c      	ldr	r3, [pc, #48]	@ (800ae74 <prvInsertBlockIntoFreeList+0xb0>)
 800ae44:	681a      	ldr	r2, [r3, #0]
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	601a      	str	r2, [r3, #0]
 800ae4a:	e003      	b.n	800ae54 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	681a      	ldr	r2, [r3, #0]
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ae54:	68fa      	ldr	r2, [r7, #12]
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	429a      	cmp	r2, r3
 800ae5a:	d002      	beq.n	800ae62 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	687a      	ldr	r2, [r7, #4]
 800ae60:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ae62:	bf00      	nop
 800ae64:	3714      	adds	r7, #20
 800ae66:	46bd      	mov	sp, r7
 800ae68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae6c:	4770      	bx	lr
 800ae6e:	bf00      	nop
 800ae70:	200421a4 	.word	0x200421a4
 800ae74:	200421ac 	.word	0x200421ac

0800ae78 <memset>:
 800ae78:	4402      	add	r2, r0
 800ae7a:	4603      	mov	r3, r0
 800ae7c:	4293      	cmp	r3, r2
 800ae7e:	d100      	bne.n	800ae82 <memset+0xa>
 800ae80:	4770      	bx	lr
 800ae82:	f803 1b01 	strb.w	r1, [r3], #1
 800ae86:	e7f9      	b.n	800ae7c <memset+0x4>

0800ae88 <_reclaim_reent>:
 800ae88:	4b29      	ldr	r3, [pc, #164]	@ (800af30 <_reclaim_reent+0xa8>)
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	4283      	cmp	r3, r0
 800ae8e:	b570      	push	{r4, r5, r6, lr}
 800ae90:	4604      	mov	r4, r0
 800ae92:	d04b      	beq.n	800af2c <_reclaim_reent+0xa4>
 800ae94:	69c3      	ldr	r3, [r0, #28]
 800ae96:	b1ab      	cbz	r3, 800aec4 <_reclaim_reent+0x3c>
 800ae98:	68db      	ldr	r3, [r3, #12]
 800ae9a:	b16b      	cbz	r3, 800aeb8 <_reclaim_reent+0x30>
 800ae9c:	2500      	movs	r5, #0
 800ae9e:	69e3      	ldr	r3, [r4, #28]
 800aea0:	68db      	ldr	r3, [r3, #12]
 800aea2:	5959      	ldr	r1, [r3, r5]
 800aea4:	2900      	cmp	r1, #0
 800aea6:	d13b      	bne.n	800af20 <_reclaim_reent+0x98>
 800aea8:	3504      	adds	r5, #4
 800aeaa:	2d80      	cmp	r5, #128	@ 0x80
 800aeac:	d1f7      	bne.n	800ae9e <_reclaim_reent+0x16>
 800aeae:	69e3      	ldr	r3, [r4, #28]
 800aeb0:	4620      	mov	r0, r4
 800aeb2:	68d9      	ldr	r1, [r3, #12]
 800aeb4:	f000 f872 	bl	800af9c <_free_r>
 800aeb8:	69e3      	ldr	r3, [r4, #28]
 800aeba:	6819      	ldr	r1, [r3, #0]
 800aebc:	b111      	cbz	r1, 800aec4 <_reclaim_reent+0x3c>
 800aebe:	4620      	mov	r0, r4
 800aec0:	f000 f86c 	bl	800af9c <_free_r>
 800aec4:	6961      	ldr	r1, [r4, #20]
 800aec6:	b111      	cbz	r1, 800aece <_reclaim_reent+0x46>
 800aec8:	4620      	mov	r0, r4
 800aeca:	f000 f867 	bl	800af9c <_free_r>
 800aece:	69e1      	ldr	r1, [r4, #28]
 800aed0:	b111      	cbz	r1, 800aed8 <_reclaim_reent+0x50>
 800aed2:	4620      	mov	r0, r4
 800aed4:	f000 f862 	bl	800af9c <_free_r>
 800aed8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800aeda:	b111      	cbz	r1, 800aee2 <_reclaim_reent+0x5a>
 800aedc:	4620      	mov	r0, r4
 800aede:	f000 f85d 	bl	800af9c <_free_r>
 800aee2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aee4:	b111      	cbz	r1, 800aeec <_reclaim_reent+0x64>
 800aee6:	4620      	mov	r0, r4
 800aee8:	f000 f858 	bl	800af9c <_free_r>
 800aeec:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800aeee:	b111      	cbz	r1, 800aef6 <_reclaim_reent+0x6e>
 800aef0:	4620      	mov	r0, r4
 800aef2:	f000 f853 	bl	800af9c <_free_r>
 800aef6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800aef8:	b111      	cbz	r1, 800af00 <_reclaim_reent+0x78>
 800aefa:	4620      	mov	r0, r4
 800aefc:	f000 f84e 	bl	800af9c <_free_r>
 800af00:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800af02:	b111      	cbz	r1, 800af0a <_reclaim_reent+0x82>
 800af04:	4620      	mov	r0, r4
 800af06:	f000 f849 	bl	800af9c <_free_r>
 800af0a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800af0c:	b111      	cbz	r1, 800af14 <_reclaim_reent+0x8c>
 800af0e:	4620      	mov	r0, r4
 800af10:	f000 f844 	bl	800af9c <_free_r>
 800af14:	6a23      	ldr	r3, [r4, #32]
 800af16:	b14b      	cbz	r3, 800af2c <_reclaim_reent+0xa4>
 800af18:	4620      	mov	r0, r4
 800af1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800af1e:	4718      	bx	r3
 800af20:	680e      	ldr	r6, [r1, #0]
 800af22:	4620      	mov	r0, r4
 800af24:	f000 f83a 	bl	800af9c <_free_r>
 800af28:	4631      	mov	r1, r6
 800af2a:	e7bb      	b.n	800aea4 <_reclaim_reent+0x1c>
 800af2c:	bd70      	pop	{r4, r5, r6, pc}
 800af2e:	bf00      	nop
 800af30:	20040014 	.word	0x20040014

0800af34 <__libc_init_array>:
 800af34:	b570      	push	{r4, r5, r6, lr}
 800af36:	4d0d      	ldr	r5, [pc, #52]	@ (800af6c <__libc_init_array+0x38>)
 800af38:	4c0d      	ldr	r4, [pc, #52]	@ (800af70 <__libc_init_array+0x3c>)
 800af3a:	1b64      	subs	r4, r4, r5
 800af3c:	10a4      	asrs	r4, r4, #2
 800af3e:	2600      	movs	r6, #0
 800af40:	42a6      	cmp	r6, r4
 800af42:	d109      	bne.n	800af58 <__libc_init_array+0x24>
 800af44:	4d0b      	ldr	r5, [pc, #44]	@ (800af74 <__libc_init_array+0x40>)
 800af46:	4c0c      	ldr	r4, [pc, #48]	@ (800af78 <__libc_init_array+0x44>)
 800af48:	f000 f87e 	bl	800b048 <_init>
 800af4c:	1b64      	subs	r4, r4, r5
 800af4e:	10a4      	asrs	r4, r4, #2
 800af50:	2600      	movs	r6, #0
 800af52:	42a6      	cmp	r6, r4
 800af54:	d105      	bne.n	800af62 <__libc_init_array+0x2e>
 800af56:	bd70      	pop	{r4, r5, r6, pc}
 800af58:	f855 3b04 	ldr.w	r3, [r5], #4
 800af5c:	4798      	blx	r3
 800af5e:	3601      	adds	r6, #1
 800af60:	e7ee      	b.n	800af40 <__libc_init_array+0xc>
 800af62:	f855 3b04 	ldr.w	r3, [r5], #4
 800af66:	4798      	blx	r3
 800af68:	3601      	adds	r6, #1
 800af6a:	e7f2      	b.n	800af52 <__libc_init_array+0x1e>
 800af6c:	0800b1b0 	.word	0x0800b1b0
 800af70:	0800b1b0 	.word	0x0800b1b0
 800af74:	0800b1b0 	.word	0x0800b1b0
 800af78:	0800b1b4 	.word	0x0800b1b4

0800af7c <__retarget_lock_acquire_recursive>:
 800af7c:	4770      	bx	lr

0800af7e <__retarget_lock_release_recursive>:
 800af7e:	4770      	bx	lr

0800af80 <memcpy>:
 800af80:	440a      	add	r2, r1
 800af82:	4291      	cmp	r1, r2
 800af84:	f100 33ff 	add.w	r3, r0, #4294967295
 800af88:	d100      	bne.n	800af8c <memcpy+0xc>
 800af8a:	4770      	bx	lr
 800af8c:	b510      	push	{r4, lr}
 800af8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800af92:	f803 4f01 	strb.w	r4, [r3, #1]!
 800af96:	4291      	cmp	r1, r2
 800af98:	d1f9      	bne.n	800af8e <memcpy+0xe>
 800af9a:	bd10      	pop	{r4, pc}

0800af9c <_free_r>:
 800af9c:	b538      	push	{r3, r4, r5, lr}
 800af9e:	4605      	mov	r5, r0
 800afa0:	2900      	cmp	r1, #0
 800afa2:	d041      	beq.n	800b028 <_free_r+0x8c>
 800afa4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800afa8:	1f0c      	subs	r4, r1, #4
 800afaa:	2b00      	cmp	r3, #0
 800afac:	bfb8      	it	lt
 800afae:	18e4      	addlt	r4, r4, r3
 800afb0:	f000 f83e 	bl	800b030 <__malloc_lock>
 800afb4:	4a1d      	ldr	r2, [pc, #116]	@ (800b02c <_free_r+0x90>)
 800afb6:	6813      	ldr	r3, [r2, #0]
 800afb8:	b933      	cbnz	r3, 800afc8 <_free_r+0x2c>
 800afba:	6063      	str	r3, [r4, #4]
 800afbc:	6014      	str	r4, [r2, #0]
 800afbe:	4628      	mov	r0, r5
 800afc0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800afc4:	f000 b83a 	b.w	800b03c <__malloc_unlock>
 800afc8:	42a3      	cmp	r3, r4
 800afca:	d908      	bls.n	800afde <_free_r+0x42>
 800afcc:	6820      	ldr	r0, [r4, #0]
 800afce:	1821      	adds	r1, r4, r0
 800afd0:	428b      	cmp	r3, r1
 800afd2:	bf01      	itttt	eq
 800afd4:	6819      	ldreq	r1, [r3, #0]
 800afd6:	685b      	ldreq	r3, [r3, #4]
 800afd8:	1809      	addeq	r1, r1, r0
 800afda:	6021      	streq	r1, [r4, #0]
 800afdc:	e7ed      	b.n	800afba <_free_r+0x1e>
 800afde:	461a      	mov	r2, r3
 800afe0:	685b      	ldr	r3, [r3, #4]
 800afe2:	b10b      	cbz	r3, 800afe8 <_free_r+0x4c>
 800afe4:	42a3      	cmp	r3, r4
 800afe6:	d9fa      	bls.n	800afde <_free_r+0x42>
 800afe8:	6811      	ldr	r1, [r2, #0]
 800afea:	1850      	adds	r0, r2, r1
 800afec:	42a0      	cmp	r0, r4
 800afee:	d10b      	bne.n	800b008 <_free_r+0x6c>
 800aff0:	6820      	ldr	r0, [r4, #0]
 800aff2:	4401      	add	r1, r0
 800aff4:	1850      	adds	r0, r2, r1
 800aff6:	4283      	cmp	r3, r0
 800aff8:	6011      	str	r1, [r2, #0]
 800affa:	d1e0      	bne.n	800afbe <_free_r+0x22>
 800affc:	6818      	ldr	r0, [r3, #0]
 800affe:	685b      	ldr	r3, [r3, #4]
 800b000:	6053      	str	r3, [r2, #4]
 800b002:	4408      	add	r0, r1
 800b004:	6010      	str	r0, [r2, #0]
 800b006:	e7da      	b.n	800afbe <_free_r+0x22>
 800b008:	d902      	bls.n	800b010 <_free_r+0x74>
 800b00a:	230c      	movs	r3, #12
 800b00c:	602b      	str	r3, [r5, #0]
 800b00e:	e7d6      	b.n	800afbe <_free_r+0x22>
 800b010:	6820      	ldr	r0, [r4, #0]
 800b012:	1821      	adds	r1, r4, r0
 800b014:	428b      	cmp	r3, r1
 800b016:	bf04      	itt	eq
 800b018:	6819      	ldreq	r1, [r3, #0]
 800b01a:	685b      	ldreq	r3, [r3, #4]
 800b01c:	6063      	str	r3, [r4, #4]
 800b01e:	bf04      	itt	eq
 800b020:	1809      	addeq	r1, r1, r0
 800b022:	6021      	streq	r1, [r4, #0]
 800b024:	6054      	str	r4, [r2, #4]
 800b026:	e7ca      	b.n	800afbe <_free_r+0x22>
 800b028:	bd38      	pop	{r3, r4, r5, pc}
 800b02a:	bf00      	nop
 800b02c:	20042300 	.word	0x20042300

0800b030 <__malloc_lock>:
 800b030:	4801      	ldr	r0, [pc, #4]	@ (800b038 <__malloc_lock+0x8>)
 800b032:	f7ff bfa3 	b.w	800af7c <__retarget_lock_acquire_recursive>
 800b036:	bf00      	nop
 800b038:	200422fc 	.word	0x200422fc

0800b03c <__malloc_unlock>:
 800b03c:	4801      	ldr	r0, [pc, #4]	@ (800b044 <__malloc_unlock+0x8>)
 800b03e:	f7ff bf9e 	b.w	800af7e <__retarget_lock_release_recursive>
 800b042:	bf00      	nop
 800b044:	200422fc 	.word	0x200422fc

0800b048 <_init>:
 800b048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b04a:	bf00      	nop
 800b04c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b04e:	bc08      	pop	{r3}
 800b050:	469e      	mov	lr, r3
 800b052:	4770      	bx	lr

0800b054 <_fini>:
 800b054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b056:	bf00      	nop
 800b058:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b05a:	bc08      	pop	{r3}
 800b05c:	469e      	mov	lr, r3
 800b05e:	4770      	bx	lr
