var group___g_p_d_m_a__17_x_x__40_x_x =
[
    [ "DMA_ChannelHandle_t", "struct_d_m_a___channel_handle__t.html", [
      [ "ChannelStatus", "struct_d_m_a___channel_handle__t.html#ab78ef30340620edbe6f1ab2c8d1c298b", null ]
    ] ],
    [ "DMA_TransferDescriptor_t", "struct_d_m_a___transfer_descriptor__t.html", [
      [ "ctrl", "struct_d_m_a___transfer_descriptor__t.html#a6b78d29adca390bd7470d86e41a59077", null ],
      [ "dst", "struct_d_m_a___transfer_descriptor__t.html#aa8b6a0c5900928c04c0cb42248821ce5", null ],
      [ "lli", "struct_d_m_a___transfer_descriptor__t.html#a76f31eac518fe9f46e705a8a9610b12c", null ],
      [ "src", "struct_d_m_a___transfer_descriptor__t.html#a0d6d2cdb1162c6355e40ab772fa5debc", null ]
    ] ],
    [ "DMA_CONTROLLER", "group___g_p_d_m_a__17_x_x__40_x_x.html#ga42385ba8b249b55d8a140a7c35f41c35", null ],
    [ "DST_PER_CONTROLLER", "group___g_p_d_m_a__17_x_x__40_x_x.html#ga09bdacfb969a90a403f99d379c34638c", null ],
    [ "GPDMA_BSIZE_1", "group___g_p_d_m_a__17_x_x__40_x_x.html#gafd44c148b998d28bc156b947794ad011", null ],
    [ "GPDMA_BSIZE_128", "group___g_p_d_m_a__17_x_x__40_x_x.html#ga808a32404cd29d656eb9ee31dacacdbb", null ],
    [ "GPDMA_BSIZE_16", "group___g_p_d_m_a__17_x_x__40_x_x.html#ga6a56379136d5416a0799642fa2217fe2", null ],
    [ "GPDMA_BSIZE_256", "group___g_p_d_m_a__17_x_x__40_x_x.html#gad11cb83bebe2dc426f62cded244ea391", null ],
    [ "GPDMA_BSIZE_32", "group___g_p_d_m_a__17_x_x__40_x_x.html#ga2ebaf7a771f5bf603ecfed0503a66c5c", null ],
    [ "GPDMA_BSIZE_4", "group___g_p_d_m_a__17_x_x__40_x_x.html#ga768f1f0d1cf1a2611573362ed7b6a18d", null ],
    [ "GPDMA_BSIZE_64", "group___g_p_d_m_a__17_x_x__40_x_x.html#gababd7d98382dd69ae09a9a4b447a0977", null ],
    [ "GPDMA_BSIZE_8", "group___g_p_d_m_a__17_x_x__40_x_x.html#ga21239562985215b67c024871f804f0bd", null ],
    [ "GPDMA_NUMBER_CHANNELS", "group___g_p_d_m_a__17_x_x__40_x_x.html#gaf7c43b3d13c91c30ddf67e479966d5cd", null ],
    [ "GPDMA_WIDTH_BYTE", "group___g_p_d_m_a__17_x_x__40_x_x.html#gacc6deb5ab0e06eded3cdd151754db8f0", null ],
    [ "GPDMA_WIDTH_HALFWORD", "group___g_p_d_m_a__17_x_x__40_x_x.html#gab28fc48561886a87a1c87eeb7078ef8b", null ],
    [ "GPDMA_WIDTH_WORD", "group___g_p_d_m_a__17_x_x__40_x_x.html#gad611897f330a6ec01b0699b244b132bb", null ],
    [ "SRC_PER_CONTROLLER", "group___g_p_d_m_a__17_x_x__40_x_x.html#ga850a296f501c6a30228f8df251b73767", null ],
    [ "Chip_DMA_GetFreeChannel", "group___g_p_d_m_a__17_x_x__40_x_x.html#gaedeeeaeae5215ed63a8f43316bb93e13", null ],
    [ "Chip_DMA_InitChannelCfg", "group___g_p_d_m_a__17_x_x__40_x_x.html#gab7f50585f5dc005d052a74dd142d3955", null ],
    [ "Chip_DMA_Interrupt", "group___g_p_d_m_a__17_x_x__40_x_x.html#ga100fbce76a9165bf5d9504ea905b9099", null ],
    [ "Chip_DMA_PrepareDescriptor", "group___g_p_d_m_a__17_x_x__40_x_x.html#ga4388bd5f5eaa9adb9ec78aa77ce3cbde", null ],
    [ "Chip_DMA_SGTransfer", "group___g_p_d_m_a__17_x_x__40_x_x.html#gab560b2eb38db63b9b7e72d15013a6fa8", null ],
    [ "Chip_DMA_Stop", "group___g_p_d_m_a__17_x_x__40_x_x.html#gac6ed99d668483a93bf0866f843939ca8", null ],
    [ "Chip_DMA_Transfer", "group___g_p_d_m_a__17_x_x__40_x_x.html#ga96bfd09892dffe1d2b5de7ed542c1a02", null ],
    [ "Chip_GPDMA_ChannelCmd", "group___g_p_d_m_a__17_x_x__40_x_x.html#ga5bd3def6461bdd7bbc41bc68ca1710dd", null ],
    [ "Chip_GPDMA_ClearIntPending", "group___g_p_d_m_a__17_x_x__40_x_x.html#gab54ae3c88330c48a3dde8ebc22cc51ad", null ],
    [ "Chip_GPDMA_DeInit", "group___g_p_d_m_a__17_x_x__40_x_x.html#ga673cc6cab2ad87185f5f5d0ff8424075", null ],
    [ "Chip_GPDMA_Init", "group___g_p_d_m_a__17_x_x__40_x_x.html#ga21c99277e4579af4be9d9311a03b5542", null ],
    [ "Chip_GPDMA_IntGetStatus", "group___g_p_d_m_a__17_x_x__40_x_x.html#ga2b444b9563b04f88b2e7ac89470bb615", null ]
];