Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Dec 12 14:46:40 2022
| Host         : ucompute1.physics.umd.edu running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PEA_top_module_1_timing_summary_routed.rpt -pb PEA_top_module_1_timing_summary_routed.pb -rpx PEA_top_module_1_timing_summary_routed.rpx -warn_on_violation
| Design       : PEA_top_module_1
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                              Violations  
---------  ----------------  -------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                    4           
TIMING-18  Warning           Missing input or output delay                            54          
TIMING-50  Warning           Unrealistic path requirement between same-level latches  8           
LATCH-1    Advisory          Existing latches in the design                           1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (34)
7. checking multiple_clock (34)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (34)
-------------------------------
 There are 34 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.000        0.000                      0                 1829        0.147        0.000                      0                 1829        8.750        0.000                       0                   301  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                            ------------       ----------      --------------
clk                                              {0.000 10.000}     20.000          50.000          
  FSM2/COMMAND_MEM_CONTROLLER/state[0]           {0.000 10.000}     20.000          50.000          
  FSM2/COMMAND_MEM_CONTROLLER/state[1]           {0.000 10.000}     20.000          50.000          
  FSM2/COMMAND_MEM_CONTROLLER/state[2]           {0.000 10.000}     20.000          50.000          
  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {0.000 10.000}     20.000          50.000          
  FSM2/get_command/instr_reg_n_0_[0]             {0.000 10.000}     20.000          50.000          
  FSM2/get_command/instr_reg_n_0_[1]             {0.000 10.000}     20.000          50.000          
  FSM2/get_command/instr_reg_n_0_[2]             {0.000 10.000}     20.000          50.000          
  FSM2/get_command/instr_reg_n_0_[3]             {0.000 10.000}     20.000          50.000          
  FSM2/get_command/instr_reg_n_0_[4]             {0.000 10.000}     20.000          50.000          
  FSM2/get_command/instr_reg_n_0_[5]             {0.000 10.000}     20.000          50.000          
  FSM2/get_command/instr_reg_n_0_[6]             {0.000 10.000}     20.000          50.000          
  FSM2/get_command/instr_reg_n_0_[7]             {0.000 10.000}     20.000          50.000          
  FSM2/get_command/state_reg[0]                  {0.000 10.000}     20.000          50.000          
  FSM2/get_command/state_reg[1]                  {0.000 10.000}     20.000          50.000          
clock                                            {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                   13.880        0.000                      0                   17        0.220        0.000                      0                   17        8.750        0.000                       0                   267  
  FSM2/COMMAND_MEM_CONTROLLER/state[0]                                                                                                                                                             9.500        0.000                       0                    10  
  FSM2/COMMAND_MEM_CONTROLLER/state[1]                                                                                                                                                             9.500        0.000                       0                    10  
  FSM2/COMMAND_MEM_CONTROLLER/state[2]                                                                                                                                                             9.500        0.000                       0                    10  
  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]        0.000        0.000                      0                   20        0.634        0.000                      0                   20        9.500        0.000                       0                    23  
  FSM2/get_command/instr_reg_n_0_[0]                   0.000        0.000                      0                    1        0.762        0.000                      0                    1        9.500        0.000                       0                     1  
  FSM2/get_command/instr_reg_n_0_[1]                   0.000        0.000                      0                    1        0.767        0.000                      0                    1        9.500        0.000                       0                     1  
  FSM2/get_command/instr_reg_n_0_[2]                                                                                                                                                               9.500        0.000                       0                     1  
  FSM2/get_command/instr_reg_n_0_[3]                                                                                                                                                               9.500        0.000                       0                     1  
  FSM2/get_command/instr_reg_n_0_[4]                                                                                                                                                               9.500        0.000                       0                     1  
  FSM2/get_command/instr_reg_n_0_[5]                                                                                                                                                               9.500        0.000                       0                     1  
  FSM2/get_command/instr_reg_n_0_[6]                                                                                                                                                               9.500        0.000                       0                     1  
  FSM2/get_command/instr_reg_n_0_[7]                                                                                                                                                               9.500        0.000                       0                     1  
  FSM2/get_command/state_reg[0]                        0.000        0.000                      0                   20        0.629        0.000                      0                   20        9.500        0.000                       0                    23  
  FSM2/get_command/state_reg[1]                        0.000        0.000                      0                   20        0.378        0.000                      0                   20        9.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                     To Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                     --------                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
FSM2/COMMAND_MEM_CONTROLLER/state[0]           clk                                                  1.492        0.000                      0                 1767        0.330        0.000                      0                 1767  
FSM2/COMMAND_MEM_CONTROLLER/state[1]           clk                                                  1.670        0.000                      0                 1767        0.150        0.000                      0                 1767  
FSM2/COMMAND_MEM_CONTROLLER/state[2]           clk                                                  1.126        0.000                      0                 1767        0.147        0.000                      0                 1767  
FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  clk                                                 14.828        0.000                      0                   22        1.230        0.000                      0                   22  
FSM2/get_command/state_reg[0]                  clk                                                 14.927        0.000                      0                   22        1.211        0.000                      0                   22  
FSM2/get_command/state_reg[1]                  clk                                                  8.065        0.000                      0                   22        1.242        0.000                      0                   22  
clk                                            FSM2/COMMAND_MEM_CONTROLLER/state[0]                 6.840        0.000                      0                   10        0.329        0.000                      0                   10  
clk                                            FSM2/COMMAND_MEM_CONTROLLER/state[1]                 6.702        0.000                      0                   10        0.385        0.000                      0                   10  
clk                                            FSM2/COMMAND_MEM_CONTROLLER/state[2]                 7.145        0.000                      0                   10        0.167        0.000                      0                   10  
clk                                            FSM2/get_command/FSM_onehot_state_reg_n_0_[0]        0.000        0.000                      0                   20        6.740        0.000                      0                   20  
FSM2/get_command/instr_reg_n_0_[0]             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]        0.000        0.000                      0                    1        0.309        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[1]             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]        0.000        0.000                      0                    1        0.552        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[2]             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]        0.000        0.000                      0                    1        0.471        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[3]             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]        0.000        0.000                      0                    1        0.717        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[4]             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]        0.000        0.000                      0                    1        0.671        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[5]             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]        0.000        0.000                      0                    1        0.644        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[6]             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]        0.000        0.000                      0                    1        0.349        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[7]             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]        0.000        0.000                      0                    1        0.639        0.000                      0                    1  
FSM2/get_command/state_reg[0]                  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]        0.000        0.000                      0                   20        0.342        0.000                      0                   20  
FSM2/get_command/state_reg[1]                  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]        0.000        0.000                      0                   20        0.279        0.000                      0                   20  
clk                                            FSM2/get_command/instr_reg_n_0_[0]                   6.297        0.000                      0                    1        1.104        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[1]             FSM2/get_command/instr_reg_n_0_[0]                   0.000        0.000                      0                    1        0.471        0.000                      0                    1  
clk                                            FSM2/get_command/instr_reg_n_0_[1]                   6.244        0.000                      0                    1        1.130        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[0]             FSM2/get_command/instr_reg_n_0_[1]                   0.000        0.000                      0                    1        0.522        0.000                      0                    1  
clk                                            FSM2/get_command/instr_reg_n_0_[2]                   6.184        0.000                      0                    1        1.203        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[0]             FSM2/get_command/instr_reg_n_0_[2]                   0.000        0.000                      0                    1        0.595        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[1]             FSM2/get_command/instr_reg_n_0_[2]                   0.000        0.000                      0                    1        0.569        0.000                      0                    1  
clk                                            FSM2/get_command/instr_reg_n_0_[3]                   5.606        0.000                      0                    1        1.477        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[0]             FSM2/get_command/instr_reg_n_0_[3]                   0.000        0.000                      0                    1        0.869        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[1]             FSM2/get_command/instr_reg_n_0_[3]                   0.000        0.000                      0                    1        0.843        0.000                      0                    1  
clk                                            FSM2/get_command/instr_reg_n_0_[4]                   6.301        0.000                      0                    1        1.127        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[0]             FSM2/get_command/instr_reg_n_0_[4]                   0.000        0.000                      0                    1        0.520        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[1]             FSM2/get_command/instr_reg_n_0_[4]                   0.000        0.000                      0                    1        0.493        0.000                      0                    1  
clk                                            FSM2/get_command/instr_reg_n_0_[5]                   5.695        0.000                      0                    1        1.436        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[0]             FSM2/get_command/instr_reg_n_0_[5]                   0.000        0.000                      0                    1        0.828        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[1]             FSM2/get_command/instr_reg_n_0_[5]                   0.000        0.000                      0                    1        0.802        0.000                      0                    1  
clk                                            FSM2/get_command/instr_reg_n_0_[6]                   6.028        0.000                      0                    1        1.260        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[0]             FSM2/get_command/instr_reg_n_0_[6]                   0.000        0.000                      0                    1        0.652        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[1]             FSM2/get_command/instr_reg_n_0_[6]                   0.000        0.000                      0                    1        0.626        0.000                      0                    1  
clk                                            FSM2/get_command/instr_reg_n_0_[7]                   6.123        0.000                      0                    1        1.214        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[0]             FSM2/get_command/instr_reg_n_0_[7]                   0.000        0.000                      0                    1        0.607        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[1]             FSM2/get_command/instr_reg_n_0_[7]                   0.000        0.000                      0                    1        0.580        0.000                      0                    1  
clk                                            FSM2/get_command/state_reg[0]                        0.000        0.000                      0                   20        6.838        0.000                      0                   20  
FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  FSM2/get_command/state_reg[0]                        0.000        0.000                      0                   20        0.449        0.000                      0                   20  
FSM2/get_command/instr_reg_n_0_[0]             FSM2/get_command/state_reg[0]                        0.000        0.000                      0                    1        0.333        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[1]             FSM2/get_command/state_reg[0]                        0.000        0.000                      0                    1        0.575        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[2]             FSM2/get_command/state_reg[0]                        0.000        0.000                      0                    1        0.495        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[3]             FSM2/get_command/state_reg[0]                        0.000        0.000                      0                    1        0.741        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[4]             FSM2/get_command/state_reg[0]                        0.000        0.000                      0                    1        0.695        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[5]             FSM2/get_command/state_reg[0]                        0.000        0.000                      0                    1        0.667        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[6]             FSM2/get_command/state_reg[0]                        0.000        0.000                      0                    1        0.373        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[7]             FSM2/get_command/state_reg[0]                        0.000        0.000                      0                    1        0.663        0.000                      0                    1  
FSM2/get_command/state_reg[1]                  FSM2/get_command/state_reg[0]                        0.000        0.000                      0                   20        0.302        0.000                      0                   20  
clk                                            FSM2/get_command/state_reg[1]                        0.000        0.000                      0                   20        6.625        0.000                      0                   20  
FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  FSM2/get_command/state_reg[1]                        0.000        0.000                      0                   20        0.358        0.000                      0                   20  
FSM2/get_command/instr_reg_n_0_[0]             FSM2/get_command/state_reg[1]                        0.000        0.000                      0                    1        0.287        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[1]             FSM2/get_command/state_reg[1]                        0.000        0.000                      0                    1        0.529        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[2]             FSM2/get_command/state_reg[1]                        0.000        0.000                      0                    1        0.449        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[3]             FSM2/get_command/state_reg[1]                        0.000        0.000                      0                    1        0.695        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[4]             FSM2/get_command/state_reg[1]                        0.000        0.000                      0                    1        0.649        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[5]             FSM2/get_command/state_reg[1]                        0.000        0.000                      0                    1        0.621        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[6]             FSM2/get_command/state_reg[1]                        0.000        0.000                      0                    1        0.327        0.000                      0                    1  
FSM2/get_command/instr_reg_n_0_[7]             FSM2/get_command/state_reg[1]                        0.000        0.000                      0                    1        0.617        0.000                      0                    1  
FSM2/get_command/state_reg[0]                  FSM2/get_command/state_reg[1]                        0.000        0.000                      0                   20        0.319        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                            
----------                            ----------                            --------                            
(none)                                FSM2/COMMAND_MEM_CONTROLLER/state[0]                                        
(none)                                FSM2/COMMAND_MEM_CONTROLLER/state[1]                                        
(none)                                FSM2/COMMAND_MEM_CONTROLLER/state[2]                                        
(none)                                FSM2/get_command/instr_reg_n_0_[0]                                          
(none)                                FSM2/get_command/instr_reg_n_0_[1]                                          
(none)                                FSM2/get_command/instr_reg_n_0_[2]                                          
(none)                                FSM2/get_command/instr_reg_n_0_[3]                                          
(none)                                FSM2/get_command/instr_reg_n_0_[4]                                          
(none)                                FSM2/get_command/instr_reg_n_0_[5]                                          
(none)                                FSM2/get_command/instr_reg_n_0_[6]                                          
(none)                                FSM2/get_command/instr_reg_n_0_[7]                                          
(none)                                clk                                                                         
(none)                                                                      clk                                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       13.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.880ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.804ns  (logic 0.730ns (12.577%)  route 5.074ns (87.423%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 24.277 - 20.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/Q
                         net (fo=5, routed)           3.506     8.599    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[3]
    SLICE_X5Y37          LUT6 (Prop_lut6_I1_O)        0.124     8.723 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]_i_2/O
                         net (fo=4, routed)           0.808     9.531    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]_i_2_n_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I1_O)        0.150     9.681 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[7]_i_1/O
                         net (fo=1, routed)           0.761    10.441    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[7]
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.513    24.277    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
                         clock pessimism              0.335    24.612    
                         clock uncertainty           -0.035    24.577    
    SLICE_X7Y37          FDRE (Setup_fdre_C_D)       -0.255    24.322    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         24.322    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                 13.880    

Slack (MET) :             14.566ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.405ns  (logic 0.828ns (15.320%)  route 4.577ns (84.680%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 24.277 - 20.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/Q
                         net (fo=5, routed)           3.506     8.599    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[3]
    SLICE_X5Y37          LUT6 (Prop_lut6_I1_O)        0.124     8.723 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]_i_2/O
                         net (fo=4, routed)           0.808     9.531    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]_i_2_n_0
    SLICE_X7Y37          LUT3 (Prop_lut3_I1_O)        0.124     9.655 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]_i_4/O
                         net (fo=1, routed)           0.263     9.918    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]_i_4_n_0
    SLICE_X7Y37          LUT5 (Prop_lut5_I1_O)        0.124    10.042 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]_i_3/O
                         net (fo=1, routed)           0.000    10.042    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[9]
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.513    24.277    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
                         clock pessimism              0.335    24.612    
                         clock uncertainty           -0.035    24.577    
    SLICE_X7Y37          FDRE (Setup_fdre_C_D)        0.031    24.608    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         24.608    
                         arrival time                         -10.042    
  -------------------------------------------------------------------
                         slack                                 14.566    

Slack (MET) :             14.944ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 0.704ns (14.005%)  route 4.323ns (85.995%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 24.277 - 20.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/Q
                         net (fo=5, routed)           3.506     8.599    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[3]
    SLICE_X5Y37          LUT6 (Prop_lut6_I1_O)        0.124     8.723 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]_i_2/O
                         net (fo=4, routed)           0.817     9.540    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]_i_2_n_0
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.124     9.664 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.664    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[8]
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.513    24.277    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
                         clock pessimism              0.335    24.612    
                         clock uncertainty           -0.035    24.577    
    SLICE_X7Y37          FDRE (Setup_fdre_C_D)        0.031    24.608    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         24.608    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                 14.944    

Slack (MET) :             15.092ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 0.704ns (14.362%)  route 4.198ns (85.638%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 24.277 - 20.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/Q
                         net (fo=4, routed)           3.693     8.786    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[4]
    SLICE_X5Y37          LUT5 (Prop_lut5_I0_O)        0.124     8.910 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[5]_i_2/O
                         net (fo=1, routed)           0.505     9.415    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[5]_i_2_n_0
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.124     9.539 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.539    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[5]
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.513    24.277    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
                         clock pessimism              0.360    24.637    
                         clock uncertainty           -0.035    24.602    
    SLICE_X4Y37          FDRE (Setup_fdre_C_D)        0.029    24.631    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         24.631    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                 15.092    

Slack (MET) :             15.104ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 0.932ns (19.047%)  route 3.961ns (80.953%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 24.277 - 20.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/Q
                         net (fo=6, routed)           3.300     8.393    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[2]
    SLICE_X5Y37          LUT4 (Prop_lut4_I3_O)        0.150     8.543 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[4]_i_2/O
                         net (fo=1, routed)           0.661     9.204    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[4]_i_2_n_0
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.326     9.530 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.530    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[4]
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.513    24.277    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
                         clock pessimism              0.360    24.637    
                         clock uncertainty           -0.035    24.602    
    SLICE_X4Y37          FDRE (Setup_fdre_C_D)        0.032    24.634    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         24.634    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                 15.104    

Slack (MET) :             15.455ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.704ns (15.597%)  route 3.810ns (84.403%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 24.277 - 20.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/Q
                         net (fo=5, routed)           3.506     8.599    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[3]
    SLICE_X5Y37          LUT6 (Prop_lut6_I1_O)        0.124     8.723 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]_i_2/O
                         net (fo=4, routed)           0.304     9.027    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]_i_2_n_0
    SLICE_X7Y37          LUT4 (Prop_lut4_I1_O)        0.124     9.151 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.151    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[6]
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.513    24.277    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
                         clock pessimism              0.335    24.612    
                         clock uncertainty           -0.035    24.577    
    SLICE_X7Y37          FDRE (Setup_fdre_C_D)        0.029    24.606    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         24.606    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                 15.455    

Slack (MET) :             15.670ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 0.718ns (16.759%)  route 3.566ns (83.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 24.277 - 20.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634     4.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.419     5.059 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/Q
                         net (fo=7, routed)           3.566     8.625    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]
    SLICE_X4Y37          LUT6 (Prop_lut6_I1_O)        0.299     8.924 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.924    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[3]
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.513    24.277    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
                         clock pessimism              0.322    24.599    
                         clock uncertainty           -0.035    24.564    
    SLICE_X4Y37          FDRE (Setup_fdre_C_D)        0.031    24.595    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         24.595    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                 15.670    

Slack (MET) :             16.111ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.580ns (14.931%)  route 3.305ns (85.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 24.277 - 20.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/Q
                         net (fo=6, routed)           3.305     8.398    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[2]
    SLICE_X4Y37          LUT5 (Prop_lut5_I3_O)        0.124     8.522 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.522    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[2]
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.513    24.277    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
                         clock pessimism              0.360    24.637    
                         clock uncertainty           -0.035    24.602    
    SLICE_X4Y37          FDRE (Setup_fdre_C_D)        0.031    24.633    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         24.633    
                         arrival time                          -8.522    
  -------------------------------------------------------------------
                         slack                                 16.111    

Slack (MET) :             16.622ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.580ns (17.204%)  route 2.791ns (82.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 24.279 - 20.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634     4.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456     5.096 f  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/Q
                         net (fo=8, routed)           2.791     7.887    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[0]
    SLICE_X3Y37          LUT3 (Prop_lut3_I1_O)        0.124     8.011 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     8.011    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[0]
    SLICE_X3Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.515    24.279    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
                         clock pessimism              0.361    24.640    
                         clock uncertainty           -0.035    24.605    
    SLICE_X3Y37          FDRE (Setup_fdre_C_D)        0.029    24.634    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         24.634    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                 16.622    

Slack (MET) :             16.640ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.608ns (17.886%)  route 2.791ns (82.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 24.279 - 20.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634     4.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456     5.096 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/Q
                         net (fo=8, routed)           2.791     7.887    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[0]
    SLICE_X3Y37          LUT4 (Prop_lut4_I1_O)        0.152     8.039 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.039    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[1]
    SLICE_X3Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.515    24.279    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                         clock pessimism              0.361    24.640    
                         clock uncertainty           -0.035    24.605    
    SLICE_X3Y37          FDRE (Setup_fdre_C_D)        0.075    24.680    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         24.680    
                         arrival time                          -8.039    
  -------------------------------------------------------------------
                         slack                                 16.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.666%)  route 0.085ns (27.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.590     1.417    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.128     1.545 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/Q
                         net (fo=4, routed)           0.085     1.630    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[7]
    SLICE_X7Y37          LUT6 (Prop_lut6_I3_O)        0.099     1.729 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     1.729    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[8]
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.860     1.933    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
                         clock pessimism             -0.516     1.417    
    SLICE_X7Y37          FDRE (Hold_fdre_C_D)         0.092     1.509    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.967%)  route 0.219ns (54.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/Q
                         net (fo=8, routed)           0.219     1.778    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[0]
    SLICE_X4Y37          LUT5 (Prop_lut5_I1_O)        0.045     1.823 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.823    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[2]
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.860     1.933    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
                         clock pessimism             -0.480     1.453    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.092     1.545    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.092%)  route 0.193ns (50.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.590     1.417    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/Q
                         net (fo=5, routed)           0.193     1.751    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[6]
    SLICE_X7Y37          LUT4 (Prop_lut4_I2_O)        0.045     1.796 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.796    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[6]
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.860     1.933    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
                         clock pessimism             -0.516     1.417    
    SLICE_X7Y37          FDRE (Hold_fdre_C_D)         0.091     1.508    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 FSM2/FSM_sequential_state_module_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/FSM_sequential_state_module_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.860%)  route 0.195ns (51.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.141     1.521 r  FSM2/FSM_sequential_state_module_reg[1]/Q
                         net (fo=6, routed)           0.195     1.716    FSM2/get_command/Q[1]
    SLICE_X11Y25         LUT5 (Prop_lut5_I1_O)        0.045     1.761 r  FSM2/get_command/FSM_sequential_state_module[0]_i_1/O
                         net (fo=1, routed)           0.000     1.761    FSM2/get_command_n_1
    SLICE_X11Y25         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820     1.893    FSM2/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[0]/C
                         clock pessimism             -0.513     1.380    
    SLICE_X11Y25         FDCE (Hold_fdce_C_D)         0.092     1.472    FSM2/FSM_sequential_state_module_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 FSM_sequential_state_module_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_state_module_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.227ns (59.387%)  route 0.155ns (40.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  FSM_sequential_state_module_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128     1.508 f  FSM_sequential_state_module_reg[1]/Q
                         net (fo=3, routed)           0.155     1.663    state_module[1]
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.099     1.762 r  FSM_sequential_state_module[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.762    FSM_sequential_state_module[0]_i_1__0_n_0
    SLICE_X11Y25         FDCE                                         r  FSM_sequential_state_module_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820     1.893    clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  FSM_sequential_state_module_reg[0]/C
                         clock pessimism             -0.513     1.380    
    SLICE_X11Y25         FDCE (Hold_fdce_C_D)         0.092     1.472    FSM_sequential_state_module_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.230ns (57.233%)  route 0.172ns (42.767%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.595     1.422    FSM2/DATA_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.128     1.550 f  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=4, routed)           0.172     1.722    FSM2/DATA_MEM_CONTROLLER/state[2]
    SLICE_X0Y45          LUT4 (Prop_lut4_I0_O)        0.102     1.824 r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.824    FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state[2]_i_1_n_0
    SLICE_X0Y45          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.866     1.939    FSM2/DATA_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.517     1.422    
    SLICE_X0Y45          FDRE (Hold_fdre_C_D)         0.107     1.529    FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 FSM_sequential_state_module_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_sequential_state_module_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.187ns (46.177%)  route 0.218ns (53.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  FSM_sequential_state_module_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.141     1.521 r  FSM_sequential_state_module_reg[0]/Q
                         net (fo=3, routed)           0.218     1.739    FSM2/Q[0]
    SLICE_X11Y25         LUT4 (Prop_lut4_I3_O)        0.046     1.785 r  FSM2/FSM_sequential_state_module[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.785    FSM2_n_0
    SLICE_X11Y25         FDCE                                         r  FSM_sequential_state_module_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820     1.893    clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  FSM_sequential_state_module_reg[1]/C
                         clock pessimism             -0.513     1.380    
    SLICE_X11Y25         FDCE (Hold_fdce_C_D)         0.107     1.487    FSM_sequential_state_module_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.227ns (56.911%)  route 0.172ns (43.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.595     1.422    FSM2/DATA_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.128     1.550 f  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=4, routed)           0.172     1.722    FSM2/DATA_MEM_CONTROLLER/state[2]
    SLICE_X0Y45          LUT5 (Prop_lut5_I0_O)        0.099     1.821 r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.821    FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y45          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.866     1.939    FSM2/DATA_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.517     1.422    
    SLICE_X0Y45          FDRE (Hold_fdre_C_D)         0.091     1.513    FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.769%)  route 0.173ns (43.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.595     1.422    FSM2/DATA_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.128     1.550 f  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=4, routed)           0.173     1.723    FSM2/DATA_MEM_CONTROLLER/state[2]
    SLICE_X0Y45          LUT4 (Prop_lut4_I0_O)        0.099     1.822 r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.822    FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y45          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.866     1.939    FSM2/DATA_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.517     1.422    
    SLICE_X0Y45          FDRE (Hold_fdre_C_D)         0.092     1.514    FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.236%)  route 0.234ns (55.764%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.590     1.417    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/Q
                         net (fo=2, routed)           0.234     1.792    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]
    SLICE_X7Y37          LUT5 (Prop_lut5_I3_O)        0.045     1.837 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]_i_3/O
                         net (fo=1, routed)           0.000     1.837    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[9]
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.860     1.933    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
                         clock pessimism             -0.516     1.417    
    SLICE_X7Y37          FDRE (Hold_fdre_C_D)         0.092     1.509    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.328    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X11Y25   FSM_sequential_state_module_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X11Y25   FSM_sequential_state_module_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X11Y25   FSM2/FSM_sequential_state_module_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X11Y25   FSM2/FSM_sequential_state_module_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y41    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X7Y40    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y41    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X3Y37    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X3Y37    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y31   FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y31   FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y31   FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y31   FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y31   FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y31   FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y31   FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y31   FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X12Y38   FSM2/RAM_COMMAND/ram_reg_0_63_15_15/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X12Y38   FSM2/RAM_COMMAND/ram_reg_0_63_15_15/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y31   FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y31   FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y31   FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y31   FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y31   FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y31   FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y31   FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y31   FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X12Y38   FSM2/RAM_COMMAND/ram_reg_0_63_15_15/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         10.000      8.750      SLICE_X12Y38   FSM2/RAM_COMMAND/ram_reg_0_63_15_15/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[0]
  To Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/COMMAND_MEM_CONTROLLER/state[0]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X2Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X2Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X2Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X2Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[1]
  To Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/COMMAND_MEM_CONTROLLER/state[1]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X2Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X2Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X2Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X2Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[2]
  To Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/COMMAND_MEM_CONTROLLER/state[2]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X2Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X2Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X2Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X2Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X5Y37  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  To Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.634ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 0.324ns (4.996%)  route 6.161ns (95.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.917ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.109ns
    Computed max time borrow:         9.891ns
    Time borrowed from endpoint:      4.138ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          4.757     9.731    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.324    10.055 r  FSM2/get_command/next_rd_addr_command_reg[1]_i_1/O
                         net (fo=1, routed)           1.404    11.459    FSM2/get_command/next_rd_addr_command__0[1]
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.561     6.917    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/G
                         clock pessimism              0.439     7.356    
                         clock uncertainty           -0.035     7.321    
                         time borrowed                4.138    11.459    
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 0.322ns (5.218%)  route 5.849ns (94.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.012ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.082ns
    Computed max time borrow:         9.918ns
    Time borrowed from endpoint:      3.730ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         3.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          4.592     9.566    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.322     9.888 r  FSM2/get_command/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           1.256    11.145    FSM2/get_command/FSM_onehot_next_state_reg[1]_i_1_n_0
    SLICE_X10Y25         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.656     7.012    FSM2/get_command/next_state
    SLICE_X10Y25         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[1]/G
                         clock pessimism              0.439     7.450    
                         clock uncertainty           -0.035     7.415    
                         time borrowed                3.730    11.145    
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                         -11.145    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.885ns (28.788%)  route 2.189ns (71.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.869ns
    Source Clock Delay      (SCD):    8.073ns
    Clock Pessimism Removal (CPR):    0.752ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      3.526ns
    Time given to startpoint:         3.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.073    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.834 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.668     9.502    FSM2/get_command/rd_en_ram_command
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124     9.626 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           1.521    11.147    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.869    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.752     7.620    
                         time borrowed                3.526    11.147    
  -------------------------------------------------------------------
                         required time                         11.147    
                         arrival time                         -11.147    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.885ns (31.044%)  route 1.966ns (68.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.858ns
    Source Clock Delay      (SCD):    8.073ns
    Clock Pessimism Removal (CPR):    0.752ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.313ns
    Time given to startpoint:         3.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.073    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.834 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.559     9.393    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.124     9.517 r  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           1.407    10.923    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.858    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism              0.752     7.610    
                         time borrowed                3.313    10.923    
  -------------------------------------------------------------------
                         required time                         10.923    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 0.296ns (5.352%)  route 5.235ns (94.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.869ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.122ns
    Computed max time borrow:         10.122ns
    Time borrowed from endpoint:      3.233ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         3.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          3.986     8.960    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.296     9.256 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           1.248    10.505    FSM2/get_command/next_instr__0[7]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.869    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.439     7.307    
                         clock uncertainty           -0.035     7.272    
                         time borrowed                3.233    10.505    
  -------------------------------------------------------------------
                         required time                         10.505    
                         arrival time                         -10.505    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.885ns (31.067%)  route 1.964ns (68.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.013ns
    Source Clock Delay      (SCD):    8.073ns
    Clock Pessimism Removal (CPR):    0.752ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.157ns
    Time given to startpoint:         3.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.073    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.834 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.474     9.308    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.432 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           1.489    10.921    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.657     7.013    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.752     7.765    
                         time borrowed                3.157    10.921    
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.885ns (29.801%)  route 2.085ns (70.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns
    Source Clock Delay      (SCD):    8.073ns
    Clock Pessimism Removal (CPR):    0.841ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.093ns
    Computed max time borrow:         10.093ns
    Time borrowed from endpoint:      3.141ns
    Time given to startpoint:         3.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.073    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.834 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.709     9.543    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.667 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           1.375    11.042    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     7.060    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.841     7.901    
                         time borrowed                3.141    11.042    
  -------------------------------------------------------------------
                         required time                         11.042    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 0.296ns (5.491%)  route 5.094ns (94.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.858ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      3.102ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         3.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          5.094    10.068    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.296    10.364 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.364    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.858    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.439     7.297    
                         clock uncertainty           -0.035     7.262    
                         time borrowed                3.102    10.364    
  -------------------------------------------------------------------
                         required time                         10.364    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.885ns (30.436%)  route 2.023ns (69.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns
    Source Clock Delay      (SCD):    8.073ns
    Clock Pessimism Removal (CPR):    0.841ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.079ns
    Time given to startpoint:         3.079ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.073    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.834 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.472     9.306    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.430 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           1.550    10.980    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     7.060    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.841     7.901    
                         time borrowed                3.079    10.980    
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                         -10.980    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.296ns (5.645%)  route 4.948ns (94.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.917ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.248ns
    Computed max time borrow:         10.248ns
    Time borrowed from endpoint:      2.897ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.862ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          4.948     9.922    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X10Y27         LUT5 (Prop_lut5_I0_O)        0.296    10.218 r  FSM2/get_command/next_rd_addr_command_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    10.218    FSM2/get_command/next_rd_addr_command__0[5]
    SLICE_X10Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.561     6.917    FSM2/get_command/next_state
    SLICE_X10Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[5]/G
                         clock pessimism              0.439     7.356    
                         clock uncertainty           -0.035     7.321    
                         time borrowed                2.897    10.218    
  -------------------------------------------------------------------
                         required time                         10.218    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        4.240ns  (logic 0.239ns (5.637%)  route 4.001ns (94.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.073ns = ( 18.073 - 10.000 ) 
    Source Clock Delay      (SCD):    4.535ns = ( 14.535 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434    14.198    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337    14.535 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          4.001    18.536    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.239    18.775 f  FSM2/get_command/next_rd_addr_command_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    18.775    FSM2/get_command/next_rd_addr_command__0[7]
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419    14.974 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812    16.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322    17.108 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965    18.073    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[7]/G
                         clock pessimism             -0.439    17.634    
                         clock uncertainty            0.035    17.669    
    SLICE_X13Y27         LDCE (Hold_ldce_G_D)         0.472    18.141    FSM2/get_command/next_rd_addr_command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.141    
                         arrival time                          18.775    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        4.044ns  (logic 0.239ns (5.910%)  route 3.805ns (94.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.923ns = ( 17.923 - 10.000 ) 
    Source Clock Delay      (SCD):    4.535ns = ( 14.535 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434    14.198    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337    14.535 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          2.599    17.134    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.239    17.373 f  FSM2/get_command/next_rd_addr_command_reg[6]_i_1/O
                         net (fo=1, routed)           1.207    18.579    FSM2/get_command/next_rd_addr_command__0[6]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419    14.974 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812    16.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322    17.108 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.815    17.923    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/G
                         clock pessimism             -0.439    17.484    
                         clock uncertainty            0.035    17.519    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.398    17.917    FSM2/get_command/next_rd_addr_command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.917    
                         arrival time                          18.579    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.311ns  (logic 0.098ns (4.241%)  route 2.213ns (95.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 13.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.490    12.998    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y29         LUT6 (Prop_lut6_I0_O)        0.098    13.096 f  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.722    13.819    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.391    13.495    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism             -0.545    12.950    
                         clock uncertainty            0.035    12.985    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.144    13.129    FSM2/get_command/next_instr_reg[6]
  -------------------------------------------------------------------
                         required time                        -13.129    
                         arrival time                          13.819    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.343ns  (logic 0.098ns (4.182%)  route 2.245ns (95.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns = ( 13.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.508    13.016    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.098    13.114 f  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.737    13.851    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.384    13.488    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism             -0.545    12.942    
                         clock uncertainty            0.035    12.978    
    SLICE_X13Y24         LDCE (Hold_ldce_G_D)         0.148    13.126    FSM2/get_command/next_instr_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.126    
                         arrival time                          13.851    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.240ns  (logic 0.098ns (4.375%)  route 2.142ns (95.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 13.382 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.832    12.339    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT5 (Prop_lut5_I0_O)        0.098    12.437 f  FSM2/get_command/next_rd_addr_command_reg[8]_i_1/O
                         net (fo=1, routed)           1.311    13.748    FSM2/get_command/next_rd_addr_command__0[8]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.382    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[8]/G
                         clock pessimism             -0.545    12.837    
                         clock uncertainty            0.035    12.872    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.150    13.022    FSM2/get_command/next_rd_addr_command_reg[8]
  -------------------------------------------------------------------
                         required time                        -13.022    
                         arrival time                          13.748    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.244ns  (logic 0.098ns (4.367%)  route 2.146ns (95.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 13.397 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.502    13.010    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.098    13.108 f  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.644    13.752    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.294    13.397    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism             -0.545    12.852    
                         clock uncertainty            0.035    12.888    
    SLICE_X12Y25         LDCE (Hold_ldce_G_D)         0.137    13.025    FSM2/get_command/next_instr_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.025    
                         arrival time                          13.752    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.266ns  (logic 0.098ns (4.325%)  route 2.168ns (95.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 13.382 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.488    12.996    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.098    13.094 f  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.680    13.774    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.382    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism             -0.545    12.837    
                         clock uncertainty            0.035    12.872    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.148    13.020    FSM2/get_command/next_instr_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.020    
                         arrival time                          13.774    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.428ns  (logic 0.098ns (4.036%)  route 2.330ns (95.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 13.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          2.330    13.838    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X10Y25         LUT4 (Prop_lut4_I3_O)        0.098    13.936 f  FSM2/get_command/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.936    FSM2/get_command/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X10Y25         LDCE                                         f  FSM2/get_command/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.382    13.486    FSM2/get_command/next_state
    SLICE_X10Y25         LDCE                                         f  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
                         clock pessimism             -0.545    12.940    
                         clock uncertainty            0.035    12.976    
    SLICE_X10Y25         LDCE (Hold_ldce_G_D)         0.198    13.174    FSM2/get_command/FSM_onehot_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.174    
                         arrival time                          13.936    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.469ns  (logic 0.098ns (3.969%)  route 2.371ns (96.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 13.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.620    13.128    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT5 (Prop_lut5_I0_O)        0.098    13.226 f  FSM2/get_command/next_rd_addr_command_reg[4]_i_1/O
                         net (fo=1, routed)           0.751    13.977    FSM2/get_command/next_rd_addr_command__0[4]
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.465    13.569    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/G
                         clock pessimism             -0.545    13.024    
                         clock uncertainty            0.035    13.059    
    SLICE_X13Y27         LDCE (Hold_ldce_G_D)         0.144    13.203    FSM2/get_command/next_rd_addr_command_reg[4]
  -------------------------------------------------------------------
                         required time                        -13.203    
                         arrival time                          13.977    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.375ns  (logic 0.098ns (4.127%)  route 2.277ns (95.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns = ( 13.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.486    12.994    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.098    13.092 f  FSM2/get_command/next_rd_addr_command_reg[3]_i_1/O
                         net (fo=1, routed)           0.791    13.883    FSM2/get_command/next_rd_addr_command__0[3]
    SLICE_X11Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.336    13.440    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[3]/G
                         clock pessimism             -0.545    12.895    
                         clock uncertainty            0.035    12.930    
    SLICE_X11Y27         LDCE (Hold_ldce_G_D)         0.150    13.080    FSM2/get_command/next_rd_addr_command_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.080    
                         arrival time                          13.883    
  -------------------------------------------------------------------
                         slack                                  0.803    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/get_command/FSM_onehot_state_reg[0]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X10Y25  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X10Y25  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X10Y25  FSM2/get_command/FSM_onehot_next_state_reg[1]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X10Y25  FSM2/get_command/FSM_onehot_next_state_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X10Y27  FSM2/get_command/FSM_onehot_next_state_reg[2]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X10Y27  FSM2/get_command/FSM_onehot_next_state_reg[2]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X10Y25  FSM2/get_command/done_get_cmd_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X10Y25  FSM2/get_command/done_get_cmd_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y27  FSM2/get_command/en_rd_cmd_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y27  FSM2/get_command/en_rd_cmd_reg/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[0]
  To Clock:  FSM2/get_command/instr_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.762ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        4.188ns  (logic 0.124ns (2.961%)  route 4.064ns (97.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.559ns = ( 16.559 - 10.000 ) 
    Source Clock Delay      (SCD):    5.011ns = ( 15.011 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      2.228ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.456    15.011 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           1.528    16.539    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.124    16.663 f  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           2.536    19.199    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.433    14.197    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.367    14.564 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           1.295    15.859    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.121    15.980 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.579    16.559    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism              0.447    17.006    
                         clock uncertainty           -0.035    16.971    
                         time borrowed                2.228    19.199    
  -------------------------------------------------------------------
                         required time                         19.199    
                         arrival time                         -19.199    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.045ns (2.275%)  route 1.933ns (97.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.521 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           0.612     2.133    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.045     2.178 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           1.321     3.499    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820     1.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.175     2.068 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           0.701     2.769    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.057     2.826 f  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.285     3.111    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism             -0.547     2.564    
                         clock uncertainty            0.035     2.599    
    SLICE_X14Y26         LDCE (Hold_ldce_G_D)         0.137     2.736    FSM2/MUX_status/output_token_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           3.499    
  -------------------------------------------------------------------
                         slack                                  0.762    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/get_command/instr_reg_n_0_[0]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/get_command/instr_reg[0]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y26  FSM2/MUX_status/output_token_reg[31]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y26  FSM2/MUX_status/output_token_reg[31]/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[1]
  To Clock:  FSM2/get_command/instr_reg_n_0_[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.767ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        4.071ns  (logic 0.124ns (3.046%)  route 3.947ns (96.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.506ns = ( 16.506 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 15.075 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      2.217ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           1.411    16.485    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.124    16.609 f  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           2.536    19.145    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435    14.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.418    14.617 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           1.189    15.806    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.121    15.927 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.579    16.506    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism              0.458    16.964    
                         clock uncertainty           -0.035    16.928    
                         time borrowed                2.217    19.145    
  -------------------------------------------------------------------
                         required time                         19.145    
                         arrival time                         -19.145    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.045ns (2.335%)  route 1.883ns (97.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.086ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554     1.381    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164     1.545 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           0.562     2.106    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.045     2.151 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           1.321     3.472    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.821     1.894    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.204     2.098 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           0.651     2.749    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.052     2.801 f  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.285     3.086    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism             -0.553     2.533    
                         clock uncertainty            0.035     2.568    
    SLICE_X14Y26         LDCE (Hold_ldce_G_D)         0.137     2.705    FSM2/MUX_status/output_token_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  0.767    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/get_command/instr_reg_n_0_[1]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/get_command/instr_reg[1]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y26  FSM2/MUX_status/output_token_reg[31]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y26  FSM2/MUX_status/output_token_reg[31]/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[2]
  To Clock:  FSM2/get_command/instr_reg_n_0_[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/get_command/instr_reg_n_0_[2]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/get_command/instr_reg[2]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y26  FSM2/MUX_status/output_token_reg[31]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y26  FSM2/MUX_status/output_token_reg[31]/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[3]
  To Clock:  FSM2/get_command/instr_reg_n_0_[3]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/get_command/instr_reg_n_0_[3]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/get_command/instr_reg[3]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y26  FSM2/MUX_status/output_token_reg[31]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y26  FSM2/MUX_status/output_token_reg[31]/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[4]
  To Clock:  FSM2/get_command/instr_reg_n_0_[4]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/get_command/instr_reg_n_0_[4]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/get_command/instr_reg[4]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y26  FSM2/MUX_status/output_token_reg[31]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y26  FSM2/MUX_status/output_token_reg[31]/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[5]
  To Clock:  FSM2/get_command/instr_reg_n_0_[5]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/get_command/instr_reg_n_0_[5]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/get_command/instr_reg[5]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y26  FSM2/MUX_status/output_token_reg[31]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y26  FSM2/MUX_status/output_token_reg[31]/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[6]
  To Clock:  FSM2/get_command/instr_reg_n_0_[6]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/get_command/instr_reg_n_0_[6]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/get_command/instr_reg[6]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y26  FSM2/MUX_status/output_token_reg[31]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y26  FSM2/MUX_status/output_token_reg[31]/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[7]
  To Clock:  FSM2/get_command/instr_reg_n_0_[7]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/get_command/instr_reg_n_0_[7]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/get_command/instr_reg[7]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y26  FSM2/MUX_status/output_token_reg[31]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X14Y26  FSM2/MUX_status/output_token_reg[31]/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/state_reg[0]
  To Clock:  FSM2/get_command/state_reg[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.629ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        6.978ns  (logic 0.291ns (4.170%)  route 6.687ns (95.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.834ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.109ns
    Computed max time borrow:         9.891ns
    Time borrowed from endpoint:      4.715ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.679ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          5.283    10.256    FSM2/get_command/state_reg[0]
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.291    10.547 r  FSM2/get_command/next_rd_addr_command_reg[1]_i_1/O
                         net (fo=1, routed)           1.404    11.952    FSM2/get_command/next_rd_addr_command__0[1]
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.561     6.834    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/G
                         clock pessimism              0.439     7.272    
                         clock uncertainty           -0.035     7.237    
                         time borrowed                4.715    11.952    
  -------------------------------------------------------------------
                         required time                         11.952    
                         arrival time                         -11.952    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 0.297ns (4.795%)  route 5.897ns (95.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.103ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      3.661ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         3.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          5.897    10.871    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT6 (Prop_lut6_I5_O)        0.297    11.168 r  FSM2/get_command/next_rd_addr_command_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    11.168    FSM2/get_command/next_rd_addr_command__0[7]
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.831     7.103    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/G
                         clock pessimism              0.439     7.542    
                         clock uncertainty           -0.035     7.507    
                         time borrowed                3.661    11.168    
  -------------------------------------------------------------------
                         required time                         11.168    
                         arrival time                         -11.168    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        6.106ns  (logic 0.000ns (0.000%)  route 6.106ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.103ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.066ns
    Computed max time borrow:         9.934ns
    Time borrowed from endpoint:      3.573ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         3.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          6.106    11.080    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.831     7.103    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
                         clock pessimism              0.439     7.542    
                         clock uncertainty           -0.035     7.507    
                         time borrowed                3.573    11.080    
  -------------------------------------------------------------------
                         required time                         11.080    
                         arrival time                         -11.080    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.885ns (28.788%)  route 2.189ns (71.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.785ns
    Source Clock Delay      (SCD):    7.974ns
    Clock Pessimism Removal (CPR):    0.737ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      3.526ns
    Time given to startpoint:         3.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712     6.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323     7.009 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     7.974    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.735 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.668     9.403    FSM2/get_command/rd_en_ram_command
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124     9.527 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           1.521    11.048    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.785    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.737     7.522    
                         time borrowed                3.526    11.048    
  -------------------------------------------------------------------
                         required time                         11.048    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 0.297ns (5.224%)  route 5.388ns (94.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.775ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      3.481ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         3.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          5.388    10.362    FSM2/get_command/state_reg[0]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.297    10.659 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.659    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.775    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.439     7.214    
                         clock uncertainty           -0.035     7.178    
                         time borrowed                3.481    10.659    
  -------------------------------------------------------------------
                         required time                         10.659    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 0.297ns (5.175%)  route 5.442ns (94.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.977ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.116ns
    Computed max time borrow:         10.116ns
    Time borrowed from endpoint:      3.333ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         3.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          4.269     9.243    FSM2/get_command/state_reg[0]
    SLICE_X13Y28         LUT6 (Prop_lut6_I5_O)        0.297     9.540 r  FSM2/get_command/next_rd_addr_command_reg[9]_i_1/O
                         net (fo=1, routed)           1.173    10.713    FSM2/get_command/next_rd_addr_command__0[9]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     6.977    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[9]/G
                         clock pessimism              0.439     7.415    
                         clock uncertainty           -0.035     7.380    
                         time borrowed                3.333    10.713    
  -------------------------------------------------------------------
                         required time                         10.713    
                         arrival time                         -10.713    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 0.297ns (5.323%)  route 5.283ns (94.677%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.834ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.203ns
    Computed max time borrow:         10.203ns
    Time borrowed from endpoint:      3.316ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         3.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          5.283    10.256    FSM2/get_command/state_reg[0]
    SLICE_X11Y27         LUT4 (Prop_lut4_I3_O)        0.297    10.553 r  FSM2/get_command/next_rd_addr_command_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.553    FSM2/get_command/next_rd_addr_command__0[0]
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.561     6.834    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[0]/G
                         clock pessimism              0.439     7.272    
                         clock uncertainty           -0.035     7.237    
                         time borrowed                3.316    10.553    
  -------------------------------------------------------------------
                         required time                         10.553    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.885ns (31.044%)  route 1.966ns (68.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.775ns
    Source Clock Delay      (SCD):    7.974ns
    Clock Pessimism Removal (CPR):    0.737ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.313ns
    Time given to startpoint:         3.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712     6.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323     7.009 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     7.974    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.735 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.559     9.294    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.124     9.418 r  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           1.407    10.825    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.775    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism              0.737     7.512    
                         time borrowed                3.313    10.825    
  -------------------------------------------------------------------
                         required time                         10.825    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.885ns (31.067%)  route 1.964ns (68.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.929ns
    Source Clock Delay      (SCD):    7.974ns
    Clock Pessimism Removal (CPR):    0.737ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.157ns
    Time given to startpoint:         3.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712     6.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323     7.009 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     7.974    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.735 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.474     9.210    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           1.489    10.823    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.657     6.929    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.737     7.666    
                         time borrowed                3.157    10.823    
  -------------------------------------------------------------------
                         required time                         10.823    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.885ns (29.801%)  route 2.085ns (70.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.977ns
    Source Clock Delay      (SCD):    7.974ns
    Clock Pessimism Removal (CPR):    0.826ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.093ns
    Computed max time borrow:         10.093ns
    Time borrowed from endpoint:      3.141ns
    Time given to startpoint:         3.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712     6.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323     7.009 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     7.974    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.735 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.709     9.445    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.569 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           1.375    10.944    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     6.977    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.826     7.802    
                         time borrowed                3.141    10.944    
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.231ns  (logic 0.098ns (4.393%)  route 2.133ns (95.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns = ( 13.472 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.380    12.888    FSM2/get_command/state_reg[0]
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.098    12.986 f  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.753    13.739    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.391    13.472    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism             -0.545    12.926    
                         clock uncertainty            0.035    12.962    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.148    13.110    FSM2/get_command/next_instr_reg[2]
  -------------------------------------------------------------------
                         required time                        -13.110    
                         arrival time                          13.739    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.310ns  (logic 0.098ns (4.243%)  route 2.212ns (95.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.545ns = ( 13.545 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.460    12.968    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT5 (Prop_lut5_I4_O)        0.098    13.066 f  FSM2/get_command/next_rd_addr_command_reg[4]_i_1/O
                         net (fo=1, routed)           0.751    13.818    FSM2/get_command/next_rd_addr_command__0[4]
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.465    13.545    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/G
                         clock pessimism             -0.545    13.000    
                         clock uncertainty            0.035    13.035    
    SLICE_X13Y27         LDCE (Hold_ldce_G_D)         0.144    13.179    FSM2/get_command/next_rd_addr_command_reg[4]
  -------------------------------------------------------------------
                         required time                        -13.179    
                         arrival time                          13.818    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.146ns  (logic 0.098ns (4.567%)  route 2.048ns (95.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 13.374 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.404    12.912    FSM2/get_command/state_reg[0]
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.098    13.010 f  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.644    13.654    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.294    13.374    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism             -0.545    12.829    
                         clock uncertainty            0.035    12.864    
    SLICE_X12Y25         LDCE (Hold_ldce_G_D)         0.137    13.001    FSM2/get_command/next_instr_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.001    
                         arrival time                          13.654    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.140ns  (logic 0.098ns (4.580%)  route 2.042ns (95.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 13.374 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.422    12.930    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I5_O)        0.098    13.028 f  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.619    13.648    FSM2/get_command/next_instr__0[7]
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.294    13.374    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism             -0.545    12.829    
                         clock uncertainty            0.035    12.864    
    SLICE_X12Y25         LDCE (Hold_ldce_G_D)         0.130    12.994    FSM2/get_command/next_instr_reg[7]
  -------------------------------------------------------------------
                         required time                        -12.994    
                         arrival time                          13.648    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.225ns  (logic 0.098ns (4.405%)  route 2.127ns (95.595%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 13.417 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.336    12.843    FSM2/get_command/state_reg[0]
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.098    12.941 f  FSM2/get_command/next_rd_addr_command_reg[3]_i_1/O
                         net (fo=1, routed)           0.791    13.733    FSM2/get_command/next_rd_addr_command__0[3]
    SLICE_X11Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.336    13.417    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[3]/G
                         clock pessimism             -0.545    12.871    
                         clock uncertainty            0.035    12.907    
    SLICE_X11Y27         LDCE (Hold_ldce_G_D)         0.150    13.057    FSM2/get_command/next_rd_addr_command_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.057    
                         arrival time                          13.733    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.187ns  (logic 0.000ns (0.000%)  route 2.187ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 13.417 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          2.187    13.695    FSM2/get_command/state_reg[0]
    SLICE_X10Y27         LDCE                                         f  FSM2/get_command/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.336    13.417    FSM2/get_command/next_state
    SLICE_X10Y27         LDCE                                         f  FSM2/get_command/FSM_onehot_next_state_reg[2]/G
                         clock pessimism             -0.545    12.871    
                         clock uncertainty            0.035    12.907    
    SLICE_X10Y27         LDCE (Hold_ldce_G_D)         0.084    12.991    FSM2/get_command/FSM_onehot_next_state_reg[2]
  -------------------------------------------------------------------
                         required time                        -12.991    
                         arrival time                          13.695    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.217ns  (logic 0.098ns (4.421%)  route 2.119ns (95.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 13.359 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.808    12.316    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT5 (Prop_lut5_I4_O)        0.098    12.414 f  FSM2/get_command/next_rd_addr_command_reg[8]_i_1/O
                         net (fo=1, routed)           1.311    13.725    FSM2/get_command/next_rd_addr_command__0[8]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.359    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[8]/G
                         clock pessimism             -0.545    12.814    
                         clock uncertainty            0.035    12.849    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.150    12.999    FSM2/get_command/next_rd_addr_command_reg[8]
  -------------------------------------------------------------------
                         required time                        -12.999    
                         arrival time                          13.725    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.366ns  (logic 0.098ns (4.142%)  route 2.268ns (95.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns = ( 13.472 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.546    13.053    FSM2/get_command/state_reg[0]
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.098    13.151 f  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.722    13.874    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.391    13.472    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism             -0.545    12.926    
                         clock uncertainty            0.035    12.962    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.144    13.106    FSM2/get_command/next_instr_reg[6]
  -------------------------------------------------------------------
                         required time                        -13.106    
                         arrival time                          13.874    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.281ns  (logic 0.098ns (4.297%)  route 2.183ns (95.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 13.359 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.503    13.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT6 (Prop_lut6_I5_O)        0.098    13.109 f  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.680    13.788    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.359    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism             -0.545    12.814    
                         clock uncertainty            0.035    12.849    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.148    12.997    FSM2/get_command/next_instr_reg[3]
  -------------------------------------------------------------------
                         required time                        -12.997    
                         arrival time                          13.788    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.394ns  (logic 0.098ns (4.093%)  route 2.296ns (95.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns = ( 13.472 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.560    13.067    FSM2/get_command/state_reg[0]
    SLICE_X13Y28         LUT5 (Prop_lut5_I4_O)        0.098    13.165 f  FSM2/get_command/next_rd_addr_command_reg[6]_i_1/O
                         net (fo=1, routed)           0.737    13.902    FSM2/get_command/next_rd_addr_command__0[6]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.391    13.472    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/G
                         clock pessimism             -0.545    12.926    
                         clock uncertainty            0.035    12.962    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.148    13.110    FSM2/get_command/next_rd_addr_command_reg[6]
  -------------------------------------------------------------------
                         required time                        -13.110    
                         arrival time                          13.902    
  -------------------------------------------------------------------
                         slack                                  0.792    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/get_command/state_reg[0]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/get_command/FSM_onehot_state_reg[1]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X10Y25  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X10Y25  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X10Y25  FSM2/get_command/FSM_onehot_next_state_reg[1]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X10Y25  FSM2/get_command/FSM_onehot_next_state_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X10Y27  FSM2/get_command/FSM_onehot_next_state_reg[2]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X10Y27  FSM2/get_command/FSM_onehot_next_state_reg[2]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X10Y25  FSM2/get_command/done_get_cmd_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X10Y25  FSM2/get_command/done_get_cmd_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y27  FSM2/get_command/en_rd_cmd_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y27  FSM2/get_command/en_rd_cmd_reg/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/state_reg[1]
  To Clock:  FSM2/get_command/state_reg[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.378ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.766ns (25.921%)  route 2.189ns (74.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.953ns
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.782ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      7.216ns
    Time given to startpoint:         7.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.808    11.995    
    SLICE_X13Y27                                      0.000    11.995 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y27         LDCE (DToQ_ldce_D_Q)         0.642    12.637 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.668    13.305    FSM2/get_command/rd_en_ram_command
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124    13.429 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           1.521    14.951    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.953    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.782     7.735    
                         time borrowed                7.216    14.951    
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -14.951    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.766ns (28.040%)  route 1.966ns (71.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.782ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      7.003ns
    Time given to startpoint:         7.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.808    11.995    
    SLICE_X13Y27                                      0.000    11.995 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y27         LDCE (DToQ_ldce_D_Q)         0.642    12.637 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.559    13.196    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.124    13.320 r  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           1.407    14.727    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.943    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism              0.782     7.725    
                         time borrowed                7.003    14.727    
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.766ns (28.062%)  route 1.964ns (71.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.097ns
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.782ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      6.846ns
    Time given to startpoint:         6.846ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.808    11.995    
    SLICE_X13Y27                                      0.000    11.995 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y27         LDCE (DToQ_ldce_D_Q)         0.642    12.637 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.474    13.112    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.236 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           1.489    14.725    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.657     7.097    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.782     7.879    
                         time borrowed                6.846    14.725    
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -14.725    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.766ns (26.871%)  route 2.085ns (73.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.145ns
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.871ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.093ns
    Computed max time borrow:         10.093ns
    Time borrowed from endpoint:      6.831ns
    Time given to startpoint:         6.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.808    11.995    
    SLICE_X13Y27                                      0.000    11.995 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y27         LDCE (DToQ_ldce_D_Q)         0.642    12.637 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.709    13.347    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.471 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           1.375    14.846    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     7.145    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.871     8.016    
                         time borrowed                6.831    14.846    
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -14.846    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.766ns (27.468%)  route 2.023ns (72.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.145ns
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.871ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      6.769ns
    Time given to startpoint:         6.769ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.808    11.995    
    SLICE_X13Y27                                      0.000    11.995 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y27         LDCE (DToQ_ldce_D_Q)         0.642    12.637 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.472    13.110    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.234 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           1.550    14.784    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     7.145    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.871     8.016    
                         time borrowed                6.769    14.784    
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -14.784    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.766ns (30.729%)  route 1.727ns (69.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.953ns
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.782ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.122ns
    Computed max time borrow:         10.122ns
    Time borrowed from endpoint:      6.753ns
    Time given to startpoint:         6.753ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.808    11.995    
    SLICE_X13Y27                                      0.000    11.995 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y27         LDCE (DToQ_ldce_D_Q)         0.642    12.637 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.478    13.116    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.240 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           1.248    14.488    FSM2/get_command/next_instr__0[7]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.953    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.782     7.735    
                         time borrowed                6.753    14.488    
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -14.488    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.766ns (52.286%)  route 0.699ns (47.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.782ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      5.736ns
    Time given to startpoint:         5.736ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.808    11.995    
    SLICE_X13Y27                                      0.000    11.995 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y27         LDCE (DToQ_ldce_D_Q)         0.642    12.637 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.699    13.336    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    13.460 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.460    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.943    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.782     7.725    
                         time borrowed                5.736    13.460    
  -------------------------------------------------------------------
                         required time                         13.460    
                         arrival time                         -13.460    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.766ns (58.717%)  route 0.539ns (41.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.782ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      5.575ns
    Time given to startpoint:         5.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.808    11.995    
    SLICE_X13Y27                                      0.000    11.995 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y27         LDCE (DToQ_ldce_D_Q)         0.642    12.637 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.539    13.176    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    13.300 r  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.300    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.943    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism              0.782     7.725    
                         time borrowed                5.575    13.300    
  -------------------------------------------------------------------
                         required time                         13.300    
                         arrival time                         -13.300    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 0.152ns (2.368%)  route 6.267ns (97.632%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.002ns
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.109ns
    Computed max time borrow:         9.891ns
    Time borrowed from endpoint:      4.020ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         3.985ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          4.863     9.877    FSM2/get_command/state_reg[1]
    SLICE_X11Y27         LUT5 (Prop_lut5_I2_O)        0.152    10.029 r  FSM2/get_command/next_rd_addr_command_reg[1]_i_1/O
                         net (fo=1, routed)           1.404    11.433    FSM2/get_command/next_rd_addr_command__0[1]
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.561     7.002    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/G
                         clock pessimism              0.447     7.449    
                         clock uncertainty           -0.035     7.413    
                         time borrowed                4.020    11.433    
  -------------------------------------------------------------------
                         required time                         11.433    
                         arrival time                         -11.433    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 0.124ns (2.232%)  route 5.432ns (97.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.271ns
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.887ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          5.432    10.446    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT6 (Prop_lut6_I2_O)        0.124    10.570 r  FSM2/get_command/next_rd_addr_command_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    10.570    FSM2/get_command/next_rd_addr_command__0[7]
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.831     7.271    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/G
                         clock pessimism              0.447     7.718    
                         clock uncertainty           -0.035     7.683    
                         time borrowed                2.887    10.570    
  -------------------------------------------------------------------
                         required time                         10.570    
                         arrival time                         -10.570    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        3.772ns  (logic 0.100ns (2.651%)  route 3.672ns (97.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.978ns = ( 17.978 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns = ( 14.567 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436    14.200    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367    14.567 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.378    16.945    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.100    17.045 f  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           1.294    18.339    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552    14.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456    15.014 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056    17.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152    17.222 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.756    17.978    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism             -0.447    17.531    
                         clock uncertainty            0.035    17.567    
    SLICE_X13Y24         LDCE (Hold_ldce_G_D)         0.394    17.961    FSM2/get_command/next_instr_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.961    
                         arrival time                          18.339    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        3.710ns  (logic 0.100ns (2.696%)  route 3.610ns (97.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.801ns = ( 17.801 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns = ( 14.567 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436    14.200    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367    14.567 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          3.610    18.177    FSM2/get_command/state_reg[1]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.100    18.277 f  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    18.277    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552    14.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456    15.014 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056    17.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152    17.222 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.578    17.801    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism             -0.447    17.354    
                         clock uncertainty            0.035    17.389    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.472    17.861    FSM2/get_command/next_instr_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.861    
                         arrival time                          18.277    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.039ns  (logic 0.045ns (2.207%)  route 1.994ns (97.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns = ( 13.405 - 10.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 11.524 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556    11.383    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    11.524 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.314    12.838    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT6 (Prop_lut6_I2_O)        0.045    12.883 f  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.680    13.563    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.405    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism             -0.547    12.858    
                         clock uncertainty            0.035    12.893    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.148    13.041    FSM2/get_command/next_instr_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.041    
                         arrival time                          13.563    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        3.840ns  (logic 0.100ns (2.604%)  route 3.740ns (97.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.811ns = ( 17.811 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns = ( 14.567 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436    14.200    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367    14.567 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.648    17.216    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.100    17.316 f  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           1.091    18.407    FSM2/get_command/next_instr__0[7]
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552    14.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456    15.014 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056    17.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152    17.222 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.589    17.811    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism             -0.447    17.364    
                         clock uncertainty            0.035    17.400    
    SLICE_X12Y25         LDCE (Hold_ldce_G_D)         0.434    17.834    FSM2/get_command/next_instr_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.834    
                         arrival time                          18.407    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        3.889ns  (logic 0.100ns (2.571%)  route 3.789ns (97.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.801ns = ( 17.801 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns = ( 14.567 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436    14.200    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367    14.567 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          3.789    18.356    FSM2/get_command/state_reg[1]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.100    18.456 f  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    18.456    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552    14.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456    15.014 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056    17.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152    17.222 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.578    17.801    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism             -0.447    17.354    
                         clock uncertainty            0.035    17.389    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.472    17.861    FSM2/get_command/next_instr_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.861    
                         arrival time                          18.456    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.352ns  (logic 0.045ns (1.913%)  route 2.307ns (98.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 13.591 - 10.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 11.524 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556    11.383    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    11.524 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.556    13.080    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT5 (Prop_lut5_I2_O)        0.045    13.125 f  FSM2/get_command/next_rd_addr_command_reg[4]_i_1/O
                         net (fo=1, routed)           0.751    13.876    FSM2/get_command/next_rd_addr_command__0[4]
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.465    13.591    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/G
                         clock pessimism             -0.547    13.044    
                         clock uncertainty            0.035    13.080    
    SLICE_X13Y27         LDCE (Hold_ldce_G_D)         0.144    13.224    FSM2/get_command/next_rd_addr_command_reg[4]
  -------------------------------------------------------------------
                         required time                        -13.224    
                         arrival time                          13.876    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.288ns  (logic 0.045ns (1.967%)  route 2.243ns (98.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 13.518 - 10.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 11.524 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556    11.383    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    11.524 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.490    13.014    FSM2/get_command/state_reg[1]
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.045    13.059 f  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.753    13.812    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.391    13.518    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism             -0.547    12.970    
                         clock uncertainty            0.035    13.006    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.148    13.154    FSM2/get_command/next_instr_reg[2]
  -------------------------------------------------------------------
                         required time                        -13.154    
                         arrival time                          13.812    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.182ns  (logic 0.045ns (2.062%)  route 2.137ns (97.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns = ( 13.420 - 10.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 11.524 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556    11.383    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    11.524 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.493    13.017    FSM2/get_command/state_reg[1]
    SLICE_X12Y26         LUT6 (Prop_lut6_I2_O)        0.045    13.062 f  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.644    13.706    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.294    13.420    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism             -0.547    12.873    
                         clock uncertainty            0.035    12.908    
    SLICE_X12Y25         LDCE (Hold_ldce_G_D)         0.137    13.045    FSM2/get_command/next_instr_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.045    
                         arrival time                          13.706    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        4.137ns  (logic 0.100ns (2.417%)  route 4.037ns (97.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.038ns = ( 18.038 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns = ( 14.567 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436    14.200    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367    14.567 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.830    17.397    FSM2/get_command/state_reg[1]
    SLICE_X13Y28         LUT5 (Prop_lut5_I2_O)        0.100    17.497 f  FSM2/get_command/next_rd_addr_command_reg[6]_i_1/O
                         net (fo=1, routed)           1.207    18.704    FSM2/get_command/next_rd_addr_command__0[6]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552    14.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456    15.014 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056    17.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152    17.222 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.815    18.038    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/G
                         clock pessimism             -0.447    17.591    
                         clock uncertainty            0.035    17.626    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.398    18.024    FSM2/get_command/next_rd_addr_command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.024    
                         arrival time                          18.704    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.343ns  (logic 0.045ns (1.921%)  route 2.298ns (98.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 13.518 - 10.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 11.524 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556    11.383    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    11.524 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.708    13.232    FSM2/get_command/state_reg[1]
    SLICE_X13Y28         LUT6 (Prop_lut6_I2_O)        0.045    13.277 f  FSM2/get_command/next_rd_addr_command_reg[9]_i_1/O
                         net (fo=1, routed)           0.590    13.867    FSM2/get_command/next_rd_addr_command__0[9]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.391    13.518    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/G
                         clock pessimism             -0.547    12.970    
                         clock uncertainty            0.035    13.006    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.150    13.156    FSM2/get_command/next_rd_addr_command_reg[9]
  -------------------------------------------------------------------
                         required time                        -13.156    
                         arrival time                          13.867    
  -------------------------------------------------------------------
                         slack                                  0.711    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FSM2/get_command/state_reg[1]
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FSM2/get_command/FSM_onehot_state_reg[2]/Q }

Check Type       Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X10Y25  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X10Y25  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X10Y25  FSM2/get_command/FSM_onehot_next_state_reg[1]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X10Y25  FSM2/get_command/FSM_onehot_next_state_reg[1]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X10Y27  FSM2/get_command/FSM_onehot_next_state_reg[2]/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X10Y27  FSM2/get_command/FSM_onehot_next_state_reg[2]/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X10Y25  FSM2/get_command/done_get_cmd_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X10Y25  FSM2/get_command/done_get_cmd_reg/G
Low Pulse Width  Slow    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y27  FSM2/get_command/en_rd_cmd_reg/G
Low Pulse Width  Fast    LDCE/G   n/a            0.500         10.000      9.500      SLICE_X13Y27  FSM2/get_command/en_rd_cmd_reg/G



---------------------------------------------------------------------------------------------------
From Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[0]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_15_15/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns)
  Data Path Delay:        6.490ns  (logic 0.827ns (12.742%)  route 5.663ns (87.258%))
  Logic Levels:           0  
  Clock Path Skew:        -2.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 24.279 - 20.000 ) 
    Source Clock Delay      (SCD):    6.561ns = ( 16.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634    14.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456    15.096 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.730    15.826    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.150    15.976 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.561    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.388 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.663    23.051    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/A1
    SLICE_X6Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_15_15/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.515    24.279    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/WCLK
    SLICE_X6Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_15_15/DP/CLK
                         clock pessimism              0.242    24.521    
                         clock uncertainty           -0.035    24.486    
    SLICE_X6Y40          RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.544    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/DP
  -------------------------------------------------------------------
                         required time                         24.544    
                         arrival time                         -23.051    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_15_15/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns)
  Data Path Delay:        6.490ns  (logic 0.827ns (12.742%)  route 5.663ns (87.258%))
  Logic Levels:           0  
  Clock Path Skew:        -2.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 24.279 - 20.000 ) 
    Source Clock Delay      (SCD):    6.561ns = ( 16.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634    14.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456    15.096 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.730    15.826    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.150    15.976 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.561    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.388 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.663    23.051    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/A1
    SLICE_X6Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_15_15/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.515    24.279    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/WCLK
    SLICE_X6Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_15_15/SP/CLK
                         clock pessimism              0.242    24.521    
                         clock uncertainty           -0.035    24.486    
    SLICE_X6Y40          RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.544    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/SP
  -------------------------------------------------------------------
                         required time                         24.544    
                         arrival time                         -23.051    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns)
  Data Path Delay:        6.128ns  (logic 0.827ns (13.496%)  route 5.301ns (86.504%))
  Logic Levels:           0  
  Clock Path Skew:        -2.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 24.212 - 20.000 ) 
    Source Clock Delay      (SCD):    6.561ns = ( 16.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634    14.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456    15.096 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.730    15.826    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.150    15.976 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.561    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.388 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.301    22.689    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/ADDRD1
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.448    24.212    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/WCLK
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMA/CLK
                         clock pessimism              0.242    24.454    
                         clock uncertainty           -0.035    24.419    
    SLICE_X8Y40          RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.477    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                         -22.689    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns)
  Data Path Delay:        6.128ns  (logic 0.827ns (13.496%)  route 5.301ns (86.504%))
  Logic Levels:           0  
  Clock Path Skew:        -2.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 24.212 - 20.000 ) 
    Source Clock Delay      (SCD):    6.561ns = ( 16.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634    14.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456    15.096 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.730    15.826    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.150    15.976 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.561    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.388 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.301    22.689    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/ADDRD1
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.448    24.212    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/WCLK
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMB/CLK
                         clock pessimism              0.242    24.454    
                         clock uncertainty           -0.035    24.419    
    SLICE_X8Y40          RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.477    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                         -22.689    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns)
  Data Path Delay:        6.128ns  (logic 0.827ns (13.496%)  route 5.301ns (86.504%))
  Logic Levels:           0  
  Clock Path Skew:        -2.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 24.212 - 20.000 ) 
    Source Clock Delay      (SCD):    6.561ns = ( 16.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634    14.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456    15.096 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.730    15.826    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.150    15.976 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.561    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.388 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.301    22.689    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/ADDRD1
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.448    24.212    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/WCLK
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMC/CLK
                         clock pessimism              0.242    24.454    
                         clock uncertainty           -0.035    24.419    
    SLICE_X8Y40          RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.477    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                         -22.689    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns)
  Data Path Delay:        6.128ns  (logic 0.827ns (13.496%)  route 5.301ns (86.504%))
  Logic Levels:           0  
  Clock Path Skew:        -2.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 24.212 - 20.000 ) 
    Source Clock Delay      (SCD):    6.561ns = ( 16.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634    14.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456    15.096 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.730    15.826    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.150    15.976 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.561    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.388 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.301    22.689    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/ADDRD1
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.448    24.212    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/WCLK
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMD/CLK
                         clock pessimism              0.242    24.454    
                         clock uncertainty           -0.035    24.419    
    SLICE_X8Y40          RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.477    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                         -22.689    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns)
  Data Path Delay:        5.828ns  (logic 0.827ns (14.190%)  route 5.001ns (85.810%))
  Logic Levels:           0  
  Clock Path Skew:        -2.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 24.213 - 20.000 ) 
    Source Clock Delay      (SCD):    6.561ns = ( 16.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634    14.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456    15.096 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.730    15.826    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.150    15.976 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.561    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.388 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.001    22.389    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/ADDRD1
    SLICE_X10Y39         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.449    24.213    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/WCLK
    SLICE_X10Y39         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMA/CLK
                         clock pessimism              0.242    24.455    
                         clock uncertainty           -0.035    24.420    
    SLICE_X10Y39         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.478    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         24.478    
                         arrival time                         -22.389    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns)
  Data Path Delay:        5.828ns  (logic 0.827ns (14.190%)  route 5.001ns (85.810%))
  Logic Levels:           0  
  Clock Path Skew:        -2.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 24.213 - 20.000 ) 
    Source Clock Delay      (SCD):    6.561ns = ( 16.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634    14.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456    15.096 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.730    15.826    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.150    15.976 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.561    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.388 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.001    22.389    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/ADDRD1
    SLICE_X10Y39         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.449    24.213    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/WCLK
    SLICE_X10Y39         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMB/CLK
                         clock pessimism              0.242    24.455    
                         clock uncertainty           -0.035    24.420    
    SLICE_X10Y39         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.478    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         24.478    
                         arrival time                         -22.389    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns)
  Data Path Delay:        5.828ns  (logic 0.827ns (14.190%)  route 5.001ns (85.810%))
  Logic Levels:           0  
  Clock Path Skew:        -2.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 24.213 - 20.000 ) 
    Source Clock Delay      (SCD):    6.561ns = ( 16.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634    14.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456    15.096 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.730    15.826    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.150    15.976 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.561    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.388 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.001    22.389    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/ADDRD1
    SLICE_X10Y39         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.449    24.213    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/WCLK
    SLICE_X10Y39         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMC/CLK
                         clock pessimism              0.242    24.455    
                         clock uncertainty           -0.035    24.420    
    SLICE_X10Y39         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.478    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         24.478    
                         arrival time                         -22.389    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns)
  Data Path Delay:        5.828ns  (logic 0.827ns (14.190%)  route 5.001ns (85.810%))
  Logic Levels:           0  
  Clock Path Skew:        -2.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 24.213 - 20.000 ) 
    Source Clock Delay      (SCD):    6.561ns = ( 16.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634    14.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456    15.096 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.730    15.826    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.150    15.976 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.561    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.388 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.001    22.389    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/ADDRD1
    SLICE_X10Y39         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.449    24.213    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/WCLK
    SLICE_X10Y39         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMD/CLK
                         clock pessimism              0.242    24.455    
                         clock uncertainty           -0.035    24.420    
    SLICE_X10Y39         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.478    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         24.478    
                         arrival time                         -22.389    
  -------------------------------------------------------------------
                         slack                                  2.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.044ns (7.767%)  route 0.523ns (92.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.523     2.082    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y41          LUT4 (Prop_lut4_I2_O)        0.044     2.126 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.126    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X5Y41          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.246     1.690    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.107     1.797    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.045ns (7.929%)  route 0.523ns (92.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.523     2.082    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y41          LUT5 (Prop_lut5_I3_O)        0.045     2.127 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.127    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X5Y41          FDRE                                         f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.246     1.690    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.091     1.781    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_576_639_9_11/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.045ns (7.382%)  route 0.565ns (92.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.286     1.846    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X7Y40          LUT4 (Prop_lut4_I2_O)        0.045     1.891 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_9_11_i_3/O
                         net (fo=16, routed)          0.279     2.169    FSM2/RAM_COMMAND/ram_reg_576_639_9_11/DIC
    SLICE_X8Y39          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_576_639_9_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.834     1.907    FSM2/RAM_COMMAND/ram_reg_576_639_9_11/WCLK
    SLICE_X8Y39          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_576_639_9_11/RAMC/CLK
                         clock pessimism             -0.246     1.661    
    SLICE_X8Y39          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.805    FSM2/RAM_COMMAND/ram_reg_576_639_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.045ns (6.577%)  route 0.639ns (93.423%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.316     1.876    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X6Y41          LUT4 (Prop_lut4_I2_O)        0.045     1.921 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_9_11_i_2/O
                         net (fo=16, routed)          0.323     2.244    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/DIB
    SLICE_X6Y39          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.862     1.935    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/WCLK
    SLICE_X6Y39          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMB/CLK
                         clock pessimism             -0.246     1.689    
    SLICE_X6Y39          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.835    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.045ns (6.772%)  route 0.619ns (93.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.286     1.846    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X7Y40          LUT4 (Prop_lut4_I2_O)        0.045     1.891 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_9_11_i_3/O
                         net (fo=16, routed)          0.333     2.224    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/DIC
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.835     1.908    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/WCLK
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMC/CLK
                         clock pessimism             -0.246     1.662    
    SLICE_X8Y40          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.806    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_640_703_9_11/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.045ns (6.641%)  route 0.633ns (93.359%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.286     1.846    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X7Y40          LUT4 (Prop_lut4_I2_O)        0.045     1.891 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_9_11_i_3/O
                         net (fo=16, routed)          0.347     2.237    FSM2/RAM_COMMAND/ram_reg_640_703_9_11/DIC
    SLICE_X10Y38         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_640_703_9_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.834     1.907    FSM2/RAM_COMMAND/ram_reg_640_703_9_11/WCLK
    SLICE_X10Y38         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_640_703_9_11/RAMC/CLK
                         clock pessimism             -0.246     1.661    
    SLICE_X10Y38         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.805    FSM2/RAM_COMMAND/ram_reg_640_703_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_512_575_9_11/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.045ns (6.595%)  route 0.637ns (93.405%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.286     1.846    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X7Y40          LUT4 (Prop_lut4_I2_O)        0.045     1.891 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_9_11_i_3/O
                         net (fo=16, routed)          0.351     2.242    FSM2/RAM_COMMAND/ram_reg_512_575_9_11/DIC
    SLICE_X8Y38          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_512_575_9_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.834     1.907    FSM2/RAM_COMMAND/ram_reg_512_575_9_11/WCLK
    SLICE_X8Y38          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_512_575_9_11/RAMC/CLK
                         clock pessimism             -0.246     1.661    
    SLICE_X8Y38          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.805    FSM2/RAM_COMMAND/ram_reg_512_575_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.045ns (6.420%)  route 0.656ns (93.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.316     1.876    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X6Y41          LUT4 (Prop_lut4_I2_O)        0.045     1.921 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_9_11_i_2/O
                         net (fo=16, routed)          0.339     2.261    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/DIB
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.835     1.908    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/WCLK
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMB/CLK
                         clock pessimism             -0.246     1.662    
    SLICE_X8Y40          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.808    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.045ns (6.235%)  route 0.677ns (93.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.286     1.846    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X7Y40          LUT4 (Prop_lut4_I2_O)        0.045     1.891 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_9_11_i_3/O
                         net (fo=16, routed)          0.391     2.282    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/DIC
    SLICE_X10Y39         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.834     1.907    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/WCLK
    SLICE_X10Y39         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMC/CLK
                         clock pessimism             -0.246     1.661    
    SLICE_X10Y39         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.805    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_15_15/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.045ns (5.938%)  route 0.713ns (94.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.555     2.114    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X6Y40          LUT4 (Prop_lut4_I2_O)        0.045     2.159 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_15_15_i_1/O
                         net (fo=32, routed)          0.158     2.318    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/D
    SLICE_X6Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/WCLK
    SLICE_X6Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_15_15/SP/CLK
                         clock pessimism             -0.246     1.690    
    SLICE_X6Y40          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.834    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.484    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[1]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_15_15/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns)
  Data Path Delay:        6.490ns  (logic 0.827ns (12.742%)  route 5.663ns (87.258%))
  Logic Levels:           0  
  Clock Path Skew:        -1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 24.279 - 20.000 ) 
    Source Clock Delay      (SCD):    6.383ns = ( 16.383 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.633    14.639    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456    15.095 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.586    15.681    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.118    15.799 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.383    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.210 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.663    22.873    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/A1
    SLICE_X6Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_15_15/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.515    24.279    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/WCLK
    SLICE_X6Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_15_15/DP/CLK
                         clock pessimism              0.242    24.521    
                         clock uncertainty           -0.035    24.486    
    SLICE_X6Y40          RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.544    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/DP
  -------------------------------------------------------------------
                         required time                         24.544    
                         arrival time                         -22.873    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_15_15/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns)
  Data Path Delay:        6.490ns  (logic 0.827ns (12.742%)  route 5.663ns (87.258%))
  Logic Levels:           0  
  Clock Path Skew:        -1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 24.279 - 20.000 ) 
    Source Clock Delay      (SCD):    6.383ns = ( 16.383 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.633    14.639    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456    15.095 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.586    15.681    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.118    15.799 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.383    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.210 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.663    22.873    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/A1
    SLICE_X6Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_15_15/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.515    24.279    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/WCLK
    SLICE_X6Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_15_15/SP/CLK
                         clock pessimism              0.242    24.521    
                         clock uncertainty           -0.035    24.486    
    SLICE_X6Y40          RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.544    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/SP
  -------------------------------------------------------------------
                         required time                         24.544    
                         arrival time                         -22.873    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns)
  Data Path Delay:        6.128ns  (logic 0.827ns (13.496%)  route 5.301ns (86.504%))
  Logic Levels:           0  
  Clock Path Skew:        -1.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 24.212 - 20.000 ) 
    Source Clock Delay      (SCD):    6.383ns = ( 16.383 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.633    14.639    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456    15.095 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.586    15.681    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.118    15.799 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.383    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.210 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.301    22.511    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/ADDRD1
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.448    24.212    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/WCLK
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMA/CLK
                         clock pessimism              0.242    24.454    
                         clock uncertainty           -0.035    24.419    
    SLICE_X8Y40          RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.477    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                         -22.511    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns)
  Data Path Delay:        6.128ns  (logic 0.827ns (13.496%)  route 5.301ns (86.504%))
  Logic Levels:           0  
  Clock Path Skew:        -1.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 24.212 - 20.000 ) 
    Source Clock Delay      (SCD):    6.383ns = ( 16.383 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.633    14.639    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456    15.095 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.586    15.681    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.118    15.799 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.383    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.210 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.301    22.511    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/ADDRD1
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.448    24.212    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/WCLK
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMB/CLK
                         clock pessimism              0.242    24.454    
                         clock uncertainty           -0.035    24.419    
    SLICE_X8Y40          RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.477    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                         -22.511    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns)
  Data Path Delay:        6.128ns  (logic 0.827ns (13.496%)  route 5.301ns (86.504%))
  Logic Levels:           0  
  Clock Path Skew:        -1.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 24.212 - 20.000 ) 
    Source Clock Delay      (SCD):    6.383ns = ( 16.383 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.633    14.639    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456    15.095 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.586    15.681    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.118    15.799 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.383    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.210 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.301    22.511    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/ADDRD1
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.448    24.212    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/WCLK
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMC/CLK
                         clock pessimism              0.242    24.454    
                         clock uncertainty           -0.035    24.419    
    SLICE_X8Y40          RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.477    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                         -22.511    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns)
  Data Path Delay:        6.128ns  (logic 0.827ns (13.496%)  route 5.301ns (86.504%))
  Logic Levels:           0  
  Clock Path Skew:        -1.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 24.212 - 20.000 ) 
    Source Clock Delay      (SCD):    6.383ns = ( 16.383 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.633    14.639    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456    15.095 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.586    15.681    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.118    15.799 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.383    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.210 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.301    22.511    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/ADDRD1
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.448    24.212    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/WCLK
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMD/CLK
                         clock pessimism              0.242    24.454    
                         clock uncertainty           -0.035    24.419    
    SLICE_X8Y40          RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.477    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                         -22.511    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns)
  Data Path Delay:        5.828ns  (logic 0.827ns (14.190%)  route 5.001ns (85.810%))
  Logic Levels:           0  
  Clock Path Skew:        -1.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 24.213 - 20.000 ) 
    Source Clock Delay      (SCD):    6.383ns = ( 16.383 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.633    14.639    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456    15.095 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.586    15.681    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.118    15.799 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.383    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.210 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.001    22.211    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/ADDRD1
    SLICE_X10Y39         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.449    24.213    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/WCLK
    SLICE_X10Y39         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMA/CLK
                         clock pessimism              0.242    24.455    
                         clock uncertainty           -0.035    24.420    
    SLICE_X10Y39         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.478    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         24.478    
                         arrival time                         -22.211    
  -------------------------------------------------------------------
                         slack                                  2.266    

Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns)
  Data Path Delay:        5.828ns  (logic 0.827ns (14.190%)  route 5.001ns (85.810%))
  Logic Levels:           0  
  Clock Path Skew:        -1.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 24.213 - 20.000 ) 
    Source Clock Delay      (SCD):    6.383ns = ( 16.383 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.633    14.639    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456    15.095 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.586    15.681    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.118    15.799 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.383    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.210 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.001    22.211    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/ADDRD1
    SLICE_X10Y39         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.449    24.213    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/WCLK
    SLICE_X10Y39         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMB/CLK
                         clock pessimism              0.242    24.455    
                         clock uncertainty           -0.035    24.420    
    SLICE_X10Y39         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.478    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         24.478    
                         arrival time                         -22.211    
  -------------------------------------------------------------------
                         slack                                  2.266    

Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns)
  Data Path Delay:        5.828ns  (logic 0.827ns (14.190%)  route 5.001ns (85.810%))
  Logic Levels:           0  
  Clock Path Skew:        -1.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 24.213 - 20.000 ) 
    Source Clock Delay      (SCD):    6.383ns = ( 16.383 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.633    14.639    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456    15.095 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.586    15.681    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.118    15.799 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.383    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.210 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.001    22.211    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/ADDRD1
    SLICE_X10Y39         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.449    24.213    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/WCLK
    SLICE_X10Y39         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMC/CLK
                         clock pessimism              0.242    24.455    
                         clock uncertainty           -0.035    24.420    
    SLICE_X10Y39         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.478    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         24.478    
                         arrival time                         -22.211    
  -------------------------------------------------------------------
                         slack                                  2.266    

Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns)
  Data Path Delay:        5.828ns  (logic 0.827ns (14.190%)  route 5.001ns (85.810%))
  Logic Levels:           0  
  Clock Path Skew:        -1.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 24.213 - 20.000 ) 
    Source Clock Delay      (SCD):    6.383ns = ( 16.383 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.633    14.639    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456    15.095 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.586    15.681    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.118    15.799 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.383    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.210 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.001    22.211    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/ADDRD1
    SLICE_X10Y39         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.449    24.213    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/WCLK
    SLICE_X10Y39         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMD/CLK
                         clock pessimism              0.242    24.455    
                         clock uncertainty           -0.035    24.420    
    SLICE_X10Y39         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.478    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         24.478    
                         arrival time                         -22.211    
  -------------------------------------------------------------------
                         slack                                  2.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.044ns (11.419%)  route 0.341ns (88.581%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.341     1.901    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X7Y40          LUT4 (Prop_lut4_I1_O)        0.044     1.945 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.945    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X7Y40          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.246     1.690    
    SLICE_X7Y40          FDRE (Hold_fdre_C_D)         0.105     1.795    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.044ns (10.244%)  route 0.386ns (89.756%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.386     1.945    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y41          LUT4 (Prop_lut4_I1_O)        0.044     1.989 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.989    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X5Y41          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.246     1.690    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.107     1.797    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.045ns (10.452%)  route 0.386ns (89.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.386     1.945    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y41          LUT5 (Prop_lut5_I1_O)        0.045     1.990 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.990    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X5Y41          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.246     1.690    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.091     1.781    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.045ns (8.696%)  route 0.472ns (91.304%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.223     1.782    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X7Y38          LUT4 (Prop_lut4_I1_O)        0.045     1.827 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_6_8_i_2/O
                         net (fo=16, routed)          0.250     2.077    FSM2/RAM_COMMAND/ram_reg_704_767_6_8/DIB
    SLICE_X6Y33          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.857     1.930    FSM2/RAM_COMMAND/ram_reg_704_767_6_8/WCLK
    SLICE_X6Y33          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_6_8/RAMB/CLK
                         clock pessimism             -0.246     1.684    
    SLICE_X6Y33          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.830    FSM2/RAM_COMMAND/ram_reg_704_767_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.045ns (7.365%)  route 0.566ns (92.635%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.346     1.906    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X9Y38          LUT4 (Prop_lut4_I1_O)        0.045     1.951 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_12_14_i_1/O
                         net (fo=16, routed)          0.220     2.171    FSM2/RAM_COMMAND/ram_reg_0_63_12_14/DIA
    SLICE_X10Y31         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.827     1.900    FSM2/RAM_COMMAND/ram_reg_0_63_12_14/WCLK
    SLICE_X10Y31         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMA/CLK
                         clock pessimism             -0.246     1.654    
    SLICE_X10Y31         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.801    FSM2/RAM_COMMAND/ram_reg_0_63_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.045ns (9.702%)  route 0.419ns (90.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.226     1.785    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X7Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.830 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]_i_2/O
                         net (fo=10, routed)          0.193     2.024    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.860     1.933    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
                         clock pessimism             -0.246     1.687    
    SLICE_X4Y37          FDRE (Hold_fdre_C_CE)       -0.039     1.648    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.045ns (9.702%)  route 0.419ns (90.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.226     1.785    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X7Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.830 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]_i_2/O
                         net (fo=10, routed)          0.193     2.024    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.860     1.933    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
                         clock pessimism             -0.246     1.687    
    SLICE_X4Y37          FDRE (Hold_fdre_C_CE)       -0.039     1.648    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.045ns (9.702%)  route 0.419ns (90.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.226     1.785    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X7Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.830 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]_i_2/O
                         net (fo=10, routed)          0.193     2.024    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.860     1.933    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
                         clock pessimism             -0.246     1.687    
    SLICE_X4Y37          FDRE (Hold_fdre_C_CE)       -0.039     1.648    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.045ns (9.702%)  route 0.419ns (90.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.226     1.785    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X7Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.830 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]_i_2/O
                         net (fo=10, routed)          0.193     2.024    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.860     1.933    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
                         clock pessimism             -0.246     1.687    
    SLICE_X4Y37          FDRE (Hold_fdre_C_CE)       -0.039     1.648    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_128_191_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.045ns (6.849%)  route 0.612ns (93.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.223     1.782    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X7Y38          LUT4 (Prop_lut4_I1_O)        0.045     1.827 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_6_8_i_2/O
                         net (fo=16, routed)          0.389     2.217    FSM2/RAM_COMMAND/ram_reg_128_191_6_8/DIB
    SLICE_X6Y31          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_128_191_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.855     1.928    FSM2/RAM_COMMAND/ram_reg_128_191_6_8/WCLK
    SLICE_X6Y31          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_128_191_6_8/RAMB/CLK
                         clock pessimism             -0.246     1.682    
    SLICE_X6Y31          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.828    FSM2/RAM_COMMAND/ram_reg_128_191_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.389    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[2]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_15_15/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns)
  Data Path Delay:        6.490ns  (logic 0.827ns (12.742%)  route 5.663ns (87.258%))
  Logic Levels:           0  
  Clock Path Skew:        -2.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 24.279 - 20.000 ) 
    Source Clock Delay      (SCD):    6.928ns = ( 16.928 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634    14.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.419    15.059 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.959    16.018    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.325    16.343 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.928    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.755 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.663    23.418    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/A1
    SLICE_X6Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_15_15/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.515    24.279    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/WCLK
    SLICE_X6Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_15_15/DP/CLK
                         clock pessimism              0.242    24.521    
                         clock uncertainty           -0.035    24.486    
    SLICE_X6Y40          RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.544    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/DP
  -------------------------------------------------------------------
                         required time                         24.544    
                         arrival time                         -23.418    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_15_15/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns)
  Data Path Delay:        6.490ns  (logic 0.827ns (12.742%)  route 5.663ns (87.258%))
  Logic Levels:           0  
  Clock Path Skew:        -2.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 24.279 - 20.000 ) 
    Source Clock Delay      (SCD):    6.928ns = ( 16.928 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634    14.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.419    15.059 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.959    16.018    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.325    16.343 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.928    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.755 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.663    23.418    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/A1
    SLICE_X6Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_15_15/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.515    24.279    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/WCLK
    SLICE_X6Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_15_15/SP/CLK
                         clock pessimism              0.242    24.521    
                         clock uncertainty           -0.035    24.486    
    SLICE_X6Y40          RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.544    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/SP
  -------------------------------------------------------------------
                         required time                         24.544    
                         arrival time                         -23.418    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns)
  Data Path Delay:        6.128ns  (logic 0.827ns (13.496%)  route 5.301ns (86.504%))
  Logic Levels:           0  
  Clock Path Skew:        -2.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 24.212 - 20.000 ) 
    Source Clock Delay      (SCD):    6.928ns = ( 16.928 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634    14.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.419    15.059 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.959    16.018    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.325    16.343 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.928    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.755 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.301    23.055    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/ADDRD1
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.448    24.212    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/WCLK
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMA/CLK
                         clock pessimism              0.242    24.454    
                         clock uncertainty           -0.035    24.419    
    SLICE_X8Y40          RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.477    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                         -23.055    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns)
  Data Path Delay:        6.128ns  (logic 0.827ns (13.496%)  route 5.301ns (86.504%))
  Logic Levels:           0  
  Clock Path Skew:        -2.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 24.212 - 20.000 ) 
    Source Clock Delay      (SCD):    6.928ns = ( 16.928 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634    14.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.419    15.059 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.959    16.018    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.325    16.343 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.928    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.755 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.301    23.055    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/ADDRD1
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.448    24.212    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/WCLK
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMB/CLK
                         clock pessimism              0.242    24.454    
                         clock uncertainty           -0.035    24.419    
    SLICE_X8Y40          RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.477    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                         -23.055    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns)
  Data Path Delay:        6.128ns  (logic 0.827ns (13.496%)  route 5.301ns (86.504%))
  Logic Levels:           0  
  Clock Path Skew:        -2.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 24.212 - 20.000 ) 
    Source Clock Delay      (SCD):    6.928ns = ( 16.928 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634    14.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.419    15.059 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.959    16.018    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.325    16.343 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.928    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.755 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.301    23.055    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/ADDRD1
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.448    24.212    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/WCLK
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMC/CLK
                         clock pessimism              0.242    24.454    
                         clock uncertainty           -0.035    24.419    
    SLICE_X8Y40          RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.477    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                         -23.055    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns)
  Data Path Delay:        6.128ns  (logic 0.827ns (13.496%)  route 5.301ns (86.504%))
  Logic Levels:           0  
  Clock Path Skew:        -2.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 24.212 - 20.000 ) 
    Source Clock Delay      (SCD):    6.928ns = ( 16.928 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634    14.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.419    15.059 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.959    16.018    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.325    16.343 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.928    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.755 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.301    23.055    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/ADDRD1
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.448    24.212    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/WCLK
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMD/CLK
                         clock pessimism              0.242    24.454    
                         clock uncertainty           -0.035    24.419    
    SLICE_X8Y40          RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.477    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                         -23.055    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns)
  Data Path Delay:        5.828ns  (logic 0.827ns (14.190%)  route 5.001ns (85.810%))
  Logic Levels:           0  
  Clock Path Skew:        -2.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 24.213 - 20.000 ) 
    Source Clock Delay      (SCD):    6.928ns = ( 16.928 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634    14.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.419    15.059 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.959    16.018    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.325    16.343 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.928    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.755 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.001    22.756    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/ADDRD1
    SLICE_X10Y39         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.449    24.213    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/WCLK
    SLICE_X10Y39         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMA/CLK
                         clock pessimism              0.242    24.455    
                         clock uncertainty           -0.035    24.420    
    SLICE_X10Y39         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.478    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         24.478    
                         arrival time                         -22.756    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns)
  Data Path Delay:        5.828ns  (logic 0.827ns (14.190%)  route 5.001ns (85.810%))
  Logic Levels:           0  
  Clock Path Skew:        -2.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 24.213 - 20.000 ) 
    Source Clock Delay      (SCD):    6.928ns = ( 16.928 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634    14.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.419    15.059 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.959    16.018    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.325    16.343 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.928    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.755 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.001    22.756    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/ADDRD1
    SLICE_X10Y39         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.449    24.213    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/WCLK
    SLICE_X10Y39         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMB/CLK
                         clock pessimism              0.242    24.455    
                         clock uncertainty           -0.035    24.420    
    SLICE_X10Y39         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.478    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         24.478    
                         arrival time                         -22.756    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns)
  Data Path Delay:        5.828ns  (logic 0.827ns (14.190%)  route 5.001ns (85.810%))
  Logic Levels:           0  
  Clock Path Skew:        -2.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 24.213 - 20.000 ) 
    Source Clock Delay      (SCD):    6.928ns = ( 16.928 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634    14.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.419    15.059 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.959    16.018    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.325    16.343 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.928    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.755 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.001    22.756    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/ADDRD1
    SLICE_X10Y39         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.449    24.213    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/WCLK
    SLICE_X10Y39         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMC/CLK
                         clock pessimism              0.242    24.455    
                         clock uncertainty           -0.035    24.420    
    SLICE_X10Y39         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.478    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         24.478    
                         arrival time                         -22.756    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@20.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns)
  Data Path Delay:        5.828ns  (logic 0.827ns (14.190%)  route 5.001ns (85.810%))
  Logic Levels:           0  
  Clock Path Skew:        -2.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 24.213 - 20.000 ) 
    Source Clock Delay      (SCD):    6.928ns = ( 16.928 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634    14.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.419    15.059 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.959    16.018    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.325    16.343 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.585    16.928    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          LDCE (EnToQ_ldce_G_Q)        0.827    17.755 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/Q
                         net (fo=289, routed)         5.001    22.756    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/ADDRD1
    SLICE_X10Y39         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.449    24.213    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/WCLK
    SLICE_X10Y39         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMD/CLK
                         clock pessimism              0.242    24.455    
                         clock uncertainty           -0.035    24.420    
    SLICE_X10Y39         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    24.478    FSM2/RAM_COMMAND/ram_reg_384_447_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         24.478    
                         arrival time                         -22.756    
  -------------------------------------------------------------------
                         slack                                  1.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.102ns (25.699%)  route 0.295ns (74.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.128     1.547 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.295     1.842    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y41          LUT4 (Prop_lut4_I0_O)        0.102     1.944 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.944    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X5Y41          FDRE                                         f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.246     1.690    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.107     1.797    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.099ns (25.133%)  route 0.295ns (74.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.128     1.547 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.295     1.842    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y41          LUT5 (Prop_lut5_I0_O)        0.099     1.941 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.941    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X5Y41          FDRE                                         f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.246     1.690    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.091     1.781    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_15_15/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.099ns (19.364%)  route 0.412ns (80.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.128     1.547 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.254     1.801    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X6Y40          LUT4 (Prop_lut4_I3_O)        0.099     1.900 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_15_15_i_1/O
                         net (fo=32, routed)          0.158     2.058    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/D
    SLICE_X6Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/WCLK
    SLICE_X6Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_15_15/SP/CLK
                         clock pessimism             -0.246     1.690    
    SLICE_X6Y40          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.834    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.099ns (20.415%)  route 0.386ns (79.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.128     1.547 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.386     1.933    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X7Y37          LUT6 (Prop_lut6_I5_O)        0.099     2.032 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     2.032    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[8]
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.860     1.933    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
                         clock pessimism             -0.246     1.687    
    SLICE_X7Y37          FDRE (Hold_fdre_C_D)         0.092     1.779    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_15_15/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.099ns (19.364%)  route 0.412ns (80.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.128     1.547 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.254     1.801    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X6Y40          LUT4 (Prop_lut4_I3_O)        0.099     1.900 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_15_15_i_1/O
                         net (fo=32, routed)          0.158     2.058    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/D
    SLICE_X6Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_15_15/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/WCLK
    SLICE_X6Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_15_15/DP/CLK
                         clock pessimism             -0.246     1.690    
    SLICE_X6Y40          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.101     1.791    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/DP
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.099ns (18.438%)  route 0.438ns (81.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.128     1.547 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.438     1.985    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X7Y37          LUT4 (Prop_lut4_I3_O)        0.099     2.084 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     2.084    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[6]
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.860     1.933    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
                         clock pessimism             -0.246     1.687    
    SLICE_X7Y37          FDRE (Hold_fdre_C_D)         0.091     1.778    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.098ns (17.629%)  route 0.458ns (82.371%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.128     1.547 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.458     2.005    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X7Y40          LUT4 (Prop_lut4_I0_O)        0.098     2.103 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.103    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X7Y40          FDRE                                         f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.246     1.690    
    SLICE_X7Y40          FDRE (Hold_fdre_C_D)         0.105     1.795    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.100ns (16.414%)  route 0.509ns (83.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.128     1.547 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.509     2.056    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X3Y37          LUT4 (Prop_lut4_I3_O)        0.100     2.156 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.156    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[1]
    SLICE_X3Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.862     1.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                         clock pessimism             -0.246     1.689    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.107     1.796    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.099ns (16.277%)  route 0.509ns (83.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.128     1.547 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.509     2.056    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X3Y37          LUT3 (Prop_lut3_I2_O)        0.099     2.155 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.155    FSM2/COMMAND_MEM_CONTROLLER/next_ram_wr_addr0_in[0]
    SLICE_X3Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.862     1.935    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
                         clock pessimism             -0.246     1.689    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.091     1.780    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.099ns (14.800%)  route 0.570ns (85.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.128     1.547 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.320     1.867    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X7Y38          LUT4 (Prop_lut4_I3_O)        0.099     1.966 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_6_8_i_2/O
                         net (fo=16, routed)          0.250     2.216    FSM2/RAM_COMMAND/ram_reg_704_767_6_8/DIB
    SLICE_X6Y33          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.857     1.930    FSM2/RAM_COMMAND/ram_reg_704_767_6_8/WCLK
    SLICE_X6Y33          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_6_8/RAMB/CLK
                         clock pessimism             -0.246     1.684    
    SLICE_X6Y33          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.830    FSM2/RAM_COMMAND/ram_reg_704_767_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.386    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       14.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.828ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.761ns (48.239%)  route 0.817ns (51.761%))
  Logic Levels:           0  
  Clock Path Skew:        -3.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 24.203 - 20.000 ) 
    Source Clock Delay      (SCD):    7.923ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.815     7.923    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         LDCE (EnToQ_ldce_G_Q)        0.761     8.684 r  FSM2/get_command/next_instr_reg[6]/Q
                         net (fo=1, routed)           0.817     9.500    FSM2/get_command/next_instr[6]
    SLICE_X13Y29         FDPE                                         r  FSM2/get_command/instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    24.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE                                         r  FSM2/get_command/instr_reg[6]/C
                         clock pessimism              0.242    24.445    
                         clock uncertainty           -0.035    24.410    
    SLICE_X13Y29         FDPE (Setup_fdpe_C_D)       -0.081    24.329    FSM2/get_command/instr_reg[6]
  -------------------------------------------------------------------
                         required time                         24.329    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                 14.828    

Slack (MET) :             14.836ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.761ns (47.876%)  route 0.829ns (52.124%))
  Logic Levels:           0  
  Clock Path Skew:        -3.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 24.203 - 20.000 ) 
    Source Clock Delay      (SCD):    7.923ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.815     7.923    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         LDCE (EnToQ_ldce_G_Q)        0.761     8.684 r  FSM2/get_command/next_rd_addr_command_reg[6]/Q
                         net (fo=1, routed)           0.829     9.512    FSM2/get_command/next_rd_addr_command[6]
    SLICE_X13Y29         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    24.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[6]/C
                         clock pessimism              0.242    24.445    
                         clock uncertainty           -0.035    24.410    
    SLICE_X13Y29         FDCE (Setup_fdce_C_D)       -0.061    24.349    FSM2/get_command/rd_addr_command_reg[6]
  -------------------------------------------------------------------
                         required time                         24.349    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                 14.836    

Slack (MET) :             14.877ns  (required time - arrival time)
  Source:                 FSM2/get_command/done_get_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/FSM_sequential_state_module_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.951ns (56.093%)  route 0.744ns (43.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 24.198 - 20.000 ) 
    Source Clock Delay      (SCD):    7.863ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.756     7.863    FSM2/get_command/next_state
    SLICE_X10Y25         LDCE                                         r  FSM2/get_command/done_get_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         LDCE (EnToQ_ldce_G_Q)        0.827     8.690 r  FSM2/get_command/done_get_cmd_reg/Q
                         net (fo=1, routed)           0.744     9.435    FSM2/get_command/done_out_get_command
    SLICE_X11Y25         LUT5 (Prop_lut5_I0_O)        0.124     9.559 r  FSM2/get_command/FSM_sequential_state_module[0]_i_1/O
                         net (fo=1, routed)           0.000     9.559    FSM2/get_command_n_1
    SLICE_X11Y25         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434    24.198    FSM2/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[0]/C
                         clock pessimism              0.242    24.440    
                         clock uncertainty           -0.035    24.405    
    SLICE_X11Y25         FDCE (Setup_fdce_C_D)        0.031    24.436    FSM2/FSM_sequential_state_module_reg[0]
  -------------------------------------------------------------------
                         required time                         24.436    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                 14.877    

Slack (MET) :             14.976ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.827ns (54.337%)  route 0.695ns (45.663%))
  Logic Levels:           0  
  Clock Path Skew:        -3.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 24.198 - 20.000 ) 
    Source Clock Delay      (SCD):    7.863ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.756     7.863    FSM2/get_command/next_state
    SLICE_X10Y25         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         LDCE (EnToQ_ldce_G_Q)        0.827     8.690 r  FSM2/get_command/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.695     9.385    FSM2/get_command/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X11Y25         FDCE                                         r  FSM2/get_command/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434    24.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  FSM2/get_command/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.242    24.440    
                         clock uncertainty           -0.035    24.405    
    SLICE_X11Y25         FDCE (Setup_fdce_C_D)       -0.043    24.362    FSM2/get_command/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         24.362    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                 14.976    

Slack (MET) :             14.978ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[7]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.761ns (59.060%)  route 0.528ns (40.940%))
  Logic Levels:           0  
  Clock Path Skew:        -3.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 24.200 - 20.000 ) 
    Source Clock Delay      (SCD):    8.073ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.073    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.834 r  FSM2/get_command/next_rd_addr_command_reg[7]/Q
                         net (fo=1, routed)           0.528     9.361    FSM2/get_command/next_rd_addr_command[7]
    SLICE_X15Y27         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436    24.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y27         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[7]/C
                         clock pessimism              0.242    24.442    
                         clock uncertainty           -0.035    24.407    
    SLICE_X15Y27         FDCE (Setup_fdce_C_D)       -0.067    24.340    FSM2/get_command/rd_addr_command_reg[7]
  -------------------------------------------------------------------
                         required time                         24.340    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                 14.978    

Slack (MET) :             14.990ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[2]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.761ns (53.216%)  route 0.669ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        -3.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 24.203 - 20.000 ) 
    Source Clock Delay      (SCD):    7.923ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.815     7.923    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         LDCE (EnToQ_ldce_G_Q)        0.761     8.684 r  FSM2/get_command/next_instr_reg[2]/Q
                         net (fo=1, routed)           0.669     9.353    FSM2/get_command/next_instr[2]
    SLICE_X13Y29         FDPE                                         r  FSM2/get_command/instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    24.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE                                         r  FSM2/get_command/instr_reg[2]/C
                         clock pessimism              0.242    24.445    
                         clock uncertainty           -0.035    24.410    
    SLICE_X13Y29         FDPE (Setup_fdpe_C_D)       -0.067    24.343    FSM2/get_command/instr_reg[2]
  -------------------------------------------------------------------
                         required time                         24.343    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                 14.990    

Slack (MET) :             14.993ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[9]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.761ns (52.622%)  route 0.685ns (47.378%))
  Logic Levels:           0  
  Clock Path Skew:        -3.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 24.203 - 20.000 ) 
    Source Clock Delay      (SCD):    7.923ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.815     7.923    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[9]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         LDCE (EnToQ_ldce_G_Q)        0.761     8.684 r  FSM2/get_command/next_rd_addr_command_reg[9]/Q
                         net (fo=1, routed)           0.685     9.369    FSM2/get_command/next_rd_addr_command[9]
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    24.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[9]/C
                         clock pessimism              0.242    24.445    
                         clock uncertainty           -0.035    24.410    
    SLICE_X11Y28         FDCE (Setup_fdce_C_D)       -0.047    24.363    FSM2/get_command/rd_addr_command_reg[9]
  -------------------------------------------------------------------
                         required time                         24.363    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                 14.993    

Slack (MET) :             15.050ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.827ns (51.304%)  route 0.785ns (48.697%))
  Logic Levels:           0  
  Clock Path Skew:        -3.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 24.199 - 20.000 ) 
    Source Clock Delay      (SCD):    7.696ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.589     7.696    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         LDCE (EnToQ_ldce_G_Q)        0.827     8.523 r  FSM2/get_command/next_instr_reg[1]/Q
                         net (fo=1, routed)           0.785     9.308    FSM2/get_command/next_instr[1]
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435    24.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[1]/C
                         clock pessimism              0.242    24.441    
                         clock uncertainty           -0.035    24.406    
    SLICE_X12Y26         FDPE (Setup_fdpe_C_D)       -0.047    24.359    FSM2/get_command/instr_reg[1]
  -------------------------------------------------------------------
                         required time                         24.359    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                 15.050    

Slack (MET) :             15.060ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.761ns (53.843%)  route 0.652ns (46.157%))
  Logic Levels:           0  
  Clock Path Skew:        -3.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 24.197 - 20.000 ) 
    Source Clock Delay      (SCD):    7.864ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.756     7.864    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         LDCE (EnToQ_ldce_G_Q)        0.761     8.625 r  FSM2/get_command/next_instr_reg[0]/Q
                         net (fo=1, routed)           0.652     9.277    FSM2/get_command/next_instr[0]
    SLICE_X13Y25         FDPE                                         r  FSM2/get_command/instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.433    24.197    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE                                         r  FSM2/get_command/instr_reg[0]/C
                         clock pessimism              0.242    24.439    
                         clock uncertainty           -0.035    24.404    
    SLICE_X13Y25         FDPE (Setup_fdpe_C_D)       -0.067    24.337    FSM2/get_command/instr_reg[0]
  -------------------------------------------------------------------
                         required time                         24.337    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                 15.060    

Slack (MET) :             15.090ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.827ns (59.557%)  route 0.562ns (40.443%))
  Logic Levels:           0  
  Clock Path Skew:        -3.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 24.198 - 20.000 ) 
    Source Clock Delay      (SCD):    7.863ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.756     7.863    FSM2/get_command/next_state
    SLICE_X10Y25         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         LDCE (EnToQ_ldce_G_Q)        0.827     8.690 r  FSM2/get_command/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.562     9.252    FSM2/get_command/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X11Y25         FDPE                                         r  FSM2/get_command/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434    24.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE                                         r  FSM2/get_command/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.242    24.440    
                         clock uncertainty           -0.035    24.405    
    SLICE_X11Y25         FDPE (Setup_fdpe_C_D)       -0.062    24.343    FSM2/get_command/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         24.343    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                 15.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.230ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_instr_reg[4]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.220ns (80.261%)  route 0.054ns (19.738%))
  Logic Levels:           0  
  Clock Path Skew:        -1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128     1.508 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.832     2.339    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.095     2.434 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.245     2.680    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         LDCE (EnToQ_ldce_G_Q)        0.220     2.900 r  FSM2/get_command/next_instr_reg[4]/Q
                         net (fo=1, routed)           0.054     2.954    FSM2/get_command/next_instr[4]
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.821     1.894    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[4]/C
                         clock pessimism             -0.246     1.648    
    SLICE_X12Y26         FDPE (Hold_fdpe_C_D)         0.076     1.724    FSM2/get_command/instr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.348ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[2]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.220ns (66.264%)  route 0.112ns (33.736%))
  Logic Levels:           0  
  Clock Path Skew:        -1.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128     1.508 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.832     2.339    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.095     2.434 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.302     2.737    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         LDCE (EnToQ_ldce_G_Q)        0.220     2.957 r  FSM2/get_command/next_rd_addr_command_reg[2]/Q
                         net (fo=1, routed)           0.112     3.069    FSM2/get_command/next_rd_addr_command[2]
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.824     1.897    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[2]/C
                         clock pessimism             -0.246     1.651    
    SLICE_X11Y28         FDCE (Hold_fdce_C_D)         0.070     1.721    FSM2/get_command/rd_addr_command_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           3.069    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.220ns (66.264%)  route 0.112ns (33.736%))
  Logic Levels:           0  
  Clock Path Skew:        -1.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128     1.508 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.832     2.339    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.095     2.434 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.302     2.737    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         LDCE (EnToQ_ldce_G_Q)        0.220     2.957 r  FSM2/get_command/next_rd_addr_command_reg[1]/Q
                         net (fo=1, routed)           0.112     3.069    FSM2/get_command/next_rd_addr_command[1]
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.824     1.897    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
                         clock pessimism             -0.246     1.651    
    SLICE_X11Y28         FDCE (Hold_fdce_C_D)         0.066     1.717    FSM2/get_command/rd_addr_command_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           3.069    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.378ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[5]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.240ns (67.320%)  route 0.117ns (32.680%))
  Logic Levels:           0  
  Clock Path Skew:        -1.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128     1.508 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.832     2.339    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.095     2.434 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.302     2.737    FSM2/get_command/next_state
    SLICE_X10Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[5]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         LDCE (EnToQ_ldce_G_Q)        0.240     2.977 r  FSM2/get_command/next_rd_addr_command_reg[5]/Q
                         net (fo=1, routed)           0.117     3.093    FSM2/get_command/next_rd_addr_command[5]
    SLICE_X9Y27          FDCE                                         r  FSM2/get_command/rd_addr_command_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823     1.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  FSM2/get_command/rd_addr_command_reg[5]/C
                         clock pessimism             -0.246     1.650    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.066     1.716    FSM2/get_command/rd_addr_command_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           3.093    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_instr_reg[5]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.220ns (46.561%)  route 0.253ns (53.439%))
  Logic Levels:           0  
  Clock Path Skew:        -1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128     1.508 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.832     2.339    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.095     2.434 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.245     2.680    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         LDCE (EnToQ_ldce_G_Q)        0.220     2.900 r  FSM2/get_command/next_instr_reg[5]/Q
                         net (fo=1, routed)           0.253     3.152    FSM2/get_command/next_instr[5]
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.821     1.894    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[5]/C
                         clock pessimism             -0.246     1.648    
    SLICE_X12Y26         FDPE (Hold_fdpe_C_D)         0.063     1.711    FSM2/get_command/instr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           3.152    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[8]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.220ns (46.548%)  route 0.253ns (53.452%))
  Logic Levels:           0  
  Clock Path Skew:        -1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128     1.508 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.832     2.339    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.095     2.434 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.245     2.680    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         LDCE (EnToQ_ldce_G_Q)        0.220     2.900 r  FSM2/get_command/next_rd_addr_command_reg[8]/Q
                         net (fo=1, routed)           0.253     3.153    FSM2/get_command/next_rd_addr_command[8]
    SLICE_X12Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.821     1.894    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[8]/C
                         clock pessimism             -0.246     1.648    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.053     1.701    FSM2/get_command/rd_addr_command_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           3.153    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.456ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[3]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.220ns (49.743%)  route 0.222ns (50.257%))
  Logic Levels:           0  
  Clock Path Skew:        -1.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128     1.508 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.832     2.339    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.095     2.434 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.302     2.737    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         LDCE (EnToQ_ldce_G_Q)        0.220     2.957 r  FSM2/get_command/next_rd_addr_command_reg[3]/Q
                         net (fo=1, routed)           0.222     3.179    FSM2/get_command/next_rd_addr_command[3]
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.824     1.897    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[3]/C
                         clock pessimism             -0.246     1.651    
    SLICE_X11Y28         FDCE (Hold_fdce_C_D)         0.072     1.723    FSM2/get_command/rd_addr_command_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.457ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.220ns (52.738%)  route 0.197ns (47.262%))
  Logic Levels:           0  
  Clock Path Skew:        -1.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128     1.508 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.832     2.339    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.095     2.434 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.302     2.737    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         LDCE (EnToQ_ldce_G_Q)        0.220     2.957 r  FSM2/get_command/next_rd_addr_command_reg[0]/Q
                         net (fo=1, routed)           0.197     3.154    FSM2/get_command/next_rd_addr_command[0]
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.824     1.897    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
                         clock pessimism             -0.246     1.651    
    SLICE_X11Y28         FDCE (Hold_fdce_C_D)         0.046     1.697    FSM2/get_command/rd_addr_command_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.461ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.240ns (54.017%)  route 0.204ns (45.983%))
  Logic Levels:           0  
  Clock Path Skew:        -1.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    2.737ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128     1.508 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.832     2.339    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.095     2.434 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.302     2.737    FSM2/get_command/next_state
    SLICE_X10Y27         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         LDCE (EnToQ_ldce_G_Q)        0.240     2.977 r  FSM2/get_command/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.204     3.181    FSM2/get_command/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X9Y27          FDCE                                         r  FSM2/get_command/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823     1.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  FSM2/get_command/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.246     1.650    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.070     1.720    FSM2/get_command/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.464ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[4]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.220ns (65.429%)  route 0.116ns (34.571%))
  Logic Levels:           0  
  Clock Path Skew:        -1.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128     1.508 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.832     2.339    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.095     2.434 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.406     2.841    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[4]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.220     3.061 r  FSM2/get_command/next_rd_addr_command_reg[4]/Q
                         net (fo=1, routed)           0.116     3.177    FSM2/get_command/next_rd_addr_command[4]
    SLICE_X13Y25         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820     1.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[4]/C
                         clock pessimism             -0.246     1.647    
    SLICE_X13Y25         FDCE (Hold_fdce_C_D)         0.066     1.713    FSM2/get_command/rd_addr_command_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  1.464    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/state_reg[0]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       14.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.927ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        1.578ns  (logic 0.761ns (48.239%)  route 0.817ns (51.761%))
  Logic Levels:           0  
  Clock Path Skew:        -3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 24.203 - 20.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712     6.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323     7.009 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.815     7.824    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         LDCE (EnToQ_ldce_G_Q)        0.761     8.585 r  FSM2/get_command/next_instr_reg[6]/Q
                         net (fo=1, routed)           0.817     9.402    FSM2/get_command/next_instr[6]
    SLICE_X13Y29         FDPE                                         r  FSM2/get_command/instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    24.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE                                         r  FSM2/get_command/instr_reg[6]/C
                         clock pessimism              0.242    24.445    
                         clock uncertainty           -0.035    24.410    
    SLICE_X13Y29         FDPE (Setup_fdpe_C_D)       -0.081    24.329    FSM2/get_command/instr_reg[6]
  -------------------------------------------------------------------
                         required time                         24.329    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                 14.927    

Slack (MET) :             14.935ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[6]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.761ns (47.876%)  route 0.829ns (52.124%))
  Logic Levels:           0  
  Clock Path Skew:        -3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 24.203 - 20.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712     6.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323     7.009 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.815     7.824    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[6]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         LDCE (EnToQ_ldce_G_Q)        0.761     8.585 r  FSM2/get_command/next_rd_addr_command_reg[6]/Q
                         net (fo=1, routed)           0.829     9.414    FSM2/get_command/next_rd_addr_command[6]
    SLICE_X13Y29         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    24.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[6]/C
                         clock pessimism              0.242    24.445    
                         clock uncertainty           -0.035    24.410    
    SLICE_X13Y29         FDCE (Setup_fdce_C_D)       -0.061    24.349    FSM2/get_command/rd_addr_command_reg[6]
  -------------------------------------------------------------------
                         required time                         24.349    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 14.935    

Slack (MET) :             14.975ns  (required time - arrival time)
  Source:                 FSM2/get_command/done_get_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/FSM_sequential_state_module_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.951ns (56.093%)  route 0.744ns (43.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 24.198 - 20.000 ) 
    Source Clock Delay      (SCD):    7.765ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712     6.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323     7.009 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.756     7.765    FSM2/get_command/next_state
    SLICE_X10Y25         LDCE                                         r  FSM2/get_command/done_get_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         LDCE (EnToQ_ldce_G_Q)        0.827     8.592 r  FSM2/get_command/done_get_cmd_reg/Q
                         net (fo=1, routed)           0.744     9.336    FSM2/get_command/done_out_get_command
    SLICE_X11Y25         LUT5 (Prop_lut5_I0_O)        0.124     9.460 r  FSM2/get_command/FSM_sequential_state_module[0]_i_1/O
                         net (fo=1, routed)           0.000     9.460    FSM2/get_command_n_1
    SLICE_X11Y25         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434    24.198    FSM2/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[0]/C
                         clock pessimism              0.242    24.440    
                         clock uncertainty           -0.035    24.405    
    SLICE_X11Y25         FDCE (Setup_fdce_C_D)        0.031    24.436    FSM2/FSM_sequential_state_module_reg[0]
  -------------------------------------------------------------------
                         required time                         24.436    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                 14.975    

Slack (MET) :             15.075ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.827ns (54.337%)  route 0.695ns (45.663%))
  Logic Levels:           0  
  Clock Path Skew:        -3.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 24.198 - 20.000 ) 
    Source Clock Delay      (SCD):    7.765ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712     6.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323     7.009 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.756     7.765    FSM2/get_command/next_state
    SLICE_X10Y25         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         LDCE (EnToQ_ldce_G_Q)        0.827     8.592 r  FSM2/get_command/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.695     9.287    FSM2/get_command/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X11Y25         FDCE                                         r  FSM2/get_command/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434    24.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  FSM2/get_command/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.242    24.440    
                         clock uncertainty           -0.035    24.405    
    SLICE_X11Y25         FDCE (Setup_fdce_C_D)       -0.043    24.362    FSM2/get_command/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         24.362    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                 15.075    

Slack (MET) :             15.077ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[7]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.761ns (59.060%)  route 0.528ns (40.940%))
  Logic Levels:           0  
  Clock Path Skew:        -3.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns = ( 24.200 - 20.000 ) 
    Source Clock Delay      (SCD):    7.974ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712     6.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323     7.009 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     7.974    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.735 r  FSM2/get_command/next_rd_addr_command_reg[7]/Q
                         net (fo=1, routed)           0.528     9.263    FSM2/get_command/next_rd_addr_command[7]
    SLICE_X15Y27         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436    24.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y27         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[7]/C
                         clock pessimism              0.242    24.442    
                         clock uncertainty           -0.035    24.407    
    SLICE_X15Y27         FDCE (Setup_fdce_C_D)       -0.067    24.340    FSM2/get_command/rd_addr_command_reg[7]
  -------------------------------------------------------------------
                         required time                         24.340    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                 15.077    

Slack (MET) :             15.088ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[2]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.761ns (53.216%)  route 0.669ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        -3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 24.203 - 20.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712     6.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323     7.009 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.815     7.824    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         LDCE (EnToQ_ldce_G_Q)        0.761     8.585 r  FSM2/get_command/next_instr_reg[2]/Q
                         net (fo=1, routed)           0.669     9.254    FSM2/get_command/next_instr[2]
    SLICE_X13Y29         FDPE                                         r  FSM2/get_command/instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    24.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE                                         r  FSM2/get_command/instr_reg[2]/C
                         clock pessimism              0.242    24.445    
                         clock uncertainty           -0.035    24.410    
    SLICE_X13Y29         FDPE (Setup_fdpe_C_D)       -0.067    24.343    FSM2/get_command/instr_reg[2]
  -------------------------------------------------------------------
                         required time                         24.343    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                 15.088    

Slack (MET) :             15.092ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[9]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.761ns (52.622%)  route 0.685ns (47.378%))
  Logic Levels:           0  
  Clock Path Skew:        -3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 24.203 - 20.000 ) 
    Source Clock Delay      (SCD):    7.824ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712     6.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323     7.009 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.815     7.824    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[9]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         LDCE (EnToQ_ldce_G_Q)        0.761     8.585 r  FSM2/get_command/next_rd_addr_command_reg[9]/Q
                         net (fo=1, routed)           0.685     9.271    FSM2/get_command/next_rd_addr_command[9]
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    24.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[9]/C
                         clock pessimism              0.242    24.445    
                         clock uncertainty           -0.035    24.410    
    SLICE_X11Y28         FDCE (Setup_fdce_C_D)       -0.047    24.363    FSM2/get_command/rd_addr_command_reg[9]
  -------------------------------------------------------------------
                         required time                         24.363    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                 15.092    

Slack (MET) :             15.149ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.827ns (51.304%)  route 0.785ns (48.697%))
  Logic Levels:           0  
  Clock Path Skew:        -3.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 24.199 - 20.000 ) 
    Source Clock Delay      (SCD):    7.598ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712     6.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323     7.009 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.589     7.598    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         LDCE (EnToQ_ldce_G_Q)        0.827     8.425 r  FSM2/get_command/next_instr_reg[1]/Q
                         net (fo=1, routed)           0.785     9.210    FSM2/get_command/next_instr[1]
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435    24.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[1]/C
                         clock pessimism              0.242    24.441    
                         clock uncertainty           -0.035    24.406    
    SLICE_X12Y26         FDPE (Setup_fdpe_C_D)       -0.047    24.359    FSM2/get_command/instr_reg[1]
  -------------------------------------------------------------------
                         required time                         24.359    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                 15.149    

Slack (MET) :             15.158ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.761ns (53.843%)  route 0.652ns (46.157%))
  Logic Levels:           0  
  Clock Path Skew:        -3.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 24.197 - 20.000 ) 
    Source Clock Delay      (SCD):    7.765ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712     6.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323     7.009 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.756     7.765    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         LDCE (EnToQ_ldce_G_Q)        0.761     8.526 r  FSM2/get_command/next_instr_reg[0]/Q
                         net (fo=1, routed)           0.652     9.178    FSM2/get_command/next_instr[0]
    SLICE_X13Y25         FDPE                                         r  FSM2/get_command/instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.433    24.197    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE                                         r  FSM2/get_command/instr_reg[0]/C
                         clock pessimism              0.242    24.439    
                         clock uncertainty           -0.035    24.404    
    SLICE_X13Y25         FDPE (Setup_fdpe_C_D)       -0.067    24.337    FSM2/get_command/instr_reg[0]
  -------------------------------------------------------------------
                         required time                         24.337    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                 15.158    

Slack (MET) :             15.189ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.827ns (59.557%)  route 0.562ns (40.443%))
  Logic Levels:           0  
  Clock Path Skew:        -3.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 24.198 - 20.000 ) 
    Source Clock Delay      (SCD):    7.765ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712     6.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323     7.009 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.756     7.765    FSM2/get_command/next_state
    SLICE_X10Y25         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         LDCE (EnToQ_ldce_G_Q)        0.827     8.592 r  FSM2/get_command/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.562     9.154    FSM2/get_command/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X11Y25         FDPE                                         r  FSM2/get_command/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434    24.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE                                         r  FSM2/get_command/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.242    24.440    
                         clock uncertainty           -0.035    24.405    
    SLICE_X11Y25         FDPE (Setup_fdpe_C_D)       -0.062    24.343    FSM2/get_command/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         24.343    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                 15.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_instr_reg[4]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.220ns (80.261%)  route 0.054ns (19.738%))
  Logic Levels:           0  
  Clock Path Skew:        -1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128     1.508 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.808     2.316    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.099     2.415 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.245     2.661    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         LDCE (EnToQ_ldce_G_Q)        0.220     2.881 r  FSM2/get_command/next_instr_reg[4]/Q
                         net (fo=1, routed)           0.054     2.935    FSM2/get_command/next_instr[4]
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.821     1.894    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[4]/C
                         clock pessimism             -0.246     1.648    
    SLICE_X12Y26         FDPE (Hold_fdpe_C_D)         0.076     1.724    FSM2/get_command/instr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.329ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[2]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.220ns (66.264%)  route 0.112ns (33.736%))
  Logic Levels:           0  
  Clock Path Skew:        -1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128     1.508 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.808     2.316    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.099     2.415 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.302     2.717    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         LDCE (EnToQ_ldce_G_Q)        0.220     2.937 r  FSM2/get_command/next_rd_addr_command_reg[2]/Q
                         net (fo=1, routed)           0.112     3.049    FSM2/get_command/next_rd_addr_command[2]
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.824     1.897    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[2]/C
                         clock pessimism             -0.246     1.651    
    SLICE_X11Y28         FDCE (Hold_fdce_C_D)         0.070     1.721    FSM2/get_command/rd_addr_command_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.333ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.220ns (66.264%)  route 0.112ns (33.736%))
  Logic Levels:           0  
  Clock Path Skew:        -1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128     1.508 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.808     2.316    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.099     2.415 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.302     2.717    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         LDCE (EnToQ_ldce_G_Q)        0.220     2.937 r  FSM2/get_command/next_rd_addr_command_reg[1]/Q
                         net (fo=1, routed)           0.112     3.049    FSM2/get_command/next_rd_addr_command[1]
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.824     1.897    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
                         clock pessimism             -0.246     1.651    
    SLICE_X11Y28         FDCE (Hold_fdce_C_D)         0.066     1.717    FSM2/get_command/rd_addr_command_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.358ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[5]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.240ns (67.320%)  route 0.117ns (32.680%))
  Logic Levels:           0  
  Clock Path Skew:        -1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128     1.508 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.808     2.316    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.099     2.415 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.302     2.717    FSM2/get_command/next_state
    SLICE_X10Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[5]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         LDCE (EnToQ_ldce_G_Q)        0.240     2.957 r  FSM2/get_command/next_rd_addr_command_reg[5]/Q
                         net (fo=1, routed)           0.117     3.074    FSM2/get_command/next_rd_addr_command[5]
    SLICE_X9Y27          FDCE                                         r  FSM2/get_command/rd_addr_command_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823     1.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  FSM2/get_command/rd_addr_command_reg[5]/C
                         clock pessimism             -0.246     1.650    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.066     1.716    FSM2/get_command/rd_addr_command_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.422ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_instr_reg[5]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.220ns (46.561%)  route 0.253ns (53.439%))
  Logic Levels:           0  
  Clock Path Skew:        -1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128     1.508 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.808     2.316    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.099     2.415 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.245     2.661    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         LDCE (EnToQ_ldce_G_Q)        0.220     2.881 r  FSM2/get_command/next_instr_reg[5]/Q
                         net (fo=1, routed)           0.253     3.133    FSM2/get_command/next_instr[5]
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.821     1.894    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[5]/C
                         clock pessimism             -0.246     1.648    
    SLICE_X12Y26         FDPE (Hold_fdpe_C_D)         0.063     1.711    FSM2/get_command/instr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.432ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[8]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.220ns (46.548%)  route 0.253ns (53.452%))
  Logic Levels:           0  
  Clock Path Skew:        -1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128     1.508 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.808     2.316    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.099     2.415 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.245     2.661    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         LDCE (EnToQ_ldce_G_Q)        0.220     2.881 r  FSM2/get_command/next_rd_addr_command_reg[8]/Q
                         net (fo=1, routed)           0.253     3.133    FSM2/get_command/next_rd_addr_command[8]
    SLICE_X12Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.821     1.894    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[8]/C
                         clock pessimism             -0.246     1.648    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.053     1.701    FSM2/get_command/rd_addr_command_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.437ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[3]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.220ns (49.743%)  route 0.222ns (50.257%))
  Logic Levels:           0  
  Clock Path Skew:        -1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128     1.508 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.808     2.316    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.099     2.415 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.302     2.717    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         LDCE (EnToQ_ldce_G_Q)        0.220     2.937 r  FSM2/get_command/next_rd_addr_command_reg[3]/Q
                         net (fo=1, routed)           0.222     3.160    FSM2/get_command/next_rd_addr_command[3]
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.824     1.897    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[3]/C
                         clock pessimism             -0.246     1.651    
    SLICE_X11Y28         FDCE (Hold_fdce_C_D)         0.072     1.723    FSM2/get_command/rd_addr_command_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           3.160    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.438ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.220ns (52.738%)  route 0.197ns (47.262%))
  Logic Levels:           0  
  Clock Path Skew:        -1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128     1.508 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.808     2.316    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.099     2.415 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.302     2.717    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         LDCE (EnToQ_ldce_G_Q)        0.220     2.937 r  FSM2/get_command/next_rd_addr_command_reg[0]/Q
                         net (fo=1, routed)           0.197     3.135    FSM2/get_command/next_rd_addr_command[0]
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.824     1.897    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
                         clock pessimism             -0.246     1.651    
    SLICE_X11Y28         FDCE (Hold_fdce_C_D)         0.046     1.697    FSM2/get_command/rd_addr_command_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.442ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.240ns (54.017%)  route 0.204ns (45.983%))
  Logic Levels:           0  
  Clock Path Skew:        -1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128     1.508 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.808     2.316    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.099     2.415 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.302     2.717    FSM2/get_command/next_state
    SLICE_X10Y27         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         LDCE (EnToQ_ldce_G_Q)        0.240     2.957 r  FSM2/get_command/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.204     3.162    FSM2/get_command/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X9Y27          FDCE                                         r  FSM2/get_command/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823     1.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  FSM2/get_command/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.246     1.650    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.070     1.720    FSM2/get_command/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           3.162    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[4]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.220ns (65.429%)  route 0.116ns (34.571%))
  Logic Levels:           0  
  Clock Path Skew:        -1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    2.821ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128     1.508 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.808     2.316    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.099     2.415 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.406     2.821    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[4]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.220     3.041 r  FSM2/get_command/next_rd_addr_command_reg[4]/Q
                         net (fo=1, routed)           0.116     3.157    FSM2/get_command/next_rd_addr_command[4]
    SLICE_X13Y25         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820     1.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[4]/C
                         clock pessimism             -0.246     1.647    
    SLICE_X13Y25         FDCE (Hold_fdce_C_D)         0.066     1.713    FSM2/get_command/rd_addr_command_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           3.157    
  -------------------------------------------------------------------
                         slack                                  1.444    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/state_reg[1]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.065ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.482ns (38.043%)  route 0.785ns (61.957%))
  Logic Levels:           0  
  Clock Path Skew:        -3.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 24.199 - 20.000 ) 
    Source Clock Delay      (SCD):    7.811ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.589     7.811    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     7.216    15.027    
    SLICE_X12Y25                                      0.000    15.027 r  FSM2/get_command/next_instr_reg[1]/D
    SLICE_X12Y25         LDCE (DToQ_ldce_D_Q)         0.482    15.509 r  FSM2/get_command/next_instr_reg[1]/Q
                         net (fo=1, routed)           0.785    16.294    FSM2/get_command/next_instr[1]
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435    24.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[1]/C
                         clock pessimism              0.242    24.441    
                         clock uncertainty           -0.035    24.406    
    SLICE_X12Y26         FDPE (Setup_fdpe_C_D)       -0.047    24.359    FSM2/get_command/instr_reg[1]
  -------------------------------------------------------------------
                         required time                         24.359    
                         arrival time                         -16.294    
  -------------------------------------------------------------------
                         slack                                  8.065    

Slack (MET) :             8.161ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.483ns (37.167%)  route 0.817ns (62.833%))
  Logic Levels:           0  
  Clock Path Skew:        -3.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 24.203 - 20.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.815     8.038    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     6.831    14.868    
    SLICE_X13Y28                                      0.000    14.868 r  FSM2/get_command/next_instr_reg[6]/D
    SLICE_X13Y28         LDCE (DToQ_ldce_D_Q)         0.483    15.351 r  FSM2/get_command/next_instr_reg[6]/Q
                         net (fo=1, routed)           0.817    16.168    FSM2/get_command/next_instr[6]
    SLICE_X13Y29         FDPE                                         r  FSM2/get_command/instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    24.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE                                         r  FSM2/get_command/instr_reg[6]/C
                         clock pessimism              0.242    24.445    
                         clock uncertainty           -0.035    24.410    
    SLICE_X13Y29         FDPE (Setup_fdpe_C_D)       -0.081    24.329    FSM2/get_command/instr_reg[6]
  -------------------------------------------------------------------
                         required time                         24.329    
                         arrival time                         -16.168    
  -------------------------------------------------------------------
                         slack                                  8.161    

Slack (MET) :             8.313ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.469ns (37.627%)  route 0.777ns (62.373%))
  Logic Levels:           0  
  Clock Path Skew:        -3.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 24.199 - 20.000 ) 
    Source Clock Delay      (SCD):    7.801ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.578     7.801    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     7.003    14.803    
    SLICE_X13Y26                                      0.000    14.803 r  FSM2/get_command/next_instr_reg[3]/D
    SLICE_X13Y26         LDCE (DToQ_ldce_D_Q)         0.469    15.272 r  FSM2/get_command/next_instr_reg[3]/Q
                         net (fo=1, routed)           0.777    16.050    FSM2/get_command/next_instr[3]
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435    24.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[3]/C
                         clock pessimism              0.242    24.441    
                         clock uncertainty           -0.035    24.406    
    SLICE_X12Y26         FDPE (Setup_fdpe_C_D)       -0.043    24.363    FSM2/get_command/instr_reg[3]
  -------------------------------------------------------------------
                         required time                         24.363    
                         arrival time                         -16.050    
  -------------------------------------------------------------------
                         slack                                  8.313    

Slack (MET) :             8.391ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.469ns (41.824%)  route 0.652ns (58.176%))
  Logic Levels:           0  
  Clock Path Skew:        -3.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 24.197 - 20.000 ) 
    Source Clock Delay      (SCD):    7.978ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.756     7.978    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     6.846    14.824    
    SLICE_X13Y24                                      0.000    14.824 r  FSM2/get_command/next_instr_reg[0]/D
    SLICE_X13Y24         LDCE (DToQ_ldce_D_Q)         0.469    15.293 r  FSM2/get_command/next_instr_reg[0]/Q
                         net (fo=1, routed)           0.652    15.945    FSM2/get_command/next_instr[0]
    SLICE_X13Y25         FDPE                                         r  FSM2/get_command/instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.433    24.197    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE                                         r  FSM2/get_command/instr_reg[0]/C
                         clock pessimism              0.242    24.439    
                         clock uncertainty           -0.035    24.404    
    SLICE_X13Y25         FDPE (Setup_fdpe_C_D)       -0.067    24.337    FSM2/get_command/instr_reg[0]
  -------------------------------------------------------------------
                         required time                         24.337    
                         arrival time                         -15.945    
  -------------------------------------------------------------------
                         slack                                  8.391    

Slack (MET) :             8.398ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.469ns (41.212%)  route 0.669ns (58.788%))
  Logic Levels:           0  
  Clock Path Skew:        -3.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 24.203 - 20.000 ) 
    Source Clock Delay      (SCD):    8.038ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.815     8.038    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     6.769    14.806    
    SLICE_X13Y28                                      0.000    14.806 r  FSM2/get_command/next_instr_reg[2]/D
    SLICE_X13Y28         LDCE (DToQ_ldce_D_Q)         0.469    15.275 r  FSM2/get_command/next_instr_reg[2]/Q
                         net (fo=1, routed)           0.669    15.944    FSM2/get_command/next_instr[2]
    SLICE_X13Y29         FDPE                                         r  FSM2/get_command/instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    24.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE                                         r  FSM2/get_command/instr_reg[2]/C
                         clock pessimism              0.242    24.445    
                         clock uncertainty           -0.035    24.410    
    SLICE_X13Y29         FDPE (Setup_fdpe_C_D)       -0.067    24.343    FSM2/get_command/instr_reg[2]
  -------------------------------------------------------------------
                         required time                         24.343    
                         arrival time                         -15.944    
  -------------------------------------------------------------------
                         slack                                  8.398    

Slack (MET) :             8.657ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.496ns (42.438%)  route 0.673ns (57.563%))
  Logic Levels:           0  
  Clock Path Skew:        -3.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 24.199 - 20.000 ) 
    Source Clock Delay      (SCD):    7.811ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.589     7.811    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     6.753    14.564    
    SLICE_X12Y25                                      0.000    14.564 r  FSM2/get_command/next_instr_reg[7]/D
    SLICE_X12Y25         LDCE (DToQ_ldce_D_Q)         0.496    15.060 r  FSM2/get_command/next_instr_reg[7]/Q
                         net (fo=1, routed)           0.673    15.733    FSM2/get_command/next_instr[7]
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435    24.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[7]/C
                         clock pessimism              0.242    24.441    
                         clock uncertainty           -0.035    24.406    
    SLICE_X12Y26         FDPE (Setup_fdpe_C_D)       -0.016    24.390    FSM2/get_command/instr_reg[7]
  -------------------------------------------------------------------
                         required time                         24.390    
                         arrival time                         -15.733    
  -------------------------------------------------------------------
                         slack                                  8.657    

Slack (MET) :             9.960ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.371ns (35.622%)  route 0.671ns (64.378%))
  Logic Levels:           0  
  Clock Path Skew:        -3.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 24.199 - 20.000 ) 
    Source Clock Delay      (SCD):    7.801ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.578     7.801    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.575    13.376    
    SLICE_X13Y26                                      0.000    13.376 r  FSM2/get_command/next_instr_reg[5]/D
    SLICE_X13Y26         LDCE (DToQ_ldce_D_Q)         0.371    13.747 r  FSM2/get_command/next_instr_reg[5]/Q
                         net (fo=1, routed)           0.671    14.417    FSM2/get_command/next_instr[5]
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435    24.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[5]/C
                         clock pessimism              0.242    24.441    
                         clock uncertainty           -0.035    24.406    
    SLICE_X12Y26         FDPE (Setup_fdpe_C_D)       -0.028    24.378    FSM2/get_command/instr_reg[5]
  -------------------------------------------------------------------
                         required time                         24.378    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                  9.960    

Slack (MET) :             10.292ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.371ns (69.723%)  route 0.161ns (30.277%))
  Logic Levels:           0  
  Clock Path Skew:        -3.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 24.199 - 20.000 ) 
    Source Clock Delay      (SCD):    7.801ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.578     7.801    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     5.736    13.536    
    SLICE_X13Y26                                      0.000    13.536 r  FSM2/get_command/next_instr_reg[4]/D
    SLICE_X13Y26         LDCE (DToQ_ldce_D_Q)         0.371    13.907 r  FSM2/get_command/next_instr_reg[4]/Q
                         net (fo=1, routed)           0.161    14.069    FSM2/get_command/next_instr[4]
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435    24.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[4]/C
                         clock pessimism              0.242    24.441    
                         clock uncertainty           -0.035    24.406    
    SLICE_X12Y26         FDPE (Setup_fdpe_C_D)       -0.045    24.361    FSM2/get_command/instr_reg[4]
  -------------------------------------------------------------------
                         required time                         24.361    
                         arrival time                         -14.069    
  -------------------------------------------------------------------
                         slack                                 10.292    

Slack (MET) :             10.501ns  (required time - arrival time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.685ns (67.355%)  route 0.332ns (32.645%))
  Logic Levels:           0  
  Clock Path Skew:        -3.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 24.203 - 20.000 ) 
    Source Clock Delay      (SCD):    7.861ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.638     7.861    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.950    12.811    
    SLICE_X11Y27                                      0.000    12.811 r  FSM2/get_command/next_rd_addr_command_reg[1]/D
    SLICE_X11Y27         LDCE (DToQ_ldce_D_Q)         0.685    13.496 r  FSM2/get_command/next_rd_addr_command_reg[1]/Q
                         net (fo=1, routed)           0.332    13.828    FSM2/get_command/next_rd_addr_command[1]
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    24.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
                         clock pessimism              0.242    24.445    
                         clock uncertainty           -0.035    24.410    
    SLICE_X11Y28         FDCE (Setup_fdce_C_D)       -0.081    24.329    FSM2/get_command/rd_addr_command_reg[1]
  -------------------------------------------------------------------
                         required time                         24.329    
                         arrival time                         -13.828    
  -------------------------------------------------------------------
                         slack                                 10.501    

Slack (MET) :             10.940ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_next_state_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.700ns (50.180%)  route 0.695ns (49.820%))
  Logic Levels:           0  
  Clock Path Skew:        -3.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 24.198 - 20.000 ) 
    Source Clock Delay      (SCD):    7.978ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.756     7.978    FSM2/get_command/next_state
    SLICE_X10Y25         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[1]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     4.048    12.027    
    SLICE_X10Y25                                      0.000    12.027 r  FSM2/get_command/FSM_onehot_next_state_reg[1]/D
    SLICE_X10Y25         LDCE (DToQ_ldce_D_Q)         0.700    12.727 r  FSM2/get_command/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.695    13.421    FSM2/get_command/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X11Y25         FDCE                                         r  FSM2/get_command/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434    24.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  FSM2/get_command/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.242    24.440    
                         clock uncertainty           -0.035    24.405    
    SLICE_X11Y25         FDCE (Setup_fdce_C_D)       -0.043    24.362    FSM2/get_command/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         24.362    
                         arrival time                         -13.421    
  -------------------------------------------------------------------
                         slack                                 10.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.242ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_instr_reg[4]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.220ns (80.261%)  route 0.054ns (19.738%))
  Logic Levels:           0  
  Clock Path Skew:        -1.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556     1.383    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141     1.524 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          0.878     2.402    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.044     2.446 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.245     2.692    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         LDCE (EnToQ_ldce_G_Q)        0.220     2.912 r  FSM2/get_command/next_instr_reg[4]/Q
                         net (fo=1, routed)           0.054     2.966    FSM2/get_command/next_instr[4]
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.821     1.894    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[4]/C
                         clock pessimism             -0.246     1.648    
    SLICE_X12Y26         FDPE (Hold_fdpe_C_D)         0.076     1.724    FSM2/get_command/instr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[2]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.220ns (66.264%)  route 0.112ns (33.736%))
  Logic Levels:           0  
  Clock Path Skew:        -1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556     1.383    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141     1.524 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          0.878     2.402    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.044     2.446 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.302     2.748    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         LDCE (EnToQ_ldce_G_Q)        0.220     2.968 r  FSM2/get_command/next_rd_addr_command_reg[2]/Q
                         net (fo=1, routed)           0.112     3.080    FSM2/get_command/next_rd_addr_command[2]
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.824     1.897    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[2]/C
                         clock pessimism             -0.246     1.651    
    SLICE_X11Y28         FDCE (Hold_fdce_C_D)         0.070     1.721    FSM2/get_command/rd_addr_command_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.364ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[1]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.220ns (66.264%)  route 0.112ns (33.736%))
  Logic Levels:           0  
  Clock Path Skew:        -1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556     1.383    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141     1.524 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          0.878     2.402    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.044     2.446 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.302     2.748    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         LDCE (EnToQ_ldce_G_Q)        0.220     2.968 r  FSM2/get_command/next_rd_addr_command_reg[1]/Q
                         net (fo=1, routed)           0.112     3.080    FSM2/get_command/next_rd_addr_command[1]
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.824     1.897    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
                         clock pessimism             -0.246     1.651    
    SLICE_X11Y28         FDCE (Hold_fdce_C_D)         0.066     1.717    FSM2/get_command/rd_addr_command_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.389ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[5]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.240ns (67.320%)  route 0.117ns (32.680%))
  Logic Levels:           0  
  Clock Path Skew:        -1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556     1.383    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141     1.524 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          0.878     2.402    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.044     2.446 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.302     2.748    FSM2/get_command/next_state
    SLICE_X10Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[5]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         LDCE (EnToQ_ldce_G_Q)        0.240     2.988 r  FSM2/get_command/next_rd_addr_command_reg[5]/Q
                         net (fo=1, routed)           0.117     3.105    FSM2/get_command/next_rd_addr_command[5]
    SLICE_X9Y27          FDCE                                         r  FSM2/get_command/rd_addr_command_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823     1.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  FSM2/get_command/rd_addr_command_reg[5]/C
                         clock pessimism             -0.246     1.650    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.066     1.716    FSM2/get_command/rd_addr_command_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.453ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_instr_reg[5]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/instr_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.220ns (46.561%)  route 0.253ns (53.439%))
  Logic Levels:           0  
  Clock Path Skew:        -1.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556     1.383    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141     1.524 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          0.878     2.402    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.044     2.446 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.245     2.692    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         LDCE (EnToQ_ldce_G_Q)        0.220     2.912 r  FSM2/get_command/next_instr_reg[5]/Q
                         net (fo=1, routed)           0.253     3.164    FSM2/get_command/next_instr[5]
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.821     1.894    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[5]/C
                         clock pessimism             -0.246     1.648    
    SLICE_X12Y26         FDPE (Hold_fdpe_C_D)         0.063     1.711    FSM2/get_command/instr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           3.164    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[8]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.220ns (46.548%)  route 0.253ns (53.452%))
  Logic Levels:           0  
  Clock Path Skew:        -1.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556     1.383    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141     1.524 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          0.878     2.402    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.044     2.446 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.245     2.692    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         LDCE (EnToQ_ldce_G_Q)        0.220     2.912 r  FSM2/get_command/next_rd_addr_command_reg[8]/Q
                         net (fo=1, routed)           0.253     3.164    FSM2/get_command/next_rd_addr_command[8]
    SLICE_X12Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.821     1.894    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[8]/C
                         clock pessimism             -0.246     1.648    
    SLICE_X12Y26         FDCE (Hold_fdce_C_D)         0.053     1.701    FSM2/get_command/rd_addr_command_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           3.164    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.468ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[3]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.220ns (49.743%)  route 0.222ns (50.257%))
  Logic Levels:           0  
  Clock Path Skew:        -1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556     1.383    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141     1.524 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          0.878     2.402    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.044     2.446 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.302     2.748    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[3]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         LDCE (EnToQ_ldce_G_Q)        0.220     2.968 r  FSM2/get_command/next_rd_addr_command_reg[3]/Q
                         net (fo=1, routed)           0.222     3.191    FSM2/get_command/next_rd_addr_command[3]
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.824     1.897    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[3]/C
                         clock pessimism             -0.246     1.651    
    SLICE_X11Y28         FDCE (Hold_fdce_C_D)         0.072     1.723    FSM2/get_command/rd_addr_command_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.469ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[0]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.220ns (52.738%)  route 0.197ns (47.262%))
  Logic Levels:           0  
  Clock Path Skew:        -1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556     1.383    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141     1.524 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          0.878     2.402    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.044     2.446 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.302     2.748    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[0]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27         LDCE (EnToQ_ldce_G_Q)        0.220     2.968 r  FSM2/get_command/next_rd_addr_command_reg[0]/Q
                         net (fo=1, routed)           0.197     3.166    FSM2/get_command/next_rd_addr_command[0]
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.824     1.897    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
                         clock pessimism             -0.246     1.651    
    SLICE_X11Y28         FDCE (Hold_fdce_C_D)         0.046     1.697    FSM2/get_command/rd_addr_command_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           3.166    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.473ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.240ns (54.017%)  route 0.204ns (45.983%))
  Logic Levels:           0  
  Clock Path Skew:        -1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    2.748ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556     1.383    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141     1.524 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          0.878     2.402    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.044     2.446 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.302     2.748    FSM2/get_command/next_state
    SLICE_X10Y27         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[2]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         LDCE (EnToQ_ldce_G_Q)        0.240     2.988 r  FSM2/get_command/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.204     3.193    FSM2/get_command/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X9Y27          FDCE                                         r  FSM2/get_command/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823     1.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  FSM2/get_command/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.246     1.650    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.070     1.720    FSM2/get_command/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.476ns  (arrival time - required time)
  Source:                 FSM2/get_command/next_rd_addr_command_reg[4]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/rd_addr_command_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.220ns (65.429%)  route 0.116ns (34.571%))
  Logic Levels:           0  
  Clock Path Skew:        -1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556     1.383    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141     1.524 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          0.878     2.402    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.044     2.446 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.406     2.852    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[4]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.220     3.072 r  FSM2/get_command/next_rd_addr_command_reg[4]/Q
                         net (fo=1, routed)           0.116     3.188    FSM2/get_command/next_rd_addr_command[4]
    SLICE_X13Y25         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820     1.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[4]/C
                         clock pessimism             -0.246     1.647    
    SLICE_X13Y25         FDCE (Hold_fdce_C_D)         0.066     1.713    FSM2/get_command/rd_addr_command_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  1.476    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[0]

Setup :            0  Failing Endpoints,  Worst Slack        6.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.840ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 0.456ns (9.491%)  route 4.349ns (90.509%))
  Logic Levels:           0  
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.075ns = ( 16.075 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/Q
                         net (fo=3, routed)           4.349     9.442    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516    14.280    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.367    14.647 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.605    15.253    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.121    15.374 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.702    16.075    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/G
                         clock pessimism              0.242    16.317    
                         clock uncertainty           -0.035    16.282    
  -------------------------------------------------------------------
                         required time                         16.282    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  6.840    

Slack (MET) :             7.146ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 0.419ns (9.313%)  route 4.080ns (90.687%))
  Logic Levels:           0  
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.075ns = ( 16.075 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.419     5.056 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/Q
                         net (fo=4, routed)           4.080     9.136    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[7]
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516    14.280    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.367    14.647 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.605    15.253    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.121    15.374 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.702    16.075    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/G
                         clock pessimism              0.242    16.317    
                         clock uncertainty           -0.035    16.282    
  -------------------------------------------------------------------
                         required time                         16.282    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  7.146    

Slack (MET) :             7.417ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.456ns (11.314%)  route 3.575ns (88.686%))
  Logic Levels:           0  
  Clock Path Skew:        1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 15.881 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634     4.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456     5.096 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/Q
                         net (fo=8, routed)           3.575     8.670    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[0]
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516    14.280    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.367    14.647 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.605    15.253    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.121    15.374 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.508    15.881    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/G
                         clock pessimism              0.242    16.123    
                         clock uncertainty           -0.035    16.088    
  -------------------------------------------------------------------
                         required time                         16.088    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  7.417    

Slack (MET) :             7.656ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.456ns (11.433%)  route 3.533ns (88.567%))
  Logic Levels:           0  
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.075ns = ( 16.075 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/Q
                         net (fo=2, routed)           3.533     8.626    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516    14.280    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.367    14.647 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.605    15.253    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.121    15.374 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.702    16.075    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/G
                         clock pessimism              0.242    16.317    
                         clock uncertainty           -0.035    16.282    
  -------------------------------------------------------------------
                         required time                         16.282    
                         arrival time                          -8.626    
  -------------------------------------------------------------------
                         slack                                  7.656    

Slack (MET) :             7.716ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.456ns (11.606%)  route 3.473ns (88.394%))
  Logic Levels:           0  
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.075ns = ( 16.075 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/Q
                         net (fo=5, routed)           3.473     8.566    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[6]
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516    14.280    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.367    14.647 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.605    15.253    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.121    15.374 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.702    16.075    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                         clock pessimism              0.242    16.317    
                         clock uncertainty           -0.035    16.282    
  -------------------------------------------------------------------
                         required time                         16.282    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  7.716    

Slack (MET) :             7.756ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.456ns (12.413%)  route 3.218ns (87.587%))
  Logic Levels:           0  
  Clock Path Skew:        1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 15.860 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/Q
                         net (fo=4, routed)           3.218     8.311    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[4]
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516    14.280    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.367    14.647 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.605    15.253    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.121    15.374 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.487    15.860    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/G
                         clock pessimism              0.242    16.102    
                         clock uncertainty           -0.035    16.067    
  -------------------------------------------------------------------
                         required time                         16.067    
                         arrival time                          -8.311    
  -------------------------------------------------------------------
                         slack                                  7.756    

Slack (MET) :             7.919ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.456ns (12.987%)  route 3.055ns (87.013%))
  Logic Levels:           0  
  Clock Path Skew:        1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 15.860 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/Q
                         net (fo=3, routed)           3.055     8.148    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[5]
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516    14.280    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.367    14.647 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.605    15.253    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.121    15.374 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.487    15.860    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/G
                         clock pessimism              0.242    16.102    
                         clock uncertainty           -0.035    16.067    
  -------------------------------------------------------------------
                         required time                         16.067    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                  7.919    

Slack (MET) :             7.927ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.456ns (13.017%)  route 3.047ns (86.983%))
  Logic Levels:           0  
  Clock Path Skew:        1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 15.860 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/Q
                         net (fo=6, routed)           3.047     8.140    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[2]
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516    14.280    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.367    14.647 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.605    15.253    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.121    15.374 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.487    15.860    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/G
                         clock pessimism              0.242    16.102    
                         clock uncertainty           -0.035    16.067    
  -------------------------------------------------------------------
                         required time                         16.067    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  7.927    

Slack (MET) :             7.945ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.456ns (13.086%)  route 3.029ns (86.914%))
  Logic Levels:           0  
  Clock Path Skew:        1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.860ns = ( 15.860 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/Q
                         net (fo=5, routed)           3.029     8.122    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[3]
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516    14.280    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.367    14.647 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.605    15.253    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.121    15.374 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.487    15.860    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/G
                         clock pessimism              0.242    16.102    
                         clock uncertainty           -0.035    16.067    
  -------------------------------------------------------------------
                         required time                         16.067    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  7.945    

Slack (MET) :             7.946ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.419ns (11.966%)  route 3.083ns (88.034%))
  Logic Levels:           0  
  Clock Path Skew:        1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 15.881 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634     4.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.419     5.059 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/Q
                         net (fo=7, routed)           3.083     8.142    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516    14.280    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.367    14.647 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.605    15.253    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.121    15.374 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.508    15.881    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                         clock pessimism              0.242    16.123    
                         clock uncertainty           -0.035    16.088    
  -------------------------------------------------------------------
                         required time                         16.088    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  7.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.141ns (9.064%)  route 1.415ns (90.936%))
  Logic Levels:           0  
  Clock Path Skew:        1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.590     1.417    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/Q
                         net (fo=4, routed)           1.415     2.972    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[4]
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.175     2.111 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.311     2.422    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.057     2.479 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.263     2.742    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y37          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/G
                         clock pessimism             -0.246     2.496    
    SLICE_X5Y37          LDCE (Hold_ldce_G_D)         0.148     2.644    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.644    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.141ns (9.000%)  route 1.426ns (91.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.590     1.417    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/Q
                         net (fo=5, routed)           1.426     2.984    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[3]
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.175     2.111 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.311     2.422    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.057     2.479 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.263     2.742    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y37          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/G
                         clock pessimism             -0.246     2.496    
    SLICE_X5Y37          LDCE (Hold_ldce_G_D)         0.144     2.640    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.640    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.141ns (8.238%)  route 1.571ns (91.762%))
  Logic Levels:           0  
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.863ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.590     1.417    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/Q
                         net (fo=2, routed)           1.571     3.128    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.175     2.111 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.311     2.422    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.057     2.479 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.384     2.863    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y38          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/G
                         clock pessimism             -0.246     2.617    
    SLICE_X7Y38          LDCE (Hold_ldce_G_D)         0.150     2.767    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.141ns (8.763%)  route 1.468ns (91.237%))
  Logic Levels:           0  
  Clock Path Skew:        1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.590     1.417    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/Q
                         net (fo=6, routed)           1.468     3.026    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[2]
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.175     2.111 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.311     2.422    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.057     2.479 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.263     2.742    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y37          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/G
                         clock pessimism             -0.246     2.496    
    SLICE_X5Y37          LDCE (Hold_ldce_G_D)         0.148     2.644    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.644    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.128ns (8.171%)  route 1.439ns (91.829%))
  Logic Levels:           0  
  Clock Path Skew:        1.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.128     1.547 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/Q
                         net (fo=7, routed)           1.439     2.985    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.175     2.111 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.311     2.422    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.057     2.479 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.266     2.745    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                         clock pessimism             -0.246     2.499    
    SLICE_X2Y37          LDCE (Hold_ldce_G_D)         0.076     2.575    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.985    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.141ns (7.807%)  route 1.665ns (92.193%))
  Logic Levels:           0  
  Clock Path Skew:        1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.590     1.417    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.665     3.223    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[5]
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.175     2.111 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.311     2.422    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.057     2.479 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.263     2.742    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y37          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/G
                         clock pessimism             -0.246     2.496    
    SLICE_X5Y37          LDCE (Hold_ldce_G_D)         0.150     2.646    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.141ns (7.298%)  route 1.791ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.863ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.590     1.417    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/Q
                         net (fo=5, routed)           1.791     3.349    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[6]
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.175     2.111 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.311     2.422    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.057     2.479 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.384     2.863    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y38          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                         clock pessimism             -0.246     2.617    
    SLICE_X7Y38          LDCE (Hold_ldce_G_D)         0.148     2.765    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           3.349    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.128ns (6.720%)  route 1.777ns (93.280%))
  Logic Levels:           0  
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.863ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.590     1.417    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.128     1.545 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/Q
                         net (fo=4, routed)           1.777     3.322    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[7]
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.175     2.111 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.311     2.422    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.057     2.479 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.384     2.863    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y38          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/G
                         clock pessimism             -0.246     2.617    
    SLICE_X7Y38          LDCE (Hold_ldce_G_D)         0.090     2.707    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.141ns (7.368%)  route 1.773ns (92.632%))
  Logic Levels:           0  
  Clock Path Skew:        1.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/Q
                         net (fo=8, routed)           1.773     3.332    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[0]
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.175     2.111 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.311     2.422    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.057     2.479 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.266     2.745    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/G
                         clock pessimism             -0.246     2.499    
    SLICE_X2Y37          LDCE (Hold_ldce_G_D)         0.137     2.636    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.636    
                         arrival time                           3.332    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.141ns (6.313%)  route 2.093ns (93.687%))
  Logic Levels:           0  
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.863ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.590     1.417    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/Q
                         net (fo=3, routed)           2.093     3.650    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.175     2.111 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.311     2.422    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.057     2.479 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.384     2.863    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y38          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/G
                         clock pessimism             -0.246     2.617    
    SLICE_X7Y38          LDCE (Hold_ldce_G_D)         0.148     2.765    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.765    
                         arrival time                           3.650    
  -------------------------------------------------------------------
                         slack                                  0.885    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[1]

Setup :            0  Failing Endpoints,  Worst Slack        6.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.702ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 0.456ns (9.491%)  route 4.349ns (90.509%))
  Logic Levels:           0  
  Clock Path Skew:        1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 15.937 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/Q
                         net (fo=3, routed)           4.349     9.442    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.515    14.279    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.367    14.646 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.494    15.140    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.095    15.235 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.702    15.937    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/G
                         clock pessimism              0.242    16.179    
                         clock uncertainty           -0.035    16.143    
  -------------------------------------------------------------------
                         required time                         16.143    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  6.702    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 0.419ns (9.313%)  route 4.080ns (90.687%))
  Logic Levels:           0  
  Clock Path Skew:        1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 15.937 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.419     5.056 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/Q
                         net (fo=4, routed)           4.080     9.136    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[7]
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.515    14.279    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.367    14.646 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.494    15.140    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.095    15.235 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.702    15.937    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/G
                         clock pessimism              0.242    16.179    
                         clock uncertainty           -0.035    16.143    
  -------------------------------------------------------------------
                         required time                         16.143    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.456ns (11.314%)  route 3.575ns (88.686%))
  Logic Levels:           0  
  Clock Path Skew:        1.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 15.742 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634     4.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456     5.096 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/Q
                         net (fo=8, routed)           3.575     8.670    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[0]
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.515    14.279    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.367    14.646 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.494    15.140    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.095    15.235 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.508    15.742    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/G
                         clock pessimism              0.242    15.984    
                         clock uncertainty           -0.035    15.949    
  -------------------------------------------------------------------
                         required time                         15.949    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.518ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.456ns (11.433%)  route 3.533ns (88.567%))
  Logic Levels:           0  
  Clock Path Skew:        1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 15.937 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/Q
                         net (fo=2, routed)           3.533     8.626    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.515    14.279    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.367    14.646 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.494    15.140    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.095    15.235 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.702    15.937    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/G
                         clock pessimism              0.242    16.179    
                         clock uncertainty           -0.035    16.143    
  -------------------------------------------------------------------
                         required time                         16.143    
                         arrival time                          -8.626    
  -------------------------------------------------------------------
                         slack                                  7.518    

Slack (MET) :             7.577ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.456ns (11.606%)  route 3.473ns (88.394%))
  Logic Levels:           0  
  Clock Path Skew:        1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.937ns = ( 15.937 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/Q
                         net (fo=5, routed)           3.473     8.566    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[6]
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.515    14.279    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.367    14.646 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.494    15.140    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.095    15.235 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.702    15.937    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                         clock pessimism              0.242    16.179    
                         clock uncertainty           -0.035    16.143    
  -------------------------------------------------------------------
                         required time                         16.143    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  7.577    

Slack (MET) :             7.617ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.456ns (12.413%)  route 3.218ns (87.587%))
  Logic Levels:           0  
  Clock Path Skew:        1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.722ns = ( 15.722 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/Q
                         net (fo=4, routed)           3.218     8.311    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[4]
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.515    14.279    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.367    14.646 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.494    15.140    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.095    15.235 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.487    15.722    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/G
                         clock pessimism              0.242    15.963    
                         clock uncertainty           -0.035    15.928    
  -------------------------------------------------------------------
                         required time                         15.928    
                         arrival time                          -8.311    
  -------------------------------------------------------------------
                         slack                                  7.617    

Slack (MET) :             7.780ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.456ns (12.987%)  route 3.055ns (87.013%))
  Logic Levels:           0  
  Clock Path Skew:        1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.722ns = ( 15.722 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/Q
                         net (fo=3, routed)           3.055     8.148    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[5]
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.515    14.279    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.367    14.646 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.494    15.140    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.095    15.235 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.487    15.722    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/G
                         clock pessimism              0.242    15.963    
                         clock uncertainty           -0.035    15.928    
  -------------------------------------------------------------------
                         required time                         15.928    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                  7.780    

Slack (MET) :             7.788ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.456ns (13.017%)  route 3.047ns (86.983%))
  Logic Levels:           0  
  Clock Path Skew:        1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.722ns = ( 15.722 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/Q
                         net (fo=6, routed)           3.047     8.140    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[2]
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.515    14.279    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.367    14.646 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.494    15.140    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.095    15.235 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.487    15.722    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/G
                         clock pessimism              0.242    15.963    
                         clock uncertainty           -0.035    15.928    
  -------------------------------------------------------------------
                         required time                         15.928    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  7.788    

Slack (MET) :             7.806ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.456ns (13.086%)  route 3.029ns (86.914%))
  Logic Levels:           0  
  Clock Path Skew:        1.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.722ns = ( 15.722 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/Q
                         net (fo=5, routed)           3.029     8.122    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[3]
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.515    14.279    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.367    14.646 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.494    15.140    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.095    15.235 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.487    15.722    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/G
                         clock pessimism              0.242    15.963    
                         clock uncertainty           -0.035    15.928    
  -------------------------------------------------------------------
                         required time                         15.928    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  7.806    

Slack (MET) :             7.807ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.419ns (11.966%)  route 3.083ns (88.034%))
  Logic Levels:           0  
  Clock Path Skew:        1.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.742ns = ( 15.742 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634     4.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.419     5.059 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/Q
                         net (fo=7, routed)           3.083     8.142    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.515    14.279    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.367    14.646 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.494    15.140    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.095    15.235 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.508    15.742    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                         clock pessimism              0.242    15.984    
                         clock uncertainty           -0.035    15.949    
  -------------------------------------------------------------------
                         required time                         15.949    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  7.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.141ns (9.064%)  route 1.415ns (90.936%))
  Logic Levels:           0  
  Clock Path Skew:        1.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.590     1.417    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/Q
                         net (fo=4, routed)           1.415     2.972    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[4]
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.175     2.111 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.252     2.363    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.060     2.423 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.263     2.685    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y37          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/G
                         clock pessimism             -0.246     2.439    
    SLICE_X5Y37          LDCE (Hold_ldce_G_D)         0.148     2.587    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.141ns (9.000%)  route 1.426ns (91.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.590     1.417    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/Q
                         net (fo=5, routed)           1.426     2.984    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[3]
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.175     2.111 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.252     2.363    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.060     2.423 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.263     2.685    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y37          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/G
                         clock pessimism             -0.246     2.439    
    SLICE_X5Y37          LDCE (Hold_ldce_G_D)         0.144     2.583    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.141ns (8.238%)  route 1.571ns (91.762%))
  Logic Levels:           0  
  Clock Path Skew:        1.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.590     1.417    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/Q
                         net (fo=2, routed)           1.571     3.128    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.175     2.111 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.252     2.363    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.060     2.423 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.384     2.807    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y38          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/G
                         clock pessimism             -0.246     2.560    
    SLICE_X7Y38          LDCE (Hold_ldce_G_D)         0.150     2.710    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.141ns (8.763%)  route 1.468ns (91.237%))
  Logic Levels:           0  
  Clock Path Skew:        1.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.590     1.417    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/Q
                         net (fo=6, routed)           1.468     3.026    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[2]
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.175     2.111 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.252     2.363    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.060     2.423 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.263     2.685    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y37          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/G
                         clock pessimism             -0.246     2.439    
    SLICE_X5Y37          LDCE (Hold_ldce_G_D)         0.148     2.587    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.128ns (8.171%)  route 1.439ns (91.829%))
  Logic Levels:           0  
  Clock Path Skew:        1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.128     1.547 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/Q
                         net (fo=7, routed)           1.439     2.985    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.175     2.111 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.252     2.363    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.060     2.423 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.266     2.688    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                         clock pessimism             -0.246     2.442    
    SLICE_X2Y37          LDCE (Hold_ldce_G_D)         0.076     2.518    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           2.985    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.141ns (7.807%)  route 1.665ns (92.193%))
  Logic Levels:           0  
  Clock Path Skew:        1.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.590     1.417    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/Q
                         net (fo=3, routed)           1.665     3.223    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[5]
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.175     2.111 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.252     2.363    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.060     2.423 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.263     2.685    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y37          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/G
                         clock pessimism             -0.246     2.439    
    SLICE_X5Y37          LDCE (Hold_ldce_G_D)         0.150     2.589    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           3.223    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.141ns (7.298%)  route 1.791ns (92.702%))
  Logic Levels:           0  
  Clock Path Skew:        1.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.590     1.417    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/Q
                         net (fo=5, routed)           1.791     3.349    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[6]
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.175     2.111 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.252     2.363    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.060     2.423 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.384     2.807    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y38          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                         clock pessimism             -0.246     2.560    
    SLICE_X7Y38          LDCE (Hold_ldce_G_D)         0.148     2.708    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           3.349    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.128ns (6.720%)  route 1.777ns (93.280%))
  Logic Levels:           0  
  Clock Path Skew:        1.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.590     1.417    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.128     1.545 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/Q
                         net (fo=4, routed)           1.777     3.322    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[7]
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.175     2.111 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.252     2.363    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.060     2.423 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.384     2.807    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y38          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/G
                         clock pessimism             -0.246     2.560    
    SLICE_X7Y38          LDCE (Hold_ldce_G_D)         0.090     2.650    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.141ns (7.368%)  route 1.773ns (92.632%))
  Logic Levels:           0  
  Clock Path Skew:        1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/Q
                         net (fo=8, routed)           1.773     3.332    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[0]
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.175     2.111 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.252     2.363    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.060     2.423 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.266     2.688    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/G
                         clock pessimism             -0.246     2.442    
    SLICE_X2Y37          LDCE (Hold_ldce_G_D)         0.137     2.579    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           3.332    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.141ns (6.313%)  route 2.093ns (93.687%))
  Logic Levels:           0  
  Clock Path Skew:        1.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.590     1.417    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/Q
                         net (fo=3, routed)           2.093     3.650    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.175     2.111 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.252     2.363    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.060     2.423 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.384     2.807    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y38          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/G
                         clock pessimism             -0.246     2.560    
    SLICE_X7Y38          LDCE (Hold_ldce_G_D)         0.148     2.708    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           3.650    
  -------------------------------------------------------------------
                         slack                                  0.942    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[2]

Setup :            0  Failing Endpoints,  Worst Slack        7.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 0.456ns (9.491%)  route 4.349ns (90.509%))
  Logic Levels:           0  
  Clock Path Skew:        1.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.380ns = ( 16.380 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/Q
                         net (fo=3, routed)           4.349     9.442    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516    14.280    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.337    14.617 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.799    15.416    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.262    15.678 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.702    16.380    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/G
                         clock pessimism              0.242    16.622    
                         clock uncertainty           -0.035    16.587    
  -------------------------------------------------------------------
                         required time                         16.587    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 0.419ns (9.313%)  route 4.080ns (90.687%))
  Logic Levels:           0  
  Clock Path Skew:        1.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.380ns = ( 16.380 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.419     5.056 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/Q
                         net (fo=4, routed)           4.080     9.136    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[7]
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516    14.280    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.337    14.617 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.799    15.416    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.262    15.678 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.702    16.380    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/G
                         clock pessimism              0.242    16.622    
                         clock uncertainty           -0.035    16.587    
  -------------------------------------------------------------------
                         required time                         16.587    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  7.451    

Slack (MET) :             7.722ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.456ns (11.314%)  route 3.575ns (88.686%))
  Logic Levels:           0  
  Clock Path Skew:        1.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.186ns = ( 16.186 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634     4.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456     5.096 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/Q
                         net (fo=8, routed)           3.575     8.670    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[0]
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516    14.280    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.337    14.617 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.799    15.416    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.262    15.678 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.508    16.186    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/G
                         clock pessimism              0.242    16.428    
                         clock uncertainty           -0.035    16.392    
  -------------------------------------------------------------------
                         required time                         16.392    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  7.722    

Slack (MET) :             7.961ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.456ns (11.433%)  route 3.533ns (88.567%))
  Logic Levels:           0  
  Clock Path Skew:        1.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.380ns = ( 16.380 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/Q
                         net (fo=2, routed)           3.533     8.626    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516    14.280    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.337    14.617 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.799    15.416    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.262    15.678 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.702    16.380    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/G
                         clock pessimism              0.242    16.622    
                         clock uncertainty           -0.035    16.587    
  -------------------------------------------------------------------
                         required time                         16.587    
                         arrival time                          -8.626    
  -------------------------------------------------------------------
                         slack                                  7.961    

Slack (MET) :             8.021ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.456ns (11.606%)  route 3.473ns (88.394%))
  Logic Levels:           0  
  Clock Path Skew:        1.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.380ns = ( 16.380 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/Q
                         net (fo=5, routed)           3.473     8.566    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[6]
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516    14.280    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.337    14.617 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.799    15.416    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.262    15.678 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.702    16.380    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                         clock pessimism              0.242    16.622    
                         clock uncertainty           -0.035    16.587    
  -------------------------------------------------------------------
                         required time                         16.587    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  8.021    

Slack (MET) :             8.061ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.456ns (12.413%)  route 3.218ns (87.587%))
  Logic Levels:           0  
  Clock Path Skew:        1.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 16.165 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/Q
                         net (fo=4, routed)           3.218     8.311    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[4]
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516    14.280    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.337    14.617 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.799    15.416    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.262    15.678 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.487    16.165    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/G
                         clock pessimism              0.242    16.407    
                         clock uncertainty           -0.035    16.371    
  -------------------------------------------------------------------
                         required time                         16.371    
                         arrival time                          -8.311    
  -------------------------------------------------------------------
                         slack                                  8.061    

Slack (MET) :             8.223ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.456ns (12.987%)  route 3.055ns (87.013%))
  Logic Levels:           0  
  Clock Path Skew:        1.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 16.165 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/Q
                         net (fo=3, routed)           3.055     8.148    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[5]
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516    14.280    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.337    14.617 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.799    15.416    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.262    15.678 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.487    16.165    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/G
                         clock pessimism              0.242    16.407    
                         clock uncertainty           -0.035    16.371    
  -------------------------------------------------------------------
                         required time                         16.371    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                  8.223    

Slack (MET) :             8.231ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.456ns (13.017%)  route 3.047ns (86.983%))
  Logic Levels:           0  
  Clock Path Skew:        1.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 16.165 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/Q
                         net (fo=6, routed)           3.047     8.140    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[2]
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516    14.280    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.337    14.617 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.799    15.416    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.262    15.678 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.487    16.165    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/G
                         clock pessimism              0.242    16.407    
                         clock uncertainty           -0.035    16.371    
  -------------------------------------------------------------------
                         required time                         16.371    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  8.231    

Slack (MET) :             8.250ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.456ns (13.086%)  route 3.029ns (86.914%))
  Logic Levels:           0  
  Clock Path Skew:        1.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 16.165 - 10.000 ) 
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.631     4.637    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.456     5.093 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/Q
                         net (fo=5, routed)           3.029     8.122    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[3]
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516    14.280    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.337    14.617 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.799    15.416    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.262    15.678 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.487    16.165    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/G
                         clock pessimism              0.242    16.407    
                         clock uncertainty           -0.035    16.371    
  -------------------------------------------------------------------
                         required time                         16.371    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  8.250    

Slack (MET) :             8.251ns  (required time - arrival time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.419ns (11.966%)  route 3.083ns (88.034%))
  Logic Levels:           0  
  Clock Path Skew:        1.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.186ns = ( 16.186 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634     4.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.419     5.059 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/Q
                         net (fo=7, routed)           3.083     8.142    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.516    14.280    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.337    14.617 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.799    15.416    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.262    15.678 r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.508    16.186    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                         clock pessimism              0.242    16.428    
                         clock uncertainty           -0.035    16.392    
  -------------------------------------------------------------------
                         required time                         16.392    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  8.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.141ns (9.064%)  route 1.415ns (90.936%))
  Logic Levels:           0  
  Clock Path Skew:        1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.590     1.417    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[4]/Q
                         net (fo=4, routed)           1.415     2.972    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[4]
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.160     2.096 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.425     2.521    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.120     2.641 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.263     2.904    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y37          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]/G
                         clock pessimism             -0.246     2.658    
    SLICE_X5Y37          LDCE (Hold_ldce_G_D)         0.148     2.806    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.806    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.141ns (9.000%)  route 1.426ns (91.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.590     1.417    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[3]/Q
                         net (fo=5, routed)           1.426     2.984    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[3]
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.160     2.096 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.425     2.521    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.120     2.641 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.263     2.904    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y37          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]/G
                         clock pessimism             -0.246     2.658    
    SLICE_X5Y37          LDCE (Hold_ldce_G_D)         0.144     2.802    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.802    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.141ns (8.238%)  route 1.571ns (91.762%))
  Logic Levels:           0  
  Clock Path Skew:        1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.590     1.417    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[9]/Q
                         net (fo=2, routed)           1.571     3.128    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[9]
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.160     2.096 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.425     2.521    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.120     2.641 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.384     3.025    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y38          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]/G
                         clock pessimism             -0.246     2.779    
    SLICE_X7Y38          LDCE (Hold_ldce_G_D)         0.150     2.929    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.141ns (8.763%)  route 1.468ns (91.237%))
  Logic Levels:           0  
  Clock Path Skew:        1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.590     1.417    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[2]/Q
                         net (fo=6, routed)           1.468     3.026    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[2]
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.160     2.096 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.425     2.521    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.120     2.641 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.263     2.904    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y37          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]/G
                         clock pessimism             -0.246     2.658    
    SLICE_X5Y37          LDCE (Hold_ldce_G_D)         0.148     2.806    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.806    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.128ns (8.171%)  route 1.439ns (91.829%))
  Logic Levels:           0  
  Clock Path Skew:        1.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.128     1.547 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[1]/Q
                         net (fo=7, routed)           1.439     2.985    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[1]
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.160     2.096 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.425     2.521    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.120     2.641 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.266     2.907    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]/G
                         clock pessimism             -0.246     2.660    
    SLICE_X2Y37          LDCE (Hold_ldce_G_D)         0.076     2.736    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           2.985    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.367ns (11.950%)  route 2.704ns (88.050%))
  Logic Levels:           0  
  Clock Path Skew:        2.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.906ns
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.513     4.277    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.367     4.644 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[5]/Q
                         net (fo=3, routed)           2.704     7.348    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[5]
    SLICE_X5Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634     4.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.419     5.059 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.959     6.018    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.325     6.343 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.563     6.906    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X5Y37          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]/G
                         clock pessimism             -0.242     6.664    
    SLICE_X5Y37          LDCE (Hold_ldce_G_D)         0.401     7.065    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.065    
                         arrival time                           7.348    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.367ns (10.820%)  route 3.025ns (89.180%))
  Logic Levels:           0  
  Clock Path Skew:        2.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.154ns
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.513     4.277    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.367     4.644 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[6]/Q
                         net (fo=5, routed)           3.025     7.669    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[6]
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634     4.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.419     5.059 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.959     6.018    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.325     6.343 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.811     7.154    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y38          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]/G
                         clock pessimism             -0.242     6.912    
    SLICE_X7Y38          LDCE (Hold_ldce_G_D)         0.394     7.306    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.306    
                         arrival time                           7.669    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.128ns (6.720%)  route 1.777ns (93.280%))
  Logic Levels:           0  
  Clock Path Skew:        1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.590     1.417    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.128     1.545 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[7]/Q
                         net (fo=4, routed)           1.777     3.322    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[7]
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.160     2.096 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.425     2.521    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.120     2.641 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.384     3.025    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y38          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]/G
                         clock pessimism             -0.246     2.779    
    SLICE_X7Y38          LDCE (Hold_ldce_G_D)         0.090     2.869    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.141ns (7.368%)  route 1.773ns (92.632%))
  Logic Levels:           0  
  Clock Path Skew:        1.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[0]/Q
                         net (fo=8, routed)           1.773     3.332    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[0]
    SLICE_X2Y37          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.160     2.096 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.425     2.521    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.120     2.641 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.266     2.907    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X2Y37          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]/G
                         clock pessimism             -0.246     2.660    
    SLICE_X2Y37          LDCE (Hold_ldce_G_D)         0.137     2.797    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.797    
                         arrival time                           3.332    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/COMMAND_MEM_CONTROLLER/state[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/COMMAND_MEM_CONTROLLER/state[2] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.141ns (6.313%)  route 2.093ns (93.687%))
  Logic Levels:           0  
  Clock Path Skew:        1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.590     1.417    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr_reg[8]/Q
                         net (fo=3, routed)           2.093     3.650    FSM2/COMMAND_MEM_CONTROLLER/temp_ram_wr_addr[8]
    SLICE_X7Y38          LDCE                                         r  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.160     2.096 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.425     2.521    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.120     2.641 f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1/O
                         net (fo=10, routed)          0.384     3.025    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[9]_i_1_n_0
    SLICE_X7Y38          LDCE                                         f  FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]/G
                         clock pessimism             -0.246     2.779    
    SLICE_X7Y38          LDCE (Hold_ldce_G_D)         0.148     2.927    FSM2/COMMAND_MEM_CONTROLLER/ram_wr_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           3.650    
  -------------------------------------------------------------------
                         slack                                  0.724    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.740ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 1.369ns (20.766%)  route 5.223ns (79.234%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.869ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      4.043ns
    Time given to startpoint:         4.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.563     6.580    FSM2/RAM_COMMAND/ram_reg_448_511_9_11/ADDRA0
    SLICE_X6Y35          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.704 r  FSM2/RAM_COMMAND/ram_reg_448_511_9_11/RAMA/O
                         net (fo=1, routed)           1.047     7.751    FSM2/RAM_COMMAND/ram_reg_448_511_9_11_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.875 r  FSM2/RAM_COMMAND/next_instr_reg[1]_i_6/O
                         net (fo=1, routed)           0.000     7.875    FSM2/RAM_COMMAND/next_instr_reg[1]_i_6_n_0
    SLICE_X11Y37         MUXF7 (Prop_muxf7_I1_O)      0.245     8.120 r  FSM2/RAM_COMMAND/next_instr_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     8.120    FSM2/RAM_COMMAND/next_instr_reg[1]_i_3_n_0
    SLICE_X11Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     8.224 r  FSM2/RAM_COMMAND/next_instr_reg[1]_i_2/O
                         net (fo=1, routed)           1.092     9.316    FSM2/get_command/q0[1]
    SLICE_X12Y26         LUT6 (Prop_lut6_I3_O)        0.316     9.632 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           1.521    11.153    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.869    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.242     7.110    
                         time borrowed                4.043    11.153    
  -------------------------------------------------------------------
                         required time                         11.153    
                         arrival time                         -11.153    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 1.326ns (21.240%)  route 4.917ns (78.760%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.869ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.122ns
    Computed max time borrow:         10.122ns
    Time borrowed from endpoint:      3.693ns
    Time given to startpoint:         3.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.719     6.736    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/DPRA0
    SLICE_X6Y40          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.860 r  FSM2/RAM_COMMAND/ram_reg_704_767_15_15/DP/O
                         net (fo=1, routed)           0.962     7.822    FSM2/RAM_COMMAND/ram_reg_704_767_15_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.946 r  FSM2/RAM_COMMAND/next_instr_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     7.946    FSM2/RAM_COMMAND/next_instr_reg[7]_i_7_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     8.158 r  FSM2/RAM_COMMAND/next_instr_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     8.158    FSM2/RAM_COMMAND/next_instr_reg[7]_i_4_n_0
    SLICE_X13Y37         MUXF8 (Prop_muxf8_I1_O)      0.094     8.252 r  FSM2/RAM_COMMAND/next_instr_reg[7]_i_2/O
                         net (fo=1, routed)           0.987     9.239    FSM2/get_command/q0[7]
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.316     9.555 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           1.248    10.804    FSM2/get_command/next_instr__0[7]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.869    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.242     7.110    
                         time borrowed                3.693    10.804    
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                         -10.804    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 1.326ns (20.997%)  route 4.989ns (79.003%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.574ns
    Time given to startpoint:         3.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.619     6.636    FSM2/RAM_COMMAND/ram_reg_640_703_9_11/ADDRB0
    SLICE_X10Y38         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.760 r  FSM2/RAM_COMMAND/ram_reg_640_703_9_11/RAMB/O
                         net (fo=1, routed)           1.020     7.780    FSM2/RAM_COMMAND/ram_reg_640_703_9_11_n_1
    SLICE_X9Y36          LUT6 (Prop_lut6_I1_O)        0.124     7.904 r  FSM2/RAM_COMMAND/next_instr_reg[2]_i_7/O
                         net (fo=1, routed)           0.000     7.904    FSM2/RAM_COMMAND/next_instr_reg[2]_i_7_n_0
    SLICE_X9Y36          MUXF7 (Prop_muxf7_I0_O)      0.212     8.116 r  FSM2/RAM_COMMAND/next_instr_reg[2]_i_4/O
                         net (fo=1, routed)           0.000     8.116    FSM2/RAM_COMMAND/next_instr_reg[2]_i_4_n_0
    SLICE_X9Y36          MUXF8 (Prop_muxf8_I1_O)      0.094     8.210 r  FSM2/RAM_COMMAND/next_instr_reg[2]_i_2/O
                         net (fo=1, routed)           0.800     9.010    FSM2/get_command/q0[2]
    SLICE_X13Y29         LUT6 (Prop_lut6_I3_O)        0.316     9.326 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           1.550    10.876    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     7.060    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.242     7.302    
                         time borrowed                3.574    10.876    
  -------------------------------------------------------------------
                         required time                         10.876    
                         arrival time                         -10.876    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 1.331ns (21.903%)  route 4.746ns (78.097%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.858ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.538ns
    Time given to startpoint:         3.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[1]/Q
                         net (fo=166, routed)         1.688     6.705    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/ADDRC1
    SLICE_X6Y39          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.829 r  FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMC/O
                         net (fo=1, routed)           0.940     7.769    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11_n_2
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.893 r  FSM2/RAM_COMMAND/next_instr_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     7.893    FSM2/RAM_COMMAND/next_instr_reg[3]_i_8_n_0
    SLICE_X9Y37          MUXF7 (Prop_muxf7_I1_O)      0.217     8.110 r  FSM2/RAM_COMMAND/next_instr_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     8.110    FSM2/RAM_COMMAND/next_instr_reg[3]_i_4_n_0
    SLICE_X9Y37          MUXF8 (Prop_muxf8_I1_O)      0.094     8.204 r  FSM2/RAM_COMMAND/next_instr_reg[3]_i_2/O
                         net (fo=1, routed)           0.711     8.915    FSM2/get_command/q0[3]
    SLICE_X13Y27         LUT6 (Prop_lut6_I3_O)        0.316     9.231 r  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           1.407    10.638    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.858    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism              0.242     7.100    
                         time borrowed                3.538    10.638    
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                         -10.638    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 0.828ns (13.643%)  route 5.241ns (86.357%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.858ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.116ns
    Computed max time borrow:         10.116ns
    Time borrowed from endpoint:      3.530ns
    Time given to startpoint:         3.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.178     6.195    FSM2/get_command/rd_addr_command_reg[9]_0[0]
    SLICE_X15Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.319 r  FSM2/get_command/next_rd_addr_command_reg[7]_i_2/O
                         net (fo=3, routed)           0.565     6.883    FSM2/get_command/next_rd_addr_command_reg[7]_i_2_n_0
    SLICE_X13Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.007 r  FSM2/get_command/next_rd_addr_command_reg[9]_i_2/O
                         net (fo=2, routed)           0.752     7.760    FSM2/get_command/next_rd_addr_command_reg[9]_i_2_n_0
    SLICE_X13Y27         LUT5 (Prop_lut5_I3_O)        0.124     7.884 r  FSM2/get_command/next_rd_addr_command_reg[8]_i_1/O
                         net (fo=1, routed)           2.747    10.630    FSM2/get_command/next_rd_addr_command__0[8]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.858    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/G
                         clock pessimism              0.242     7.100    
                         time borrowed                3.530    10.630    
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 1.326ns (23.008%)  route 4.437ns (76.992%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.013ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.070ns
    Time given to startpoint:         3.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[1]/Q
                         net (fo=166, routed)         1.471     6.488    FSM2/RAM_COMMAND/ram_reg_704_767_6_8/ADDRC1
    SLICE_X6Y33          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.612 r  FSM2/RAM_COMMAND/ram_reg_704_767_6_8/RAMC/O
                         net (fo=1, routed)           0.968     7.580    FSM2/RAM_COMMAND/ram_reg_704_767_6_8_n_2
    SLICE_X9Y29          LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  FSM2/RAM_COMMAND/next_instr_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     7.704    FSM2/RAM_COMMAND/next_instr_reg[0]_i_7_n_0
    SLICE_X9Y29          MUXF7 (Prop_muxf7_I0_O)      0.212     7.916 r  FSM2/RAM_COMMAND/next_instr_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     7.916    FSM2/RAM_COMMAND/next_instr_reg[0]_i_4_n_0
    SLICE_X9Y29          MUXF8 (Prop_muxf8_I1_O)      0.094     8.010 r  FSM2/RAM_COMMAND/next_instr_reg[0]_i_2/O
                         net (fo=1, routed)           0.509     8.519    FSM2/get_command/q0[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.316     8.835 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           1.489    10.324    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.657     7.013    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.242     7.255    
                         time borrowed                3.070    10.324    
  -------------------------------------------------------------------
                         required time                         10.324    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 1.326ns (23.599%)  route 4.293ns (76.401%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.093ns
    Computed max time borrow:         10.093ns
    Time borrowed from endpoint:      2.878ns
    Time given to startpoint:         2.878ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[1]/Q
                         net (fo=166, routed)         1.541     6.557    FSM2/RAM_COMMAND/ram_reg_576_639_12_14/ADDRC1
    SLICE_X14Y30         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.681 r  FSM2/RAM_COMMAND/ram_reg_576_639_12_14/RAMC/O
                         net (fo=1, routed)           0.822     7.503    FSM2/RAM_COMMAND/ram_reg_576_639_12_14_n_2
    SLICE_X13Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.627 r  FSM2/RAM_COMMAND/next_instr_reg[6]_i_7/O
                         net (fo=1, routed)           0.000     7.627    FSM2/RAM_COMMAND/next_instr_reg[6]_i_7_n_0
    SLICE_X13Y31         MUXF7 (Prop_muxf7_I0_O)      0.212     7.839 r  FSM2/RAM_COMMAND/next_instr_reg[6]_i_4/O
                         net (fo=1, routed)           0.000     7.839    FSM2/RAM_COMMAND/next_instr_reg[6]_i_4_n_0
    SLICE_X13Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     7.933 r  FSM2/RAM_COMMAND/next_instr_reg[6]_i_2/O
                         net (fo=1, routed)           0.555     8.488    FSM2/get_command/q0[6]
    SLICE_X13Y29         LUT6 (Prop_lut6_I3_O)        0.316     8.804 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           1.375    10.180    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     7.060    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.242     7.302    
                         time borrowed                2.878    10.180    
  -------------------------------------------------------------------
                         required time                         10.180    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.331ns (29.394%)  route 3.197ns (70.606%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.858ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      1.989ns
    Time given to startpoint:         1.989ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.440     6.457    FSM2/RAM_COMMAND/ram_reg_960_1023_12_14/ADDRA0
    SLICE_X14Y32         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.581 r  FSM2/RAM_COMMAND/ram_reg_960_1023_12_14/RAMA/O
                         net (fo=1, routed)           0.941     7.521    FSM2/RAM_COMMAND/ram_reg_960_1023_12_14_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.645 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_8/O
                         net (fo=1, routed)           0.000     7.645    FSM2/RAM_COMMAND/next_instr_reg[4]_i_8_n_0
    SLICE_X13Y30         MUXF7 (Prop_muxf7_I1_O)      0.217     7.862 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     7.862    FSM2/RAM_COMMAND/next_instr_reg[4]_i_4_n_0
    SLICE_X13Y30         MUXF8 (Prop_muxf8_I1_O)      0.094     7.956 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_2/O
                         net (fo=1, routed)           0.817     8.773    FSM2/get_command/q0[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.316     9.089 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.089    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.858    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.242     7.100    
                         time borrowed                1.989     9.089    
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.369ns (30.951%)  route 3.054ns (69.049%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.858ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      1.884ns
    Time given to startpoint:         1.884ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.349     6.365    FSM2/RAM_COMMAND/ram_reg_320_383_12_14/ADDRB0
    SLICE_X14Y28         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.489 r  FSM2/RAM_COMMAND/ram_reg_320_383_12_14/RAMB/O
                         net (fo=1, routed)           1.015     7.505    FSM2/RAM_COMMAND/ram_reg_320_383_12_14_n_1
    SLICE_X13Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.629 r  FSM2/RAM_COMMAND/next_instr_reg[5]_i_6/O
                         net (fo=1, routed)           0.000     7.629    FSM2/RAM_COMMAND/next_instr_reg[5]_i_6_n_0
    SLICE_X13Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     7.874 r  FSM2/RAM_COMMAND/next_instr_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     7.874    FSM2/RAM_COMMAND/next_instr_reg[5]_i_3_n_0
    SLICE_X13Y32         MUXF8 (Prop_muxf8_I0_O)      0.104     7.978 r  FSM2/RAM_COMMAND/next_instr_reg[5]_i_2/O
                         net (fo=1, routed)           0.690     8.668    FSM2/get_command/q0[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.316     8.984 r  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.984    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.858    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism              0.242     7.100    
                         time borrowed                1.884     8.984    
  -------------------------------------------------------------------
                         required time                          8.984    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.704ns (17.426%)  route 3.336ns (82.574%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.113ns
    Computed max time borrow:         10.113ns
    Time borrowed from endpoint:      1.299ns
    Time given to startpoint:         1.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.178     6.195    FSM2/get_command/rd_addr_command_reg[9]_0[0]
    SLICE_X15Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.319 r  FSM2/get_command/next_rd_addr_command_reg[7]_i_2/O
                         net (fo=3, routed)           0.791     7.110    FSM2/get_command/next_rd_addr_command_reg[7]_i_2_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I3_O)        0.124     7.234 r  FSM2/get_command/next_rd_addr_command_reg[6]_i_1/O
                         net (fo=1, routed)           1.367     8.601    FSM2/get_command/next_rd_addr_command__0[6]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     7.060    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[6]/G
                         clock pessimism              0.242     7.302    
                         time borrowed                1.299     8.601    
  -------------------------------------------------------------------
                         required time                          8.601    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.740ns  (arrival time - required time)
  Source:                 FSM2/FSM_sequential_state_module_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        0.731ns  (logic 0.467ns (63.913%)  route 0.264ns (36.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.863ns = ( 17.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.198ns = ( 24.198 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434    24.198    FSM2/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.367    24.565 r  FSM2/FSM_sequential_state_module_reg[1]/Q
                         net (fo=6, routed)           0.264    24.829    FSM2/get_command/Q[1]
    SLICE_X10Y25         LUT4 (Prop_lut4_I2_O)        0.100    24.929 r  FSM2/get_command/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    24.929    FSM2/get_command/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X10Y25         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419    14.974 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812    16.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322    17.108 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.756    17.863    FSM2/get_command/next_state
    SLICE_X10Y25         LDCE                                         f  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
                         clock pessimism             -0.242    17.622    
                         clock uncertainty            0.035    17.657    
    SLICE_X10Y25         LDCE (Hold_ldce_G_D)         0.532    18.189    FSM2/get_command/FSM_onehot_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.189    
                         arrival time                          24.929    
  -------------------------------------------------------------------
                         slack                                  6.740    

Slack (MET) :             7.042ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.177ns  (logic 0.467ns (39.689%)  route 0.710ns (60.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.073ns = ( 18.073 - 10.000 ) 
    Source Clock Delay      (SCD):    4.203ns = ( 24.203 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    24.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.367    24.570 r  FSM2/get_command/rd_addr_command_reg[6]/Q
                         net (fo=35, routed)          0.710    25.280    FSM2/get_command/rd_addr_command_reg[9]_0[6]
    SLICE_X13Y27         LUT6 (Prop_lut6_I3_O)        0.100    25.380 r  FSM2/get_command/next_rd_addr_command_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    25.380    FSM2/get_command/next_rd_addr_command__0[7]
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419    14.974 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812    16.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322    17.108 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965    18.073    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[7]/G
                         clock pessimism             -0.242    17.831    
                         clock uncertainty            0.035    17.866    
    SLICE_X13Y27         LDCE (Hold_ldce_G_D)         0.472    18.338    FSM2/get_command/next_rd_addr_command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.338    
                         arrival time                          25.380    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.287ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.161ns  (logic 0.467ns (40.217%)  route 0.694ns (59.783%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.746ns = ( 17.746 - 10.000 ) 
    Source Clock Delay      (SCD):    4.200ns = ( 24.200 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436    24.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  FSM2/get_command/rd_addr_command_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367    24.567 r  FSM2/get_command/rd_addr_command_reg[5]/Q
                         net (fo=162, routed)         0.694    25.261    FSM2/get_command/rd_addr_command_reg[9]_0[5]
    SLICE_X10Y27         LUT5 (Prop_lut5_I1_O)        0.100    25.361 r  FSM2/get_command/next_rd_addr_command_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    25.361    FSM2/get_command/next_rd_addr_command__0[5]
    SLICE_X10Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419    14.974 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812    16.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322    17.108 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.638    17.746    FSM2/get_command/next_state
    SLICE_X10Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[5]/G
                         clock pessimism             -0.242    17.504    
                         clock uncertainty            0.035    17.539    
    SLICE_X10Y27         LDCE (Hold_ldce_G_D)         0.535    18.074    FSM2/get_command/next_rd_addr_command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.074    
                         arrival time                          25.361    
  -------------------------------------------------------------------
                         slack                                  7.287    

Slack (MET) :             7.389ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.197ns  (logic 0.467ns (39.029%)  route 0.730ns (60.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.746ns = ( 17.746 - 10.000 ) 
    Source Clock Delay      (SCD):    4.203ns = ( 24.203 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    24.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.367    24.570 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         0.730    25.300    FSM2/get_command/rd_addr_command_reg[9]_0[0]
    SLICE_X11Y27         LUT4 (Prop_lut4_I1_O)        0.100    25.400 r  FSM2/get_command/next_rd_addr_command_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    25.400    FSM2/get_command/next_rd_addr_command__0[0]
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419    14.974 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812    16.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322    17.108 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.638    17.746    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[0]/G
                         clock pessimism             -0.242    17.504    
                         clock uncertainty            0.035    17.539    
    SLICE_X11Y27         LDCE (Hold_ldce_G_D)         0.471    18.010    FSM2/get_command/next_rd_addr_command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.010    
                         arrival time                          25.400    
  -------------------------------------------------------------------
                         slack                                  7.389    

Slack (MET) :             8.092ns  (arrival time - required time)
  Source:                 FSM2/FSM_sequential_state_module_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.821ns  (logic 0.460ns (25.259%)  route 1.361ns (74.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.863ns = ( 17.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.198ns = ( 24.198 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434    24.198    FSM2/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.367    24.565 f  FSM2/FSM_sequential_state_module_reg[1]/Q
                         net (fo=6, routed)           0.264    24.829    FSM2/get_command/Q[1]
    SLICE_X10Y25         LUT3 (Prop_lut3_I1_O)        0.093    24.922 r  FSM2/get_command/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           1.097    26.019    FSM2/get_command/FSM_onehot_next_state_reg[1]_i_1_n_0
    SLICE_X10Y25         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419    14.974 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812    16.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322    17.108 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.756    17.863    FSM2/get_command/next_state
    SLICE_X10Y25         LDCE                                         f  FSM2/get_command/FSM_onehot_next_state_reg[1]/G
                         clock pessimism             -0.242    17.622    
                         clock uncertainty            0.035    17.657    
    SLICE_X10Y25         LDCE (Hold_ldce_G_D)         0.270    17.927    FSM2/get_command/FSM_onehot_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.927    
                         arrival time                          26.019    
  -------------------------------------------------------------------
                         slack                                  8.092    

Slack (MET) :             8.266ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        2.001ns  (logic 0.467ns (23.344%)  route 1.534ns (76.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.746ns = ( 17.746 - 10.000 ) 
    Source Clock Delay      (SCD):    4.203ns = ( 24.203 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    24.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.367    24.570 r  FSM2/get_command/rd_addr_command_reg[2]/Q
                         net (fo=165, routed)         0.407    24.977    FSM2/get_command/rd_addr_command_reg[9]_0[2]
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.100    25.077 r  FSM2/get_command/next_rd_addr_command_reg[2]_i_1/O
                         net (fo=1, routed)           1.127    26.204    FSM2/get_command/next_rd_addr_command__0[2]
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419    14.974 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812    16.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322    17.108 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.638    17.746    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[2]/G
                         clock pessimism             -0.242    17.504    
                         clock uncertainty            0.035    17.539    
    SLICE_X11Y27         LDCE (Hold_ldce_G_D)         0.398    17.937    FSM2/get_command/next_rd_addr_command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.937    
                         arrival time                          26.204    
  -------------------------------------------------------------------
                         slack                                  8.266    

Slack (MET) :             8.394ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        2.146ns  (logic 1.080ns (50.321%)  route 1.066ns (49.679%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        3.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.686ns = ( 17.686 - 10.000 ) 
    Source Clock Delay      (SCD):    4.199ns = ( 24.199 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435    24.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.385    24.584 r  FSM2/get_command/rd_addr_command_reg[8]/Q
                         net (fo=18, routed)          0.491    25.075    FSM2/RAM_COMMAND/rd_addr_command[8]
    SLICE_X13Y32         MUXF7 (Prop_muxf7_S_O)       0.364    25.439 r  FSM2/RAM_COMMAND/next_instr_reg[5]_i_4/O
                         net (fo=1, routed)           0.000    25.439    FSM2/RAM_COMMAND/next_instr_reg[5]_i_4_n_0
    SLICE_X13Y32         MUXF8 (Prop_muxf8_I1_O)      0.076    25.515 r  FSM2/RAM_COMMAND/next_instr_reg[5]_i_2/O
                         net (fo=1, routed)           0.575    26.090    FSM2/get_command/q0[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.255    26.345 r  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    26.345    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419    14.974 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812    16.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322    17.108 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.578    17.686    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism             -0.242    17.444    
                         clock uncertainty            0.035    17.480    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.472    17.952    FSM2/get_command/next_instr_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.952    
                         arrival time                          26.345    
  -------------------------------------------------------------------
                         slack                                  8.394    

Slack (MET) :             8.414ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        2.328ns  (logic 0.567ns (24.353%)  route 1.761ns (75.647%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.923ns = ( 17.923 - 10.000 ) 
    Source Clock Delay      (SCD):    4.203ns = ( 24.203 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    24.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.367    24.570 r  FSM2/get_command/rd_addr_command_reg[6]/Q
                         net (fo=35, routed)          0.593    25.163    FSM2/get_command/rd_addr_command_reg[9]_0[6]
    SLICE_X13Y28         LUT3 (Prop_lut3_I2_O)        0.100    25.263 r  FSM2/get_command/next_rd_addr_command_reg[9]_i_2/O
                         net (fo=2, routed)           0.142    25.404    FSM2/get_command/next_rd_addr_command_reg[9]_i_2_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I4_O)        0.100    25.504 r  FSM2/get_command/next_rd_addr_command_reg[9]_i_1/O
                         net (fo=1, routed)           1.027    26.531    FSM2/get_command/next_rd_addr_command__0[9]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419    14.974 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812    16.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322    17.108 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.815    17.923    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/G
                         clock pessimism             -0.242    17.681    
                         clock uncertainty            0.035    17.716    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.401    18.117    FSM2/get_command/next_rd_addr_command_reg[9]
  -------------------------------------------------------------------
                         required time                        -18.117    
                         arrival time                          26.531    
  -------------------------------------------------------------------
                         slack                                  8.414    

Slack (MET) :             8.466ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        2.215ns  (logic 0.973ns (43.937%)  route 1.242ns (56.063%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        3.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.686ns = ( 17.686 - 10.000 ) 
    Source Clock Delay      (SCD):    4.203ns = ( 24.203 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    24.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.367    24.570 r  FSM2/get_command/rd_addr_command_reg[6]/Q
                         net (fo=35, routed)          0.548    25.118    FSM2/RAM_COMMAND/rd_addr_command[6]
    SLICE_X13Y30         LUT6 (Prop_lut6_I4_O)        0.100    25.218 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_8/O
                         net (fo=1, routed)           0.000    25.218    FSM2/RAM_COMMAND/next_instr_reg[4]_i_8_n_0
    SLICE_X13Y30         MUXF7 (Prop_muxf7_I1_O)      0.175    25.393 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_4/O
                         net (fo=1, routed)           0.000    25.393    FSM2/RAM_COMMAND/next_instr_reg[4]_i_4_n_0
    SLICE_X13Y30         MUXF8 (Prop_muxf8_I1_O)      0.076    25.469 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_2/O
                         net (fo=1, routed)           0.694    26.163    FSM2/get_command/q0[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.255    26.418 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    26.418    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419    14.974 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812    16.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322    17.108 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.578    17.686    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism             -0.242    17.444    
                         clock uncertainty            0.035    17.480    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.472    17.952    FSM2/get_command/next_instr_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.952    
                         arrival time                          26.418    
  -------------------------------------------------------------------
                         slack                                  8.466    

Slack (MET) :             8.609ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        2.660ns  (logic 0.467ns (17.557%)  route 2.193ns (82.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.073ns = ( 18.073 - 10.000 ) 
    Source Clock Delay      (SCD):    4.197ns = ( 24.197 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.433    24.197    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.367    24.564 r  FSM2/get_command/rd_addr_command_reg[4]/Q
                         net (fo=163, routed)         0.729    25.293    FSM2/get_command/rd_addr_command_reg[9]_0[4]
    SLICE_X13Y27         LUT5 (Prop_lut5_I1_O)        0.100    25.393 r  FSM2/get_command/next_rd_addr_command_reg[4]_i_1/O
                         net (fo=1, routed)           1.464    26.857    FSM2/get_command/next_rd_addr_command__0[4]
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419    14.974 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812    16.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322    17.108 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965    18.073    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/G
                         clock pessimism             -0.242    17.831    
                         clock uncertainty            0.035    17.866    
    SLICE_X13Y27         LDCE (Hold_ldce_G_D)         0.382    18.248    FSM2/get_command/next_rd_addr_command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.248    
                         arrival time                          26.857    
  -------------------------------------------------------------------
                         slack                                  8.609    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[0]
  To Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 0.124ns (2.705%)  route 4.460ns (97.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.013ns
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      2.340ns
    Time given to startpoint:         2.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.456     5.011 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           2.971     7.982    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.106 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           1.489     9.595    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.657     7.013    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.242     7.255    
                         time borrowed                2.340     9.595    
  -------------------------------------------------------------------
                         required time                          9.595    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.178ns  (logic 0.045ns (2.066%)  route 2.133ns (97.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns = ( 13.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 11.521 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.141    11.521 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           1.396    12.917    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.045    12.962 f  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.737    13.699    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.384    13.488    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism             -0.246    13.241    
    SLICE_X13Y24         LDCE (Hold_ldce_G_D)         0.148    13.389    FSM2/get_command/next_instr_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.389    
                         arrival time                          13.699    
  -------------------------------------------------------------------
                         slack                                  0.309    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[1]
  To Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.552ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 0.124ns (2.446%)  route 4.945ns (97.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.869ns
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      3.034ns
    Time given to startpoint:         3.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     4.557    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518     5.075 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           3.424     8.499    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X12Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.623 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           1.521    10.144    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.869    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.242     7.110    
                         time borrowed                3.034    10.144    
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        2.295ns  (logic 0.045ns (1.961%)  route 2.250ns (98.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 13.397 - 10.000 ) 
    Source Clock Delay      (SCD):    1.545ns = ( 11.545 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           1.606    13.151    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X12Y26         LUT6 (Prop_lut6_I1_O)        0.045    13.196 f  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.644    13.840    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.294    13.397    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism             -0.246    13.151    
    SLICE_X12Y25         LDCE (Hold_ldce_G_D)         0.137    13.288    FSM2/get_command/next_instr_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.288    
                         arrival time                          13.840    
  -------------------------------------------------------------------
                         slack                                  0.552    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[2]
  To Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.471ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[2]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[2] rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 0.124ns (2.384%)  route 5.077ns (97.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      2.917ns
    Time given to startpoint:         2.917ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.556     4.562    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.456     5.018 r  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           3.527     8.545    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.669 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           1.550    10.219    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     7.060    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.242     7.302    
                         time borrowed                2.917    10.219    
  -------------------------------------------------------------------
                         required time                         10.219    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[2]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[2] fall@10.000ns)
  Data Path Delay:        2.343ns  (logic 0.045ns (1.920%)  route 2.298ns (98.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 13.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 11.525 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557    11.384    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.141    11.525 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           1.545    13.070    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.045    13.115 f  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.753    13.868    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.391    13.495    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism             -0.246    13.249    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.148    13.397    FSM2/get_command/next_instr_reg[2]
  -------------------------------------------------------------------
                         required time                        -13.397    
                         arrival time                          13.868    
  -------------------------------------------------------------------
                         slack                                  0.471    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[3]
  To Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.717ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[3]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[3] rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.124ns (2.411%)  route 5.019ns (97.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.858ns
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.118ns
    Time given to startpoint:         3.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     4.557    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518     5.075 r  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           3.612     8.687    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.811 r  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           1.407    10.218    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.858    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism              0.242     7.100    
                         time borrowed                3.118    10.218    
  -------------------------------------------------------------------
                         required time                         10.218    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[3]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[3] fall@10.000ns)
  Data Path Delay:        2.456ns  (logic 0.045ns (1.832%)  route 2.411ns (98.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 13.382 - 10.000 ) 
    Source Clock Delay      (SCD):    1.545ns = ( 11.545 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           1.731    13.276    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y27         LUT6 (Prop_lut6_I1_O)        0.045    13.321 f  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.680    14.001    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.382    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism             -0.246    13.136    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.148    13.284    FSM2/get_command/next_instr_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.284    
                         arrival time                          14.001    
  -------------------------------------------------------------------
                         slack                                  0.717    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[4]
  To Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.671ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[4]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[4] rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.124ns (2.525%)  route 4.787ns (97.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.858ns
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.885ns
    Time given to startpoint:         2.885ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     4.557    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518     5.075 r  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           4.787     9.861    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.985 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.985    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.858    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.242     7.100    
                         time borrowed                2.885     9.985    
  -------------------------------------------------------------------
                         required time                          9.985    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[4]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[4] fall@10.000ns)
  Data Path Delay:        2.433ns  (logic 0.045ns (1.850%)  route 2.388ns (98.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 13.382 - 10.000 ) 
    Source Clock Delay      (SCD):    1.545ns = ( 11.545 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           2.388    13.932    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.045    13.977 f  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.977    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.382    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism             -0.246    13.136    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.170    13.306    FSM2/get_command/next_instr_reg[4]
  -------------------------------------------------------------------
                         required time                        -13.306    
                         arrival time                          13.977    
  -------------------------------------------------------------------
                         slack                                  0.671    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[5]
  To Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.644ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[5]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[5] rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 0.124ns (2.666%)  route 4.527ns (97.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.858ns
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.626ns
    Time given to startpoint:         2.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     4.557    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518     5.075 r  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           4.527     9.602    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.726 r  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.726    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.858    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism              0.242     7.100    
                         time borrowed                2.626     9.726    
  -------------------------------------------------------------------
                         required time                          9.726    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[5]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[5] fall@10.000ns)
  Data Path Delay:        2.405ns  (logic 0.045ns (1.871%)  route 2.360ns (98.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 13.382 - 10.000 ) 
    Source Clock Delay      (SCD):    1.545ns = ( 11.545 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           2.360    13.905    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.045    13.950 f  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.950    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.382    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism             -0.246    13.136    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.170    13.306    FSM2/get_command/next_instr_reg[5]
  -------------------------------------------------------------------
                         required time                        -13.306    
                         arrival time                          13.950    
  -------------------------------------------------------------------
                         slack                                  0.644    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[6]
  To Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[6]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[6] rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 0.124ns (2.502%)  route 4.831ns (97.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.093ns
    Computed max time borrow:         10.093ns
    Time borrowed from endpoint:      2.671ns
    Time given to startpoint:         2.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.556     4.562    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.456     5.018 r  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           3.456     8.474    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.598 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           1.375     9.973    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     7.060    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.242     7.302    
                         time borrowed                2.671     9.973    
  -------------------------------------------------------------------
                         required time                          9.973    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[6]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[6] fall@10.000ns)
  Data Path Delay:        2.217ns  (logic 0.045ns (2.029%)  route 2.172ns (97.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 13.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 11.525 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557    11.384    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.141    11.525 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           1.450    12.975    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.045    13.020 f  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.722    13.742    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.391    13.495    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism             -0.246    13.249    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.144    13.393    FSM2/get_command/next_instr_reg[6]
  -------------------------------------------------------------------
                         required time                        -13.393    
                         arrival time                          13.742    
  -------------------------------------------------------------------
                         slack                                  0.349    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[7]
  To Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[7]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[7] rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 0.295ns (5.474%)  route 5.094ns (94.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.869ns
    Source Clock Delay      (SCD):    5.035ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.122ns
    Computed max time borrow:         10.122ns
    Time borrowed from endpoint:      3.313ns
    Time given to startpoint:         3.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     4.557    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.478     5.035 r  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           3.845     8.880    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.295     9.175 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           1.248    10.424    FSM2/get_command/next_instr__0[7]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.869    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.242     7.110    
                         time borrowed                3.313    10.424    
  -------------------------------------------------------------------
                         required time                         10.424    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[7]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[7] fall@10.000ns)
  Data Path Delay:        2.392ns  (logic 0.098ns (4.097%)  route 2.294ns (95.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 13.397 - 10.000 ) 
    Source Clock Delay      (SCD):    1.529ns = ( 11.529 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.148    11.529 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           1.674    13.203    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.098    13.301 f  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.619    13.921    FSM2/get_command/next_instr__0[7]
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.294    13.397    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism             -0.246    13.151    
    SLICE_X12Y25         LDCE (Hold_ldce_G_D)         0.130    13.281    FSM2/get_command/next_instr_reg[7]
  -------------------------------------------------------------------
                         required time                        -13.281    
                         arrival time                          13.921    
  -------------------------------------------------------------------
                         slack                                  0.639    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/state_reg[0]
  To Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.342ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        6.978ns  (logic 0.291ns (4.170%)  route 6.687ns (95.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.917ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.109ns
    Computed max time borrow:         9.891ns
    Time borrowed from endpoint:      4.793ns
    Time given to startpoint:         4.793ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          5.283    10.256    FSM2/get_command/state_reg[0]
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.291    10.547 r  FSM2/get_command/next_rd_addr_command_reg[1]_i_1/O
                         net (fo=1, routed)           1.404    11.952    FSM2/get_command/next_rd_addr_command__0[1]
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.561     6.917    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/G
                         clock pessimism              0.242     7.159    
                         time borrowed                4.793    11.952    
  -------------------------------------------------------------------
                         required time                         11.952    
                         arrival time                         -11.952    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.885ns (28.788%)  route 2.189ns (71.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.869ns
    Source Clock Delay      (SCD):    7.974ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      3.938ns
    Time given to startpoint:         3.938ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712     6.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323     7.009 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     7.974    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.735 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.668     9.403    FSM2/get_command/rd_en_ram_command
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124     9.527 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           1.521    11.048    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.869    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.242     7.110    
                         time borrowed                3.938    11.048    
  -------------------------------------------------------------------
                         required time                         11.048    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 0.297ns (4.795%)  route 5.897ns (95.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.187ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      3.739ns
    Time given to startpoint:         3.739ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          5.897    10.871    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT6 (Prop_lut6_I5_O)        0.297    11.168 r  FSM2/get_command/next_rd_addr_command_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    11.168    FSM2/get_command/next_rd_addr_command__0[7]
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.831     7.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/G
                         clock pessimism              0.242     7.429    
                         time borrowed                3.739    11.168    
  -------------------------------------------------------------------
                         required time                         11.168    
                         arrival time                         -11.168    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.885ns (31.044%)  route 1.966ns (68.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.858ns
    Source Clock Delay      (SCD):    7.974ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.725ns
    Time given to startpoint:         3.725ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712     6.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323     7.009 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     7.974    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.735 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.559     9.294    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.124     9.418 r  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           1.407    10.825    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.858    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism              0.242     7.100    
                         time borrowed                3.725    10.825    
  -------------------------------------------------------------------
                         required time                         10.825    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        6.106ns  (logic 0.000ns (0.000%)  route 6.106ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.187ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.066ns
    Computed max time borrow:         9.934ns
    Time borrowed from endpoint:      3.651ns
    Time given to startpoint:         3.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          6.106    11.080    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.831     7.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
                         clock pessimism              0.242     7.429    
                         time borrowed                3.651    11.080    
  -------------------------------------------------------------------
                         required time                         11.080    
                         arrival time                         -11.080    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.885ns (31.067%)  route 1.964ns (68.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.013ns
    Source Clock Delay      (SCD):    7.974ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.568ns
    Time given to startpoint:         3.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712     6.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323     7.009 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     7.974    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.735 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.474     9.210    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           1.489    10.823    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.657     7.013    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.242     7.255    
                         time borrowed                3.568    10.823    
  -------------------------------------------------------------------
                         required time                         10.823    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 0.297ns (5.224%)  route 5.388ns (94.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.858ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      3.559ns
    Time given to startpoint:         3.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          5.388    10.362    FSM2/get_command/state_reg[0]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.297    10.659 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.659    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.858    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.242     7.100    
                         time borrowed                3.559    10.659    
  -------------------------------------------------------------------
                         required time                         10.659    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.885ns (29.801%)  route 2.085ns (70.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns
    Source Clock Delay      (SCD):    7.974ns
    Clock Pessimism Removal (CPR):    0.331ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.093ns
    Computed max time borrow:         10.093ns
    Time borrowed from endpoint:      3.553ns
    Time given to startpoint:         3.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712     6.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323     7.009 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     7.974    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.735 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.709     9.445    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.569 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           1.375    10.944    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     7.060    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.331     7.391    
                         time borrowed                3.553    10.944    
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.885ns (30.436%)  route 2.023ns (69.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns
    Source Clock Delay      (SCD):    7.974ns
    Clock Pessimism Removal (CPR):    0.331ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.491ns
    Time given to startpoint:         3.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712     6.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323     7.009 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     7.974    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.735 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.472     9.208    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.332 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           1.550    10.882    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     7.060    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.331     7.391    
                         time borrowed                3.491    10.882    
  -------------------------------------------------------------------
                         required time                         10.882    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.885ns (33.885%)  route 1.727ns (66.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.869ns
    Source Clock Delay      (SCD):    7.974ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.122ns
    Computed max time borrow:         10.122ns
    Time borrowed from endpoint:      3.476ns
    Time given to startpoint:         3.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712     6.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323     7.009 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     7.974    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.735 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.478     9.214    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.338 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           1.248    10.586    FSM2/get_command/next_instr__0[7]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.869    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.242     7.110    
                         time borrowed                3.476    10.586    
  -------------------------------------------------------------------
                         required time                         10.586    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.231ns  (logic 0.098ns (4.393%)  route 2.133ns (95.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 13.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.380    12.888    FSM2/get_command/state_reg[0]
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.098    12.986 f  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.753    13.739    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.391    13.495    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism             -0.246    13.249    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.148    13.397    FSM2/get_command/next_instr_reg[2]
  -------------------------------------------------------------------
                         required time                        -13.397    
                         arrival time                          13.739    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.310ns  (logic 0.098ns (4.243%)  route 2.212ns (95.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 13.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.460    12.968    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT5 (Prop_lut5_I4_O)        0.098    13.066 f  FSM2/get_command/next_rd_addr_command_reg[4]_i_1/O
                         net (fo=1, routed)           0.751    13.818    FSM2/get_command/next_rd_addr_command__0[4]
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.465    13.569    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/G
                         clock pessimism             -0.246    13.323    
    SLICE_X13Y27         LDCE (Hold_ldce_G_D)         0.144    13.467    FSM2/get_command/next_rd_addr_command_reg[4]
  -------------------------------------------------------------------
                         required time                        -13.467    
                         arrival time                          13.818    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.146ns  (logic 0.098ns (4.567%)  route 2.048ns (95.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 13.397 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.404    12.912    FSM2/get_command/state_reg[0]
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.098    13.010 f  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.644    13.654    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.294    13.397    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism             -0.246    13.151    
    SLICE_X12Y25         LDCE (Hold_ldce_G_D)         0.137    13.288    FSM2/get_command/next_instr_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.288    
                         arrival time                          13.654    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.140ns  (logic 0.098ns (4.580%)  route 2.042ns (95.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 13.397 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.422    12.930    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I5_O)        0.098    13.028 f  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.619    13.648    FSM2/get_command/next_instr__0[7]
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.294    13.397    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism             -0.246    13.151    
    SLICE_X12Y25         LDCE (Hold_ldce_G_D)         0.130    13.281    FSM2/get_command/next_instr_reg[7]
  -------------------------------------------------------------------
                         required time                        -13.281    
                         arrival time                          13.648    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.225ns  (logic 0.098ns (4.405%)  route 2.127ns (95.595%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns = ( 13.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.336    12.843    FSM2/get_command/state_reg[0]
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.098    12.941 f  FSM2/get_command/next_rd_addr_command_reg[3]_i_1/O
                         net (fo=1, routed)           0.791    13.733    FSM2/get_command/next_rd_addr_command__0[3]
    SLICE_X11Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.336    13.440    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[3]/G
                         clock pessimism             -0.246    13.194    
    SLICE_X11Y27         LDCE (Hold_ldce_G_D)         0.150    13.344    FSM2/get_command/next_rd_addr_command_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.344    
                         arrival time                          13.733    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.187ns  (logic 0.000ns (0.000%)  route 2.187ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns = ( 13.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          2.187    13.695    FSM2/get_command/state_reg[0]
    SLICE_X10Y27         LDCE                                         f  FSM2/get_command/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.336    13.440    FSM2/get_command/next_state
    SLICE_X10Y27         LDCE                                         f  FSM2/get_command/FSM_onehot_next_state_reg[2]/G
                         clock pessimism             -0.246    13.194    
    SLICE_X10Y27         LDCE (Hold_ldce_G_D)         0.084    13.278    FSM2/get_command/FSM_onehot_next_state_reg[2]
  -------------------------------------------------------------------
                         required time                        -13.278    
                         arrival time                          13.695    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.217ns  (logic 0.098ns (4.421%)  route 2.119ns (95.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 13.382 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.808    12.316    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT5 (Prop_lut5_I4_O)        0.098    12.414 f  FSM2/get_command/next_rd_addr_command_reg[8]_i_1/O
                         net (fo=1, routed)           1.311    13.725    FSM2/get_command/next_rd_addr_command__0[8]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.382    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[8]/G
                         clock pessimism             -0.246    13.136    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.150    13.286    FSM2/get_command/next_rd_addr_command_reg[8]
  -------------------------------------------------------------------
                         required time                        -13.286    
                         arrival time                          13.725    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.366ns  (logic 0.098ns (4.142%)  route 2.268ns (95.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 13.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.546    13.053    FSM2/get_command/state_reg[0]
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.098    13.151 f  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.722    13.874    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.391    13.495    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism             -0.246    13.249    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.144    13.393    FSM2/get_command/next_instr_reg[6]
  -------------------------------------------------------------------
                         required time                        -13.393    
                         arrival time                          13.874    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.281ns  (logic 0.098ns (4.297%)  route 2.183ns (95.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 13.382 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.503    13.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT6 (Prop_lut6_I5_O)        0.098    13.109 f  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.680    13.788    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.382    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism             -0.246    13.136    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.148    13.284    FSM2/get_command/next_instr_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.284    
                         arrival time                          13.788    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.394ns  (logic 0.098ns (4.093%)  route 2.296ns (95.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 13.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.560    13.067    FSM2/get_command/state_reg[0]
    SLICE_X13Y28         LUT5 (Prop_lut5_I4_O)        0.098    13.165 f  FSM2/get_command/next_rd_addr_command_reg[6]_i_1/O
                         net (fo=1, routed)           0.737    13.902    FSM2/get_command/next_rd_addr_command__0[6]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.391    13.495    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/G
                         clock pessimism             -0.246    13.249    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.148    13.397    FSM2/get_command/next_rd_addr_command_reg[6]
  -------------------------------------------------------------------
                         required time                        -13.397    
                         arrival time                          13.902    
  -------------------------------------------------------------------
                         slack                                  0.505    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/state_reg[1]
  To Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.766ns (25.921%)  route 2.189ns (74.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.869ns
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      7.840ns
    Time given to startpoint:         7.840ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.808    11.995    
    SLICE_X13Y27                                      0.000    11.995 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y27         LDCE (DToQ_ldce_D_Q)         0.642    12.637 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.668    13.305    FSM2/get_command/rd_en_ram_command
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124    13.429 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           1.521    14.951    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.869    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.242     7.110    
                         time borrowed                7.840    14.951    
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -14.951    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.766ns (28.040%)  route 1.966ns (71.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.858ns
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      7.627ns
    Time given to startpoint:         7.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.808    11.995    
    SLICE_X13Y27                                      0.000    11.995 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y27         LDCE (DToQ_ldce_D_Q)         0.642    12.637 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.559    13.196    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.124    13.320 r  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           1.407    14.727    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.858    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism              0.242     7.100    
                         time borrowed                7.627    14.727    
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.766ns (28.062%)  route 1.964ns (71.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.013ns
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      7.471ns
    Time given to startpoint:         7.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.808    11.995    
    SLICE_X13Y27                                      0.000    11.995 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y27         LDCE (DToQ_ldce_D_Q)         0.642    12.637 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.474    13.112    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.236 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           1.489    14.725    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.657     7.013    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.242     7.255    
                         time borrowed                7.471    14.725    
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -14.725    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.766ns (26.871%)  route 2.085ns (73.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.331ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.093ns
    Computed max time borrow:         10.093ns
    Time borrowed from endpoint:      7.455ns
    Time given to startpoint:         7.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.808    11.995    
    SLICE_X13Y27                                      0.000    11.995 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y27         LDCE (DToQ_ldce_D_Q)         0.642    12.637 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.709    13.347    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.471 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           1.375    14.846    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     7.060    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.331     7.391    
                         time borrowed                7.455    14.846    
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -14.846    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.766ns (27.468%)  route 2.023ns (72.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.331ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      7.393ns
    Time given to startpoint:         7.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.808    11.995    
    SLICE_X13Y27                                      0.000    11.995 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y27         LDCE (DToQ_ldce_D_Q)         0.642    12.637 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.472    13.110    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.234 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           1.550    14.784    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     7.060    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.331     7.391    
                         time borrowed                7.393    14.784    
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -14.784    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.766ns (30.729%)  route 1.727ns (69.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.869ns
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.122ns
    Computed max time borrow:         10.122ns
    Time borrowed from endpoint:      7.378ns
    Time given to startpoint:         7.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.808    11.995    
    SLICE_X13Y27                                      0.000    11.995 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y27         LDCE (DToQ_ldce_D_Q)         0.642    12.637 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.478    13.116    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.240 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           1.248    14.488    FSM2/get_command/next_instr__0[7]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.869    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.242     7.110    
                         time borrowed                7.378    14.488    
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -14.488    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.766ns (52.286%)  route 0.699ns (47.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.858ns
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      6.360ns
    Time given to startpoint:         6.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.808    11.995    
    SLICE_X13Y27                                      0.000    11.995 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y27         LDCE (DToQ_ldce_D_Q)         0.642    12.637 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.699    13.336    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    13.460 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.460    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.858    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.242     7.100    
                         time borrowed                6.360    13.460    
  -------------------------------------------------------------------
                         required time                         13.460    
                         arrival time                         -13.460    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.766ns (58.717%)  route 0.539ns (41.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.858ns
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      6.200ns
    Time given to startpoint:         6.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.808    11.995    
    SLICE_X13Y27                                      0.000    11.995 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y27         LDCE (DToQ_ldce_D_Q)         0.642    12.637 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.539    13.176    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    13.300 r  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.300    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.858    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism              0.242     7.100    
                         time borrowed                6.200    13.300    
  -------------------------------------------------------------------
                         required time                         13.300    
                         arrival time                         -13.300    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 0.152ns (2.368%)  route 6.267ns (97.632%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.917ns
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.109ns
    Computed max time borrow:         9.891ns
    Time borrowed from endpoint:      4.274ns
    Time given to startpoint:         4.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          4.863     9.877    FSM2/get_command/state_reg[1]
    SLICE_X11Y27         LUT5 (Prop_lut5_I2_O)        0.152    10.029 r  FSM2/get_command/next_rd_addr_command_reg[1]_i_1/O
                         net (fo=1, routed)           1.404    11.433    FSM2/get_command/next_rd_addr_command__0[1]
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.561     6.917    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/G
                         clock pessimism              0.242     7.159    
                         time borrowed                4.274    11.433    
  -------------------------------------------------------------------
                         required time                         11.433    
                         arrival time                         -11.433    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 0.124ns (2.232%)  route 5.432ns (97.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.187ns
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      3.141ns
    Time given to startpoint:         3.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          5.432    10.446    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT6 (Prop_lut6_I2_O)        0.124    10.570 r  FSM2/get_command/next_rd_addr_command_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    10.570    FSM2/get_command/next_rd_addr_command__0[7]
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.561     6.096    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.260     6.356 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.831     7.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/G
                         clock pessimism              0.242     7.429    
                         time borrowed                3.141    10.570    
  -------------------------------------------------------------------
                         required time                         10.570    
                         arrival time                         -10.570    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.039ns  (logic 0.045ns (2.207%)  route 1.994ns (97.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 13.382 - 10.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 11.524 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556    11.383    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    11.524 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.314    12.838    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT6 (Prop_lut6_I2_O)        0.045    12.883 f  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.680    13.563    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.382    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism             -0.246    13.136    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.148    13.284    FSM2/get_command/next_instr_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.284    
                         arrival time                          13.563    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.172ns  (logic 0.045ns (2.072%)  route 2.127ns (97.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns = ( 13.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 11.524 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556    11.383    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    11.524 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.390    12.913    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.045    12.958 f  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.737    13.696    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.384    13.488    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism             -0.246    13.241    
    SLICE_X13Y24         LDCE (Hold_ldce_G_D)         0.148    13.389    FSM2/get_command/next_instr_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.389    
                         arrival time                          13.696    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        3.710ns  (logic 0.100ns (2.696%)  route 3.610ns (97.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.877ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.686ns = ( 17.686 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns = ( 14.567 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436    14.200    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367    14.567 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          3.610    18.177    FSM2/get_command/state_reg[1]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.100    18.277 f  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    18.277    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419    14.974 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812    16.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322    17.108 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.578    17.686    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism             -0.242    17.444    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.472    17.916    FSM2/get_command/next_instr_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.916    
                         arrival time                          18.277    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.352ns  (logic 0.045ns (1.913%)  route 2.307ns (98.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 13.569 - 10.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 11.524 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556    11.383    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    11.524 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.556    13.080    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT5 (Prop_lut5_I2_O)        0.045    13.125 f  FSM2/get_command/next_rd_addr_command_reg[4]_i_1/O
                         net (fo=1, routed)           0.751    13.876    FSM2/get_command/next_rd_addr_command__0[4]
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.465    13.569    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/G
                         clock pessimism             -0.246    13.323    
    SLICE_X13Y27         LDCE (Hold_ldce_G_D)         0.144    13.467    FSM2/get_command/next_rd_addr_command_reg[4]
  -------------------------------------------------------------------
                         required time                        -13.467    
                         arrival time                          13.876    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.288ns  (logic 0.045ns (1.967%)  route 2.243ns (98.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 13.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 11.524 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556    11.383    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    11.524 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.490    13.014    FSM2/get_command/state_reg[1]
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.045    13.059 f  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.753    13.812    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.391    13.495    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism             -0.246    13.249    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.148    13.397    FSM2/get_command/next_instr_reg[2]
  -------------------------------------------------------------------
                         required time                        -13.397    
                         arrival time                          13.812    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.174ns  (logic 0.045ns (2.070%)  route 2.129ns (97.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 13.397 - 10.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 11.524 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556    11.383    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    11.524 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.509    13.033    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.045    13.078 f  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.619    13.698    FSM2/get_command/next_instr__0[7]
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.294    13.397    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism             -0.246    13.151    
    SLICE_X12Y25         LDCE (Hold_ldce_G_D)         0.130    13.281    FSM2/get_command/next_instr_reg[7]
  -------------------------------------------------------------------
                         required time                        -13.281    
                         arrival time                          13.698    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.182ns  (logic 0.045ns (2.062%)  route 2.137ns (97.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 13.397 - 10.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 11.524 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556    11.383    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    11.524 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.493    13.017    FSM2/get_command/state_reg[1]
    SLICE_X12Y26         LUT6 (Prop_lut6_I2_O)        0.045    13.062 f  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.644    13.706    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.294    13.397    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism             -0.246    13.151    
    SLICE_X12Y25         LDCE (Hold_ldce_G_D)         0.137    13.288    FSM2/get_command/next_instr_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.288    
                         arrival time                          13.706    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.203ns  (logic 0.045ns (2.042%)  route 2.158ns (97.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 13.382 - 10.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 11.524 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556    11.383    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    11.524 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.158    13.682    FSM2/get_command/state_reg[1]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.045    13.727 f  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.727    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.382    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism             -0.246    13.136    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.170    13.306    FSM2/get_command/next_instr_reg[4]
  -------------------------------------------------------------------
                         required time                        -13.306    
                         arrival time                          13.727    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.343ns  (logic 0.045ns (1.921%)  route 2.298ns (98.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 13.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 11.524 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556    11.383    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    11.524 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.708    13.232    FSM2/get_command/state_reg[1]
    SLICE_X13Y28         LUT6 (Prop_lut6_I2_O)        0.045    13.277 f  FSM2/get_command/next_rd_addr_command_reg[9]_i_1/O
                         net (fo=1, routed)           0.590    13.867    FSM2/get_command/next_rd_addr_command__0[9]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.391    13.495    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/G
                         clock pessimism             -0.246    13.249    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.150    13.399    FSM2/get_command/next_rd_addr_command_reg[9]
  -------------------------------------------------------------------
                         required time                        -13.399    
                         arrival time                          13.867    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.234ns  (logic 0.045ns (2.014%)  route 2.189ns (97.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.612ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 13.382 - 10.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 11.524 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556    11.383    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    11.524 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          0.878    12.402    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT5 (Prop_lut5_I2_O)        0.045    12.447 f  FSM2/get_command/next_rd_addr_command_reg[8]_i_1/O
                         net (fo=1, routed)           1.311    13.758    FSM2/get_command/next_rd_addr_command__0[8]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.932    12.985    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.119    13.104 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.382    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[8]/G
                         clock pessimism             -0.246    13.136    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.150    13.286    FSM2/get_command/next_rd_addr_command_reg[8]
  -------------------------------------------------------------------
                         required time                        -13.286    
                         arrival time                          13.758    
  -------------------------------------------------------------------
                         slack                                  0.472    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/get_command/instr_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        6.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.297ns  (required time - arrival time)
  Source:                 FSM2/stp_command/status_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 0.774ns (13.093%)  route 5.137ns (86.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.559ns = ( 16.559 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     4.557    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/stp_command/status_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.478     5.035 r  FSM2/stp_command/status_reg[31]/Q
                         net (fo=1, routed)           2.601     7.636    FSM2/get_command/status_STP[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.296     7.932 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           2.536    10.468    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.433    14.197    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.367    14.564 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           1.295    15.859    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.121    15.980 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.579    16.559    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism              0.242    16.801    
                         clock uncertainty           -0.035    16.766    
  -------------------------------------------------------------------
                         required time                         16.766    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  6.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.104ns  (arrival time - required time)
  Source:                 FSM2/stp_command/status_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.246ns (9.026%)  route 2.479ns (90.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554     1.381    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/stp_command/status_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.148     1.529 r  FSM2/stp_command/status_reg[31]/Q
                         net (fo=1, routed)           1.158     2.687    FSM2/get_command/status_STP[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.098     2.785 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           1.321     4.106    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820     1.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.175     2.068 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           0.701     2.769    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.057     2.826 f  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.285     3.111    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism             -0.246     2.865    
    SLICE_X14Y26         LDCE (Hold_ldce_G_D)         0.137     3.002    FSM2/MUX_status/output_token_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           4.106    
  -------------------------------------------------------------------
                         slack                                  1.104    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[1]
  To Clock:  FSM2/get_command/instr_reg_n_0_[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.471ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        4.071ns  (logic 0.124ns (3.046%)  route 3.947ns (96.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.559ns = ( 16.559 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 15.075 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      2.345ns
    Time given to startpoint:         2.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           1.411    16.485    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.124    16.609 f  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           2.536    19.145    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.433    14.197    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.367    14.564 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           1.295    15.859    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.121    15.980 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.579    16.559    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism              0.242    16.801    
                         time borrowed                2.345    19.145    
  -------------------------------------------------------------------
                         required time                         19.145    
                         arrival time                         -19.145    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.045ns (2.335%)  route 1.883ns (97.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554     1.381    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164     1.545 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           0.562     2.106    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.045     2.151 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           1.321     3.472    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820     1.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.175     2.068 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           0.701     2.769    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.057     2.826 f  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.285     3.111    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism             -0.246     2.865    
    SLICE_X14Y26         LDCE (Hold_ldce_G_D)         0.137     3.002    FSM2/MUX_status/output_token_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  0.471    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/get_command/instr_reg_n_0_[1]

Setup :            0  Failing Endpoints,  Worst Slack        6.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 FSM2/stp_command/status_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 0.774ns (13.093%)  route 5.137ns (86.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.506ns = ( 16.506 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     4.557    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/stp_command/status_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.478     5.035 r  FSM2/stp_command/status_reg[31]/Q
                         net (fo=1, routed)           2.601     7.636    FSM2/get_command/status_STP[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.296     7.932 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           2.536    10.468    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435    14.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.418    14.617 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           1.189    15.806    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.121    15.927 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.579    16.506    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism              0.242    16.748    
                         clock uncertainty           -0.035    16.712    
  -------------------------------------------------------------------
                         required time                         16.712    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  6.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 FSM2/stp_command/status_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.246ns (9.026%)  route 2.479ns (90.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.086ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554     1.381    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/stp_command/status_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.148     1.529 r  FSM2/stp_command/status_reg[31]/Q
                         net (fo=1, routed)           1.158     2.687    FSM2/get_command/status_STP[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.098     2.785 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           1.321     4.106    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.821     1.894    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.204     2.098 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           0.651     2.749    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.052     2.801 f  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.285     3.086    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism             -0.246     2.840    
    SLICE_X14Y26         LDCE (Hold_ldce_G_D)         0.137     2.977    FSM2/MUX_status/output_token_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           4.106    
  -------------------------------------------------------------------
                         slack                                  1.130    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[0]
  To Clock:  FSM2/get_command/instr_reg_n_0_[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.522ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        4.188ns  (logic 0.124ns (2.961%)  route 4.064ns (97.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.506ns = ( 16.506 - 10.000 ) 
    Source Clock Delay      (SCD):    5.011ns = ( 15.011 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      2.451ns
    Time given to startpoint:         2.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.456    15.011 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           1.528    16.539    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.124    16.663 f  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           2.536    19.199    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435    14.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.418    14.617 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           1.189    15.806    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.121    15.927 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.579    16.506    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism              0.242    16.748    
                         time borrowed                2.451    19.199    
  -------------------------------------------------------------------
                         required time                         19.199    
                         arrival time                         -19.199    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.045ns (2.275%)  route 1.933ns (97.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.086ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.521 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           0.612     2.133    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.045     2.178 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           1.321     3.499    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.821     1.894    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.204     2.098 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           0.651     2.749    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.052     2.801 f  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.285     3.086    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism             -0.246     2.840    
    SLICE_X14Y26         LDCE (Hold_ldce_G_D)         0.137     2.977    FSM2/MUX_status/output_token_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.499    
  -------------------------------------------------------------------
                         slack                                  0.522    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/get_command/instr_reg_n_0_[2]

Setup :            0  Failing Endpoints,  Worst Slack        6.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.184ns  (required time - arrival time)
  Source:                 FSM2/stp_command/status_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/get_command/instr_reg_n_0_[2] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 0.774ns (13.093%)  route 5.137ns (86.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns = ( 16.446 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     4.557    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/stp_command/status_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.478     5.035 r  FSM2/stp_command/status_reg[31]/Q
                         net (fo=1, routed)           2.601     7.636    FSM2/get_command/status_STP[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.296     7.932 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           2.536    10.468    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    14.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.367    14.570 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.767    15.337    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.100    15.437 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.335    15.772    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.095    15.867 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.579    16.446    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism              0.242    16.688    
                         clock uncertainty           -0.035    16.653    
  -------------------------------------------------------------------
                         required time                         16.653    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  6.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 FSM2/stp_command/status_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[2] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.246ns (9.026%)  route 2.479ns (90.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554     1.381    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/stp_command/status_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.148     1.529 r  FSM2/stp_command/status_reg[31]/Q
                         net (fo=1, routed)           1.158     2.687    FSM2/get_command/status_STP[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.098     2.785 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           1.321     4.106    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.825     1.898    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.175     2.073 r  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.372     2.445    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.056     2.501 r  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.166     2.667    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.060     2.727 f  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.285     3.012    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism             -0.246     2.766    
    SLICE_X14Y26         LDCE (Hold_ldce_G_D)         0.137     2.903    FSM2/MUX_status/output_token_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           4.106    
  -------------------------------------------------------------------
                         slack                                  1.203    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[0]
  To Clock:  FSM2/get_command/instr_reg_n_0_[2]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.595ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[2] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        4.188ns  (logic 0.124ns (2.961%)  route 4.064ns (97.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns = ( 16.446 - 10.000 ) 
    Source Clock Delay      (SCD):    5.011ns = ( 15.011 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      2.510ns
    Time given to startpoint:         2.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.456    15.011 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           1.528    16.539    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.124    16.663 f  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           2.536    19.199    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    14.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.367    14.570 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.767    15.337    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.100    15.437 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.335    15.772    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.095    15.867 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.579    16.446    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism              0.242    16.688    
                         time borrowed                2.510    19.199    
  -------------------------------------------------------------------
                         required time                         19.199    
                         arrival time                         -19.199    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[2] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.045ns (2.275%)  route 1.933ns (97.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.521 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           0.612     2.133    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.045     2.178 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           1.321     3.499    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.825     1.898    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.175     2.073 r  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.372     2.445    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.056     2.501 r  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.166     2.667    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.060     2.727 f  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.285     3.012    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism             -0.246     2.766    
    SLICE_X14Y26         LDCE (Hold_ldce_G_D)         0.137     2.903    FSM2/MUX_status/output_token_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           3.499    
  -------------------------------------------------------------------
                         slack                                  0.595    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[1]
  To Clock:  FSM2/get_command/instr_reg_n_0_[2]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[2] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        4.071ns  (logic 0.124ns (3.046%)  route 3.947ns (96.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.446ns = ( 16.446 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 15.075 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      2.457ns
    Time given to startpoint:         2.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           1.411    16.485    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.124    16.609 f  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           2.536    19.145    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    14.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.367    14.570 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.767    15.337    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.100    15.437 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.335    15.772    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.095    15.867 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.579    16.446    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism              0.242    16.688    
                         time borrowed                2.457    19.145    
  -------------------------------------------------------------------
                         required time                         19.145    
                         arrival time                         -19.145    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[2] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.045ns (2.335%)  route 1.883ns (97.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554     1.381    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164     1.545 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           0.562     2.106    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.045     2.151 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           1.321     3.472    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.825     1.898    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.175     2.073 r  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.372     2.445    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.056     2.501 r  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.166     2.667    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.060     2.727 f  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.285     3.012    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism             -0.246     2.766    
    SLICE_X14Y26         LDCE (Hold_ldce_G_D)         0.137     2.903    FSM2/MUX_status/output_token_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  0.569    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/get_command/instr_reg_n_0_[3]

Setup :            0  Failing Endpoints,  Worst Slack        5.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.477ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 FSM2/stp_command/status_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/get_command/instr_reg_n_0_[3] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 0.774ns (13.093%)  route 5.137ns (86.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 15.868 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     4.557    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/stp_command/status_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.478     5.035 r  FSM2/stp_command/status_reg[31]/Q
                         net (fo=1, routed)           2.601     7.636    FSM2/get_command/status_STP[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.296     7.932 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           2.536    10.468    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435    14.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.418    14.617 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.141    14.758    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.100    14.858 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.335    15.193    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.095    15.288 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.579    15.868    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism              0.242    16.109    
                         clock uncertainty           -0.035    16.074    
  -------------------------------------------------------------------
                         required time                         16.074    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  5.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.477ns  (arrival time - required time)
  Source:                 FSM2/stp_command/status_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[3] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.246ns (9.026%)  route 2.479ns (90.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.739ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554     1.381    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/stp_command/status_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.148     1.529 r  FSM2/stp_command/status_reg[31]/Q
                         net (fo=1, routed)           1.158     2.687    FSM2/get_command/status_STP[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.098     2.785 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           1.321     4.106    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[3] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.821     1.894    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.204     2.098 r  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.073     2.171    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.056     2.227 r  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.166     2.393    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.060     2.453 f  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.285     2.739    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism             -0.246     2.492    
    SLICE_X14Y26         LDCE (Hold_ldce_G_D)         0.137     2.629    FSM2/MUX_status/output_token_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.629    
                         arrival time                           4.106    
  -------------------------------------------------------------------
                         slack                                  1.477    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[0]
  To Clock:  FSM2/get_command/instr_reg_n_0_[3]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.869ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[3] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        4.188ns  (logic 0.124ns (2.961%)  route 4.064ns (97.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 15.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.011ns = ( 15.011 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      3.089ns
    Time given to startpoint:         3.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.456    15.011 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           1.528    16.539    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.124    16.663 f  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           2.536    19.199    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435    14.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.418    14.617 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.141    14.758    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.100    14.858 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.335    15.193    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.095    15.288 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.579    15.868    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism              0.242    16.109    
                         time borrowed                3.089    19.199    
  -------------------------------------------------------------------
                         required time                         19.199    
                         arrival time                         -19.199    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[3] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.045ns (2.275%)  route 1.933ns (97.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.739ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.521 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           0.612     2.133    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.045     2.178 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           1.321     3.499    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[3] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.821     1.894    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.204     2.098 r  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.073     2.171    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.056     2.227 r  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.166     2.393    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.060     2.453 f  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.285     2.739    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism             -0.246     2.492    
    SLICE_X14Y26         LDCE (Hold_ldce_G_D)         0.137     2.629    FSM2/MUX_status/output_token_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.629    
                         arrival time                           3.499    
  -------------------------------------------------------------------
                         slack                                  0.869    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[1]
  To Clock:  FSM2/get_command/instr_reg_n_0_[3]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.843ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[3] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        4.071ns  (logic 0.124ns (3.046%)  route 3.947ns (96.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 15.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 15.075 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      3.036ns
    Time given to startpoint:         3.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           1.411    16.485    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.124    16.609 f  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           2.536    19.145    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435    14.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.418    14.617 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.141    14.758    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.100    14.858 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.335    15.193    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.095    15.288 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.579    15.868    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism              0.242    16.109    
                         time borrowed                3.036    19.145    
  -------------------------------------------------------------------
                         required time                         19.145    
                         arrival time                         -19.145    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[3] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.045ns (2.335%)  route 1.883ns (97.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.739ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554     1.381    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164     1.545 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           0.562     2.106    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.045     2.151 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           1.321     3.472    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[3] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.821     1.894    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.204     2.098 r  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.073     2.171    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.056     2.227 r  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.166     2.393    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.060     2.453 f  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.285     2.739    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism             -0.246     2.492    
    SLICE_X14Y26         LDCE (Hold_ldce_G_D)         0.137     2.629    FSM2/MUX_status/output_token_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.629    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  0.843    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/get_command/instr_reg_n_0_[4]

Setup :            0  Failing Endpoints,  Worst Slack        6.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 FSM2/stp_command/status_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/get_command/instr_reg_n_0_[4] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 0.774ns (13.093%)  route 5.137ns (86.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.563ns = ( 16.563 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     4.557    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/stp_command/status_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.478     5.035 r  FSM2/stp_command/status_reg[31]/Q
                         net (fo=1, routed)           2.601     7.636    FSM2/get_command/status_STP[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.296     7.932 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           2.536    10.468    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435    14.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.418    14.617 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.837    15.454    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.100    15.554 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.335    15.889    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.095    15.984 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.579    16.563    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism              0.242    16.805    
                         clock uncertainty           -0.035    16.770    
  -------------------------------------------------------------------
                         required time                         16.770    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  6.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 FSM2/stp_command/status_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[4] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.246ns (9.026%)  route 2.479ns (90.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.088ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554     1.381    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/stp_command/status_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.148     1.529 r  FSM2/stp_command/status_reg[31]/Q
                         net (fo=1, routed)           1.158     2.687    FSM2/get_command/status_STP[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.098     2.785 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           1.321     4.106    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[4] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.821     1.894    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.204     2.098 r  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.423     2.521    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.056     2.577 r  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.166     2.743    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.060     2.803 f  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.285     3.088    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism             -0.246     2.842    
    SLICE_X14Y26         LDCE (Hold_ldce_G_D)         0.137     2.979    FSM2/MUX_status/output_token_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.979    
                         arrival time                           4.106    
  -------------------------------------------------------------------
                         slack                                  1.127    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[0]
  To Clock:  FSM2/get_command/instr_reg_n_0_[4]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[4] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        4.188ns  (logic 0.124ns (2.961%)  route 4.064ns (97.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.563ns = ( 16.563 - 10.000 ) 
    Source Clock Delay      (SCD):    5.011ns = ( 15.011 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      2.394ns
    Time given to startpoint:         2.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.456    15.011 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           1.528    16.539    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.124    16.663 f  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           2.536    19.199    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435    14.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.418    14.617 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.837    15.454    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.100    15.554 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.335    15.889    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.095    15.984 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.579    16.563    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism              0.242    16.805    
                         time borrowed                2.394    19.199    
  -------------------------------------------------------------------
                         required time                         19.199    
                         arrival time                         -19.199    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[4] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.045ns (2.275%)  route 1.933ns (97.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.088ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.521 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           0.612     2.133    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.045     2.178 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           1.321     3.499    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[4] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.821     1.894    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.204     2.098 r  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.423     2.521    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.056     2.577 r  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.166     2.743    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.060     2.803 f  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.285     3.088    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism             -0.246     2.842    
    SLICE_X14Y26         LDCE (Hold_ldce_G_D)         0.137     2.979    FSM2/MUX_status/output_token_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.979    
                         arrival time                           3.499    
  -------------------------------------------------------------------
                         slack                                  0.520    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[1]
  To Clock:  FSM2/get_command/instr_reg_n_0_[4]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.493ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[4]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[4] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        4.071ns  (logic 0.124ns (3.046%)  route 3.947ns (96.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.563ns = ( 16.563 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 15.075 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      2.340ns
    Time given to startpoint:         2.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           1.411    16.485    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.124    16.609 f  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           2.536    19.145    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435    14.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.418    14.617 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.837    15.454    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.100    15.554 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.335    15.889    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.095    15.984 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.579    16.563    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism              0.242    16.805    
                         time borrowed                2.340    19.145    
  -------------------------------------------------------------------
                         required time                         19.145    
                         arrival time                         -19.145    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[4]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[4] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.045ns (2.335%)  route 1.883ns (97.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.088ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554     1.381    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164     1.545 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           0.562     2.106    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.045     2.151 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           1.321     3.472    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[4] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.821     1.894    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.204     2.098 r  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.423     2.521    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.056     2.577 r  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.166     2.743    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.060     2.803 f  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.285     3.088    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism             -0.246     2.842    
    SLICE_X14Y26         LDCE (Hold_ldce_G_D)         0.137     2.979    FSM2/MUX_status/output_token_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.979    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  0.493    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/get_command/instr_reg_n_0_[5]

Setup :            0  Failing Endpoints,  Worst Slack        5.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 FSM2/stp_command/status_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[5]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/get_command/instr_reg_n_0_[5] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 0.774ns (13.093%)  route 5.137ns (86.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.957ns = ( 15.957 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     4.557    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/stp_command/status_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.478     5.035 r  FSM2/stp_command/status_reg[31]/Q
                         net (fo=1, routed)           2.601     7.636    FSM2/get_command/status_STP[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.296     7.932 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           2.536    10.468    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435    14.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.418    14.617 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.230    14.848    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.100    14.948 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.335    15.283    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.095    15.378 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.579    15.957    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism              0.242    16.199    
                         clock uncertainty           -0.035    16.163    
  -------------------------------------------------------------------
                         required time                         16.163    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  5.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.436ns  (arrival time - required time)
  Source:                 FSM2/stp_command/status_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[5]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[5] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.246ns (9.026%)  route 2.479ns (90.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.780ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554     1.381    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/stp_command/status_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.148     1.529 r  FSM2/stp_command/status_reg[31]/Q
                         net (fo=1, routed)           1.158     2.687    FSM2/get_command/status_STP[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.098     2.785 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           1.321     4.106    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[5] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.821     1.894    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.204     2.098 r  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.114     2.212    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.056     2.268 r  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.166     2.434    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.060     2.494 f  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.285     2.780    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism             -0.246     2.534    
    SLICE_X14Y26         LDCE (Hold_ldce_G_D)         0.137     2.671    FSM2/MUX_status/output_token_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           4.106    
  -------------------------------------------------------------------
                         slack                                  1.436    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[0]
  To Clock:  FSM2/get_command/instr_reg_n_0_[5]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.828ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[5]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[5] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        4.188ns  (logic 0.124ns (2.961%)  route 4.064ns (97.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.957ns = ( 15.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.011ns = ( 15.011 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      3.000ns
    Time given to startpoint:         3.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.456    15.011 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           1.528    16.539    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.124    16.663 f  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           2.536    19.199    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435    14.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.418    14.617 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.230    14.848    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.100    14.948 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.335    15.283    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.095    15.378 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.579    15.957    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism              0.242    16.199    
                         time borrowed                3.000    19.199    
  -------------------------------------------------------------------
                         required time                         19.199    
                         arrival time                         -19.199    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[5]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[5] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.045ns (2.275%)  route 1.933ns (97.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.780ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.521 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           0.612     2.133    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.045     2.178 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           1.321     3.499    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[5] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.821     1.894    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.204     2.098 r  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.114     2.212    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.056     2.268 r  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.166     2.434    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.060     2.494 f  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.285     2.780    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism             -0.246     2.534    
    SLICE_X14Y26         LDCE (Hold_ldce_G_D)         0.137     2.671    FSM2/MUX_status/output_token_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           3.499    
  -------------------------------------------------------------------
                         slack                                  0.828    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[1]
  To Clock:  FSM2/get_command/instr_reg_n_0_[5]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.802ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[5]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[5] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        4.071ns  (logic 0.124ns (3.046%)  route 3.947ns (96.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.957ns = ( 15.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 15.075 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      2.947ns
    Time given to startpoint:         2.947ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           1.411    16.485    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.124    16.609 f  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           2.536    19.145    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435    14.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.418    14.617 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.230    14.848    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.100    14.948 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.335    15.283    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.095    15.378 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.579    15.957    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism              0.242    16.199    
                         time borrowed                2.947    19.145    
  -------------------------------------------------------------------
                         required time                         19.145    
                         arrival time                         -19.145    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.802ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[5]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[5] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.045ns (2.335%)  route 1.883ns (97.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.780ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554     1.381    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164     1.545 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           0.562     2.106    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.045     2.151 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           1.321     3.472    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[5] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.821     1.894    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.204     2.098 r  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.114     2.212    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.056     2.268 r  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.166     2.434    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.060     2.494 f  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.285     2.780    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism             -0.246     2.534    
    SLICE_X14Y26         LDCE (Hold_ldce_G_D)         0.137     2.671    FSM2/MUX_status/output_token_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  0.802    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/get_command/instr_reg_n_0_[6]

Setup :            0  Failing Endpoints,  Worst Slack        6.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 FSM2/stp_command/status_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[6]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/get_command/instr_reg_n_0_[6] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 0.774ns (13.093%)  route 5.137ns (86.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.290ns = ( 16.290 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     4.557    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/stp_command/status_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.478     5.035 r  FSM2/stp_command/status_reg[31]/Q
                         net (fo=1, routed)           2.601     7.636    FSM2/get_command/status_STP[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.296     7.932 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           2.536    10.468    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    14.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.367    14.570 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.610    15.180    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.100    15.280 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.335    15.615    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.095    15.710 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.579    16.290    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism              0.242    16.531    
                         clock uncertainty           -0.035    16.496    
  -------------------------------------------------------------------
                         required time                         16.496    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  6.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.260ns  (arrival time - required time)
  Source:                 FSM2/stp_command/status_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[6]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[6] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.246ns (9.026%)  route 2.479ns (90.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554     1.381    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/stp_command/status_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.148     1.529 r  FSM2/stp_command/status_reg[31]/Q
                         net (fo=1, routed)           1.158     2.687    FSM2/get_command/status_STP[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.098     2.785 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           1.321     4.106    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[6] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.825     1.898    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.175     2.073 r  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.315     2.388    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.056     2.444 r  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.166     2.610    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.060     2.670 f  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.285     2.955    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism             -0.246     2.709    
    SLICE_X14Y26         LDCE (Hold_ldce_G_D)         0.137     2.846    FSM2/MUX_status/output_token_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           4.106    
  -------------------------------------------------------------------
                         slack                                  1.260    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[0]
  To Clock:  FSM2/get_command/instr_reg_n_0_[6]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[6]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[6] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        4.188ns  (logic 0.124ns (2.961%)  route 4.064ns (97.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.290ns = ( 16.290 - 10.000 ) 
    Source Clock Delay      (SCD):    5.011ns = ( 15.011 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      2.667ns
    Time given to startpoint:         2.667ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.456    15.011 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           1.528    16.539    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.124    16.663 f  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           2.536    19.199    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    14.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.367    14.570 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.610    15.180    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.100    15.280 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.335    15.615    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.095    15.710 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.579    16.290    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism              0.242    16.531    
                         time borrowed                2.667    19.199    
  -------------------------------------------------------------------
                         required time                         19.199    
                         arrival time                         -19.199    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[6]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[6] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.045ns (2.275%)  route 1.933ns (97.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.521 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           0.612     2.133    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.045     2.178 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           1.321     3.499    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[6] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.825     1.898    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.175     2.073 r  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.315     2.388    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.056     2.444 r  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.166     2.610    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.060     2.670 f  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.285     2.955    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism             -0.246     2.709    
    SLICE_X14Y26         LDCE (Hold_ldce_G_D)         0.137     2.846    FSM2/MUX_status/output_token_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           3.499    
  -------------------------------------------------------------------
                         slack                                  0.652    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[1]
  To Clock:  FSM2/get_command/instr_reg_n_0_[6]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.626ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[6]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[6] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        4.071ns  (logic 0.124ns (3.046%)  route 3.947ns (96.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.290ns = ( 16.290 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 15.075 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      2.614ns
    Time given to startpoint:         2.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           1.411    16.485    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.124    16.609 f  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           2.536    19.145    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    14.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.367    14.570 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.610    15.180    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.100    15.280 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.335    15.615    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.095    15.710 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.579    16.290    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism              0.242    16.531    
                         time borrowed                2.614    19.145    
  -------------------------------------------------------------------
                         required time                         19.145    
                         arrival time                         -19.145    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[6]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[6] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.045ns (2.335%)  route 1.883ns (97.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554     1.381    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164     1.545 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           0.562     2.106    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.045     2.151 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           1.321     3.472    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[6] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.825     1.898    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.175     2.073 r  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.315     2.388    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.056     2.444 r  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.166     2.610    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.060     2.670 f  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.285     2.955    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism             -0.246     2.709    
    SLICE_X14Y26         LDCE (Hold_ldce_G_D)         0.137     2.846    FSM2/MUX_status/output_token_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  0.626    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/get_command/instr_reg_n_0_[7]

Setup :            0  Failing Endpoints,  Worst Slack        6.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 FSM2/stp_command/status_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[7]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (FSM2/get_command/instr_reg_n_0_[7] fall@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 0.774ns (13.093%)  route 5.137ns (86.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.385ns = ( 16.385 - 10.000 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     4.557    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/stp_command/status_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.478     5.035 r  FSM2/stp_command/status_reg[31]/Q
                         net (fo=1, routed)           2.601     7.636    FSM2/get_command/status_STP[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.296     7.932 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           2.536    10.468    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435    14.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.385    14.584 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.554    15.138    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.238    15.376 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.335    15.711    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.095    15.806 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.579    16.385    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism              0.242    16.627    
                         clock uncertainty           -0.035    16.592    
  -------------------------------------------------------------------
                         required time                         16.592    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  6.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 FSM2/stp_command/status_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[7]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[7] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.246ns (9.026%)  route 2.479ns (90.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.001ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554     1.381    FSM2/stp_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/stp_command/status_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.148     1.529 r  FSM2/stp_command/status_reg[31]/Q
                         net (fo=1, routed)           1.158     2.687    FSM2/get_command/status_STP[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.098     2.785 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           1.321     4.106    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[7] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.821     1.894    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.184     2.078 r  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.290     2.368    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.122     2.490 r  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.166     2.656    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.060     2.716 f  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.285     3.001    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism             -0.246     2.755    
    SLICE_X14Y26         LDCE (Hold_ldce_G_D)         0.137     2.892    FSM2/MUX_status/output_token_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           4.106    
  -------------------------------------------------------------------
                         slack                                  1.214    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[0]
  To Clock:  FSM2/get_command/instr_reg_n_0_[7]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.607ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[7]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[7] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        4.188ns  (logic 0.124ns (2.961%)  route 4.064ns (97.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.385ns = ( 16.385 - 10.000 ) 
    Source Clock Delay      (SCD):    5.011ns = ( 15.011 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      2.572ns
    Time given to startpoint:         2.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.456    15.011 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           1.528    16.539    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.124    16.663 f  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           2.536    19.199    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435    14.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.385    14.584 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.554    15.138    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.238    15.376 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.335    15.711    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.095    15.806 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.579    16.385    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism              0.242    16.627    
                         time borrowed                2.572    19.199    
  -------------------------------------------------------------------
                         required time                         19.199    
                         arrival time                         -19.199    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[7]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[7] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.045ns (2.275%)  route 1.933ns (97.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.001ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.521 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           0.612     2.133    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.045     2.178 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           1.321     3.499    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[7] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.821     1.894    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.184     2.078 r  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.290     2.368    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.122     2.490 r  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.166     2.656    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.060     2.716 f  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.285     3.001    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism             -0.246     2.755    
    SLICE_X14Y26         LDCE (Hold_ldce_G_D)         0.137     2.892    FSM2/MUX_status/output_token_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           3.499    
  -------------------------------------------------------------------
                         slack                                  0.607    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[1]
  To Clock:  FSM2/get_command/instr_reg_n_0_[7]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[7]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[7] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        4.071ns  (logic 0.124ns (3.046%)  route 3.947ns (96.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.385ns = ( 16.385 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 15.075 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      2.518ns
    Time given to startpoint:         2.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           1.411    16.485    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.124    16.609 f  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           2.536    19.145    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435    14.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.385    14.584 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.554    15.138    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.238    15.376 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.335    15.711    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.095    15.806 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.579    16.385    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism              0.242    16.627    
                         time borrowed                2.518    19.145    
  -------------------------------------------------------------------
                         required time                         19.145    
                         arrival time                         -19.145    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/instr_reg_n_0_[7]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/instr_reg_n_0_[7] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.045ns (2.335%)  route 1.883ns (97.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.001ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554     1.381    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164     1.545 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           0.562     2.106    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.045     2.151 r  FSM2/get_command/output_token_reg[31]_i_1/O
                         net (fo=1, routed)           1.321     3.472    FSM2/MUX_status/data_out_status[1]
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/instr_reg_n_0_[7] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.821     1.894    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.184     2.078 r  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.290     2.368    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.122     2.490 r  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.166     2.656    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.060     2.716 f  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.285     3.001    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         f  FSM2/MUX_status/output_token_reg[31]/G
                         clock pessimism             -0.246     2.755    
    SLICE_X14Y26         LDCE (Hold_ldce_G_D)         0.137     2.892    FSM2/MUX_status/output_token_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           3.472    
  -------------------------------------------------------------------
                         slack                                  0.580    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/get_command/state_reg[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.838ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 1.369ns (20.766%)  route 5.223ns (79.234%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.785ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      4.127ns
    Time given to startpoint:         4.127ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.563     6.580    FSM2/RAM_COMMAND/ram_reg_448_511_9_11/ADDRA0
    SLICE_X6Y35          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.704 r  FSM2/RAM_COMMAND/ram_reg_448_511_9_11/RAMA/O
                         net (fo=1, routed)           1.047     7.751    FSM2/RAM_COMMAND/ram_reg_448_511_9_11_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.875 r  FSM2/RAM_COMMAND/next_instr_reg[1]_i_6/O
                         net (fo=1, routed)           0.000     7.875    FSM2/RAM_COMMAND/next_instr_reg[1]_i_6_n_0
    SLICE_X11Y37         MUXF7 (Prop_muxf7_I1_O)      0.245     8.120 r  FSM2/RAM_COMMAND/next_instr_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     8.120    FSM2/RAM_COMMAND/next_instr_reg[1]_i_3_n_0
    SLICE_X11Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     8.224 r  FSM2/RAM_COMMAND/next_instr_reg[1]_i_2/O
                         net (fo=1, routed)           1.092     9.316    FSM2/get_command/q0[1]
    SLICE_X12Y26         LUT6 (Prop_lut6_I3_O)        0.316     9.632 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           1.521    11.153    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.785    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.242     7.027    
                         time borrowed                4.127    11.153    
  -------------------------------------------------------------------
                         required time                         11.153    
                         arrival time                         -11.153    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 1.326ns (21.240%)  route 4.917ns (78.760%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.785ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.122ns
    Computed max time borrow:         10.122ns
    Time borrowed from endpoint:      3.777ns
    Time given to startpoint:         3.777ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.719     6.736    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/DPRA0
    SLICE_X6Y40          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.860 r  FSM2/RAM_COMMAND/ram_reg_704_767_15_15/DP/O
                         net (fo=1, routed)           0.962     7.822    FSM2/RAM_COMMAND/ram_reg_704_767_15_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.946 r  FSM2/RAM_COMMAND/next_instr_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     7.946    FSM2/RAM_COMMAND/next_instr_reg[7]_i_7_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     8.158 r  FSM2/RAM_COMMAND/next_instr_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     8.158    FSM2/RAM_COMMAND/next_instr_reg[7]_i_4_n_0
    SLICE_X13Y37         MUXF8 (Prop_muxf8_I1_O)      0.094     8.252 r  FSM2/RAM_COMMAND/next_instr_reg[7]_i_2/O
                         net (fo=1, routed)           0.987     9.239    FSM2/get_command/q0[7]
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.316     9.555 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           1.248    10.804    FSM2/get_command/next_instr__0[7]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.785    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.242     7.027    
                         time borrowed                3.777    10.804    
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                         -10.804    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 1.326ns (20.997%)  route 4.989ns (79.003%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.977ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.658ns
    Time given to startpoint:         3.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.619     6.636    FSM2/RAM_COMMAND/ram_reg_640_703_9_11/ADDRB0
    SLICE_X10Y38         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.760 r  FSM2/RAM_COMMAND/ram_reg_640_703_9_11/RAMB/O
                         net (fo=1, routed)           1.020     7.780    FSM2/RAM_COMMAND/ram_reg_640_703_9_11_n_1
    SLICE_X9Y36          LUT6 (Prop_lut6_I1_O)        0.124     7.904 r  FSM2/RAM_COMMAND/next_instr_reg[2]_i_7/O
                         net (fo=1, routed)           0.000     7.904    FSM2/RAM_COMMAND/next_instr_reg[2]_i_7_n_0
    SLICE_X9Y36          MUXF7 (Prop_muxf7_I0_O)      0.212     8.116 r  FSM2/RAM_COMMAND/next_instr_reg[2]_i_4/O
                         net (fo=1, routed)           0.000     8.116    FSM2/RAM_COMMAND/next_instr_reg[2]_i_4_n_0
    SLICE_X9Y36          MUXF8 (Prop_muxf8_I1_O)      0.094     8.210 r  FSM2/RAM_COMMAND/next_instr_reg[2]_i_2/O
                         net (fo=1, routed)           0.800     9.010    FSM2/get_command/q0[2]
    SLICE_X13Y29         LUT6 (Prop_lut6_I3_O)        0.316     9.326 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           1.550    10.876    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     6.977    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.242     7.218    
                         time borrowed                3.658    10.876    
  -------------------------------------------------------------------
                         required time                         10.876    
                         arrival time                         -10.876    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 1.331ns (21.903%)  route 4.746ns (78.097%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.775ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.621ns
    Time given to startpoint:         3.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[1]/Q
                         net (fo=166, routed)         1.688     6.705    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/ADDRC1
    SLICE_X6Y39          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.829 r  FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMC/O
                         net (fo=1, routed)           0.940     7.769    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11_n_2
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.893 r  FSM2/RAM_COMMAND/next_instr_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     7.893    FSM2/RAM_COMMAND/next_instr_reg[3]_i_8_n_0
    SLICE_X9Y37          MUXF7 (Prop_muxf7_I1_O)      0.217     8.110 r  FSM2/RAM_COMMAND/next_instr_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     8.110    FSM2/RAM_COMMAND/next_instr_reg[3]_i_4_n_0
    SLICE_X9Y37          MUXF8 (Prop_muxf8_I1_O)      0.094     8.204 r  FSM2/RAM_COMMAND/next_instr_reg[3]_i_2/O
                         net (fo=1, routed)           0.711     8.915    FSM2/get_command/q0[3]
    SLICE_X13Y27         LUT6 (Prop_lut6_I3_O)        0.316     9.231 r  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           1.407    10.638    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.775    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism              0.242     7.017    
                         time borrowed                3.621    10.638    
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                         -10.638    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 0.828ns (13.643%)  route 5.241ns (86.357%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.775ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.116ns
    Computed max time borrow:         10.116ns
    Time borrowed from endpoint:      3.614ns
    Time given to startpoint:         3.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.178     6.195    FSM2/get_command/rd_addr_command_reg[9]_0[0]
    SLICE_X15Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.319 r  FSM2/get_command/next_rd_addr_command_reg[7]_i_2/O
                         net (fo=3, routed)           0.565     6.883    FSM2/get_command/next_rd_addr_command_reg[7]_i_2_n_0
    SLICE_X13Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.007 r  FSM2/get_command/next_rd_addr_command_reg[9]_i_2/O
                         net (fo=2, routed)           0.752     7.760    FSM2/get_command/next_rd_addr_command_reg[9]_i_2_n_0
    SLICE_X13Y27         LUT5 (Prop_lut5_I3_O)        0.124     7.884 r  FSM2/get_command/next_rd_addr_command_reg[8]_i_1/O
                         net (fo=1, routed)           2.747    10.630    FSM2/get_command/next_rd_addr_command__0[8]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.775    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/G
                         clock pessimism              0.242     7.017    
                         time borrowed                3.614    10.630    
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 1.326ns (23.008%)  route 4.437ns (76.992%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.929ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.153ns
    Time given to startpoint:         3.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[1]/Q
                         net (fo=166, routed)         1.471     6.488    FSM2/RAM_COMMAND/ram_reg_704_767_6_8/ADDRC1
    SLICE_X6Y33          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.612 r  FSM2/RAM_COMMAND/ram_reg_704_767_6_8/RAMC/O
                         net (fo=1, routed)           0.968     7.580    FSM2/RAM_COMMAND/ram_reg_704_767_6_8_n_2
    SLICE_X9Y29          LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  FSM2/RAM_COMMAND/next_instr_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     7.704    FSM2/RAM_COMMAND/next_instr_reg[0]_i_7_n_0
    SLICE_X9Y29          MUXF7 (Prop_muxf7_I0_O)      0.212     7.916 r  FSM2/RAM_COMMAND/next_instr_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     7.916    FSM2/RAM_COMMAND/next_instr_reg[0]_i_4_n_0
    SLICE_X9Y29          MUXF8 (Prop_muxf8_I1_O)      0.094     8.010 r  FSM2/RAM_COMMAND/next_instr_reg[0]_i_2/O
                         net (fo=1, routed)           0.509     8.519    FSM2/get_command/q0[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.316     8.835 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           1.489    10.324    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.657     6.929    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.242     7.171    
                         time borrowed                3.153    10.324    
  -------------------------------------------------------------------
                         required time                         10.324    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 1.326ns (23.599%)  route 4.293ns (76.401%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.977ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.093ns
    Computed max time borrow:         10.093ns
    Time borrowed from endpoint:      2.961ns
    Time given to startpoint:         2.961ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[1]/Q
                         net (fo=166, routed)         1.541     6.557    FSM2/RAM_COMMAND/ram_reg_576_639_12_14/ADDRC1
    SLICE_X14Y30         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.681 r  FSM2/RAM_COMMAND/ram_reg_576_639_12_14/RAMC/O
                         net (fo=1, routed)           0.822     7.503    FSM2/RAM_COMMAND/ram_reg_576_639_12_14_n_2
    SLICE_X13Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.627 r  FSM2/RAM_COMMAND/next_instr_reg[6]_i_7/O
                         net (fo=1, routed)           0.000     7.627    FSM2/RAM_COMMAND/next_instr_reg[6]_i_7_n_0
    SLICE_X13Y31         MUXF7 (Prop_muxf7_I0_O)      0.212     7.839 r  FSM2/RAM_COMMAND/next_instr_reg[6]_i_4/O
                         net (fo=1, routed)           0.000     7.839    FSM2/RAM_COMMAND/next_instr_reg[6]_i_4_n_0
    SLICE_X13Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     7.933 r  FSM2/RAM_COMMAND/next_instr_reg[6]_i_2/O
                         net (fo=1, routed)           0.555     8.488    FSM2/get_command/q0[6]
    SLICE_X13Y29         LUT6 (Prop_lut6_I3_O)        0.316     8.804 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           1.375    10.180    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     6.977    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.242     7.218    
                         time borrowed                2.961    10.180    
  -------------------------------------------------------------------
                         required time                         10.180    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.331ns (29.394%)  route 3.197ns (70.606%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.775ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.072ns
    Time given to startpoint:         2.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.440     6.457    FSM2/RAM_COMMAND/ram_reg_960_1023_12_14/ADDRA0
    SLICE_X14Y32         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.581 r  FSM2/RAM_COMMAND/ram_reg_960_1023_12_14/RAMA/O
                         net (fo=1, routed)           0.941     7.521    FSM2/RAM_COMMAND/ram_reg_960_1023_12_14_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.645 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_8/O
                         net (fo=1, routed)           0.000     7.645    FSM2/RAM_COMMAND/next_instr_reg[4]_i_8_n_0
    SLICE_X13Y30         MUXF7 (Prop_muxf7_I1_O)      0.217     7.862 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     7.862    FSM2/RAM_COMMAND/next_instr_reg[4]_i_4_n_0
    SLICE_X13Y30         MUXF8 (Prop_muxf8_I1_O)      0.094     7.956 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_2/O
                         net (fo=1, routed)           0.817     8.773    FSM2/get_command/q0[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.316     9.089 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.089    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.775    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.242     7.017    
                         time borrowed                2.072     9.089    
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.369ns (30.951%)  route 3.054ns (69.049%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.775ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      1.967ns
    Time given to startpoint:         1.967ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.349     6.365    FSM2/RAM_COMMAND/ram_reg_320_383_12_14/ADDRB0
    SLICE_X14Y28         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.489 r  FSM2/RAM_COMMAND/ram_reg_320_383_12_14/RAMB/O
                         net (fo=1, routed)           1.015     7.505    FSM2/RAM_COMMAND/ram_reg_320_383_12_14_n_1
    SLICE_X13Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.629 r  FSM2/RAM_COMMAND/next_instr_reg[5]_i_6/O
                         net (fo=1, routed)           0.000     7.629    FSM2/RAM_COMMAND/next_instr_reg[5]_i_6_n_0
    SLICE_X13Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     7.874 r  FSM2/RAM_COMMAND/next_instr_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     7.874    FSM2/RAM_COMMAND/next_instr_reg[5]_i_3_n_0
    SLICE_X13Y32         MUXF8 (Prop_muxf8_I0_O)      0.104     7.978 r  FSM2/RAM_COMMAND/next_instr_reg[5]_i_2/O
                         net (fo=1, routed)           0.690     8.668    FSM2/get_command/q0[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.316     8.984 r  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.984    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.775    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism              0.242     7.017    
                         time borrowed                1.967     8.984    
  -------------------------------------------------------------------
                         required time                          8.984    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.704ns (17.426%)  route 3.336ns (82.574%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.977ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.113ns
    Computed max time borrow:         10.113ns
    Time borrowed from endpoint:      1.382ns
    Time given to startpoint:         1.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.178     6.195    FSM2/get_command/rd_addr_command_reg[9]_0[0]
    SLICE_X15Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.319 r  FSM2/get_command/next_rd_addr_command_reg[7]_i_2/O
                         net (fo=3, routed)           0.791     7.110    FSM2/get_command/next_rd_addr_command_reg[7]_i_2_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I3_O)        0.124     7.234 r  FSM2/get_command/next_rd_addr_command_reg[6]_i_1/O
                         net (fo=1, routed)           1.367     8.601    FSM2/get_command/next_rd_addr_command__0[6]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     6.977    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[6]/G
                         clock pessimism              0.242     7.218    
                         time borrowed                1.382     8.601    
  -------------------------------------------------------------------
                         required time                          8.601    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.838ns  (arrival time - required time)
  Source:                 FSM2/FSM_sequential_state_module_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        0.731ns  (logic 0.467ns (63.913%)  route 0.264ns (36.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.765ns = ( 17.765 - 10.000 ) 
    Source Clock Delay      (SCD):    4.198ns = ( 24.198 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434    24.198    FSM2/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.367    24.565 r  FSM2/FSM_sequential_state_module_reg[1]/Q
                         net (fo=6, routed)           0.264    24.829    FSM2/get_command/Q[1]
    SLICE_X10Y25         LUT4 (Prop_lut4_I2_O)        0.100    24.929 r  FSM2/get_command/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    24.929    FSM2/get_command/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X10Y25         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419    14.974 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712    16.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323    17.009 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.756    17.765    FSM2/get_command/next_state
    SLICE_X10Y25         LDCE                                         f  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
                         clock pessimism             -0.242    17.523    
                         clock uncertainty            0.035    17.559    
    SLICE_X10Y25         LDCE (Hold_ldce_G_D)         0.532    18.091    FSM2/get_command/FSM_onehot_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.091    
                         arrival time                          24.929    
  -------------------------------------------------------------------
                         slack                                  6.838    

Slack (MET) :             7.140ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.177ns  (logic 0.467ns (39.689%)  route 0.710ns (60.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.974ns = ( 17.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.203ns = ( 24.203 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    24.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.367    24.570 r  FSM2/get_command/rd_addr_command_reg[6]/Q
                         net (fo=35, routed)          0.710    25.280    FSM2/get_command/rd_addr_command_reg[9]_0[6]
    SLICE_X13Y27         LUT6 (Prop_lut6_I3_O)        0.100    25.380 r  FSM2/get_command/next_rd_addr_command_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    25.380    FSM2/get_command/next_rd_addr_command__0[7]
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419    14.974 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712    16.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323    17.009 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965    17.974    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[7]/G
                         clock pessimism             -0.242    17.732    
                         clock uncertainty            0.035    17.768    
    SLICE_X13Y27         LDCE (Hold_ldce_G_D)         0.472    18.240    FSM2/get_command/next_rd_addr_command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.240    
                         arrival time                          25.380    
  -------------------------------------------------------------------
                         slack                                  7.140    

Slack (MET) :             7.385ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.161ns  (logic 0.467ns (40.217%)  route 0.694ns (59.783%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    4.200ns = ( 24.200 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436    24.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  FSM2/get_command/rd_addr_command_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367    24.567 r  FSM2/get_command/rd_addr_command_reg[5]/Q
                         net (fo=162, routed)         0.694    25.261    FSM2/get_command/rd_addr_command_reg[9]_0[5]
    SLICE_X10Y27         LUT5 (Prop_lut5_I1_O)        0.100    25.361 r  FSM2/get_command/next_rd_addr_command_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    25.361    FSM2/get_command/next_rd_addr_command__0[5]
    SLICE_X10Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419    14.974 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712    16.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323    17.009 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.638    17.647    FSM2/get_command/next_state
    SLICE_X10Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[5]/G
                         clock pessimism             -0.242    17.406    
                         clock uncertainty            0.035    17.441    
    SLICE_X10Y27         LDCE (Hold_ldce_G_D)         0.535    17.976    FSM2/get_command/next_rd_addr_command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.976    
                         arrival time                          25.361    
  -------------------------------------------------------------------
                         slack                                  7.385    

Slack (MET) :             7.488ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.197ns  (logic 0.467ns (39.029%)  route 0.730ns (60.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    4.203ns = ( 24.203 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    24.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.367    24.570 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         0.730    25.300    FSM2/get_command/rd_addr_command_reg[9]_0[0]
    SLICE_X11Y27         LUT4 (Prop_lut4_I1_O)        0.100    25.400 r  FSM2/get_command/next_rd_addr_command_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    25.400    FSM2/get_command/next_rd_addr_command__0[0]
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419    14.974 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712    16.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323    17.009 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.638    17.647    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[0]/G
                         clock pessimism             -0.242    17.406    
                         clock uncertainty            0.035    17.441    
    SLICE_X11Y27         LDCE (Hold_ldce_G_D)         0.471    17.912    FSM2/get_command/next_rd_addr_command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.912    
                         arrival time                          25.400    
  -------------------------------------------------------------------
                         slack                                  7.488    

Slack (MET) :             8.191ns  (arrival time - required time)
  Source:                 FSM2/FSM_sequential_state_module_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.821ns  (logic 0.460ns (25.259%)  route 1.361ns (74.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.765ns = ( 17.765 - 10.000 ) 
    Source Clock Delay      (SCD):    4.198ns = ( 24.198 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434    24.198    FSM2/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.367    24.565 f  FSM2/FSM_sequential_state_module_reg[1]/Q
                         net (fo=6, routed)           0.264    24.829    FSM2/get_command/Q[1]
    SLICE_X10Y25         LUT3 (Prop_lut3_I1_O)        0.093    24.922 r  FSM2/get_command/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           1.097    26.019    FSM2/get_command/FSM_onehot_next_state_reg[1]_i_1_n_0
    SLICE_X10Y25         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419    14.974 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712    16.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323    17.009 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.756    17.765    FSM2/get_command/next_state
    SLICE_X10Y25         LDCE                                         f  FSM2/get_command/FSM_onehot_next_state_reg[1]/G
                         clock pessimism             -0.242    17.523    
                         clock uncertainty            0.035    17.559    
    SLICE_X10Y25         LDCE (Hold_ldce_G_D)         0.270    17.829    FSM2/get_command/FSM_onehot_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.829    
                         arrival time                          26.019    
  -------------------------------------------------------------------
                         slack                                  8.191    

Slack (MET) :             8.365ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        2.001ns  (logic 0.467ns (23.344%)  route 1.534ns (76.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    4.203ns = ( 24.203 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    24.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.367    24.570 r  FSM2/get_command/rd_addr_command_reg[2]/Q
                         net (fo=165, routed)         0.407    24.977    FSM2/get_command/rd_addr_command_reg[9]_0[2]
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.100    25.077 r  FSM2/get_command/next_rd_addr_command_reg[2]_i_1/O
                         net (fo=1, routed)           1.127    26.204    FSM2/get_command/next_rd_addr_command__0[2]
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419    14.974 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712    16.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323    17.009 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.638    17.647    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[2]/G
                         clock pessimism             -0.242    17.406    
                         clock uncertainty            0.035    17.441    
    SLICE_X11Y27         LDCE (Hold_ldce_G_D)         0.398    17.839    FSM2/get_command/next_rd_addr_command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.839    
                         arrival time                          26.204    
  -------------------------------------------------------------------
                         slack                                  8.365    

Slack (MET) :             8.492ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        2.146ns  (logic 1.080ns (50.321%)  route 1.066ns (49.679%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        3.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.588ns = ( 17.588 - 10.000 ) 
    Source Clock Delay      (SCD):    4.199ns = ( 24.199 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435    24.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.385    24.584 r  FSM2/get_command/rd_addr_command_reg[8]/Q
                         net (fo=18, routed)          0.491    25.075    FSM2/RAM_COMMAND/rd_addr_command[8]
    SLICE_X13Y32         MUXF7 (Prop_muxf7_S_O)       0.364    25.439 r  FSM2/RAM_COMMAND/next_instr_reg[5]_i_4/O
                         net (fo=1, routed)           0.000    25.439    FSM2/RAM_COMMAND/next_instr_reg[5]_i_4_n_0
    SLICE_X13Y32         MUXF8 (Prop_muxf8_I1_O)      0.076    25.515 r  FSM2/RAM_COMMAND/next_instr_reg[5]_i_2/O
                         net (fo=1, routed)           0.575    26.090    FSM2/get_command/q0[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.255    26.345 r  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    26.345    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419    14.974 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712    16.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323    17.009 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.578    17.588    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism             -0.242    17.346    
                         clock uncertainty            0.035    17.381    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.472    17.853    FSM2/get_command/next_instr_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.853    
                         arrival time                          26.345    
  -------------------------------------------------------------------
                         slack                                  8.492    

Slack (MET) :             8.512ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        2.328ns  (logic 0.567ns (24.353%)  route 1.761ns (75.647%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.824ns = ( 17.824 - 10.000 ) 
    Source Clock Delay      (SCD):    4.203ns = ( 24.203 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    24.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.367    24.570 r  FSM2/get_command/rd_addr_command_reg[6]/Q
                         net (fo=35, routed)          0.593    25.163    FSM2/get_command/rd_addr_command_reg[9]_0[6]
    SLICE_X13Y28         LUT3 (Prop_lut3_I2_O)        0.100    25.263 r  FSM2/get_command/next_rd_addr_command_reg[9]_i_2/O
                         net (fo=2, routed)           0.142    25.404    FSM2/get_command/next_rd_addr_command_reg[9]_i_2_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I4_O)        0.100    25.504 r  FSM2/get_command/next_rd_addr_command_reg[9]_i_1/O
                         net (fo=1, routed)           1.027    26.531    FSM2/get_command/next_rd_addr_command__0[9]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419    14.974 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712    16.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323    17.009 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.815    17.824    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/G
                         clock pessimism             -0.242    17.583    
                         clock uncertainty            0.035    17.618    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.401    18.019    FSM2/get_command/next_rd_addr_command_reg[9]
  -------------------------------------------------------------------
                         required time                        -18.019    
                         arrival time                          26.531    
  -------------------------------------------------------------------
                         slack                                  8.512    

Slack (MET) :             8.564ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        2.215ns  (logic 0.973ns (43.937%)  route 1.242ns (56.063%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        3.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.588ns = ( 17.588 - 10.000 ) 
    Source Clock Delay      (SCD):    4.203ns = ( 24.203 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    24.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.367    24.570 r  FSM2/get_command/rd_addr_command_reg[6]/Q
                         net (fo=35, routed)          0.548    25.118    FSM2/RAM_COMMAND/rd_addr_command[6]
    SLICE_X13Y30         LUT6 (Prop_lut6_I4_O)        0.100    25.218 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_8/O
                         net (fo=1, routed)           0.000    25.218    FSM2/RAM_COMMAND/next_instr_reg[4]_i_8_n_0
    SLICE_X13Y30         MUXF7 (Prop_muxf7_I1_O)      0.175    25.393 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_4/O
                         net (fo=1, routed)           0.000    25.393    FSM2/RAM_COMMAND/next_instr_reg[4]_i_4_n_0
    SLICE_X13Y30         MUXF8 (Prop_muxf8_I1_O)      0.076    25.469 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_2/O
                         net (fo=1, routed)           0.694    26.163    FSM2/get_command/q0[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.255    26.418 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    26.418    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419    14.974 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712    16.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323    17.009 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.578    17.588    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism             -0.242    17.346    
                         clock uncertainty            0.035    17.381    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.472    17.853    FSM2/get_command/next_instr_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.853    
                         arrival time                          26.418    
  -------------------------------------------------------------------
                         slack                                  8.564    

Slack (MET) :             8.707ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        2.660ns  (logic 0.467ns (17.557%)  route 2.193ns (82.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.974ns = ( 17.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.197ns = ( 24.197 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.433    24.197    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.367    24.564 r  FSM2/get_command/rd_addr_command_reg[4]/Q
                         net (fo=163, routed)         0.729    25.293    FSM2/get_command/rd_addr_command_reg[9]_0[4]
    SLICE_X13Y27         LUT5 (Prop_lut5_I1_O)        0.100    25.393 r  FSM2/get_command/next_rd_addr_command_reg[4]_i_1/O
                         net (fo=1, routed)           1.464    26.857    FSM2/get_command/next_rd_addr_command__0[4]
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419    14.974 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712    16.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323    17.009 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965    17.974    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/G
                         clock pessimism             -0.242    17.732    
                         clock uncertainty            0.035    17.768    
    SLICE_X13Y27         LDCE (Hold_ldce_G_D)         0.382    18.150    FSM2/get_command/next_rd_addr_command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.150    
                         arrival time                          26.857    
  -------------------------------------------------------------------
                         slack                                  8.707    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  To Clock:  FSM2/get_command/state_reg[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.449ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 0.324ns (4.996%)  route 6.161ns (95.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.834ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.109ns
    Computed max time borrow:         9.891ns
    Time borrowed from endpoint:      4.384ns
    Time given to startpoint:         4.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          4.757     9.731    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.324    10.055 r  FSM2/get_command/next_rd_addr_command_reg[1]_i_1/O
                         net (fo=1, routed)           1.404    11.459    FSM2/get_command/next_rd_addr_command__0[1]
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.561     6.834    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/G
                         clock pessimism              0.242     7.075    
                         time borrowed                4.384    11.459    
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.885ns (28.788%)  route 2.189ns (71.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.785ns
    Source Clock Delay      (SCD):    8.073ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      4.120ns
    Time given to startpoint:         4.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.073    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.834 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.668     9.502    FSM2/get_command/rd_en_ram_command
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124     9.626 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           1.521    11.147    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.785    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.242     7.027    
                         time borrowed                4.120    11.147    
  -------------------------------------------------------------------
                         required time                         11.147    
                         arrival time                         -11.147    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 0.322ns (5.218%)  route 5.849ns (94.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.928ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.082ns
    Computed max time borrow:         9.918ns
    Time borrowed from endpoint:      3.975ns
    Time given to startpoint:         3.975ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          4.592     9.566    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.322     9.888 r  FSM2/get_command/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           1.256    11.145    FSM2/get_command/FSM_onehot_next_state_reg[1]_i_1_n_0
    SLICE_X10Y25         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.656     6.928    FSM2/get_command/next_state
    SLICE_X10Y25         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[1]/G
                         clock pessimism              0.242     7.170    
                         time borrowed                3.975    11.145    
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                         -11.145    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.885ns (31.044%)  route 1.966ns (68.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.775ns
    Source Clock Delay      (SCD):    8.073ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.907ns
    Time given to startpoint:         3.907ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.073    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.834 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.559     9.393    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.124     9.517 r  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           1.407    10.923    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.775    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism              0.242     7.017    
                         time borrowed                3.907    10.923    
  -------------------------------------------------------------------
                         required time                         10.923    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.885ns (31.067%)  route 1.964ns (68.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.929ns
    Source Clock Delay      (SCD):    8.073ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.750ns
    Time given to startpoint:         3.750ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.073    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.834 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.474     9.308    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.432 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           1.489    10.921    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.657     6.929    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.242     7.171    
                         time borrowed                3.750    10.921    
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.885ns (29.801%)  route 2.085ns (70.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.977ns
    Source Clock Delay      (SCD):    8.073ns
    Clock Pessimism Removal (CPR):    0.331ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.093ns
    Computed max time borrow:         10.093ns
    Time borrowed from endpoint:      3.735ns
    Time given to startpoint:         3.735ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.073    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.834 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.709     9.543    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.667 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           1.375    11.042    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     6.977    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.331     7.307    
                         time borrowed                3.735    11.042    
  -------------------------------------------------------------------
                         required time                         11.042    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.885ns (30.436%)  route 2.023ns (69.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.977ns
    Source Clock Delay      (SCD):    8.073ns
    Clock Pessimism Removal (CPR):    0.331ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.673ns
    Time given to startpoint:         3.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.073    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.834 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.472     9.306    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.430 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           1.550    10.980    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     6.977    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.331     7.307    
                         time borrowed                3.673    10.980    
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                         -10.980    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.885ns (33.885%)  route 1.727ns (66.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.785ns
    Source Clock Delay      (SCD):    8.073ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.122ns
    Computed max time borrow:         10.122ns
    Time borrowed from endpoint:      3.658ns
    Time given to startpoint:         3.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.073    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.834 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.478     9.312    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.436 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           1.248    10.684    FSM2/get_command/next_instr__0[7]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.785    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.242     7.027    
                         time borrowed                3.658    10.684    
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 0.296ns (5.491%)  route 5.094ns (94.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.775ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      3.347ns
    Time given to startpoint:         3.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          5.094    10.068    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.296    10.364 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.364    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.775    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.242     7.017    
                         time borrowed                3.347    10.364    
  -------------------------------------------------------------------
                         required time                         10.364    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.296ns (5.645%)  route 4.948ns (94.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.834ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.248ns
    Computed max time borrow:         10.248ns
    Time borrowed from endpoint:      3.142ns
    Time given to startpoint:         3.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          4.948     9.922    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X10Y27         LUT5 (Prop_lut5_I0_O)        0.296    10.218 r  FSM2/get_command/next_rd_addr_command_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    10.218    FSM2/get_command/next_rd_addr_command__0[5]
    SLICE_X10Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.561     6.834    FSM2/get_command/next_state
    SLICE_X10Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[5]/G
                         clock pessimism              0.242     7.075    
                         time borrowed                3.142    10.218    
  -------------------------------------------------------------------
                         required time                         10.218    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.311ns  (logic 0.098ns (4.241%)  route 2.213ns (95.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns = ( 13.472 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.490    12.998    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y29         LUT6 (Prop_lut6_I0_O)        0.098    13.096 f  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.722    13.819    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.391    13.472    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism             -0.246    13.225    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.144    13.369    FSM2/get_command/next_instr_reg[6]
  -------------------------------------------------------------------
                         required time                        -13.369    
                         arrival time                          13.819    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.343ns  (logic 0.098ns (4.182%)  route 2.245ns (95.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns = ( 13.464 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.508    13.016    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.098    13.114 f  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.737    13.851    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.384    13.464    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism             -0.246    13.218    
    SLICE_X13Y24         LDCE (Hold_ldce_G_D)         0.148    13.366    FSM2/get_command/next_instr_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.366    
                         arrival time                          13.851    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.240ns  (logic 0.098ns (4.375%)  route 2.142ns (95.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 13.359 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.832    12.339    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT5 (Prop_lut5_I0_O)        0.098    12.437 f  FSM2/get_command/next_rd_addr_command_reg[8]_i_1/O
                         net (fo=1, routed)           1.311    13.748    FSM2/get_command/next_rd_addr_command__0[8]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.359    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[8]/G
                         clock pessimism             -0.246    13.113    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.150    13.263    FSM2/get_command/next_rd_addr_command_reg[8]
  -------------------------------------------------------------------
                         required time                        -13.263    
                         arrival time                          13.748    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.244ns  (logic 0.098ns (4.367%)  route 2.146ns (95.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 13.374 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.502    13.010    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.098    13.108 f  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.644    13.752    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.294    13.374    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism             -0.246    13.128    
    SLICE_X12Y25         LDCE (Hold_ldce_G_D)         0.137    13.265    FSM2/get_command/next_instr_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.265    
                         arrival time                          13.752    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.374ns  (logic 0.098ns (4.128%)  route 2.276ns (95.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns = ( 13.472 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.540    13.047    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.098    13.145 f  FSM2/get_command/next_rd_addr_command_reg[6]_i_1/O
                         net (fo=1, routed)           0.737    13.882    FSM2/get_command/next_rd_addr_command__0[6]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.391    13.472    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/G
                         clock pessimism             -0.246    13.225    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.148    13.373    FSM2/get_command/next_rd_addr_command_reg[6]
  -------------------------------------------------------------------
                         required time                        -13.373    
                         arrival time                          13.882    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.470ns  (logic 0.098ns (3.968%)  route 2.372ns (96.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.545ns = ( 13.545 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          2.372    13.880    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.098    13.978 f  FSM2/get_command/next_rd_addr_command_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.978    FSM2/get_command/next_rd_addr_command__0[7]
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.465    13.545    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[7]/G
                         clock pessimism             -0.246    13.299    
    SLICE_X13Y27         LDCE (Hold_ldce_G_D)         0.170    13.469    FSM2/get_command/next_rd_addr_command_reg[7]
  -------------------------------------------------------------------
                         required time                        -13.469    
                         arrival time                          13.978    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.266ns  (logic 0.098ns (4.325%)  route 2.168ns (95.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 13.359 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.488    12.996    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.098    13.094 f  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.680    13.774    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.359    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism             -0.246    13.113    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.148    13.261    FSM2/get_command/next_instr_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.261    
                         arrival time                          13.774    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.428ns  (logic 0.098ns (4.036%)  route 2.330ns (95.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns = ( 13.462 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          2.330    13.838    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X10Y25         LUT4 (Prop_lut4_I3_O)        0.098    13.936 f  FSM2/get_command/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.936    FSM2/get_command/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X10Y25         LDCE                                         f  FSM2/get_command/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.382    13.462    FSM2/get_command/next_state
    SLICE_X10Y25         LDCE                                         f  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
                         clock pessimism             -0.246    13.216    
    SLICE_X10Y25         LDCE (Hold_ldce_G_D)         0.198    13.414    FSM2/get_command/FSM_onehot_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.414    
                         arrival time                          13.936    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.469ns  (logic 0.098ns (3.969%)  route 2.371ns (96.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.545ns = ( 13.545 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.620    13.128    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT5 (Prop_lut5_I0_O)        0.098    13.226 f  FSM2/get_command/next_rd_addr_command_reg[4]_i_1/O
                         net (fo=1, routed)           0.751    13.977    FSM2/get_command/next_rd_addr_command__0[4]
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.465    13.545    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/G
                         clock pessimism             -0.246    13.299    
    SLICE_X13Y27         LDCE (Hold_ldce_G_D)         0.144    13.443    FSM2/get_command/next_rd_addr_command_reg[4]
  -------------------------------------------------------------------
                         required time                        -13.443    
                         arrival time                          13.977    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.375ns  (logic 0.098ns (4.127%)  route 2.277ns (95.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.417ns = ( 13.417 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.486    12.994    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.098    13.092 f  FSM2/get_command/next_rd_addr_command_reg[3]_i_1/O
                         net (fo=1, routed)           0.791    13.883    FSM2/get_command/next_rd_addr_command__0[3]
    SLICE_X11Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.336    13.417    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[3]/G
                         clock pessimism             -0.246    13.170    
    SLICE_X11Y27         LDCE (Hold_ldce_G_D)         0.150    13.320    FSM2/get_command/next_rd_addr_command_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.320    
                         arrival time                          13.883    
  -------------------------------------------------------------------
                         slack                                  0.562    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[0]
  To Clock:  FSM2/get_command/state_reg[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 0.124ns (2.705%)  route 4.460ns (97.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.929ns
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      2.424ns
    Time given to startpoint:         2.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.456     5.011 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           2.971     7.982    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.106 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           1.489     9.595    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.657     6.929    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.242     7.171    
                         time borrowed                2.424     9.595    
  -------------------------------------------------------------------
                         required time                          9.595    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.178ns  (logic 0.045ns (2.066%)  route 2.133ns (97.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns = ( 13.464 - 10.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 11.521 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.141    11.521 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           1.396    12.917    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.045    12.962 f  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.737    13.699    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.384    13.464    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism             -0.246    13.218    
    SLICE_X13Y24         LDCE (Hold_ldce_G_D)         0.148    13.366    FSM2/get_command/next_instr_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.366    
                         arrival time                          13.699    
  -------------------------------------------------------------------
                         slack                                  0.333    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[1]
  To Clock:  FSM2/get_command/state_reg[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.575ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 0.124ns (2.446%)  route 4.945ns (97.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.785ns
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      3.117ns
    Time given to startpoint:         3.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     4.557    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518     5.075 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           3.424     8.499    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X12Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.623 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           1.521    10.144    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.785    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.242     7.027    
                         time borrowed                3.117    10.144    
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        2.295ns  (logic 0.045ns (1.961%)  route 2.250ns (98.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 13.374 - 10.000 ) 
    Source Clock Delay      (SCD):    1.545ns = ( 11.545 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           1.606    13.151    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X12Y26         LUT6 (Prop_lut6_I1_O)        0.045    13.196 f  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.644    13.840    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.294    13.374    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism             -0.246    13.128    
    SLICE_X12Y25         LDCE (Hold_ldce_G_D)         0.137    13.265    FSM2/get_command/next_instr_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.265    
                         arrival time                          13.840    
  -------------------------------------------------------------------
                         slack                                  0.575    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[2]
  To Clock:  FSM2/get_command/state_reg[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[2]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[2] rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 0.124ns (2.384%)  route 5.077ns (97.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.977ns
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.001ns
    Time given to startpoint:         3.001ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.556     4.562    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.456     5.018 r  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           3.527     8.545    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.669 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           1.550    10.219    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     6.977    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.242     7.218    
                         time borrowed                3.001    10.219    
  -------------------------------------------------------------------
                         required time                         10.219    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[2]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[2] fall@10.000ns)
  Data Path Delay:        2.343ns  (logic 0.045ns (1.920%)  route 2.298ns (98.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns = ( 13.472 - 10.000 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 11.525 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557    11.384    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.141    11.525 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           1.545    13.070    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.045    13.115 f  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.753    13.868    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.391    13.472    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism             -0.246    13.225    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.148    13.373    FSM2/get_command/next_instr_reg[2]
  -------------------------------------------------------------------
                         required time                        -13.373    
                         arrival time                          13.868    
  -------------------------------------------------------------------
                         slack                                  0.495    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[3]
  To Clock:  FSM2/get_command/state_reg[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.741ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[3]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[3] rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.124ns (2.411%)  route 5.019ns (97.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.775ns
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.202ns
    Time given to startpoint:         3.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     4.557    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518     5.075 r  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           3.612     8.687    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.811 r  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           1.407    10.218    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.775    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism              0.242     7.017    
                         time borrowed                3.202    10.218    
  -------------------------------------------------------------------
                         required time                         10.218    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[3]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[3] fall@10.000ns)
  Data Path Delay:        2.456ns  (logic 0.045ns (1.832%)  route 2.411ns (98.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 13.359 - 10.000 ) 
    Source Clock Delay      (SCD):    1.545ns = ( 11.545 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           1.731    13.276    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y27         LUT6 (Prop_lut6_I1_O)        0.045    13.321 f  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.680    14.001    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.359    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism             -0.246    13.113    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.148    13.261    FSM2/get_command/next_instr_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.261    
                         arrival time                          14.001    
  -------------------------------------------------------------------
                         slack                                  0.741    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[4]
  To Clock:  FSM2/get_command/state_reg[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.695ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[4]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[4] rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.124ns (2.525%)  route 4.787ns (97.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.775ns
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.969ns
    Time given to startpoint:         2.969ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     4.557    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518     5.075 r  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           4.787     9.861    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.985 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.985    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.775    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.242     7.017    
                         time borrowed                2.969     9.985    
  -------------------------------------------------------------------
                         required time                          9.985    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[4]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[4] fall@10.000ns)
  Data Path Delay:        2.433ns  (logic 0.045ns (1.850%)  route 2.388ns (98.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 13.359 - 10.000 ) 
    Source Clock Delay      (SCD):    1.545ns = ( 11.545 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           2.388    13.932    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.045    13.977 f  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.977    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.359    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism             -0.246    13.113    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.170    13.283    FSM2/get_command/next_instr_reg[4]
  -------------------------------------------------------------------
                         required time                        -13.283    
                         arrival time                          13.977    
  -------------------------------------------------------------------
                         slack                                  0.695    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[5]
  To Clock:  FSM2/get_command/state_reg[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[5]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[5] rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 0.124ns (2.666%)  route 4.527ns (97.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.775ns
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.709ns
    Time given to startpoint:         2.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     4.557    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518     5.075 r  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           4.527     9.602    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.726 r  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.726    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.775    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism              0.242     7.017    
                         time borrowed                2.709     9.726    
  -------------------------------------------------------------------
                         required time                          9.726    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[5]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[5] fall@10.000ns)
  Data Path Delay:        2.405ns  (logic 0.045ns (1.871%)  route 2.360ns (98.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 13.359 - 10.000 ) 
    Source Clock Delay      (SCD):    1.545ns = ( 11.545 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           2.360    13.905    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.045    13.950 f  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.950    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.359    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism             -0.246    13.113    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.170    13.283    FSM2/get_command/next_instr_reg[5]
  -------------------------------------------------------------------
                         required time                        -13.283    
                         arrival time                          13.950    
  -------------------------------------------------------------------
                         slack                                  0.667    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[6]
  To Clock:  FSM2/get_command/state_reg[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[6]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[6] rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 0.124ns (2.502%)  route 4.831ns (97.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.977ns
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.093ns
    Computed max time borrow:         10.093ns
    Time borrowed from endpoint:      2.755ns
    Time given to startpoint:         2.755ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.556     4.562    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.456     5.018 r  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           3.456     8.474    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.598 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           1.375     9.973    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     6.977    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.242     7.218    
                         time borrowed                2.755     9.973    
  -------------------------------------------------------------------
                         required time                          9.973    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[6]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[6] fall@10.000ns)
  Data Path Delay:        2.217ns  (logic 0.045ns (2.029%)  route 2.172ns (97.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns = ( 13.472 - 10.000 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 11.525 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557    11.384    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.141    11.525 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           1.450    12.975    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.045    13.020 f  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.722    13.742    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.391    13.472    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism             -0.246    13.225    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.144    13.369    FSM2/get_command/next_instr_reg[6]
  -------------------------------------------------------------------
                         required time                        -13.369    
                         arrival time                          13.742    
  -------------------------------------------------------------------
                         slack                                  0.373    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[7]
  To Clock:  FSM2/get_command/state_reg[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.663ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[7]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[7] rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 0.295ns (5.474%)  route 5.094ns (94.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.785ns
    Source Clock Delay      (SCD):    5.035ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.122ns
    Computed max time borrow:         10.122ns
    Time borrowed from endpoint:      3.397ns
    Time given to startpoint:         3.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     4.557    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.478     5.035 r  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           3.845     8.880    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.295     9.175 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           1.248    10.424    FSM2/get_command/next_instr__0[7]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.785    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.242     7.027    
                         time borrowed                3.397    10.424    
  -------------------------------------------------------------------
                         required time                         10.424    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[7]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[7] fall@10.000ns)
  Data Path Delay:        2.392ns  (logic 0.098ns (4.097%)  route 2.294ns (95.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 13.374 - 10.000 ) 
    Source Clock Delay      (SCD):    1.529ns = ( 11.529 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.148    11.529 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           1.674    13.203    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.098    13.301 f  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.619    13.921    FSM2/get_command/next_instr__0[7]
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.294    13.374    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism             -0.246    13.128    
    SLICE_X12Y25         LDCE (Hold_ldce_G_D)         0.130    13.258    FSM2/get_command/next_instr_reg[7]
  -------------------------------------------------------------------
                         required time                        -13.258    
                         arrival time                          13.921    
  -------------------------------------------------------------------
                         slack                                  0.663    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/state_reg[1]
  To Clock:  FSM2/get_command/state_reg[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.766ns (25.921%)  route 2.189ns (74.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.785ns
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      7.924ns
    Time given to startpoint:         7.924ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.808    11.995    
    SLICE_X13Y27                                      0.000    11.995 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y27         LDCE (DToQ_ldce_D_Q)         0.642    12.637 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.668    13.305    FSM2/get_command/rd_en_ram_command
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124    13.429 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           1.521    14.951    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.785    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.242     7.027    
                         time borrowed                7.924    14.951    
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -14.951    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.766ns (28.040%)  route 1.966ns (71.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.775ns
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      7.711ns
    Time given to startpoint:         7.711ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.808    11.995    
    SLICE_X13Y27                                      0.000    11.995 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y27         LDCE (DToQ_ldce_D_Q)         0.642    12.637 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.559    13.196    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.124    13.320 r  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           1.407    14.727    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.775    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism              0.242     7.017    
                         time borrowed                7.711    14.727    
  -------------------------------------------------------------------
                         required time                         14.727    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.766ns (28.062%)  route 1.964ns (71.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.929ns
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      7.554ns
    Time given to startpoint:         7.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.808    11.995    
    SLICE_X13Y27                                      0.000    11.995 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y27         LDCE (DToQ_ldce_D_Q)         0.642    12.637 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.474    13.112    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.236 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           1.489    14.725    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.657     6.929    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.242     7.171    
                         time borrowed                7.554    14.725    
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -14.725    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.766ns (26.871%)  route 2.085ns (73.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.977ns
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.331ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.093ns
    Computed max time borrow:         10.093ns
    Time borrowed from endpoint:      7.539ns
    Time given to startpoint:         7.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.808    11.995    
    SLICE_X13Y27                                      0.000    11.995 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y27         LDCE (DToQ_ldce_D_Q)         0.642    12.637 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.709    13.347    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.471 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           1.375    14.846    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     6.977    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.331     7.307    
                         time borrowed                7.539    14.846    
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -14.846    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.766ns (27.468%)  route 2.023ns (72.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.977ns
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.331ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      7.477ns
    Time given to startpoint:         7.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.808    11.995    
    SLICE_X13Y27                                      0.000    11.995 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y27         LDCE (DToQ_ldce_D_Q)         0.642    12.637 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.472    13.110    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.234 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           1.550    14.784    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     6.977    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.331     7.307    
                         time borrowed                7.477    14.784    
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -14.784    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.766ns (30.729%)  route 1.727ns (69.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.785ns
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.122ns
    Computed max time borrow:         10.122ns
    Time borrowed from endpoint:      7.461ns
    Time given to startpoint:         7.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.808    11.995    
    SLICE_X13Y27                                      0.000    11.995 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y27         LDCE (DToQ_ldce_D_Q)         0.642    12.637 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.478    13.116    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.240 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           1.248    14.488    FSM2/get_command/next_instr__0[7]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.785    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.242     7.027    
                         time borrowed                7.461    14.488    
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -14.488    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.766ns (52.286%)  route 0.699ns (47.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.775ns
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      6.444ns
    Time given to startpoint:         6.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.808    11.995    
    SLICE_X13Y27                                      0.000    11.995 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y27         LDCE (DToQ_ldce_D_Q)         0.642    12.637 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.699    13.336    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    13.460 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.460    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.775    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.242     7.017    
                         time borrowed                6.444    13.460    
  -------------------------------------------------------------------
                         required time                         13.460    
                         arrival time                         -13.460    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.766ns (58.717%)  route 0.539ns (41.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.775ns
    Source Clock Delay      (SCD):    8.187ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      6.283ns
    Time given to startpoint:         6.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056     7.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152     7.222 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     3.808    11.995    
    SLICE_X13Y27                                      0.000    11.995 r  FSM2/get_command/en_rd_cmd_reg/D
    SLICE_X13Y27         LDCE (DToQ_ldce_D_Q)         0.642    12.637 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.539    13.176    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    13.300 r  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.300    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.775    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism              0.242     7.017    
                         time borrowed                6.283    13.300    
  -------------------------------------------------------------------
                         required time                         13.300    
                         arrival time                         -13.300    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        6.419ns  (logic 0.152ns (2.368%)  route 6.267ns (97.632%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.834ns
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.109ns
    Computed max time borrow:         9.891ns
    Time borrowed from endpoint:      4.358ns
    Time given to startpoint:         4.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          4.863     9.877    FSM2/get_command/state_reg[1]
    SLICE_X11Y27         LUT5 (Prop_lut5_I2_O)        0.152    10.029 r  FSM2/get_command/next_rd_addr_command_reg[1]_i_1/O
                         net (fo=1, routed)           1.404    11.433    FSM2/get_command/next_rd_addr_command__0[1]
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.561     6.834    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/G
                         clock pessimism              0.242     7.075    
                         time borrowed                4.358    11.433    
  -------------------------------------------------------------------
                         required time                         11.433    
                         arrival time                         -11.433    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] rise@0.000ns - FSM2/get_command/state_reg[1] rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 0.124ns (2.232%)  route 5.432ns (97.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.103ns
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      3.225ns
    Time given to startpoint:         3.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552     4.558    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456     5.014 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          5.432    10.446    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT6 (Prop_lut6_I2_O)        0.124    10.570 r  FSM2/get_command/next_rd_addr_command_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    10.570    FSM2/get_command/next_rd_addr_command__0[7]
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434     4.198    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.337     4.535 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.476     6.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.261     6.272 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.831     7.103    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/G
                         clock pessimism              0.242     7.345    
                         time borrowed                3.225    10.570    
  -------------------------------------------------------------------
                         required time                         10.570    
                         arrival time                         -10.570    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.039ns  (logic 0.045ns (2.207%)  route 1.994ns (97.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 13.359 - 10.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 11.524 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556    11.383    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    11.524 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.314    12.838    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT6 (Prop_lut6_I2_O)        0.045    12.883 f  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.680    13.563    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.359    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism             -0.246    13.113    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.148    13.261    FSM2/get_command/next_instr_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.261    
                         arrival time                          13.563    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.172ns  (logic 0.045ns (2.072%)  route 2.127ns (97.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns = ( 13.464 - 10.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 11.524 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556    11.383    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    11.524 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.390    12.913    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.045    12.958 f  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.737    13.696    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.384    13.464    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism             -0.246    13.218    
    SLICE_X13Y24         LDCE (Hold_ldce_G_D)         0.148    13.366    FSM2/get_command/next_instr_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.366    
                         arrival time                          13.696    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.188ns  (logic 0.045ns (2.057%)  route 2.143ns (97.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 13.359 - 10.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 11.524 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556    11.383    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    11.524 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.143    13.667    FSM2/get_command/state_reg[1]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.045    13.712 f  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.712    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.359    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism             -0.246    13.113    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.170    13.283    FSM2/get_command/next_instr_reg[5]
  -------------------------------------------------------------------
                         required time                        -13.283    
                         arrival time                          13.712    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.352ns  (logic 0.045ns (1.913%)  route 2.307ns (98.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.545ns = ( 13.545 - 10.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 11.524 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556    11.383    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    11.524 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.556    13.080    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT5 (Prop_lut5_I2_O)        0.045    13.125 f  FSM2/get_command/next_rd_addr_command_reg[4]_i_1/O
                         net (fo=1, routed)           0.751    13.876    FSM2/get_command/next_rd_addr_command__0[4]
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.465    13.545    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/G
                         clock pessimism             -0.246    13.299    
    SLICE_X13Y27         LDCE (Hold_ldce_G_D)         0.144    13.443    FSM2/get_command/next_rd_addr_command_reg[4]
  -------------------------------------------------------------------
                         required time                        -13.443    
                         arrival time                          13.876    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.288ns  (logic 0.045ns (1.967%)  route 2.243ns (98.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns = ( 13.472 - 10.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 11.524 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556    11.383    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    11.524 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.490    13.014    FSM2/get_command/state_reg[1]
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.045    13.059 f  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.753    13.812    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.391    13.472    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism             -0.246    13.225    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.148    13.373    FSM2/get_command/next_instr_reg[2]
  -------------------------------------------------------------------
                         required time                        -13.373    
                         arrival time                          13.812    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.174ns  (logic 0.045ns (2.070%)  route 2.129ns (97.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 13.374 - 10.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 11.524 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556    11.383    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    11.524 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.509    13.033    FSM2/get_command/state_reg[1]
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.045    13.078 f  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.619    13.698    FSM2/get_command/next_instr__0[7]
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.294    13.374    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism             -0.246    13.128    
    SLICE_X12Y25         LDCE (Hold_ldce_G_D)         0.130    13.258    FSM2/get_command/next_instr_reg[7]
  -------------------------------------------------------------------
                         required time                        -13.258    
                         arrival time                          13.698    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.182ns  (logic 0.045ns (2.062%)  route 2.137ns (97.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 13.374 - 10.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 11.524 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556    11.383    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    11.524 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.493    13.017    FSM2/get_command/state_reg[1]
    SLICE_X12Y26         LUT6 (Prop_lut6_I2_O)        0.045    13.062 f  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.644    13.706    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.294    13.374    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism             -0.246    13.128    
    SLICE_X12Y25         LDCE (Hold_ldce_G_D)         0.137    13.265    FSM2/get_command/next_instr_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.265    
                         arrival time                          13.706    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.203ns  (logic 0.045ns (2.042%)  route 2.158ns (97.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 13.359 - 10.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 11.524 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556    11.383    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    11.524 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.158    13.682    FSM2/get_command/state_reg[1]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.045    13.727 f  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.727    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.359    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism             -0.246    13.113    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.170    13.283    FSM2/get_command/next_instr_reg[4]
  -------------------------------------------------------------------
                         required time                        -13.283    
                         arrival time                          13.727    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.343ns  (logic 0.045ns (1.921%)  route 2.298ns (98.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns = ( 13.472 - 10.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 11.524 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556    11.383    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    11.524 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.708    13.232    FSM2/get_command/state_reg[1]
    SLICE_X13Y28         LUT6 (Prop_lut6_I2_O)        0.045    13.277 f  FSM2/get_command/next_rd_addr_command_reg[9]_i_1/O
                         net (fo=1, routed)           0.590    13.867    FSM2/get_command/next_rd_addr_command__0[9]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.391    13.472    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/G
                         clock pessimism             -0.246    13.225    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.150    13.375    FSM2/get_command/next_rd_addr_command_reg[9]
  -------------------------------------------------------------------
                         required time                        -13.375    
                         arrival time                          13.867    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[2]/Q
                            (clock source 'FSM2/get_command/state_reg[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[0] fall@10.000ns - FSM2/get_command/state_reg[1] fall@10.000ns)
  Data Path Delay:        2.234ns  (logic 0.045ns (2.014%)  route 2.189ns (97.986%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 13.359 - 10.000 ) 
    Source Clock Delay      (SCD):    1.524ns = ( 11.524 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.556    11.383    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.141    11.524 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          0.878    12.402    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT5 (Prop_lut5_I2_O)        0.045    12.447 f  FSM2/get_command/next_rd_addr_command_reg[8]_i_1/O
                         net (fo=1, routed)           1.311    13.758    FSM2/get_command/next_rd_addr_command__0[8]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.820    11.893    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.160    12.053 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.903    12.956    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.080 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.359    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[8]/G
                         clock pessimism             -0.246    13.113    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.150    13.263    FSM2/get_command/next_rd_addr_command_reg[8]
  -------------------------------------------------------------------
                         required time                        -13.263    
                         arrival time                          13.758    
  -------------------------------------------------------------------
                         slack                                  0.495    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  FSM2/get_command/state_reg[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 1.369ns (20.766%)  route 5.223ns (79.234%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.953ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      3.958ns
    Time given to startpoint:         3.958ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.563     6.580    FSM2/RAM_COMMAND/ram_reg_448_511_9_11/ADDRA0
    SLICE_X6Y35          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.704 r  FSM2/RAM_COMMAND/ram_reg_448_511_9_11/RAMA/O
                         net (fo=1, routed)           1.047     7.751    FSM2/RAM_COMMAND/ram_reg_448_511_9_11_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.875 r  FSM2/RAM_COMMAND/next_instr_reg[1]_i_6/O
                         net (fo=1, routed)           0.000     7.875    FSM2/RAM_COMMAND/next_instr_reg[1]_i_6_n_0
    SLICE_X11Y37         MUXF7 (Prop_muxf7_I1_O)      0.245     8.120 r  FSM2/RAM_COMMAND/next_instr_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     8.120    FSM2/RAM_COMMAND/next_instr_reg[1]_i_3_n_0
    SLICE_X11Y37         MUXF8 (Prop_muxf8_I0_O)      0.104     8.224 r  FSM2/RAM_COMMAND/next_instr_reg[1]_i_2/O
                         net (fo=1, routed)           1.092     9.316    FSM2/get_command/q0[1]
    SLICE_X12Y26         LUT6 (Prop_lut6_I3_O)        0.316     9.632 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           1.521    11.153    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.953    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.242     7.195    
                         time borrowed                3.958    11.153    
  -------------------------------------------------------------------
                         required time                         11.153    
                         arrival time                         -11.153    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 1.326ns (21.240%)  route 4.917ns (78.760%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.953ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.122ns
    Computed max time borrow:         10.122ns
    Time borrowed from endpoint:      3.609ns
    Time given to startpoint:         3.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.719     6.736    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/DPRA0
    SLICE_X6Y40          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.860 r  FSM2/RAM_COMMAND/ram_reg_704_767_15_15/DP/O
                         net (fo=1, routed)           0.962     7.822    FSM2/RAM_COMMAND/ram_reg_704_767_15_15_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.946 r  FSM2/RAM_COMMAND/next_instr_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     7.946    FSM2/RAM_COMMAND/next_instr_reg[7]_i_7_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I0_O)      0.212     8.158 r  FSM2/RAM_COMMAND/next_instr_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     8.158    FSM2/RAM_COMMAND/next_instr_reg[7]_i_4_n_0
    SLICE_X13Y37         MUXF8 (Prop_muxf8_I1_O)      0.094     8.252 r  FSM2/RAM_COMMAND/next_instr_reg[7]_i_2/O
                         net (fo=1, routed)           0.987     9.239    FSM2/get_command/q0[7]
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.316     9.555 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           1.248    10.804    FSM2/get_command/next_instr__0[7]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.953    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.242     7.195    
                         time borrowed                3.609    10.804    
  -------------------------------------------------------------------
                         required time                         10.804    
                         arrival time                         -10.804    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 1.326ns (20.997%)  route 4.989ns (79.003%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.145ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.490ns
    Time given to startpoint:         3.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.619     6.636    FSM2/RAM_COMMAND/ram_reg_640_703_9_11/ADDRB0
    SLICE_X10Y38         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.760 r  FSM2/RAM_COMMAND/ram_reg_640_703_9_11/RAMB/O
                         net (fo=1, routed)           1.020     7.780    FSM2/RAM_COMMAND/ram_reg_640_703_9_11_n_1
    SLICE_X9Y36          LUT6 (Prop_lut6_I1_O)        0.124     7.904 r  FSM2/RAM_COMMAND/next_instr_reg[2]_i_7/O
                         net (fo=1, routed)           0.000     7.904    FSM2/RAM_COMMAND/next_instr_reg[2]_i_7_n_0
    SLICE_X9Y36          MUXF7 (Prop_muxf7_I0_O)      0.212     8.116 r  FSM2/RAM_COMMAND/next_instr_reg[2]_i_4/O
                         net (fo=1, routed)           0.000     8.116    FSM2/RAM_COMMAND/next_instr_reg[2]_i_4_n_0
    SLICE_X9Y36          MUXF8 (Prop_muxf8_I1_O)      0.094     8.210 r  FSM2/RAM_COMMAND/next_instr_reg[2]_i_2/O
                         net (fo=1, routed)           0.800     9.010    FSM2/get_command/q0[2]
    SLICE_X13Y29         LUT6 (Prop_lut6_I3_O)        0.316     9.326 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           1.550    10.876    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     7.145    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.242     7.387    
                         time borrowed                3.490    10.876    
  -------------------------------------------------------------------
                         required time                         10.876    
                         arrival time                         -10.876    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 1.331ns (21.903%)  route 4.746ns (78.097%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.453ns
    Time given to startpoint:         3.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[1]/Q
                         net (fo=166, routed)         1.688     6.705    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/ADDRC1
    SLICE_X6Y39          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.829 r  FSM2/RAM_COMMAND/ram_reg_960_1023_9_11/RAMC/O
                         net (fo=1, routed)           0.940     7.769    FSM2/RAM_COMMAND/ram_reg_960_1023_9_11_n_2
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.893 r  FSM2/RAM_COMMAND/next_instr_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     7.893    FSM2/RAM_COMMAND/next_instr_reg[3]_i_8_n_0
    SLICE_X9Y37          MUXF7 (Prop_muxf7_I1_O)      0.217     8.110 r  FSM2/RAM_COMMAND/next_instr_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     8.110    FSM2/RAM_COMMAND/next_instr_reg[3]_i_4_n_0
    SLICE_X9Y37          MUXF8 (Prop_muxf8_I1_O)      0.094     8.204 r  FSM2/RAM_COMMAND/next_instr_reg[3]_i_2/O
                         net (fo=1, routed)           0.711     8.915    FSM2/get_command/q0[3]
    SLICE_X13Y27         LUT6 (Prop_lut6_I3_O)        0.316     9.231 r  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           1.407    10.638    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.943    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism              0.242     7.185    
                         time borrowed                3.453    10.638    
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                         -10.638    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 0.828ns (13.643%)  route 5.241ns (86.357%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.116ns
    Computed max time borrow:         10.116ns
    Time borrowed from endpoint:      3.445ns
    Time given to startpoint:         3.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.178     6.195    FSM2/get_command/rd_addr_command_reg[9]_0[0]
    SLICE_X15Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.319 r  FSM2/get_command/next_rd_addr_command_reg[7]_i_2/O
                         net (fo=3, routed)           0.565     6.883    FSM2/get_command/next_rd_addr_command_reg[7]_i_2_n_0
    SLICE_X13Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.007 r  FSM2/get_command/next_rd_addr_command_reg[9]_i_2/O
                         net (fo=2, routed)           0.752     7.760    FSM2/get_command/next_rd_addr_command_reg[9]_i_2_n_0
    SLICE_X13Y27         LUT5 (Prop_lut5_I3_O)        0.124     7.884 r  FSM2/get_command/next_rd_addr_command_reg[8]_i_1/O
                         net (fo=1, routed)           2.747    10.630    FSM2/get_command/next_rd_addr_command__0[8]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.943    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[8]/G
                         clock pessimism              0.242     7.185    
                         time borrowed                3.445    10.630    
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 1.326ns (23.008%)  route 4.437ns (76.992%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.097ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      2.985ns
    Time given to startpoint:         2.985ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[1]/Q
                         net (fo=166, routed)         1.471     6.488    FSM2/RAM_COMMAND/ram_reg_704_767_6_8/ADDRC1
    SLICE_X6Y33          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.612 r  FSM2/RAM_COMMAND/ram_reg_704_767_6_8/RAMC/O
                         net (fo=1, routed)           0.968     7.580    FSM2/RAM_COMMAND/ram_reg_704_767_6_8_n_2
    SLICE_X9Y29          LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  FSM2/RAM_COMMAND/next_instr_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     7.704    FSM2/RAM_COMMAND/next_instr_reg[0]_i_7_n_0
    SLICE_X9Y29          MUXF7 (Prop_muxf7_I0_O)      0.212     7.916 r  FSM2/RAM_COMMAND/next_instr_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     7.916    FSM2/RAM_COMMAND/next_instr_reg[0]_i_4_n_0
    SLICE_X9Y29          MUXF8 (Prop_muxf8_I1_O)      0.094     8.010 r  FSM2/RAM_COMMAND/next_instr_reg[0]_i_2/O
                         net (fo=1, routed)           0.509     8.519    FSM2/get_command/q0[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.316     8.835 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           1.489    10.324    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.657     7.097    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.242     7.339    
                         time borrowed                2.985    10.324    
  -------------------------------------------------------------------
                         required time                         10.324    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 1.326ns (23.599%)  route 4.293ns (76.401%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.145ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.093ns
    Computed max time borrow:         10.093ns
    Time borrowed from endpoint:      2.793ns
    Time given to startpoint:         2.793ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[1]/Q
                         net (fo=166, routed)         1.541     6.557    FSM2/RAM_COMMAND/ram_reg_576_639_12_14/ADDRC1
    SLICE_X14Y30         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.681 r  FSM2/RAM_COMMAND/ram_reg_576_639_12_14/RAMC/O
                         net (fo=1, routed)           0.822     7.503    FSM2/RAM_COMMAND/ram_reg_576_639_12_14_n_2
    SLICE_X13Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.627 r  FSM2/RAM_COMMAND/next_instr_reg[6]_i_7/O
                         net (fo=1, routed)           0.000     7.627    FSM2/RAM_COMMAND/next_instr_reg[6]_i_7_n_0
    SLICE_X13Y31         MUXF7 (Prop_muxf7_I0_O)      0.212     7.839 r  FSM2/RAM_COMMAND/next_instr_reg[6]_i_4/O
                         net (fo=1, routed)           0.000     7.839    FSM2/RAM_COMMAND/next_instr_reg[6]_i_4_n_0
    SLICE_X13Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     7.933 r  FSM2/RAM_COMMAND/next_instr_reg[6]_i_2/O
                         net (fo=1, routed)           0.555     8.488    FSM2/get_command/q0[6]
    SLICE_X13Y29         LUT6 (Prop_lut6_I3_O)        0.316     8.804 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           1.375    10.180    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     7.145    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.242     7.387    
                         time borrowed                2.793    10.180    
  -------------------------------------------------------------------
                         required time                         10.180    
                         arrival time                         -10.180    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.331ns (29.394%)  route 3.197ns (70.606%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      1.904ns
    Time given to startpoint:         1.904ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.440     6.457    FSM2/RAM_COMMAND/ram_reg_960_1023_12_14/ADDRA0
    SLICE_X14Y32         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.581 r  FSM2/RAM_COMMAND/ram_reg_960_1023_12_14/RAMA/O
                         net (fo=1, routed)           0.941     7.521    FSM2/RAM_COMMAND/ram_reg_960_1023_12_14_n_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.645 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_8/O
                         net (fo=1, routed)           0.000     7.645    FSM2/RAM_COMMAND/next_instr_reg[4]_i_8_n_0
    SLICE_X13Y30         MUXF7 (Prop_muxf7_I1_O)      0.217     7.862 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     7.862    FSM2/RAM_COMMAND/next_instr_reg[4]_i_4_n_0
    SLICE_X13Y30         MUXF8 (Prop_muxf8_I1_O)      0.094     7.956 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_2/O
                         net (fo=1, routed)           0.817     8.773    FSM2/get_command/q0[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.316     9.089 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.089    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.943    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.242     7.185    
                         time borrowed                1.904     9.089    
  -------------------------------------------------------------------
                         required time                          9.089    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.369ns (30.951%)  route 3.054ns (69.049%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        2.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      1.799ns
    Time given to startpoint:         1.799ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.349     6.365    FSM2/RAM_COMMAND/ram_reg_320_383_12_14/ADDRB0
    SLICE_X14Y28         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.489 r  FSM2/RAM_COMMAND/ram_reg_320_383_12_14/RAMB/O
                         net (fo=1, routed)           1.015     7.505    FSM2/RAM_COMMAND/ram_reg_320_383_12_14_n_1
    SLICE_X13Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.629 r  FSM2/RAM_COMMAND/next_instr_reg[5]_i_6/O
                         net (fo=1, routed)           0.000     7.629    FSM2/RAM_COMMAND/next_instr_reg[5]_i_6_n_0
    SLICE_X13Y32         MUXF7 (Prop_muxf7_I1_O)      0.245     7.874 r  FSM2/RAM_COMMAND/next_instr_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     7.874    FSM2/RAM_COMMAND/next_instr_reg[5]_i_3_n_0
    SLICE_X13Y32         MUXF8 (Prop_muxf8_I0_O)      0.104     7.978 r  FSM2/RAM_COMMAND/next_instr_reg[5]_i_2/O
                         net (fo=1, routed)           0.690     8.668    FSM2/get_command/q0[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.316     8.984 r  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.984    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.943    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism              0.242     7.185    
                         time borrowed                1.799     8.984    
  -------------------------------------------------------------------
                         required time                          8.984    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.704ns (17.426%)  route 3.336ns (82.574%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.145ns
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.113ns
    Computed max time borrow:         10.113ns
    Time borrowed from endpoint:      1.214ns
    Time given to startpoint:         1.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.555     4.561    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456     5.017 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         1.178     6.195    FSM2/get_command/rd_addr_command_reg[9]_0[0]
    SLICE_X15Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.319 r  FSM2/get_command/next_rd_addr_command_reg[7]_i_2/O
                         net (fo=3, routed)           0.791     7.110    FSM2/get_command/next_rd_addr_command_reg[7]_i_2_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I3_O)        0.124     7.234 r  FSM2/get_command/next_rd_addr_command_reg[6]_i_1/O
                         net (fo=1, routed)           1.367     8.601    FSM2/get_command/next_rd_addr_command__0[6]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     7.145    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[6]/G
                         clock pessimism              0.242     7.387    
                         time borrowed                1.214     8.601    
  -------------------------------------------------------------------
                         required time                          8.601    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.625ns  (arrival time - required time)
  Source:                 FSM2/FSM_sequential_state_module_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        0.731ns  (logic 0.467ns (63.913%)  route 0.264ns (36.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.978ns = ( 17.978 - 10.000 ) 
    Source Clock Delay      (SCD):    4.198ns = ( 24.198 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434    24.198    FSM2/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.367    24.565 r  FSM2/FSM_sequential_state_module_reg[1]/Q
                         net (fo=6, routed)           0.264    24.829    FSM2/get_command/Q[1]
    SLICE_X10Y25         LUT4 (Prop_lut4_I2_O)        0.100    24.929 r  FSM2/get_command/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    24.929    FSM2/get_command/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X10Y25         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552    14.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456    15.014 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056    17.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152    17.222 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.756    17.978    FSM2/get_command/next_state
    SLICE_X10Y25         LDCE                                         f  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
                         clock pessimism             -0.242    17.736    
                         clock uncertainty            0.035    17.772    
    SLICE_X10Y25         LDCE (Hold_ldce_G_D)         0.532    18.304    FSM2/get_command/FSM_onehot_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.304    
                         arrival time                          24.929    
  -------------------------------------------------------------------
                         slack                                  6.625    

Slack (MET) :             6.927ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.177ns  (logic 0.467ns (39.689%)  route 0.710ns (60.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.187ns = ( 18.187 - 10.000 ) 
    Source Clock Delay      (SCD):    4.203ns = ( 24.203 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    24.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.367    24.570 r  FSM2/get_command/rd_addr_command_reg[6]/Q
                         net (fo=35, routed)          0.710    25.280    FSM2/get_command/rd_addr_command_reg[9]_0[6]
    SLICE_X13Y27         LUT6 (Prop_lut6_I3_O)        0.100    25.380 r  FSM2/get_command/next_rd_addr_command_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    25.380    FSM2/get_command/next_rd_addr_command__0[7]
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552    14.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456    15.014 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056    17.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152    17.222 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965    18.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[7]/G
                         clock pessimism             -0.242    17.945    
                         clock uncertainty            0.035    17.981    
    SLICE_X13Y27         LDCE (Hold_ldce_G_D)         0.472    18.453    FSM2/get_command/next_rd_addr_command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.453    
                         arrival time                          25.380    
  -------------------------------------------------------------------
                         slack                                  6.927    

Slack (MET) :             7.172ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.161ns  (logic 0.467ns (40.217%)  route 0.694ns (59.783%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.861ns = ( 17.861 - 10.000 ) 
    Source Clock Delay      (SCD):    4.200ns = ( 24.200 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436    24.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE                                         r  FSM2/get_command/rd_addr_command_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367    24.567 r  FSM2/get_command/rd_addr_command_reg[5]/Q
                         net (fo=162, routed)         0.694    25.261    FSM2/get_command/rd_addr_command_reg[9]_0[5]
    SLICE_X10Y27         LUT5 (Prop_lut5_I1_O)        0.100    25.361 r  FSM2/get_command/next_rd_addr_command_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    25.361    FSM2/get_command/next_rd_addr_command__0[5]
    SLICE_X10Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552    14.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456    15.014 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056    17.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152    17.222 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.638    17.861    FSM2/get_command/next_state
    SLICE_X10Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[5]/G
                         clock pessimism             -0.242    17.619    
                         clock uncertainty            0.035    17.654    
    SLICE_X10Y27         LDCE (Hold_ldce_G_D)         0.535    18.189    FSM2/get_command/next_rd_addr_command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.189    
                         arrival time                          25.361    
  -------------------------------------------------------------------
                         slack                                  7.172    

Slack (MET) :             7.275ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.197ns  (logic 0.467ns (39.029%)  route 0.730ns (60.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.861ns = ( 17.861 - 10.000 ) 
    Source Clock Delay      (SCD):    4.203ns = ( 24.203 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    24.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.367    24.570 r  FSM2/get_command/rd_addr_command_reg[0]/Q
                         net (fo=167, routed)         0.730    25.300    FSM2/get_command/rd_addr_command_reg[9]_0[0]
    SLICE_X11Y27         LUT4 (Prop_lut4_I1_O)        0.100    25.400 r  FSM2/get_command/next_rd_addr_command_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    25.400    FSM2/get_command/next_rd_addr_command__0[0]
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552    14.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456    15.014 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056    17.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152    17.222 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.638    17.861    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[0]/G
                         clock pessimism             -0.242    17.619    
                         clock uncertainty            0.035    17.654    
    SLICE_X11Y27         LDCE (Hold_ldce_G_D)         0.471    18.125    FSM2/get_command/next_rd_addr_command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.125    
                         arrival time                          25.400    
  -------------------------------------------------------------------
                         slack                                  7.275    

Slack (MET) :             7.978ns  (arrival time - required time)
  Source:                 FSM2/FSM_sequential_state_module_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        1.821ns  (logic 0.460ns (25.259%)  route 1.361ns (74.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.978ns = ( 17.978 - 10.000 ) 
    Source Clock Delay      (SCD):    4.198ns = ( 24.198 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434    24.198    FSM2/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.367    24.565 f  FSM2/FSM_sequential_state_module_reg[1]/Q
                         net (fo=6, routed)           0.264    24.829    FSM2/get_command/Q[1]
    SLICE_X10Y25         LUT3 (Prop_lut3_I1_O)        0.093    24.922 r  FSM2/get_command/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           1.097    26.019    FSM2/get_command/FSM_onehot_next_state_reg[1]_i_1_n_0
    SLICE_X10Y25         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552    14.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456    15.014 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056    17.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152    17.222 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.756    17.978    FSM2/get_command/next_state
    SLICE_X10Y25         LDCE                                         f  FSM2/get_command/FSM_onehot_next_state_reg[1]/G
                         clock pessimism             -0.242    17.736    
                         clock uncertainty            0.035    17.772    
    SLICE_X10Y25         LDCE (Hold_ldce_G_D)         0.270    18.042    FSM2/get_command/FSM_onehot_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.042    
                         arrival time                          26.019    
  -------------------------------------------------------------------
                         slack                                  7.978    

Slack (MET) :             8.152ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        2.001ns  (logic 0.467ns (23.344%)  route 1.534ns (76.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.861ns = ( 17.861 - 10.000 ) 
    Source Clock Delay      (SCD):    4.203ns = ( 24.203 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    24.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y28         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.367    24.570 r  FSM2/get_command/rd_addr_command_reg[2]/Q
                         net (fo=165, routed)         0.407    24.977    FSM2/get_command/rd_addr_command_reg[9]_0[2]
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.100    25.077 r  FSM2/get_command/next_rd_addr_command_reg[2]_i_1/O
                         net (fo=1, routed)           1.127    26.204    FSM2/get_command/next_rd_addr_command__0[2]
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552    14.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456    15.014 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056    17.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152    17.222 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.638    17.861    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[2]/G
                         clock pessimism             -0.242    17.619    
                         clock uncertainty            0.035    17.654    
    SLICE_X11Y27         LDCE (Hold_ldce_G_D)         0.398    18.052    FSM2/get_command/next_rd_addr_command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.052    
                         arrival time                          26.204    
  -------------------------------------------------------------------
                         slack                                  8.152    

Slack (MET) :             8.279ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        2.146ns  (logic 1.080ns (50.321%)  route 1.066ns (49.679%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        3.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.801ns = ( 17.801 - 10.000 ) 
    Source Clock Delay      (SCD):    4.199ns = ( 24.199 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435    24.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDCE (Prop_fdce_C_Q)         0.385    24.584 r  FSM2/get_command/rd_addr_command_reg[8]/Q
                         net (fo=18, routed)          0.491    25.075    FSM2/RAM_COMMAND/rd_addr_command[8]
    SLICE_X13Y32         MUXF7 (Prop_muxf7_S_O)       0.364    25.439 r  FSM2/RAM_COMMAND/next_instr_reg[5]_i_4/O
                         net (fo=1, routed)           0.000    25.439    FSM2/RAM_COMMAND/next_instr_reg[5]_i_4_n_0
    SLICE_X13Y32         MUXF8 (Prop_muxf8_I1_O)      0.076    25.515 r  FSM2/RAM_COMMAND/next_instr_reg[5]_i_2/O
                         net (fo=1, routed)           0.575    26.090    FSM2/get_command/q0[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.255    26.345 r  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    26.345    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552    14.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456    15.014 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056    17.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152    17.222 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.578    17.801    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism             -0.242    17.559    
                         clock uncertainty            0.035    17.594    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.472    18.066    FSM2/get_command/next_instr_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.066    
                         arrival time                          26.345    
  -------------------------------------------------------------------
                         slack                                  8.279    

Slack (MET) :             8.299ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[9]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        2.328ns  (logic 0.567ns (24.353%)  route 1.761ns (75.647%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.038ns = ( 18.038 - 10.000 ) 
    Source Clock Delay      (SCD):    4.203ns = ( 24.203 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    24.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.367    24.570 r  FSM2/get_command/rd_addr_command_reg[6]/Q
                         net (fo=35, routed)          0.593    25.163    FSM2/get_command/rd_addr_command_reg[9]_0[6]
    SLICE_X13Y28         LUT3 (Prop_lut3_I2_O)        0.100    25.263 r  FSM2/get_command/next_rd_addr_command_reg[9]_i_2/O
                         net (fo=2, routed)           0.142    25.404    FSM2/get_command/next_rd_addr_command_reg[9]_i_2_n_0
    SLICE_X13Y28         LUT6 (Prop_lut6_I4_O)        0.100    25.504 r  FSM2/get_command/next_rd_addr_command_reg[9]_i_1/O
                         net (fo=1, routed)           1.027    26.531    FSM2/get_command/next_rd_addr_command__0[9]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552    14.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456    15.014 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056    17.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152    17.222 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.815    18.038    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[9]/G
                         clock pessimism             -0.242    17.796    
                         clock uncertainty            0.035    17.831    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.401    18.232    FSM2/get_command/next_rd_addr_command_reg[9]
  -------------------------------------------------------------------
                         required time                        -18.232    
                         arrival time                          26.531    
  -------------------------------------------------------------------
                         slack                                  8.299    

Slack (MET) :             8.351ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        2.215ns  (logic 0.973ns (43.937%)  route 1.242ns (56.063%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        3.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.801ns = ( 17.801 - 10.000 ) 
    Source Clock Delay      (SCD):    4.203ns = ( 24.203 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439    24.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDCE (Prop_fdce_C_Q)         0.367    24.570 r  FSM2/get_command/rd_addr_command_reg[6]/Q
                         net (fo=35, routed)          0.548    25.118    FSM2/RAM_COMMAND/rd_addr_command[6]
    SLICE_X13Y30         LUT6 (Prop_lut6_I4_O)        0.100    25.218 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_8/O
                         net (fo=1, routed)           0.000    25.218    FSM2/RAM_COMMAND/next_instr_reg[4]_i_8_n_0
    SLICE_X13Y30         MUXF7 (Prop_muxf7_I1_O)      0.175    25.393 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_4/O
                         net (fo=1, routed)           0.000    25.393    FSM2/RAM_COMMAND/next_instr_reg[4]_i_4_n_0
    SLICE_X13Y30         MUXF8 (Prop_muxf8_I1_O)      0.076    25.469 r  FSM2/RAM_COMMAND/next_instr_reg[4]_i_2/O
                         net (fo=1, routed)           0.694    26.163    FSM2/get_command/q0[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.255    26.418 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    26.418    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552    14.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456    15.014 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056    17.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152    17.222 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.578    17.801    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism             -0.242    17.559    
                         clock uncertainty            0.035    17.594    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.472    18.066    FSM2/get_command/next_instr_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.066    
                         arrival time                          26.418    
  -------------------------------------------------------------------
                         slack                                  8.351    

Slack (MET) :             8.494ns  (arrival time - required time)
  Source:                 FSM2/get_command/rd_addr_command_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - clk rise@20.000ns)
  Data Path Delay:        2.660ns  (logic 0.467ns (17.557%)  route 2.193ns (82.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.187ns = ( 18.187 - 10.000 ) 
    Source Clock Delay      (SCD):    4.197ns = ( 24.197 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    22.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.433    24.197    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.367    24.564 r  FSM2/get_command/rd_addr_command_reg[4]/Q
                         net (fo=163, routed)         0.729    25.293    FSM2/get_command/rd_addr_command_reg[9]_0[4]
    SLICE_X13Y27         LUT5 (Prop_lut5_I1_O)        0.100    25.393 r  FSM2/get_command/next_rd_addr_command_reg[4]_i_1/O
                         net (fo=1, routed)           1.464    26.857    FSM2/get_command/next_rd_addr_command__0[4]
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552    14.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456    15.014 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056    17.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152    17.222 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965    18.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/G
                         clock pessimism             -0.242    17.945    
                         clock uncertainty            0.035    17.981    
    SLICE_X13Y27         LDCE (Hold_ldce_G_D)         0.382    18.363    FSM2/get_command/next_rd_addr_command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.363    
                         arrival time                          26.857    
  -------------------------------------------------------------------
                         slack                                  8.494    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
  To Clock:  FSM2/get_command/state_reg[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        6.485ns  (logic 0.324ns (4.996%)  route 6.161ns (95.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.002ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.109ns
    Computed max time borrow:         9.891ns
    Time borrowed from endpoint:      4.215ns
    Time given to startpoint:         4.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          4.757     9.731    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.324    10.055 r  FSM2/get_command/next_rd_addr_command_reg[1]_i_1/O
                         net (fo=1, routed)           1.404    11.459    FSM2/get_command/next_rd_addr_command__0[1]
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.561     7.002    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/G
                         clock pessimism              0.242     7.244    
                         time borrowed                4.215    11.459    
  -------------------------------------------------------------------
                         required time                         11.459    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.885ns (28.788%)  route 2.189ns (71.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.953ns
    Source Clock Delay      (SCD):    8.073ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      3.952ns
    Time given to startpoint:         3.952ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.073    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.834 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.668     9.502    FSM2/get_command/rd_en_ram_command
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124     9.626 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           1.521    11.147    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.953    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.242     7.195    
                         time borrowed                3.952    11.147    
  -------------------------------------------------------------------
                         required time                         11.147    
                         arrival time                         -11.147    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 0.322ns (5.218%)  route 5.849ns (94.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.096ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.082ns
    Computed max time borrow:         9.918ns
    Time borrowed from endpoint:      3.807ns
    Time given to startpoint:         3.807ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          4.592     9.566    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X10Y25         LUT3 (Prop_lut3_I0_O)        0.322     9.888 r  FSM2/get_command/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           1.256    11.145    FSM2/get_command/FSM_onehot_next_state_reg[1]_i_1_n_0
    SLICE_X10Y25         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.656     7.096    FSM2/get_command/next_state
    SLICE_X10Y25         LDCE                                         r  FSM2/get_command/FSM_onehot_next_state_reg[1]/G
                         clock pessimism              0.242     7.338    
                         time borrowed                3.807    11.145    
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                         -11.145    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.885ns (31.044%)  route 1.966ns (68.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns
    Source Clock Delay      (SCD):    8.073ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.739ns
    Time given to startpoint:         3.739ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.073    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.834 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.559     9.393    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.124     9.517 r  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           1.407    10.923    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.943    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism              0.242     7.185    
                         time borrowed                3.739    10.923    
  -------------------------------------------------------------------
                         required time                         10.923    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.885ns (31.067%)  route 1.964ns (68.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.097ns
    Source Clock Delay      (SCD):    8.073ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.582ns
    Time given to startpoint:         3.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.073    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.834 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.474     9.308    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.432 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           1.489    10.921    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.657     7.097    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.242     7.339    
                         time borrowed                3.582    10.921    
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.885ns (29.801%)  route 2.085ns (70.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.145ns
    Source Clock Delay      (SCD):    8.073ns
    Clock Pessimism Removal (CPR):    0.331ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.093ns
    Computed max time borrow:         10.093ns
    Time borrowed from endpoint:      3.567ns
    Time given to startpoint:         3.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.073    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.834 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.709     9.543    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.667 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           1.375    11.042    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     7.145    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.331     7.476    
                         time borrowed                3.567    11.042    
  -------------------------------------------------------------------
                         required time                         11.042    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.885ns (30.436%)  route 2.023ns (69.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.145ns
    Source Clock Delay      (SCD):    8.073ns
    Clock Pessimism Removal (CPR):    0.331ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.505ns
    Time given to startpoint:         3.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.073    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.834 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.472     9.306    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.430 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           1.550    10.980    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     7.145    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.331     7.476    
                         time borrowed                3.505    10.980    
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                         -10.980    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/FSM_onehot_state_reg_n_0_[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.885ns (33.885%)  route 1.727ns (66.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.953ns
    Source Clock Delay      (SCD):    8.073ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.122ns
    Computed max time borrow:         10.122ns
    Time borrowed from endpoint:      3.489ns
    Time given to startpoint:         3.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.812     6.786    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.322     7.108 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     8.073    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.834 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.478     9.312    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.436 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           1.248    10.684    FSM2/get_command/next_instr__0[7]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.953    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.242     7.195    
                         time borrowed                3.489    10.684    
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 0.296ns (5.491%)  route 5.094ns (94.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      3.179ns
    Time given to startpoint:         3.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          5.094    10.068    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.296    10.364 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.364    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.943    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.242     7.185    
                         time borrowed                3.179    10.364    
  -------------------------------------------------------------------
                         required time                         10.364    
                         arrival time                         -10.364    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 0.296ns (5.645%)  route 4.948ns (94.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.002ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.248ns
    Computed max time borrow:         10.248ns
    Time borrowed from endpoint:      2.974ns
    Time given to startpoint:         2.974ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          4.948     9.922    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X10Y27         LUT5 (Prop_lut5_I0_O)        0.296    10.218 r  FSM2/get_command/next_rd_addr_command_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    10.218    FSM2/get_command/next_rd_addr_command__0[5]
    SLICE_X10Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.561     7.002    FSM2/get_command/next_state
    SLICE_X10Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[5]/G
                         clock pessimism              0.242     7.244    
                         time borrowed                2.974    10.218    
  -------------------------------------------------------------------
                         required time                         10.218    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        4.240ns  (logic 0.239ns (5.637%)  route 4.001ns (94.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.187ns = ( 18.187 - 10.000 ) 
    Source Clock Delay      (SCD):    4.535ns = ( 14.535 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434    14.198    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337    14.535 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          4.001    18.536    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.239    18.775 f  FSM2/get_command/next_rd_addr_command_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    18.775    FSM2/get_command/next_rd_addr_command__0[7]
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552    14.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456    15.014 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056    17.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152    17.222 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965    18.187    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[7]/G
                         clock pessimism             -0.242    17.945    
    SLICE_X13Y27         LDCE (Hold_ldce_G_D)         0.472    18.417    FSM2/get_command/next_rd_addr_command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.417    
                         arrival time                          18.775    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        4.044ns  (logic 0.239ns (5.910%)  route 3.805ns (94.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.038ns = ( 18.038 - 10.000 ) 
    Source Clock Delay      (SCD):    4.535ns = ( 14.535 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.434    14.198    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.337    14.535 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          2.599    17.134    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.239    17.373 f  FSM2/get_command/next_rd_addr_command_reg[6]_i_1/O
                         net (fo=1, routed)           1.207    18.579    FSM2/get_command/next_rd_addr_command__0[6]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.552    14.558    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.456    15.014 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          2.056    17.070    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.152    17.222 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.815    18.038    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/G
                         clock pessimism             -0.242    17.796    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.398    18.194    FSM2/get_command/next_rd_addr_command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.194    
                         arrival time                          18.579    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.311ns  (logic 0.098ns (4.241%)  route 2.213ns (95.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 13.518 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.490    12.998    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y29         LUT6 (Prop_lut6_I0_O)        0.098    13.096 f  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.722    13.819    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.391    13.518    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism             -0.246    13.271    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.144    13.415    FSM2/get_command/next_instr_reg[6]
  -------------------------------------------------------------------
                         required time                        -13.415    
                         arrival time                          13.819    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.343ns  (logic 0.098ns (4.182%)  route 2.245ns (95.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.510ns = ( 13.510 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.508    13.016    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I0_O)        0.098    13.114 f  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.737    13.851    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.384    13.510    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism             -0.246    13.264    
    SLICE_X13Y24         LDCE (Hold_ldce_G_D)         0.148    13.412    FSM2/get_command/next_instr_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.412    
                         arrival time                          13.851    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.240ns  (logic 0.098ns (4.375%)  route 2.142ns (95.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns = ( 13.405 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          0.832    12.339    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT5 (Prop_lut5_I0_O)        0.098    12.437 f  FSM2/get_command/next_rd_addr_command_reg[8]_i_1/O
                         net (fo=1, routed)           1.311    13.748    FSM2/get_command/next_rd_addr_command__0[8]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.405    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[8]/G
                         clock pessimism             -0.246    13.159    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.150    13.309    FSM2/get_command/next_rd_addr_command_reg[8]
  -------------------------------------------------------------------
                         required time                        -13.309    
                         arrival time                          13.748    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.244ns  (logic 0.098ns (4.367%)  route 2.146ns (95.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns = ( 13.420 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.502    13.010    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X12Y26         LUT6 (Prop_lut6_I0_O)        0.098    13.108 f  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.644    13.752    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.294    13.420    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism             -0.246    13.174    
    SLICE_X12Y25         LDCE (Hold_ldce_G_D)         0.137    13.311    FSM2/get_command/next_instr_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.311    
                         arrival time                          13.752    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.266ns  (logic 0.098ns (4.325%)  route 2.168ns (95.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns = ( 13.405 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.488    12.996    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.098    13.094 f  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.680    13.774    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.405    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism             -0.246    13.159    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.148    13.307    FSM2/get_command/next_instr_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.307    
                         arrival time                          13.774    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.428ns  (logic 0.098ns (4.036%)  route 2.330ns (95.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 13.508 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          2.330    13.838    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X10Y25         LUT4 (Prop_lut4_I3_O)        0.098    13.936 f  FSM2/get_command/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.936    FSM2/get_command/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X10Y25         LDCE                                         f  FSM2/get_command/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.382    13.508    FSM2/get_command/next_state
    SLICE_X10Y25         LDCE                                         f  FSM2/get_command/FSM_onehot_next_state_reg[0]/G
                         clock pessimism             -0.246    13.262    
    SLICE_X10Y25         LDCE (Hold_ldce_G_D)         0.198    13.460    FSM2/get_command/FSM_onehot_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.460    
                         arrival time                          13.936    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.469ns  (logic 0.098ns (3.969%)  route 2.371ns (96.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 13.591 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.620    13.128    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X13Y27         LUT5 (Prop_lut5_I0_O)        0.098    13.226 f  FSM2/get_command/next_rd_addr_command_reg[4]_i_1/O
                         net (fo=1, routed)           0.751    13.977    FSM2/get_command/next_rd_addr_command__0[4]
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.465    13.591    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/G
                         clock pessimism             -0.246    13.345    
    SLICE_X13Y27         LDCE (Hold_ldce_G_D)         0.144    13.489    FSM2/get_command/next_rd_addr_command_reg[4]
  -------------------------------------------------------------------
                         required time                        -13.489    
                         arrival time                          13.977    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[0]/Q
                            (clock source 'FSM2/get_command/FSM_onehot_state_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.375ns  (logic 0.098ns (4.127%)  route 2.277ns (95.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 13.463 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/FSM_onehot_state_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDPE (Prop_fdpe_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[0]/Q
                         net (fo=21, routed)          1.486    12.994    FSM2/get_command/FSM_onehot_state_reg_n_0_[0]
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.098    13.092 f  FSM2/get_command/next_rd_addr_command_reg[3]_i_1/O
                         net (fo=1, routed)           0.791    13.883    FSM2/get_command/next_rd_addr_command__0[3]
    SLICE_X11Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.336    13.463    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[3]/G
                         clock pessimism             -0.246    13.216    
    SLICE_X11Y27         LDCE (Hold_ldce_G_D)         0.150    13.366    FSM2/get_command/next_rd_addr_command_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.366    
                         arrival time                          13.883    
  -------------------------------------------------------------------
                         slack                                  0.516    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[0]
  To Clock:  FSM2/get_command/state_reg[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[0] rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 0.124ns (2.705%)  route 4.460ns (97.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.097ns
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      2.256ns
    Time given to startpoint:         2.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.456     5.011 r  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           2.971     7.982    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.124     8.106 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           1.489     9.595    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.657     7.097    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.242     7.339    
                         time borrowed                2.256     9.595    
  -------------------------------------------------------------------
                         required time                          9.595    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[0]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[0] fall@10.000ns)
  Data Path Delay:        2.178ns  (logic 0.045ns (2.066%)  route 2.133ns (97.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.510ns = ( 13.510 - 10.000 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 11.521 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.141    11.521 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           1.396    12.917    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.045    12.962 f  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           0.737    13.699    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.384    13.510    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         f  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism             -0.246    13.264    
    SLICE_X13Y24         LDCE (Hold_ldce_G_D)         0.148    13.412    FSM2/get_command/next_instr_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.412    
                         arrival time                          13.699    
  -------------------------------------------------------------------
                         slack                                  0.287    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[1]
  To Clock:  FSM2/get_command/state_reg[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.529ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[1] rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 0.124ns (2.446%)  route 4.945ns (97.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.953ns
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      2.949ns
    Time given to startpoint:         2.949ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     4.557    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518     5.075 r  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           3.424     8.499    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X12Y26         LUT6 (Prop_lut6_I1_O)        0.124     8.623 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           1.521    10.144    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.953    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.242     7.195    
                         time borrowed                2.949    10.144    
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[1]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[1] fall@10.000ns)
  Data Path Delay:        2.295ns  (logic 0.045ns (1.961%)  route 2.250ns (98.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns = ( 13.420 - 10.000 ) 
    Source Clock Delay      (SCD):    1.545ns = ( 11.545 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           1.606    13.151    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X12Y26         LUT6 (Prop_lut6_I1_O)        0.045    13.196 f  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.644    13.840    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.294    13.420    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism             -0.246    13.174    
    SLICE_X12Y25         LDCE (Hold_ldce_G_D)         0.137    13.311    FSM2/get_command/next_instr_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.311    
                         arrival time                          13.840    
  -------------------------------------------------------------------
                         slack                                  0.529    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[2]
  To Clock:  FSM2/get_command/state_reg[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.449ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[2]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[2] rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 0.124ns (2.384%)  route 5.077ns (97.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.145ns
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      2.833ns
    Time given to startpoint:         2.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.556     4.562    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.456     5.018 r  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           3.527     8.545    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.669 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           1.550    10.219    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     7.145    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.242     7.387    
                         time borrowed                2.833    10.219    
  -------------------------------------------------------------------
                         required time                         10.219    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[2]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[2] fall@10.000ns)
  Data Path Delay:        2.343ns  (logic 0.045ns (1.920%)  route 2.298ns (98.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 13.518 - 10.000 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 11.525 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557    11.384    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.141    11.525 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           1.545    13.070    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.045    13.115 f  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.753    13.868    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.391    13.518    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism             -0.246    13.271    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.148    13.419    FSM2/get_command/next_instr_reg[2]
  -------------------------------------------------------------------
                         required time                        -13.419    
                         arrival time                          13.868    
  -------------------------------------------------------------------
                         slack                                  0.449    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[3]
  To Clock:  FSM2/get_command/state_reg[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.695ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[3]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[3] rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 0.124ns (2.411%)  route 5.019ns (97.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.034ns
    Time given to startpoint:         3.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     4.557    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518     5.075 r  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           3.612     8.687    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.811 r  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           1.407    10.218    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.943    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism              0.242     7.185    
                         time borrowed                3.034    10.218    
  -------------------------------------------------------------------
                         required time                         10.218    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[3]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[3] fall@10.000ns)
  Data Path Delay:        2.456ns  (logic 0.045ns (1.832%)  route 2.411ns (98.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns = ( 13.405 - 10.000 ) 
    Source Clock Delay      (SCD):    1.545ns = ( 11.545 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           1.731    13.276    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y27         LUT6 (Prop_lut6_I1_O)        0.045    13.321 f  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.680    14.001    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.405    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism             -0.246    13.159    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.148    13.307    FSM2/get_command/next_instr_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.307    
                         arrival time                          14.001    
  -------------------------------------------------------------------
                         slack                                  0.695    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[4]
  To Clock:  FSM2/get_command/state_reg[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.649ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[4]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[4] rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 0.124ns (2.525%)  route 4.787ns (97.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.801ns
    Time given to startpoint:         2.801ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     4.557    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518     5.075 r  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           4.787     9.861    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.985 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.985    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.943    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.242     7.185    
                         time borrowed                2.801     9.985    
  -------------------------------------------------------------------
                         required time                          9.985    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[4]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[4] fall@10.000ns)
  Data Path Delay:        2.433ns  (logic 0.045ns (1.850%)  route 2.388ns (98.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns = ( 13.405 - 10.000 ) 
    Source Clock Delay      (SCD):    1.545ns = ( 11.545 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           2.388    13.932    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.045    13.977 f  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.977    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.405    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism             -0.246    13.159    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.170    13.329    FSM2/get_command/next_instr_reg[4]
  -------------------------------------------------------------------
                         required time                        -13.329    
                         arrival time                          13.977    
  -------------------------------------------------------------------
                         slack                                  0.649    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[5]
  To Clock:  FSM2/get_command/state_reg[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[5]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[5] rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 0.124ns (2.666%)  route 4.527ns (97.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      2.541ns
    Time given to startpoint:         2.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     4.557    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518     5.075 r  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           4.527     9.602    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.726 r  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.726    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.943    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism              0.242     7.185    
                         time borrowed                2.541     9.726    
  -------------------------------------------------------------------
                         required time                          9.726    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[5]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[5]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[5] fall@10.000ns)
  Data Path Delay:        2.405ns  (logic 0.045ns (1.871%)  route 2.360ns (98.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns = ( 13.405 - 10.000 ) 
    Source Clock Delay      (SCD):    1.545ns = ( 11.545 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           2.360    13.905    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.045    13.950 f  FSM2/get_command/next_instr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.950    FSM2/get_command/next_instr__0[5]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.405    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[5]/G
                         clock pessimism             -0.246    13.159    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.170    13.329    FSM2/get_command/next_instr_reg[5]
  -------------------------------------------------------------------
                         required time                        -13.329    
                         arrival time                          13.950    
  -------------------------------------------------------------------
                         slack                                  0.621    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[6]
  To Clock:  FSM2/get_command/state_reg[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[6]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[6] rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 0.124ns (2.502%)  route 4.831ns (97.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.145ns
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.093ns
    Computed max time borrow:         10.093ns
    Time borrowed from endpoint:      2.587ns
    Time given to startpoint:         2.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.556     4.562    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.456     5.018 r  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           3.456     8.474    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.598 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           1.375     9.973    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     7.145    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.242     7.387    
                         time borrowed                2.587     9.973    
  -------------------------------------------------------------------
                         required time                          9.973    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[6]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[6] fall@10.000ns)
  Data Path Delay:        2.217ns  (logic 0.045ns (2.029%)  route 2.172ns (97.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 13.518 - 10.000 ) 
    Source Clock Delay      (SCD):    1.525ns = ( 11.525 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557    11.384    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.141    11.525 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           1.450    12.975    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.045    13.020 f  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.722    13.742    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.391    13.518    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism             -0.246    13.271    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.144    13.415    FSM2/get_command/next_instr_reg[6]
  -------------------------------------------------------------------
                         required time                        -13.415    
                         arrival time                          13.742    
  -------------------------------------------------------------------
                         slack                                  0.327    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/instr_reg_n_0_[7]
  To Clock:  FSM2/get_command/state_reg[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.617ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/instr_reg[7]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/instr_reg_n_0_[7] rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 0.295ns (5.474%)  route 5.094ns (94.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.953ns
    Source Clock Delay      (SCD):    5.035ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.122ns
    Computed max time borrow:         10.122ns
    Time borrowed from endpoint:      3.229ns
    Time given to startpoint:         3.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551     4.557    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.478     5.035 r  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           3.845     8.880    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.295     9.175 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           1.248    10.424    FSM2/get_command/next_instr__0[7]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.953    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.242     7.195    
                         time borrowed                3.229    10.424    
  -------------------------------------------------------------------
                         required time                         10.424    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 FSM2/get_command/instr_reg[7]/Q
                            (clock source 'FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/instr_reg_n_0_[7] fall@10.000ns)
  Data Path Delay:        2.392ns  (logic 0.098ns (4.097%)  route 2.294ns (95.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns = ( 13.420 - 10.000 ) 
    Source Clock Delay      (SCD):    1.529ns = ( 11.529 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.148    11.529 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           1.674    13.203    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y25         LUT6 (Prop_lut6_I1_O)        0.098    13.301 f  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.619    13.921    FSM2/get_command/next_instr__0[7]
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.294    13.420    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism             -0.246    13.174    
    SLICE_X12Y25         LDCE (Hold_ldce_G_D)         0.130    13.304    FSM2/get_command/next_instr_reg[7]
  -------------------------------------------------------------------
                         required time                        -13.304    
                         arrival time                          13.921    
  -------------------------------------------------------------------
                         slack                                  0.617    





---------------------------------------------------------------------------------------------------
From Clock:  FSM2/get_command/state_reg[0]
  To Clock:  FSM2/get_command/state_reg[1]

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        6.978ns  (logic 0.291ns (4.170%)  route 6.687ns (95.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.002ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.109ns
    Computed max time borrow:         9.891ns
    Time borrowed from endpoint:      4.708ns
    Time given to startpoint:         4.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          5.283    10.256    FSM2/get_command/state_reg[0]
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.291    10.547 r  FSM2/get_command/next_rd_addr_command_reg[1]_i_1/O
                         net (fo=1, routed)           1.404    11.952    FSM2/get_command/next_rd_addr_command__0[1]
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.561     7.002    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[1]/G
                         clock pessimism              0.242     7.244    
                         time borrowed                4.708    11.952    
  -------------------------------------------------------------------
                         required time                         11.952    
                         arrival time                         -11.952    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 0.885ns (28.788%)  route 2.189ns (71.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.953ns
    Source Clock Delay      (SCD):    7.974ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.136ns
    Computed max time borrow:         10.136ns
    Time borrowed from endpoint:      3.853ns
    Time given to startpoint:         3.853ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712     6.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323     7.009 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     7.974    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.735 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.668     9.403    FSM2/get_command/rd_en_ram_command
    SLICE_X12Y26         LUT6 (Prop_lut6_I4_O)        0.124     9.527 r  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           1.521    11.048    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.953    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism              0.242     7.195    
                         time borrowed                3.853    11.048    
  -------------------------------------------------------------------
                         required time                         11.048    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 0.297ns (4.795%)  route 5.897ns (95.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.271ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      3.654ns
    Time given to startpoint:         3.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          5.897    10.871    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT6 (Prop_lut6_I5_O)        0.297    11.168 r  FSM2/get_command/next_rd_addr_command_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    11.168    FSM2/get_command/next_rd_addr_command__0[7]
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.831     7.271    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/next_rd_addr_command_reg[7]/G
                         clock pessimism              0.242     7.513    
                         time borrowed                3.654    11.168    
  -------------------------------------------------------------------
                         required time                         11.168    
                         arrival time                         -11.168    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.885ns (31.044%)  route 1.966ns (68.956%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns
    Source Clock Delay      (SCD):    7.974ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.640ns
    Time given to startpoint:         3.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712     6.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323     7.009 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     7.974    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.735 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.559     9.294    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.124     9.418 r  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           1.407    10.825    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.943    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism              0.242     7.185    
                         time borrowed                3.640    10.825    
  -------------------------------------------------------------------
                         required time                         10.825    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/en_rd_cmd_reg/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        6.106ns  (logic 0.000ns (0.000%)  route 6.106ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.271ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.066ns
    Computed max time borrow:         9.934ns
    Time borrowed from endpoint:      3.566ns
    Time given to startpoint:         3.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          6.106    11.080    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.831     7.271    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
                         clock pessimism              0.242     7.513    
                         time borrowed                3.566    11.080    
  -------------------------------------------------------------------
                         required time                         11.080    
                         arrival time                         -11.080    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[0]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.885ns (31.067%)  route 1.964ns (68.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.097ns
    Source Clock Delay      (SCD):    7.974ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.484ns
    Time given to startpoint:         3.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712     6.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323     7.009 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     7.974    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.735 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.474     9.210    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.334 r  FSM2/get_command/next_instr_reg[0]_i_1/O
                         net (fo=1, routed)           1.489    10.823    FSM2/get_command/next_instr__0[0]
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.657     7.097    FSM2/get_command/next_state
    SLICE_X13Y24         LDCE                                         r  FSM2/get_command/next_instr_reg[0]/G
                         clock pessimism              0.242     7.339    
                         time borrowed                3.484    10.823    
  -------------------------------------------------------------------
                         required time                         10.823    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 0.297ns (5.224%)  route 5.388ns (94.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns
    Source Clock Delay      (SCD):    4.974ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.205ns
    Computed max time borrow:         10.205ns
    Time borrowed from endpoint:      3.474ns
    Time given to startpoint:         3.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          5.388    10.362    FSM2/get_command/state_reg[0]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.297    10.659 r  FSM2/get_command/next_instr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.659    FSM2/get_command/next_instr__0[4]
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.502     6.943    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         r  FSM2/get_command/next_instr_reg[4]/G
                         clock pessimism              0.242     7.185    
                         time borrowed                3.474    10.659    
  -------------------------------------------------------------------
                         required time                         10.659    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.885ns (29.801%)  route 2.085ns (70.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.145ns
    Source Clock Delay      (SCD):    7.974ns
    Clock Pessimism Removal (CPR):    0.331ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.093ns
    Computed max time borrow:         10.093ns
    Time borrowed from endpoint:      3.468ns
    Time given to startpoint:         3.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712     6.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323     7.009 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     7.974    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.735 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.709     9.445    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.569 r  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           1.375    10.944    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     7.145    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism              0.331     7.476    
                         time borrowed                3.468    10.944    
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.885ns (30.436%)  route 2.023ns (69.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.145ns
    Source Clock Delay      (SCD):    7.974ns
    Clock Pessimism Removal (CPR):    0.331ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.107ns
    Computed max time borrow:         10.107ns
    Time borrowed from endpoint:      3.406ns
    Time given to startpoint:         3.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712     6.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323     7.009 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     7.974    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.735 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.472     9.208    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y29         LUT6 (Prop_lut6_I4_O)        0.124     9.332 r  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           1.550    10.882    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.704     7.145    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         r  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism              0.331     7.476    
                         time borrowed                3.406    10.882    
  -------------------------------------------------------------------
                         required time                         10.882    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 FSM2/get_command/en_rd_cmd_reg/G
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[0]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] rise@0.000ns - FSM2/get_command/state_reg[0] rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.885ns (33.885%)  route 1.727ns (66.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.953ns
    Source Clock Delay      (SCD):    7.974ns
    Clock Pessimism Removal (CPR):    0.242ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:               0.122ns
    Computed max time borrow:         10.122ns
    Time borrowed from endpoint:      3.391ns
    Time given to startpoint:         3.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.419     4.974 r  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.712     6.686    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT3 (Prop_lut3_I0_O)        0.323     7.009 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.965     7.974    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         r  FSM2/get_command/en_rd_cmd_reg/G
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         LDCE (EnToQ_ldce_G_Q)        0.761     8.735 r  FSM2/get_command/en_rd_cmd_reg/Q
                         net (fo=8, routed)           0.478     9.214    FSM2/get_command/rd_en_ram_command
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.124     9.338 r  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           1.248    10.586    FSM2/get_command/next_instr__0[7]
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.367     4.567 r  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.751     6.318    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.122     6.440 r  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.513     6.953    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         r  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism              0.242     7.195    
                         time borrowed                3.391    10.586    
  -------------------------------------------------------------------
                         required time                         10.586    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.231ns  (logic 0.098ns (4.393%)  route 2.133ns (95.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 13.518 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.380    12.888    FSM2/get_command/state_reg[0]
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.098    12.986 f  FSM2/get_command/next_instr_reg[2]_i_1/O
                         net (fo=1, routed)           0.753    13.739    FSM2/get_command/next_instr__0[2]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.391    13.518    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[2]/G
                         clock pessimism             -0.246    13.271    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.148    13.419    FSM2/get_command/next_instr_reg[2]
  -------------------------------------------------------------------
                         required time                        -13.419    
                         arrival time                          13.739    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[4]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.310ns  (logic 0.098ns (4.243%)  route 2.212ns (95.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.591ns = ( 13.591 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.460    12.968    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT5 (Prop_lut5_I4_O)        0.098    13.066 f  FSM2/get_command/next_rd_addr_command_reg[4]_i_1/O
                         net (fo=1, routed)           0.751    13.818    FSM2/get_command/next_rd_addr_command__0[4]
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.465    13.591    FSM2/get_command/next_state
    SLICE_X13Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[4]/G
                         clock pessimism             -0.246    13.345    
    SLICE_X13Y27         LDCE (Hold_ldce_G_D)         0.144    13.489    FSM2/get_command/next_rd_addr_command_reg[4]
  -------------------------------------------------------------------
                         required time                        -13.489    
                         arrival time                          13.818    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[1]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.146ns  (logic 0.098ns (4.567%)  route 2.048ns (95.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns = ( 13.420 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.404    12.912    FSM2/get_command/state_reg[0]
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.098    13.010 f  FSM2/get_command/next_instr_reg[1]_i_1/O
                         net (fo=1, routed)           0.644    13.654    FSM2/get_command/next_instr__0[1]
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.294    13.420    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[1]/G
                         clock pessimism             -0.246    13.174    
    SLICE_X12Y25         LDCE (Hold_ldce_G_D)         0.137    13.311    FSM2/get_command/next_instr_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.311    
                         arrival time                          13.654    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[7]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.140ns  (logic 0.098ns (4.580%)  route 2.042ns (95.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns = ( 13.420 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.422    12.930    FSM2/get_command/state_reg[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I5_O)        0.098    13.028 f  FSM2/get_command/next_instr_reg[7]_i_1/O
                         net (fo=1, routed)           0.619    13.648    FSM2/get_command/next_instr__0[7]
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.294    13.420    FSM2/get_command/next_state
    SLICE_X12Y25         LDCE                                         f  FSM2/get_command/next_instr_reg[7]/G
                         clock pessimism             -0.246    13.174    
    SLICE_X12Y25         LDCE (Hold_ldce_G_D)         0.130    13.304    FSM2/get_command/next_instr_reg[7]
  -------------------------------------------------------------------
                         required time                        -13.304    
                         arrival time                          13.648    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.225ns  (logic 0.098ns (4.405%)  route 2.127ns (95.595%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 13.463 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.336    12.843    FSM2/get_command/state_reg[0]
    SLICE_X11Y27         LUT5 (Prop_lut5_I4_O)        0.098    12.941 f  FSM2/get_command/next_rd_addr_command_reg[3]_i_1/O
                         net (fo=1, routed)           0.791    13.733    FSM2/get_command/next_rd_addr_command__0[3]
    SLICE_X11Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.336    13.463    FSM2/get_command/next_state
    SLICE_X11Y27         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[3]/G
                         clock pessimism             -0.246    13.216    
    SLICE_X11Y27         LDCE (Hold_ldce_G_D)         0.150    13.366    FSM2/get_command/next_rd_addr_command_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.366    
                         arrival time                          13.733    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/FSM_onehot_next_state_reg[2]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.187ns  (logic 0.000ns (0.000%)  route 2.187ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 13.463 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          2.187    13.695    FSM2/get_command/state_reg[0]
    SLICE_X10Y27         LDCE                                         f  FSM2/get_command/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.336    13.463    FSM2/get_command/next_state
    SLICE_X10Y27         LDCE                                         f  FSM2/get_command/FSM_onehot_next_state_reg[2]/G
                         clock pessimism             -0.246    13.216    
    SLICE_X10Y27         LDCE (Hold_ldce_G_D)         0.084    13.300    FSM2/get_command/FSM_onehot_next_state_reg[2]
  -------------------------------------------------------------------
                         required time                        -13.300    
                         arrival time                          13.695    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[8]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.217ns  (logic 0.098ns (4.421%)  route 2.119ns (95.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns = ( 13.405 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          0.808    12.316    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT5 (Prop_lut5_I4_O)        0.098    12.414 f  FSM2/get_command/next_rd_addr_command_reg[8]_i_1/O
                         net (fo=1, routed)           1.311    13.725    FSM2/get_command/next_rd_addr_command__0[8]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.405    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[8]/G
                         clock pessimism             -0.246    13.159    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.150    13.309    FSM2/get_command/next_rd_addr_command_reg[8]
  -------------------------------------------------------------------
                         required time                        -13.309    
                         arrival time                          13.725    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.366ns  (logic 0.098ns (4.142%)  route 2.268ns (95.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 13.518 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.546    13.053    FSM2/get_command/state_reg[0]
    SLICE_X13Y29         LUT6 (Prop_lut6_I5_O)        0.098    13.151 f  FSM2/get_command/next_instr_reg[6]_i_1/O
                         net (fo=1, routed)           0.722    13.874    FSM2/get_command/next_instr__0[6]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.391    13.518    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_instr_reg[6]/G
                         clock pessimism             -0.246    13.271    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.144    13.415    FSM2/get_command/next_instr_reg[6]
  -------------------------------------------------------------------
                         required time                        -13.415    
                         arrival time                          13.874    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_instr_reg[3]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.281ns  (logic 0.098ns (4.297%)  route 2.183ns (95.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns = ( 13.405 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.503    13.011    FSM2/get_command/state_reg[0]
    SLICE_X13Y27         LUT6 (Prop_lut6_I5_O)        0.098    13.109 f  FSM2/get_command/next_instr_reg[3]_i_1/O
                         net (fo=1, routed)           0.680    13.788    FSM2/get_command/next_instr__0[3]
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.278    13.405    FSM2/get_command/next_state
    SLICE_X13Y26         LDCE                                         f  FSM2/get_command/next_instr_reg[3]/G
                         clock pessimism             -0.246    13.159    
    SLICE_X13Y26         LDCE (Hold_ldce_G_D)         0.148    13.307    FSM2/get_command/next_instr_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.307    
                         arrival time                          13.788    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 FSM2/get_command/FSM_onehot_state_reg[1]/Q
                            (clock source 'FSM2/get_command/state_reg[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM2/get_command/next_rd_addr_command_reg[6]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/state_reg[1]  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             FSM2/get_command/state_reg[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FSM2/get_command/state_reg[1] fall@10.000ns - FSM2/get_command/state_reg[0] fall@10.000ns)
  Data Path Delay:        2.394ns  (logic 0.098ns (4.093%)  route 2.296ns (95.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 13.518 - 10.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 11.508 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/state_reg[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.128    11.508 f  FSM2/get_command/FSM_onehot_state_reg[1]/Q
                         net (fo=21, routed)          1.560    13.067    FSM2/get_command/state_reg[0]
    SLICE_X13Y28         LUT5 (Prop_lut5_I4_O)        0.098    13.165 f  FSM2/get_command/next_rd_addr_command_reg[6]_i_1/O
                         net (fo=1, routed)           0.737    13.902    FSM2/get_command/next_rd_addr_command__0[6]
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FSM2/get_command/state_reg[1] fall edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356    10.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689    11.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.823    11.896    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.175    12.071 f  FSM2/get_command/FSM_onehot_state_reg[2]/Q
                         net (fo=21, routed)          1.000    13.071    FSM2/get_command/state_reg[1]
    SLICE_X13Y27         LUT3 (Prop_lut3_I2_O)        0.055    13.126 f  FSM2/get_command/en_rd_cmd_reg_i_1/O
                         net (fo=23, routed)          0.391    13.518    FSM2/get_command/next_state
    SLICE_X13Y28         LDCE                                         f  FSM2/get_command/next_rd_addr_command_reg[6]/G
                         clock pessimism             -0.246    13.271    
    SLICE_X13Y28         LDCE (Hold_ldce_G_D)         0.148    13.419    FSM2/get_command/next_rd_addr_command_reg[6]
  -------------------------------------------------------------------
                         required time                        -13.419    
                         arrival time                          13.902    
  -------------------------------------------------------------------
                         slack                                  0.483    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[0]
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_in_command
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.172ns  (logic 2.720ns (52.598%)  route 2.452ns (47.402%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634    14.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456    15.096 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.730    15.826    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.124    15.950 f  FSM2/COMMAND_MEM_CONTROLLER/rd_in_command_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.721    17.672    rd_in_command_OBUF
    L18                  OBUF (Prop_obuf_I_O)         2.596    20.268 f  rd_in_command_OBUF_inst/O
                         net (fo=0)                   0.000    20.268    rd_in_command
    L18                                                               f  rd_in_command (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_in_command
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.159ns (65.043%)  route 0.623ns (34.957%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[0] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=17, routed)          0.261     1.821    FSM2/COMMAND_MEM_CONTROLLER/state[0]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.866 r  FSM2/COMMAND_MEM_CONTROLLER/rd_in_command_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.361     2.227    rd_in_command_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.114     3.341 r  rd_in_command_OBUF_inst/O
                         net (fo=0)                   0.000     3.341    rd_in_command
    L18                                                               r  rd_in_command (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[1]
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_in_command
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.027ns  (logic 2.720ns (54.112%)  route 2.307ns (45.888%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.633    14.639    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456    15.095 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.586    15.681    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.124    15.805 r  FSM2/COMMAND_MEM_CONTROLLER/rd_in_command_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.721    17.526    rd_in_command_OBUF
    L18                  OBUF (Prop_obuf_I_O)         2.596    20.122 r  rd_in_command_OBUF_inst/O
                         net (fo=0)                   0.000    20.122    rd_in_command
    L18                                                               r  rd_in_command (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_in_command
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.735ns  (logic 1.159ns (66.756%)  route 0.577ns (33.244%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[1] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.216     1.776    FSM2/COMMAND_MEM_CONTROLLER/state[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I2_O)        0.045     1.821 f  FSM2/COMMAND_MEM_CONTROLLER/rd_in_command_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.361     2.182    rd_in_command_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.114     3.295 f  rd_in_command_OBUF_inst/O
                         net (fo=0)                   0.000     3.295    rd_in_command
    L18                                                               f  rd_in_command (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  FSM2/COMMAND_MEM_CONTROLLER/state[2]
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_in_command
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.576ns  (logic 2.895ns (51.929%)  route 2.680ns (48.071%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.634    14.640    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.419    15.059 f  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.959    16.018    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.299    16.317 r  FSM2/COMMAND_MEM_CONTROLLER/rd_in_command_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.721    18.038    rd_in_command_OBUF
    L18                  OBUF (Prop_obuf_I_O)         2.596    20.635 r  rd_in_command_OBUF_inst/O
                         net (fo=0)                   0.000    20.635    rd_in_command
    L18                                                               r  rd_in_command (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                            (clock source 'FSM2/COMMAND_MEM_CONTROLLER/state[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_in_command
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.213ns (62.702%)  route 0.721ns (37.298%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/COMMAND_MEM_CONTROLLER/state[2] rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.419    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.128     1.547 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=27, routed)          0.360     1.907    FSM2/COMMAND_MEM_CONTROLLER/state[2]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.099     2.006 f  FSM2/COMMAND_MEM_CONTROLLER/rd_in_command_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.361     2.367    rd_in_command_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.114     3.481 f  rd_in_command_OBUF_inst/O
                         net (fo=0)                   0.000     3.481    rd_in_command
    L18                                                               f  rd_in_command (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  FSM2/get_command/instr_reg_n_0_[0]
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.317ns  (logic 3.421ns (36.715%)  route 5.896ns (63.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.456    15.011 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           1.528    16.539    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.150    16.689 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.368    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.195 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.896    24.091    data_out_status_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.594    26.685 r  data_out_status_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.685    data_out_status[1]
    V14                                                               r  data_out_status[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.180ns  (logic 3.424ns (37.299%)  route 5.756ns (62.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.456    15.011 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           1.528    16.539    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.150    16.689 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.368    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.195 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.756    23.951    data_out_status_OBUF[1]
    V13                  OBUF (Prop_obuf_I_O)         2.597    26.548 r  data_out_status_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.548    data_out_status[2]
    V13                                                               r  data_out_status[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.031ns  (logic 3.425ns (37.923%)  route 5.606ns (62.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.456    15.011 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           1.528    16.539    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.150    16.689 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.368    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.195 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.606    23.801    data_out_status_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         2.598    26.399 r  data_out_status_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.399    data_out_status[3]
    U16                                                               r  data_out_status[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.891ns  (logic 3.434ns (38.630%)  route 5.456ns (61.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.456    15.011 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           1.528    16.539    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.150    16.689 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.368    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.195 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.456    23.651    data_out_status_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         2.607    26.259 r  data_out_status_OBUF[4]_inst/O
                         net (fo=0)                   0.000    26.259    data_out_status[4]
    U15                                                               r  data_out_status[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.731ns  (logic 3.425ns (39.223%)  route 5.306ns (60.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.456    15.011 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           1.528    16.539    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.150    16.689 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.368    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.195 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.306    23.501    data_out_status_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         2.598    26.099 r  data_out_status_OBUF[5]_inst/O
                         net (fo=0)                   0.000    26.099    data_out_status[5]
    W14                                                               r  data_out_status[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.590ns  (logic 3.434ns (39.972%)  route 5.156ns (60.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.456    15.011 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           1.528    16.539    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.150    16.689 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.368    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.195 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.156    23.351    data_out_status_OBUF[1]
    W13                  OBUF (Prop_obuf_I_O)         2.607    25.958 r  data_out_status_OBUF[6]_inst/O
                         net (fo=0)                   0.000    25.958    data_out_status[6]
    W13                                                               r  data_out_status[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.432ns  (logic 3.426ns (40.625%)  route 5.007ns (59.375%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.456    15.011 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           1.528    16.539    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.150    16.689 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.368    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.195 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.007    23.201    data_out_status_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         2.599    25.800 r  data_out_status_OBUF[7]_inst/O
                         net (fo=0)                   0.000    25.800    data_out_status[7]
    W15                                                               r  data_out_status[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.297ns  (logic 3.441ns (41.469%)  route 4.857ns (58.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.456    15.011 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           1.528    16.539    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.150    16.689 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.368    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.195 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          4.857    23.052    data_out_status_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         2.614    25.665 r  data_out_status_OBUF[8]_inst/O
                         net (fo=0)                   0.000    25.665    data_out_status[8]
    V15                                                               r  data_out_status[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.130ns  (logic 3.423ns (42.107%)  route 4.707ns (57.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.456    15.011 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           1.528    16.539    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.150    16.689 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.368    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.195 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          4.707    22.902    data_out_status_OBUF[1]
    W17                  OBUF (Prop_obuf_I_O)         2.596    25.498 r  data_out_status_OBUF[9]_inst/O
                         net (fo=0)                   0.000    25.498    data_out_status[9]
    W17                                                               r  data_out_status[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.995ns  (logic 3.439ns (43.007%)  route 4.557ns (56.993%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549    14.555    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.456    15.011 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           1.528    16.539    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.150    16.689 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.368    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.195 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          4.557    22.752    data_out_status_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         2.612    25.363 r  data_out_status_OBUF[10]_inst/O
                         net (fo=0)                   0.000    25.363    data_out_status[10]
    W16                                                               r  data_out_status[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 1.381ns (70.094%)  route 0.589ns (29.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.141    11.521 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           0.612    12.133    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.046    12.179 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.423    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.663 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.589    13.252    data_out_status_OBUF[1]
    L17                  OBUF (Prop_obuf_I_O)         1.141    14.393 r  data_out_status_OBUF[26]_inst/O
                         net (fo=0)                   0.000    14.393    data_out_status[26]
    L17                                                               r  data_out_status[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.387ns (68.769%)  route 0.630ns (31.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.141    11.521 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           0.612    12.133    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.046    12.179 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.423    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.663 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.630    13.293    data_out_status_OBUF[1]
    K17                  OBUF (Prop_obuf_I_O)         1.147    14.439 r  data_out_status_OBUF[25]_inst/O
                         net (fo=0)                   0.000    14.439    data_out_status[25]
    K17                                                               r  data_out_status[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.369ns (67.886%)  route 0.648ns (32.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.141    11.521 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           0.612    12.133    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.046    12.179 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.423    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.663 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.648    13.310    data_out_status_OBUF[1]
    M19                  OBUF (Prop_obuf_I_O)         1.129    14.439 r  data_out_status_OBUF[27]_inst/O
                         net (fo=0)                   0.000    14.439    data_out_status[27]
    M19                                                               r  data_out_status[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.064ns  (logic 1.343ns (65.063%)  route 0.721ns (34.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.141    11.521 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           0.612    12.133    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.046    12.179 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.423    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.663 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.721    13.384    data_out_status_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         1.103    14.487 r  data_out_status_OBUF[24]_inst/O
                         net (fo=0)                   0.000    14.487    data_out_status[24]
    N17                                                               r  data_out_status[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.353ns (65.374%)  route 0.717ns (34.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.141    11.521 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           0.612    12.133    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.046    12.179 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.423    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.663 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.717    13.380    data_out_status_OBUF[1]
    R19                  OBUF (Prop_obuf_I_O)         1.113    14.493 r  data_out_status_OBUF[28]_inst/O
                         net (fo=0)                   0.000    14.493    data_out_status[28]
    R19                                                               r  data_out_status[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.347ns (63.271%)  route 0.782ns (36.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.141    11.521 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           0.612    12.133    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.046    12.179 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.423    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.663 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.782    13.445    data_out_status_OBUF[1]
    P19                  OBUF (Prop_obuf_I_O)         1.107    14.551 r  data_out_status_OBUF[29]_inst/O
                         net (fo=0)                   0.000    14.551    data_out_status[29]
    P19                                                               r  data_out_status[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.347ns (63.211%)  route 0.784ns (36.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.141    11.521 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           0.612    12.133    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.046    12.179 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.423    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.663 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.784    13.447    data_out_status_OBUF[1]
    P17                  OBUF (Prop_obuf_I_O)         1.107    14.554 r  data_out_status_OBUF[23]_inst/O
                         net (fo=0)                   0.000    14.554    data_out_status[23]
    P17                                                               r  data_out_status[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.353ns (61.502%)  route 0.847ns (38.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.141    11.521 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           0.612    12.133    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.046    12.179 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.423    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.663 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.847    13.510    data_out_status_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         1.113    14.622 r  data_out_status_OBUF[30]_inst/O
                         net (fo=0)                   0.000    14.622    data_out_status[30]
    N19                                                               r  data_out_status[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.364ns (61.698%)  route 0.847ns (38.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.141    11.521 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           0.612    12.133    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.046    12.179 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.423    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.663 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.847    13.510    data_out_status_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         1.124    14.634 r  data_out_status_OBUF[22]_inst/O
                         net (fo=0)                   0.000    14.634    data_out_status[22]
    P18                                                               r  data_out_status[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[0]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.247ns  (logic 1.346ns (59.874%)  route 0.902ns (40.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[0] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553    11.380    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE (Prop_fdpe_C_Q)         0.141    11.521 f  FSM2/get_command/instr_reg[0]/Q
                         net (fo=3, routed)           0.612    12.133    FSM2/get_command/instr_reg_n_0_[0]
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.046    12.179 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.423    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.663 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.902    13.565    data_out_status_OBUF[1]
    N18                  OBUF (Prop_obuf_I_O)         1.106    14.670 r  data_out_status_OBUF[31]_inst/O
                         net (fo=0)                   0.000    14.670    data_out_status[31]
    N18                                                               r  data_out_status[31] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  FSM2/get_command/instr_reg_n_0_[1]
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.317ns  (logic 3.421ns (36.715%)  route 5.896ns (63.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           1.411    16.485    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.150    16.635 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.315    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.142 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.896    24.038    data_out_status_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.594    26.632 r  data_out_status_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.632    data_out_status[1]
    V14                                                               r  data_out_status[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.180ns  (logic 3.424ns (37.299%)  route 5.756ns (62.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           1.411    16.485    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.150    16.635 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.315    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.142 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.756    23.898    data_out_status_OBUF[1]
    V13                  OBUF (Prop_obuf_I_O)         2.597    26.495 r  data_out_status_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.495    data_out_status[2]
    V13                                                               r  data_out_status[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.031ns  (logic 3.425ns (37.923%)  route 5.606ns (62.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           1.411    16.485    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.150    16.635 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.315    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.142 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.606    23.748    data_out_status_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         2.598    26.346 r  data_out_status_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.346    data_out_status[3]
    U16                                                               r  data_out_status[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.891ns  (logic 3.434ns (38.630%)  route 5.456ns (61.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           1.411    16.485    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.150    16.635 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.315    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.142 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.456    23.598    data_out_status_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         2.607    26.205 r  data_out_status_OBUF[4]_inst/O
                         net (fo=0)                   0.000    26.205    data_out_status[4]
    U15                                                               r  data_out_status[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.731ns  (logic 3.425ns (39.223%)  route 5.306ns (60.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           1.411    16.485    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.150    16.635 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.315    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.142 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.306    23.448    data_out_status_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         2.598    26.046 r  data_out_status_OBUF[5]_inst/O
                         net (fo=0)                   0.000    26.046    data_out_status[5]
    W14                                                               r  data_out_status[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.590ns  (logic 3.434ns (39.972%)  route 5.156ns (60.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           1.411    16.485    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.150    16.635 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.315    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.142 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.156    23.298    data_out_status_OBUF[1]
    W13                  OBUF (Prop_obuf_I_O)         2.607    25.905 r  data_out_status_OBUF[6]_inst/O
                         net (fo=0)                   0.000    25.905    data_out_status[6]
    W13                                                               r  data_out_status[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.432ns  (logic 3.426ns (40.625%)  route 5.007ns (59.375%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           1.411    16.485    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.150    16.635 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.315    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.142 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.007    23.148    data_out_status_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         2.599    25.747 r  data_out_status_OBUF[7]_inst/O
                         net (fo=0)                   0.000    25.747    data_out_status[7]
    W15                                                               r  data_out_status[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.297ns  (logic 3.441ns (41.469%)  route 4.857ns (58.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           1.411    16.485    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.150    16.635 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.315    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.142 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          4.857    22.998    data_out_status_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         2.614    25.612 r  data_out_status_OBUF[8]_inst/O
                         net (fo=0)                   0.000    25.612    data_out_status[8]
    V15                                                               r  data_out_status[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.130ns  (logic 3.423ns (42.107%)  route 4.707ns (57.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           1.411    16.485    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.150    16.635 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.315    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.142 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          4.707    22.848    data_out_status_OBUF[1]
    W17                  OBUF (Prop_obuf_I_O)         2.596    25.445 r  data_out_status_OBUF[9]_inst/O
                         net (fo=0)                   0.000    25.445    data_out_status[9]
    W17                                                               r  data_out_status[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.995ns  (logic 3.439ns (43.007%)  route 4.557ns (56.993%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           1.411    16.485    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.150    16.635 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.315    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.142 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          4.557    22.698    data_out_status_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         2.612    25.310 r  data_out_status_OBUF[10]_inst/O
                         net (fo=0)                   0.000    25.310    data_out_status[10]
    W16                                                               r  data_out_status[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 1.381ns (70.094%)  route 0.589ns (29.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           0.562    12.106    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.042    12.148 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.393    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.633 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.589    13.222    data_out_status_OBUF[1]
    L17                  OBUF (Prop_obuf_I_O)         1.141    14.362 r  data_out_status_OBUF[26]_inst/O
                         net (fo=0)                   0.000    14.362    data_out_status[26]
    L17                                                               r  data_out_status[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.387ns (68.769%)  route 0.630ns (31.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           0.562    12.106    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.042    12.148 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.393    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.633 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.630    13.262    data_out_status_OBUF[1]
    K17                  OBUF (Prop_obuf_I_O)         1.147    14.409 r  data_out_status_OBUF[25]_inst/O
                         net (fo=0)                   0.000    14.409    data_out_status[25]
    K17                                                               r  data_out_status[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.369ns (67.886%)  route 0.648ns (32.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           0.562    12.106    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.042    12.148 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.393    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.633 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.648    13.280    data_out_status_OBUF[1]
    M19                  OBUF (Prop_obuf_I_O)         1.129    14.409 r  data_out_status_OBUF[27]_inst/O
                         net (fo=0)                   0.000    14.409    data_out_status[27]
    M19                                                               r  data_out_status[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.064ns  (logic 1.343ns (65.063%)  route 0.721ns (34.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           0.562    12.106    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.042    12.148 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.393    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.633 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.721    13.354    data_out_status_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         1.103    14.456 r  data_out_status_OBUF[24]_inst/O
                         net (fo=0)                   0.000    14.456    data_out_status[24]
    N17                                                               r  data_out_status[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.353ns (65.374%)  route 0.717ns (34.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           0.562    12.106    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.042    12.148 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.393    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.633 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.717    13.350    data_out_status_OBUF[1]
    R19                  OBUF (Prop_obuf_I_O)         1.113    14.463 r  data_out_status_OBUF[28]_inst/O
                         net (fo=0)                   0.000    14.463    data_out_status[28]
    R19                                                               r  data_out_status[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.347ns (63.271%)  route 0.782ns (36.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           0.562    12.106    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.042    12.148 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.393    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.633 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.782    13.414    data_out_status_OBUF[1]
    P19                  OBUF (Prop_obuf_I_O)         1.107    14.521 r  data_out_status_OBUF[29]_inst/O
                         net (fo=0)                   0.000    14.521    data_out_status[29]
    P19                                                               r  data_out_status[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.347ns (63.211%)  route 0.784ns (36.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           0.562    12.106    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.042    12.148 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.393    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.633 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.784    13.417    data_out_status_OBUF[1]
    P17                  OBUF (Prop_obuf_I_O)         1.107    14.523 r  data_out_status_OBUF[23]_inst/O
                         net (fo=0)                   0.000    14.523    data_out_status[23]
    P17                                                               r  data_out_status[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.353ns (61.502%)  route 0.847ns (38.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           0.562    12.106    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.042    12.148 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.393    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.633 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.847    13.479    data_out_status_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         1.113    14.592 r  data_out_status_OBUF[30]_inst/O
                         net (fo=0)                   0.000    14.592    data_out_status[30]
    N19                                                               r  data_out_status[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.364ns (61.698%)  route 0.847ns (38.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           0.562    12.106    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.042    12.148 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.393    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.633 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.847    13.479    data_out_status_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         1.124    14.603 r  data_out_status_OBUF[22]_inst/O
                         net (fo=0)                   0.000    14.603    data_out_status[22]
    P18                                                               r  data_out_status[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[1]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.247ns  (logic 1.346ns (59.874%)  route 0.902ns (40.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[1] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[1]/Q
                         net (fo=3, routed)           0.562    12.106    FSM2/get_command/instr_reg_n_0_[1]
    SLICE_X13Y26         LUT3 (Prop_lut3_I0_O)        0.042    12.148 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.393    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.633 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.902    13.534    data_out_status_OBUF[1]
    N18                  OBUF (Prop_obuf_I_O)         1.106    14.640 r  data_out_status_OBUF[31]_inst/O
                         net (fo=0)                   0.000    14.640    data_out_status[31]
    N18                                                               r  data_out_status[31] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  FSM2/get_command/instr_reg_n_0_[2]
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.317ns  (logic 3.421ns (36.715%)  route 5.896ns (63.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.556    14.562    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.456    15.018 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.926    15.944    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.124    16.068 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.471    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.589 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.268    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.095 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.896    23.991    data_out_status_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.594    26.585 r  data_out_status_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.585    data_out_status[1]
    V14                                                               r  data_out_status[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.180ns  (logic 3.424ns (37.299%)  route 5.756ns (62.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.556    14.562    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.456    15.018 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.926    15.944    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.124    16.068 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.471    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.589 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.268    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.095 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.756    23.851    data_out_status_OBUF[1]
    V13                  OBUF (Prop_obuf_I_O)         2.597    26.448 r  data_out_status_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.448    data_out_status[2]
    V13                                                               r  data_out_status[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.031ns  (logic 3.425ns (37.923%)  route 5.606ns (62.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.556    14.562    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.456    15.018 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.926    15.944    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.124    16.068 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.471    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.589 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.268    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.095 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.606    23.701    data_out_status_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         2.598    26.299 r  data_out_status_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.299    data_out_status[3]
    U16                                                               r  data_out_status[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.891ns  (logic 3.434ns (38.630%)  route 5.456ns (61.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.556    14.562    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.456    15.018 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.926    15.944    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.124    16.068 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.471    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.589 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.268    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.095 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.456    23.552    data_out_status_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         2.607    26.159 r  data_out_status_OBUF[4]_inst/O
                         net (fo=0)                   0.000    26.159    data_out_status[4]
    U15                                                               r  data_out_status[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.731ns  (logic 3.425ns (39.223%)  route 5.306ns (60.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.556    14.562    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.456    15.018 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.926    15.944    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.124    16.068 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.471    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.589 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.268    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.095 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.306    23.402    data_out_status_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         2.598    25.999 r  data_out_status_OBUF[5]_inst/O
                         net (fo=0)                   0.000    25.999    data_out_status[5]
    W14                                                               r  data_out_status[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.590ns  (logic 3.434ns (39.972%)  route 5.156ns (60.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.556    14.562    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.456    15.018 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.926    15.944    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.124    16.068 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.471    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.589 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.268    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.095 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.156    23.252    data_out_status_OBUF[1]
    W13                  OBUF (Prop_obuf_I_O)         2.607    25.858 r  data_out_status_OBUF[6]_inst/O
                         net (fo=0)                   0.000    25.858    data_out_status[6]
    W13                                                               r  data_out_status[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.432ns  (logic 3.426ns (40.625%)  route 5.007ns (59.375%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.556    14.562    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.456    15.018 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.926    15.944    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.124    16.068 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.471    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.589 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.268    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.095 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.007    23.102    data_out_status_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         2.599    25.700 r  data_out_status_OBUF[7]_inst/O
                         net (fo=0)                   0.000    25.700    data_out_status[7]
    W15                                                               r  data_out_status[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.297ns  (logic 3.441ns (41.469%)  route 4.857ns (58.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.556    14.562    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.456    15.018 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.926    15.944    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.124    16.068 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.471    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.589 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.268    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.095 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          4.857    22.952    data_out_status_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         2.614    25.566 r  data_out_status_OBUF[8]_inst/O
                         net (fo=0)                   0.000    25.566    data_out_status[8]
    V15                                                               r  data_out_status[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.130ns  (logic 3.423ns (42.107%)  route 4.707ns (57.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.556    14.562    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.456    15.018 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.926    15.944    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.124    16.068 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.471    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.589 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.268    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.095 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          4.707    22.802    data_out_status_OBUF[1]
    W17                  OBUF (Prop_obuf_I_O)         2.596    25.398 r  data_out_status_OBUF[9]_inst/O
                         net (fo=0)                   0.000    25.398    data_out_status[9]
    W17                                                               r  data_out_status[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.995ns  (logic 3.439ns (43.007%)  route 4.557ns (56.993%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.556    14.562    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.456    15.018 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.926    15.944    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.124    16.068 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.471    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.589 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.268    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.095 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          4.557    22.652    data_out_status_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         2.612    25.264 r  data_out_status_OBUF[10]_inst/O
                         net (fo=0)                   0.000    25.264    data_out_status[10]
    W16                                                               r  data_out_status[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 1.381ns (70.094%)  route 0.589ns (29.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557    11.384    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.141    11.525 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.310    11.835    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.045    11.880 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.018    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.066 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.310    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.550 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.589    13.139    data_out_status_OBUF[1]
    L17                  OBUF (Prop_obuf_I_O)         1.141    14.280 r  data_out_status_OBUF[26]_inst/O
                         net (fo=0)                   0.000    14.280    data_out_status[26]
    L17                                                               r  data_out_status[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.387ns (68.769%)  route 0.630ns (31.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557    11.384    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.141    11.525 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.310    11.835    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.045    11.880 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.018    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.066 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.310    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.550 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.630    13.180    data_out_status_OBUF[1]
    K17                  OBUF (Prop_obuf_I_O)         1.147    14.327 r  data_out_status_OBUF[25]_inst/O
                         net (fo=0)                   0.000    14.327    data_out_status[25]
    K17                                                               r  data_out_status[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.369ns (67.886%)  route 0.648ns (32.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557    11.384    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.141    11.525 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.310    11.835    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.045    11.880 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.018    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.066 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.310    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.550 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.648    13.198    data_out_status_OBUF[1]
    M19                  OBUF (Prop_obuf_I_O)         1.129    14.327 r  data_out_status_OBUF[27]_inst/O
                         net (fo=0)                   0.000    14.327    data_out_status[27]
    M19                                                               r  data_out_status[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.064ns  (logic 1.343ns (65.063%)  route 0.721ns (34.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557    11.384    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.141    11.525 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.310    11.835    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.045    11.880 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.018    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.066 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.310    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.550 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.721    13.271    data_out_status_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         1.103    14.374 r  data_out_status_OBUF[24]_inst/O
                         net (fo=0)                   0.000    14.374    data_out_status[24]
    N17                                                               r  data_out_status[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.353ns (65.374%)  route 0.717ns (34.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557    11.384    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.141    11.525 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.310    11.835    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.045    11.880 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.018    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.066 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.310    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.550 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.717    13.267    data_out_status_OBUF[1]
    R19                  OBUF (Prop_obuf_I_O)         1.113    14.380 r  data_out_status_OBUF[28]_inst/O
                         net (fo=0)                   0.000    14.380    data_out_status[28]
    R19                                                               r  data_out_status[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.347ns (63.271%)  route 0.782ns (36.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557    11.384    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.141    11.525 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.310    11.835    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.045    11.880 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.018    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.066 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.310    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.550 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.782    13.332    data_out_status_OBUF[1]
    P19                  OBUF (Prop_obuf_I_O)         1.107    14.439 r  data_out_status_OBUF[29]_inst/O
                         net (fo=0)                   0.000    14.439    data_out_status[29]
    P19                                                               r  data_out_status[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.347ns (63.211%)  route 0.784ns (36.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557    11.384    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.141    11.525 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.310    11.835    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.045    11.880 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.018    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.066 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.310    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.550 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.784    13.334    data_out_status_OBUF[1]
    P17                  OBUF (Prop_obuf_I_O)         1.107    14.441 r  data_out_status_OBUF[23]_inst/O
                         net (fo=0)                   0.000    14.441    data_out_status[23]
    P17                                                               r  data_out_status[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.353ns (61.502%)  route 0.847ns (38.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557    11.384    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.141    11.525 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.310    11.835    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.045    11.880 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.018    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.066 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.310    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.550 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.847    13.397    data_out_status_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         1.113    14.510 r  data_out_status_OBUF[30]_inst/O
                         net (fo=0)                   0.000    14.510    data_out_status[30]
    N19                                                               r  data_out_status[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.364ns (61.698%)  route 0.847ns (38.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557    11.384    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.141    11.525 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.310    11.835    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.045    11.880 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.018    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.066 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.310    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.550 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.847    13.397    data_out_status_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         1.124    14.521 r  data_out_status_OBUF[22]_inst/O
                         net (fo=0)                   0.000    14.521    data_out_status[22]
    P18                                                               r  data_out_status[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[2]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.247ns  (logic 1.346ns (59.874%)  route 0.902ns (40.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[2] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557    11.384    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.141    11.525 f  FSM2/get_command/instr_reg[2]/Q
                         net (fo=2, routed)           0.310    11.835    FSM2/get_command/instr_reg_n_0_[2]
    SLICE_X13Y26         LUT6 (Prop_lut6_I3_O)        0.045    11.880 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.018    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.066 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.310    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.550 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.902    13.452    data_out_status_OBUF[1]
    N18                  OBUF (Prop_obuf_I_O)         1.106    14.557 r  data_out_status_OBUF[31]_inst/O
                         net (fo=0)                   0.000    14.557    data_out_status[31]
    N18                                                               r  data_out_status[31] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  FSM2/get_command/instr_reg_n_0_[3]
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.317ns  (logic 3.421ns (36.715%)  route 5.896ns (63.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.166    15.241    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.124    15.365 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    15.768    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    15.886 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    16.565    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.392 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.896    23.289    data_out_status_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.594    25.882 r  data_out_status_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.882    data_out_status[1]
    V14                                                               r  data_out_status[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.180ns  (logic 3.424ns (37.299%)  route 5.756ns (62.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.166    15.241    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.124    15.365 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    15.768    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    15.886 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    16.565    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.392 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.756    23.149    data_out_status_OBUF[1]
    V13                  OBUF (Prop_obuf_I_O)         2.597    25.746 r  data_out_status_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.746    data_out_status[2]
    V13                                                               r  data_out_status[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.031ns  (logic 3.425ns (37.923%)  route 5.606ns (62.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.166    15.241    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.124    15.365 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    15.768    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    15.886 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    16.565    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.392 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.606    22.999    data_out_status_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         2.598    25.596 r  data_out_status_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.596    data_out_status[3]
    U16                                                               r  data_out_status[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.891ns  (logic 3.434ns (38.630%)  route 5.456ns (61.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.166    15.241    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.124    15.365 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    15.768    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    15.886 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    16.565    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.392 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.456    22.849    data_out_status_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         2.607    25.456 r  data_out_status_OBUF[4]_inst/O
                         net (fo=0)                   0.000    25.456    data_out_status[4]
    U15                                                               r  data_out_status[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.731ns  (logic 3.425ns (39.223%)  route 5.306ns (60.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.166    15.241    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.124    15.365 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    15.768    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    15.886 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    16.565    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.392 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.306    22.699    data_out_status_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         2.598    25.296 r  data_out_status_OBUF[5]_inst/O
                         net (fo=0)                   0.000    25.296    data_out_status[5]
    W14                                                               r  data_out_status[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.590ns  (logic 3.434ns (39.972%)  route 5.156ns (60.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.166    15.241    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.124    15.365 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    15.768    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    15.886 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    16.565    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.392 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.156    22.549    data_out_status_OBUF[1]
    W13                  OBUF (Prop_obuf_I_O)         2.607    25.156 r  data_out_status_OBUF[6]_inst/O
                         net (fo=0)                   0.000    25.156    data_out_status[6]
    W13                                                               r  data_out_status[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.432ns  (logic 3.426ns (40.625%)  route 5.007ns (59.375%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.166    15.241    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.124    15.365 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    15.768    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    15.886 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    16.565    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.392 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.007    22.399    data_out_status_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         2.599    24.998 r  data_out_status_OBUF[7]_inst/O
                         net (fo=0)                   0.000    24.998    data_out_status[7]
    W15                                                               r  data_out_status[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.297ns  (logic 3.441ns (41.469%)  route 4.857ns (58.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.166    15.241    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.124    15.365 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    15.768    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    15.886 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    16.565    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.392 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          4.857    22.249    data_out_status_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         2.614    24.863 r  data_out_status_OBUF[8]_inst/O
                         net (fo=0)                   0.000    24.863    data_out_status[8]
    V15                                                               r  data_out_status[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.130ns  (logic 3.423ns (42.107%)  route 4.707ns (57.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.166    15.241    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.124    15.365 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    15.768    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    15.886 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    16.565    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.392 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          4.707    22.099    data_out_status_OBUF[1]
    W17                  OBUF (Prop_obuf_I_O)         2.596    24.695 r  data_out_status_OBUF[9]_inst/O
                         net (fo=0)                   0.000    24.695    data_out_status[9]
    W17                                                               r  data_out_status[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.995ns  (logic 3.439ns (43.007%)  route 4.557ns (56.993%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.166    15.241    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.124    15.365 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    15.768    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    15.886 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    16.565    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.392 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          4.557    21.949    data_out_status_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         2.612    24.561 r  data_out_status_OBUF[10]_inst/O
                         net (fo=0)                   0.000    24.561    data_out_status[10]
    W16                                                               r  data_out_status[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 1.381ns (70.094%)  route 0.589ns (29.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.064    11.609    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.045    11.654 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.792    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    11.840 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.084    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.324 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.589    12.913    data_out_status_OBUF[1]
    L17                  OBUF (Prop_obuf_I_O)         1.141    14.054 r  data_out_status_OBUF[26]_inst/O
                         net (fo=0)                   0.000    14.054    data_out_status[26]
    L17                                                               r  data_out_status[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.387ns (68.769%)  route 0.630ns (31.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.064    11.609    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.045    11.654 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.792    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    11.840 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.084    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.324 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.630    12.954    data_out_status_OBUF[1]
    K17                  OBUF (Prop_obuf_I_O)         1.147    14.101 r  data_out_status_OBUF[25]_inst/O
                         net (fo=0)                   0.000    14.101    data_out_status[25]
    K17                                                               r  data_out_status[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.369ns (67.886%)  route 0.648ns (32.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.064    11.609    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.045    11.654 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.792    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    11.840 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.084    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.324 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.648    12.972    data_out_status_OBUF[1]
    M19                  OBUF (Prop_obuf_I_O)         1.129    14.101 r  data_out_status_OBUF[27]_inst/O
                         net (fo=0)                   0.000    14.101    data_out_status[27]
    M19                                                               r  data_out_status[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.064ns  (logic 1.343ns (65.063%)  route 0.721ns (34.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.064    11.609    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.045    11.654 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.792    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    11.840 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.084    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.324 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.721    13.045    data_out_status_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         1.103    14.148 r  data_out_status_OBUF[24]_inst/O
                         net (fo=0)                   0.000    14.148    data_out_status[24]
    N17                                                               r  data_out_status[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.353ns (65.374%)  route 0.717ns (34.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.064    11.609    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.045    11.654 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.792    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    11.840 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.084    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.324 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.717    13.041    data_out_status_OBUF[1]
    R19                  OBUF (Prop_obuf_I_O)         1.113    14.155 r  data_out_status_OBUF[28]_inst/O
                         net (fo=0)                   0.000    14.155    data_out_status[28]
    R19                                                               r  data_out_status[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.347ns (63.271%)  route 0.782ns (36.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.064    11.609    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.045    11.654 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.792    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    11.840 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.084    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.324 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.782    13.106    data_out_status_OBUF[1]
    P19                  OBUF (Prop_obuf_I_O)         1.107    14.213 r  data_out_status_OBUF[29]_inst/O
                         net (fo=0)                   0.000    14.213    data_out_status[29]
    P19                                                               r  data_out_status[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.347ns (63.211%)  route 0.784ns (36.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.064    11.609    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.045    11.654 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.792    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    11.840 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.084    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.324 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.784    13.108    data_out_status_OBUF[1]
    P17                  OBUF (Prop_obuf_I_O)         1.107    14.215 r  data_out_status_OBUF[23]_inst/O
                         net (fo=0)                   0.000    14.215    data_out_status[23]
    P17                                                               r  data_out_status[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.353ns (61.502%)  route 0.847ns (38.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.064    11.609    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.045    11.654 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.792    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    11.840 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.084    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.324 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.847    13.171    data_out_status_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         1.113    14.284 r  data_out_status_OBUF[30]_inst/O
                         net (fo=0)                   0.000    14.284    data_out_status[30]
    N19                                                               r  data_out_status[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.364ns (61.698%)  route 0.847ns (38.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.064    11.609    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.045    11.654 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.792    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    11.840 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.084    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.324 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.847    13.171    data_out_status_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         1.124    14.295 r  data_out_status_OBUF[22]_inst/O
                         net (fo=0)                   0.000    14.295    data_out_status[22]
    P18                                                               r  data_out_status[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[3]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.247ns  (logic 1.346ns (59.874%)  route 0.902ns (40.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[3] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[3]/Q
                         net (fo=2, routed)           0.064    11.609    FSM2/get_command/instr_reg_n_0_[3]
    SLICE_X13Y26         LUT6 (Prop_lut6_I2_O)        0.045    11.654 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.792    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    11.840 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.084    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.324 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.902    13.226    data_out_status_OBUF[1]
    N18                  OBUF (Prop_obuf_I_O)         1.106    14.332 r  data_out_status_OBUF[31]_inst/O
                         net (fo=0)                   0.000    14.332    data_out_status[31]
    N18                                                               r  data_out_status[31] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  FSM2/get_command/instr_reg_n_0_[4]
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.972ns  (logic 3.076ns (34.282%)  route 5.896ns (65.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           1.016    16.091    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.124    16.215 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.618    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.736 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.415    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.636    20.051    
    SLICE_X14Y26                                      0.000    20.051 f  FSM2/MUX_status/output_token_reg[31]/D
    SLICE_X14Y26         LDCE (DToQ_ldce_D_Q)         0.482    20.533 f  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.896    26.429    data_out_status_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.594    29.022 f  data_out_status_OBUF[1]_inst/O
                         net (fo=0)                   0.000    29.022    data_out_status[1]
    V14                                                               f  data_out_status[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.835ns  (logic 3.079ns (34.850%)  route 5.756ns (65.150%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           1.016    16.091    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.124    16.215 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.618    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.736 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.415    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.636    20.051    
    SLICE_X14Y26                                      0.000    20.051 f  FSM2/MUX_status/output_token_reg[31]/D
    SLICE_X14Y26         LDCE (DToQ_ldce_D_Q)         0.482    20.533 f  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.756    26.289    data_out_status_OBUF[1]
    V13                  OBUF (Prop_obuf_I_O)         2.597    28.886 f  data_out_status_OBUF[2]_inst/O
                         net (fo=0)                   0.000    28.886    data_out_status[2]
    V13                                                               f  data_out_status[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.686ns  (logic 3.080ns (35.457%)  route 5.606ns (64.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           1.016    16.091    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.124    16.215 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.618    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.736 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.415    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.636    20.051    
    SLICE_X14Y26                                      0.000    20.051 f  FSM2/MUX_status/output_token_reg[31]/D
    SLICE_X14Y26         LDCE (DToQ_ldce_D_Q)         0.482    20.533 f  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.606    26.139    data_out_status_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         2.598    28.736 f  data_out_status_OBUF[3]_inst/O
                         net (fo=0)                   0.000    28.736    data_out_status[3]
    U16                                                               f  data_out_status[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.546ns  (logic 3.089ns (36.152%)  route 5.456ns (63.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           1.016    16.091    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.124    16.215 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.618    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.736 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.415    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.636    20.051    
    SLICE_X14Y26                                      0.000    20.051 f  FSM2/MUX_status/output_token_reg[31]/D
    SLICE_X14Y26         LDCE (DToQ_ldce_D_Q)         0.482    20.533 f  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.456    25.989    data_out_status_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         2.607    28.596 f  data_out_status_OBUF[4]_inst/O
                         net (fo=0)                   0.000    28.596    data_out_status[4]
    U15                                                               f  data_out_status[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.386ns  (logic 3.080ns (36.723%)  route 5.306ns (63.277%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           1.016    16.091    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.124    16.215 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.618    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.736 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.415    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.636    20.051    
    SLICE_X14Y26                                      0.000    20.051 f  FSM2/MUX_status/output_token_reg[31]/D
    SLICE_X14Y26         LDCE (DToQ_ldce_D_Q)         0.482    20.533 f  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.306    25.839    data_out_status_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         2.598    28.436 f  data_out_status_OBUF[5]_inst/O
                         net (fo=0)                   0.000    28.436    data_out_status[5]
    W14                                                               f  data_out_status[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.245ns  (logic 3.089ns (37.461%)  route 5.156ns (62.539%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           1.016    16.091    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.124    16.215 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.618    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.736 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.415    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.636    20.051    
    SLICE_X14Y26                                      0.000    20.051 f  FSM2/MUX_status/output_token_reg[31]/D
    SLICE_X14Y26         LDCE (DToQ_ldce_D_Q)         0.482    20.533 f  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.156    25.689    data_out_status_OBUF[1]
    W13                  OBUF (Prop_obuf_I_O)         2.607    28.296 f  data_out_status_OBUF[6]_inst/O
                         net (fo=0)                   0.000    28.296    data_out_status[6]
    W13                                                               f  data_out_status[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.087ns  (logic 3.081ns (38.092%)  route 5.007ns (61.908%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           1.016    16.091    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.124    16.215 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.618    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.736 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.415    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.636    20.051    
    SLICE_X14Y26                                      0.000    20.051 f  FSM2/MUX_status/output_token_reg[31]/D
    SLICE_X14Y26         LDCE (DToQ_ldce_D_Q)         0.482    20.533 f  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.007    25.539    data_out_status_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         2.599    28.138 f  data_out_status_OBUF[7]_inst/O
                         net (fo=0)                   0.000    28.138    data_out_status[7]
    W15                                                               f  data_out_status[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.952ns  (logic 3.096ns (38.930%)  route 4.857ns (61.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           1.016    16.091    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.124    16.215 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.618    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.736 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.415    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.636    20.051    
    SLICE_X14Y26                                      0.000    20.051 f  FSM2/MUX_status/output_token_reg[31]/D
    SLICE_X14Y26         LDCE (DToQ_ldce_D_Q)         0.482    20.533 f  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          4.857    25.389    data_out_status_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         2.614    28.003 f  data_out_status_OBUF[8]_inst/O
                         net (fo=0)                   0.000    28.003    data_out_status[8]
    V15                                                               f  data_out_status[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.785ns  (logic 3.078ns (39.541%)  route 4.707ns (60.459%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           1.016    16.091    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.124    16.215 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.618    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.736 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.415    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.636    20.051    
    SLICE_X14Y26                                      0.000    20.051 f  FSM2/MUX_status/output_token_reg[31]/D
    SLICE_X14Y26         LDCE (DToQ_ldce_D_Q)         0.482    20.533 f  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          4.707    25.239    data_out_status_OBUF[1]
    W17                  OBUF (Prop_obuf_I_O)         2.596    27.836 f  data_out_status_OBUF[9]_inst/O
                         net (fo=0)                   0.000    27.836    data_out_status[9]
    W17                                                               f  data_out_status[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/D
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.650ns  (logic 3.094ns (40.437%)  route 4.557ns (59.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           1.016    16.091    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.124    16.215 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.618    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.736 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.415    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
                         time given to startpoint     2.636    20.051    
    SLICE_X14Y26                                      0.000    20.051 f  FSM2/MUX_status/output_token_reg[31]/D
    SLICE_X14Y26         LDCE (DToQ_ldce_D_Q)         0.482    20.533 f  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          4.557    25.089    data_out_status_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         2.612    27.701 f  data_out_status_OBUF[10]_inst/O
                         net (fo=0)                   0.000    27.701    data_out_status[10]
    W16                                                               f  data_out_status[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 1.381ns (70.094%)  route 0.589ns (29.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.352    11.897    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.045    11.942 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.080    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.128 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.372    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.612 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.589    13.201    data_out_status_OBUF[1]
    L17                  OBUF (Prop_obuf_I_O)         1.141    14.342 r  data_out_status_OBUF[26]_inst/O
                         net (fo=0)                   0.000    14.342    data_out_status[26]
    L17                                                               r  data_out_status[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.387ns (68.769%)  route 0.630ns (31.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.352    11.897    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.045    11.942 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.080    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.128 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.372    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.612 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.630    13.242    data_out_status_OBUF[1]
    K17                  OBUF (Prop_obuf_I_O)         1.147    14.388 r  data_out_status_OBUF[25]_inst/O
                         net (fo=0)                   0.000    14.388    data_out_status[25]
    K17                                                               r  data_out_status[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.369ns (67.886%)  route 0.648ns (32.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.352    11.897    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.045    11.942 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.080    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.128 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.372    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.612 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.648    13.260    data_out_status_OBUF[1]
    M19                  OBUF (Prop_obuf_I_O)         1.129    14.388 r  data_out_status_OBUF[27]_inst/O
                         net (fo=0)                   0.000    14.388    data_out_status[27]
    M19                                                               r  data_out_status[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.064ns  (logic 1.343ns (65.063%)  route 0.721ns (34.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.352    11.897    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.045    11.942 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.080    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.128 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.372    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.612 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.721    13.333    data_out_status_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         1.103    14.436 r  data_out_status_OBUF[24]_inst/O
                         net (fo=0)                   0.000    14.436    data_out_status[24]
    N17                                                               r  data_out_status[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.353ns (65.374%)  route 0.717ns (34.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.352    11.897    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.045    11.942 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.080    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.128 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.372    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.612 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.717    13.329    data_out_status_OBUF[1]
    R19                  OBUF (Prop_obuf_I_O)         1.113    14.442 r  data_out_status_OBUF[28]_inst/O
                         net (fo=0)                   0.000    14.442    data_out_status[28]
    R19                                                               r  data_out_status[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.347ns (63.271%)  route 0.782ns (36.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.352    11.897    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.045    11.942 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.080    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.128 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.372    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.612 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.782    13.394    data_out_status_OBUF[1]
    P19                  OBUF (Prop_obuf_I_O)         1.107    14.500 r  data_out_status_OBUF[29]_inst/O
                         net (fo=0)                   0.000    14.500    data_out_status[29]
    P19                                                               r  data_out_status[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.347ns (63.211%)  route 0.784ns (36.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.352    11.897    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.045    11.942 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.080    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.128 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.372    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.612 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.784    13.396    data_out_status_OBUF[1]
    P17                  OBUF (Prop_obuf_I_O)         1.107    14.503 r  data_out_status_OBUF[23]_inst/O
                         net (fo=0)                   0.000    14.503    data_out_status[23]
    P17                                                               r  data_out_status[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.353ns (61.502%)  route 0.847ns (38.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.352    11.897    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.045    11.942 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.080    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.128 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.372    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.612 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.847    13.459    data_out_status_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         1.113    14.571 r  data_out_status_OBUF[30]_inst/O
                         net (fo=0)                   0.000    14.571    data_out_status[30]
    N19                                                               r  data_out_status[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.364ns (61.698%)  route 0.847ns (38.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.352    11.897    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.045    11.942 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.080    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.128 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.372    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.612 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.847    13.459    data_out_status_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         1.124    14.583 r  data_out_status_OBUF[22]_inst/O
                         net (fo=0)                   0.000    14.583    data_out_status[22]
    P18                                                               r  data_out_status[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[4]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.247ns  (logic 1.346ns (59.874%)  route 0.902ns (40.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[4] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[4]/Q
                         net (fo=2, routed)           0.352    11.897    FSM2/get_command/instr_reg_n_0_[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.045    11.942 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.080    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.128 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.372    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.612 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.902    13.514    data_out_status_OBUF[1]
    N18                  OBUF (Prop_obuf_I_O)         1.106    14.619 r  data_out_status_OBUF[31]_inst/O
                         net (fo=0)                   0.000    14.619    data_out_status[31]
    N18                                                               r  data_out_status[31] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  FSM2/get_command/instr_reg_n_0_[5]
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.317ns  (logic 3.421ns (36.715%)  route 5.896ns (63.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.276    15.351    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    15.475 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    15.878    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    15.996 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    16.676    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.503 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.896    23.399    data_out_status_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.594    25.992 r  data_out_status_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.992    data_out_status[1]
    V14                                                               r  data_out_status[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.180ns  (logic 3.424ns (37.299%)  route 5.756ns (62.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.276    15.351    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    15.475 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    15.878    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    15.996 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    16.676    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.503 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.756    23.259    data_out_status_OBUF[1]
    V13                  OBUF (Prop_obuf_I_O)         2.597    25.856 r  data_out_status_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.856    data_out_status[2]
    V13                                                               r  data_out_status[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.031ns  (logic 3.425ns (37.923%)  route 5.606ns (62.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.276    15.351    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    15.475 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    15.878    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    15.996 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    16.676    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.503 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.606    23.109    data_out_status_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         2.598    25.707 r  data_out_status_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.707    data_out_status[3]
    U16                                                               r  data_out_status[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.891ns  (logic 3.434ns (38.630%)  route 5.456ns (61.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.276    15.351    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    15.475 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    15.878    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    15.996 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    16.676    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.503 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.456    22.959    data_out_status_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         2.607    25.566 r  data_out_status_OBUF[4]_inst/O
                         net (fo=0)                   0.000    25.566    data_out_status[4]
    U15                                                               r  data_out_status[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.731ns  (logic 3.425ns (39.223%)  route 5.306ns (60.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.276    15.351    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    15.475 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    15.878    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    15.996 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    16.676    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.503 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.306    22.809    data_out_status_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         2.598    25.407 r  data_out_status_OBUF[5]_inst/O
                         net (fo=0)                   0.000    25.407    data_out_status[5]
    W14                                                               r  data_out_status[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.590ns  (logic 3.434ns (39.972%)  route 5.156ns (60.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.276    15.351    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    15.475 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    15.878    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    15.996 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    16.676    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.503 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.156    22.659    data_out_status_OBUF[1]
    W13                  OBUF (Prop_obuf_I_O)         2.607    25.266 r  data_out_status_OBUF[6]_inst/O
                         net (fo=0)                   0.000    25.266    data_out_status[6]
    W13                                                               r  data_out_status[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.432ns  (logic 3.426ns (40.625%)  route 5.007ns (59.375%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.276    15.351    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    15.475 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    15.878    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    15.996 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    16.676    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.503 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.007    22.509    data_out_status_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         2.599    25.108 r  data_out_status_OBUF[7]_inst/O
                         net (fo=0)                   0.000    25.108    data_out_status[7]
    W15                                                               r  data_out_status[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.297ns  (logic 3.441ns (41.469%)  route 4.857ns (58.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.276    15.351    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    15.475 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    15.878    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    15.996 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    16.676    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.503 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          4.857    22.359    data_out_status_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         2.614    24.973 r  data_out_status_OBUF[8]_inst/O
                         net (fo=0)                   0.000    24.973    data_out_status[8]
    V15                                                               r  data_out_status[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.130ns  (logic 3.423ns (42.107%)  route 4.707ns (57.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.276    15.351    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    15.475 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    15.878    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    15.996 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    16.676    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.503 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          4.707    22.209    data_out_status_OBUF[1]
    W17                  OBUF (Prop_obuf_I_O)         2.596    24.806 r  data_out_status_OBUF[9]_inst/O
                         net (fo=0)                   0.000    24.806    data_out_status[9]
    W17                                                               r  data_out_status[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.995ns  (logic 3.439ns (43.007%)  route 4.557ns (56.993%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.518    15.075 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.276    15.351    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    15.475 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    15.878    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    15.996 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    16.676    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.503 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          4.557    22.059    data_out_status_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         2.612    24.671 r  data_out_status_OBUF[10]_inst/O
                         net (fo=0)                   0.000    24.671    data_out_status[10]
    W16                                                               r  data_out_status[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 1.381ns (70.094%)  route 0.589ns (29.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.096    11.641    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.045    11.686 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.824    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    11.872 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.117    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.357 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.589    12.946    data_out_status_OBUF[1]
    L17                  OBUF (Prop_obuf_I_O)         1.141    14.086 r  data_out_status_OBUF[26]_inst/O
                         net (fo=0)                   0.000    14.086    data_out_status[26]
    L17                                                               r  data_out_status[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.387ns (68.769%)  route 0.630ns (31.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.096    11.641    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.045    11.686 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.824    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    11.872 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.117    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.357 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.630    12.986    data_out_status_OBUF[1]
    K17                  OBUF (Prop_obuf_I_O)         1.147    14.133 r  data_out_status_OBUF[25]_inst/O
                         net (fo=0)                   0.000    14.133    data_out_status[25]
    K17                                                               r  data_out_status[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.369ns (67.886%)  route 0.648ns (32.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.096    11.641    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.045    11.686 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.824    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    11.872 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.117    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.357 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.648    13.004    data_out_status_OBUF[1]
    M19                  OBUF (Prop_obuf_I_O)         1.129    14.133 r  data_out_status_OBUF[27]_inst/O
                         net (fo=0)                   0.000    14.133    data_out_status[27]
    M19                                                               r  data_out_status[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.064ns  (logic 1.343ns (65.063%)  route 0.721ns (34.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.096    11.641    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.045    11.686 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.824    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    11.872 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.117    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.357 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.721    13.078    data_out_status_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         1.103    14.180 r  data_out_status_OBUF[24]_inst/O
                         net (fo=0)                   0.000    14.180    data_out_status[24]
    N17                                                               r  data_out_status[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.353ns (65.374%)  route 0.717ns (34.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.096    11.641    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.045    11.686 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.824    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    11.872 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.117    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.357 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.717    13.073    data_out_status_OBUF[1]
    R19                  OBUF (Prop_obuf_I_O)         1.113    14.187 r  data_out_status_OBUF[28]_inst/O
                         net (fo=0)                   0.000    14.187    data_out_status[28]
    R19                                                               r  data_out_status[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.347ns (63.271%)  route 0.782ns (36.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.096    11.641    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.045    11.686 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.824    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    11.872 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.117    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.357 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.782    13.138    data_out_status_OBUF[1]
    P19                  OBUF (Prop_obuf_I_O)         1.107    14.245 r  data_out_status_OBUF[29]_inst/O
                         net (fo=0)                   0.000    14.245    data_out_status[29]
    P19                                                               r  data_out_status[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.347ns (63.211%)  route 0.784ns (36.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.096    11.641    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.045    11.686 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.824    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    11.872 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.117    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.357 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.784    13.140    data_out_status_OBUF[1]
    P17                  OBUF (Prop_obuf_I_O)         1.107    14.247 r  data_out_status_OBUF[23]_inst/O
                         net (fo=0)                   0.000    14.247    data_out_status[23]
    P17                                                               r  data_out_status[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.353ns (61.502%)  route 0.847ns (38.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.096    11.641    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.045    11.686 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.824    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    11.872 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.117    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.357 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.847    13.203    data_out_status_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         1.113    14.316 r  data_out_status_OBUF[30]_inst/O
                         net (fo=0)                   0.000    14.316    data_out_status[30]
    N19                                                               r  data_out_status[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.364ns (61.698%)  route 0.847ns (38.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.096    11.641    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.045    11.686 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.824    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    11.872 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.117    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.357 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.847    13.203    data_out_status_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         1.124    14.327 r  data_out_status_OBUF[22]_inst/O
                         net (fo=0)                   0.000    14.327    data_out_status[22]
    P18                                                               r  data_out_status[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[5]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.247ns  (logic 1.346ns (59.874%)  route 0.902ns (40.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[5] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.164    11.545 f  FSM2/get_command/instr_reg[5]/Q
                         net (fo=2, routed)           0.096    11.641    FSM2/get_command/instr_reg_n_0_[5]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.045    11.686 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.824    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    11.872 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.117    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.357 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.902    13.258    data_out_status_OBUF[1]
    N18                  OBUF (Prop_obuf_I_O)         1.106    14.364 r  data_out_status_OBUF[31]_inst/O
                         net (fo=0)                   0.000    14.364    data_out_status[31]
    N18                                                               r  data_out_status[31] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  FSM2/get_command/instr_reg_n_0_[6]
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.317ns  (logic 3.421ns (36.715%)  route 5.896ns (63.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.556    14.562    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.456    15.018 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.736    15.754    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.124    15.878 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.281    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.399 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.078    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.905 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.896    23.801    data_out_status_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.594    26.395 r  data_out_status_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.395    data_out_status[1]
    V14                                                               r  data_out_status[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.180ns  (logic 3.424ns (37.299%)  route 5.756ns (62.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.556    14.562    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.456    15.018 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.736    15.754    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.124    15.878 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.281    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.399 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.078    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.905 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.756    23.661    data_out_status_OBUF[1]
    V13                  OBUF (Prop_obuf_I_O)         2.597    26.259 r  data_out_status_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.259    data_out_status[2]
    V13                                                               r  data_out_status[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.031ns  (logic 3.425ns (37.923%)  route 5.606ns (62.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.556    14.562    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.456    15.018 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.736    15.754    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.124    15.878 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.281    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.399 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.078    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.905 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.606    23.512    data_out_status_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         2.598    26.109 r  data_out_status_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.109    data_out_status[3]
    U16                                                               r  data_out_status[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.891ns  (logic 3.434ns (38.630%)  route 5.456ns (61.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.556    14.562    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.456    15.018 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.736    15.754    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.124    15.878 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.281    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.399 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.078    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.905 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.456    23.362    data_out_status_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         2.607    25.969 r  data_out_status_OBUF[4]_inst/O
                         net (fo=0)                   0.000    25.969    data_out_status[4]
    U15                                                               r  data_out_status[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.731ns  (logic 3.425ns (39.223%)  route 5.306ns (60.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.556    14.562    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.456    15.018 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.736    15.754    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.124    15.878 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.281    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.399 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.078    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.905 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.306    23.212    data_out_status_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         2.598    25.809 r  data_out_status_OBUF[5]_inst/O
                         net (fo=0)                   0.000    25.809    data_out_status[5]
    W14                                                               r  data_out_status[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.590ns  (logic 3.434ns (39.972%)  route 5.156ns (60.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.556    14.562    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.456    15.018 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.736    15.754    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.124    15.878 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.281    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.399 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.078    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.905 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.156    23.062    data_out_status_OBUF[1]
    W13                  OBUF (Prop_obuf_I_O)         2.607    25.668 r  data_out_status_OBUF[6]_inst/O
                         net (fo=0)                   0.000    25.668    data_out_status[6]
    W13                                                               r  data_out_status[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.432ns  (logic 3.426ns (40.625%)  route 5.007ns (59.375%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.556    14.562    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.456    15.018 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.736    15.754    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.124    15.878 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.281    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.399 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.078    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.905 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.007    22.912    data_out_status_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         2.599    25.510 r  data_out_status_OBUF[7]_inst/O
                         net (fo=0)                   0.000    25.510    data_out_status[7]
    W15                                                               r  data_out_status[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.297ns  (logic 3.441ns (41.469%)  route 4.857ns (58.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.556    14.562    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.456    15.018 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.736    15.754    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.124    15.878 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.281    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.399 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.078    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.905 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          4.857    22.762    data_out_status_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         2.614    25.376 r  data_out_status_OBUF[8]_inst/O
                         net (fo=0)                   0.000    25.376    data_out_status[8]
    V15                                                               r  data_out_status[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.130ns  (logic 3.423ns (42.107%)  route 4.707ns (57.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.556    14.562    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.456    15.018 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.736    15.754    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.124    15.878 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.281    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.399 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.078    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.905 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          4.707    22.612    data_out_status_OBUF[1]
    W17                  OBUF (Prop_obuf_I_O)         2.596    25.208 r  data_out_status_OBUF[9]_inst/O
                         net (fo=0)                   0.000    25.208    data_out_status[9]
    W17                                                               r  data_out_status[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.995ns  (logic 3.439ns (43.007%)  route 4.557ns (56.993%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.556    14.562    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.456    15.018 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.736    15.754    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.124    15.878 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.281    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.399 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.078    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    17.905 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          4.557    22.462    data_out_status_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         2.612    25.074 r  data_out_status_OBUF[10]_inst/O
                         net (fo=0)                   0.000    25.074    data_out_status[10]
    W16                                                               r  data_out_status[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 1.381ns (70.094%)  route 0.589ns (29.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557    11.384    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.141    11.525 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.265    11.790    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.045    11.835 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.973    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.021 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.265    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.505 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.589    13.094    data_out_status_OBUF[1]
    L17                  OBUF (Prop_obuf_I_O)         1.141    14.235 r  data_out_status_OBUF[26]_inst/O
                         net (fo=0)                   0.000    14.235    data_out_status[26]
    L17                                                               r  data_out_status[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.387ns (68.769%)  route 0.630ns (31.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557    11.384    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.141    11.525 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.265    11.790    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.045    11.835 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.973    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.021 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.265    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.505 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.630    13.135    data_out_status_OBUF[1]
    K17                  OBUF (Prop_obuf_I_O)         1.147    14.282 r  data_out_status_OBUF[25]_inst/O
                         net (fo=0)                   0.000    14.282    data_out_status[25]
    K17                                                               r  data_out_status[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.369ns (67.886%)  route 0.648ns (32.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557    11.384    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.141    11.525 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.265    11.790    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.045    11.835 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.973    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.021 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.265    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.505 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.648    13.153    data_out_status_OBUF[1]
    M19                  OBUF (Prop_obuf_I_O)         1.129    14.282 r  data_out_status_OBUF[27]_inst/O
                         net (fo=0)                   0.000    14.282    data_out_status[27]
    M19                                                               r  data_out_status[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.064ns  (logic 1.343ns (65.063%)  route 0.721ns (34.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557    11.384    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.141    11.525 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.265    11.790    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.045    11.835 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.973    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.021 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.265    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.505 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.721    13.226    data_out_status_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         1.103    14.329 r  data_out_status_OBUF[24]_inst/O
                         net (fo=0)                   0.000    14.329    data_out_status[24]
    N17                                                               r  data_out_status[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.353ns (65.374%)  route 0.717ns (34.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557    11.384    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.141    11.525 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.265    11.790    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.045    11.835 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.973    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.021 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.265    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.505 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.717    13.222    data_out_status_OBUF[1]
    R19                  OBUF (Prop_obuf_I_O)         1.113    14.336 r  data_out_status_OBUF[28]_inst/O
                         net (fo=0)                   0.000    14.336    data_out_status[28]
    R19                                                               r  data_out_status[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.347ns (63.271%)  route 0.782ns (36.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557    11.384    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.141    11.525 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.265    11.790    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.045    11.835 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.973    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.021 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.265    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.505 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.782    13.287    data_out_status_OBUF[1]
    P19                  OBUF (Prop_obuf_I_O)         1.107    14.394 r  data_out_status_OBUF[29]_inst/O
                         net (fo=0)                   0.000    14.394    data_out_status[29]
    P19                                                               r  data_out_status[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.347ns (63.211%)  route 0.784ns (36.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557    11.384    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.141    11.525 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.265    11.790    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.045    11.835 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.973    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.021 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.265    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.505 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.784    13.289    data_out_status_OBUF[1]
    P17                  OBUF (Prop_obuf_I_O)         1.107    14.396 r  data_out_status_OBUF[23]_inst/O
                         net (fo=0)                   0.000    14.396    data_out_status[23]
    P17                                                               r  data_out_status[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.353ns (61.502%)  route 0.847ns (38.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557    11.384    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.141    11.525 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.265    11.790    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.045    11.835 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.973    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.021 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.265    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.505 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.847    13.352    data_out_status_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         1.113    14.465 r  data_out_status_OBUF[30]_inst/O
                         net (fo=0)                   0.000    14.465    data_out_status[30]
    N19                                                               r  data_out_status[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.364ns (61.698%)  route 0.847ns (38.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557    11.384    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.141    11.525 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.265    11.790    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.045    11.835 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.973    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.021 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.265    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.505 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.847    13.352    data_out_status_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         1.124    14.476 r  data_out_status_OBUF[22]_inst/O
                         net (fo=0)                   0.000    14.476    data_out_status[22]
    P18                                                               r  data_out_status[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[6]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.247ns  (logic 1.346ns (59.874%)  route 0.902ns (40.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[6] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.557    11.384    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE (Prop_fdpe_C_Q)         0.141    11.525 f  FSM2/get_command/instr_reg[6]/Q
                         net (fo=2, routed)           0.265    11.790    FSM2/get_command/instr_reg_n_0_[6]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.045    11.835 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    11.973    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.021 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.265    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.505 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.902    13.407    data_out_status_OBUF[1]
    N18                  OBUF (Prop_obuf_I_O)         1.106    14.513 r  data_out_status_OBUF[31]_inst/O
                         net (fo=0)                   0.000    14.513    data_out_status[31]
    N18                                                               r  data_out_status[31] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  FSM2/get_command/instr_reg_n_0_[7]
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.317ns  (logic 3.421ns (36.715%)  route 5.896ns (63.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.478    15.035 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.677    15.712    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.295    16.007 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.410    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.528 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.207    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.034 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.896    23.930    data_out_status_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.594    26.524 r  data_out_status_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.524    data_out_status[1]
    V14                                                               r  data_out_status[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.180ns  (logic 3.424ns (37.299%)  route 5.756ns (62.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.478    15.035 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.677    15.712    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.295    16.007 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.410    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.528 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.207    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.034 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.756    23.790    data_out_status_OBUF[1]
    V13                  OBUF (Prop_obuf_I_O)         2.597    26.387 r  data_out_status_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.387    data_out_status[2]
    V13                                                               r  data_out_status[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.031ns  (logic 3.425ns (37.923%)  route 5.606ns (62.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.478    15.035 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.677    15.712    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.295    16.007 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.410    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.528 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.207    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.034 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.606    23.640    data_out_status_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         2.598    26.238 r  data_out_status_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.238    data_out_status[3]
    U16                                                               r  data_out_status[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.891ns  (logic 3.434ns (38.630%)  route 5.456ns (61.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.478    15.035 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.677    15.712    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.295    16.007 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.410    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.528 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.207    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.034 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.456    23.490    data_out_status_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         2.607    26.098 r  data_out_status_OBUF[4]_inst/O
                         net (fo=0)                   0.000    26.098    data_out_status[4]
    U15                                                               r  data_out_status[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.731ns  (logic 3.425ns (39.223%)  route 5.306ns (60.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.478    15.035 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.677    15.712    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.295    16.007 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.410    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.528 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.207    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.034 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.306    23.340    data_out_status_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         2.598    25.938 r  data_out_status_OBUF[5]_inst/O
                         net (fo=0)                   0.000    25.938    data_out_status[5]
    W14                                                               r  data_out_status[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.590ns  (logic 3.434ns (39.972%)  route 5.156ns (60.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.478    15.035 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.677    15.712    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.295    16.007 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.410    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.528 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.207    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.034 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.156    23.191    data_out_status_OBUF[1]
    W13                  OBUF (Prop_obuf_I_O)         2.607    25.797 r  data_out_status_OBUF[6]_inst/O
                         net (fo=0)                   0.000    25.797    data_out_status[6]
    W13                                                               r  data_out_status[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.432ns  (logic 3.426ns (40.625%)  route 5.007ns (59.375%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.478    15.035 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.677    15.712    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.295    16.007 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.410    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.528 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.207    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.034 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          5.007    23.041    data_out_status_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         2.599    25.639 r  data_out_status_OBUF[7]_inst/O
                         net (fo=0)                   0.000    25.639    data_out_status[7]
    W15                                                               r  data_out_status[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.297ns  (logic 3.441ns (41.469%)  route 4.857ns (58.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.478    15.035 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.677    15.712    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.295    16.007 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.410    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.528 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.207    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.034 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          4.857    22.891    data_out_status_OBUF[1]
    V15                  OBUF (Prop_obuf_I_O)         2.614    25.505 r  data_out_status_OBUF[8]_inst/O
                         net (fo=0)                   0.000    25.505    data_out_status[8]
    V15                                                               r  data_out_status[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.130ns  (logic 3.423ns (42.107%)  route 4.707ns (57.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.478    15.035 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.677    15.712    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.295    16.007 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.410    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.528 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.207    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.034 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          4.707    22.741    data_out_status_OBUF[1]
    W17                  OBUF (Prop_obuf_I_O)         2.596    25.337 r  data_out_status_OBUF[9]_inst/O
                         net (fo=0)                   0.000    25.337    data_out_status[9]
    W17                                                               r  data_out_status[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.995ns  (logic 3.439ns (43.007%)  route 4.557ns (56.993%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938    10.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.551    14.557    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.478    15.035 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.677    15.712    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.295    16.007 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.403    16.410    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.118    16.528 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.679    17.207    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.827    18.034 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          4.557    22.591    data_out_status_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         2.612    25.202 r  data_out_status_OBUF[10]_inst/O
                         net (fo=0)                   0.000    25.202    data_out_status[10]
    W16                                                               r  data_out_status[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 1.381ns (70.094%)  route 0.589ns (29.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.148    11.529 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.239    11.768    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.098    11.866 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.004    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.052 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.296    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.536 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.589    13.125    data_out_status_OBUF[1]
    L17                  OBUF (Prop_obuf_I_O)         1.141    14.266 r  data_out_status_OBUF[26]_inst/O
                         net (fo=0)                   0.000    14.266    data_out_status[26]
    L17                                                               r  data_out_status[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.387ns (68.769%)  route 0.630ns (31.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.148    11.529 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.239    11.768    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.098    11.866 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.004    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.052 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.296    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.536 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.630    13.166    data_out_status_OBUF[1]
    K17                  OBUF (Prop_obuf_I_O)         1.147    14.312 r  data_out_status_OBUF[25]_inst/O
                         net (fo=0)                   0.000    14.312    data_out_status[25]
    K17                                                               r  data_out_status[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.369ns (67.886%)  route 0.648ns (32.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.148    11.529 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.239    11.768    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.098    11.866 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.004    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.052 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.296    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.536 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.648    13.184    data_out_status_OBUF[1]
    M19                  OBUF (Prop_obuf_I_O)         1.129    14.313 r  data_out_status_OBUF[27]_inst/O
                         net (fo=0)                   0.000    14.313    data_out_status[27]
    M19                                                               r  data_out_status[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.064ns  (logic 1.343ns (65.063%)  route 0.721ns (34.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.148    11.529 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.239    11.768    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.098    11.866 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.004    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.052 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.296    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.536 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.721    13.257    data_out_status_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         1.103    14.360 r  data_out_status_OBUF[24]_inst/O
                         net (fo=0)                   0.000    14.360    data_out_status[24]
    N17                                                               r  data_out_status[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.353ns (65.374%)  route 0.717ns (34.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.148    11.529 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.239    11.768    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.098    11.866 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.004    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.052 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.296    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.536 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.717    13.253    data_out_status_OBUF[1]
    R19                  OBUF (Prop_obuf_I_O)         1.113    14.366 r  data_out_status_OBUF[28]_inst/O
                         net (fo=0)                   0.000    14.366    data_out_status[28]
    R19                                                               r  data_out_status[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.347ns (63.271%)  route 0.782ns (36.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.148    11.529 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.239    11.768    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.098    11.866 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.004    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.052 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.296    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.536 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.782    13.318    data_out_status_OBUF[1]
    P19                  OBUF (Prop_obuf_I_O)         1.107    14.425 r  data_out_status_OBUF[29]_inst/O
                         net (fo=0)                   0.000    14.425    data_out_status[29]
    P19                                                               r  data_out_status[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.347ns (63.211%)  route 0.784ns (36.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.148    11.529 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.239    11.768    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.098    11.866 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.004    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.052 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.296    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.536 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.784    13.320    data_out_status_OBUF[1]
    P17                  OBUF (Prop_obuf_I_O)         1.107    14.427 r  data_out_status_OBUF[23]_inst/O
                         net (fo=0)                   0.000    14.427    data_out_status[23]
    P17                                                               r  data_out_status[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.353ns (61.502%)  route 0.847ns (38.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.148    11.529 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.239    11.768    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.098    11.866 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.004    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.052 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.296    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.536 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.847    13.383    data_out_status_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         1.113    14.495 r  data_out_status_OBUF[30]_inst/O
                         net (fo=0)                   0.000    14.495    data_out_status[30]
    N19                                                               r  data_out_status[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.364ns (61.698%)  route 0.847ns (38.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.148    11.529 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.239    11.768    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.098    11.866 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.004    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.052 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.296    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.536 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.847    13.383    data_out_status_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         1.124    14.507 r  data_out_status_OBUF[22]_inst/O
                         net (fo=0)                   0.000    14.507    data_out_status[22]
    P18                                                               r  data_out_status[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/MUX_status/output_token_reg[31]/G
                            (positive level-sensitive latch clocked by FSM2/get_command/instr_reg_n_0_[7]'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_out_status[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.247ns  (logic 1.346ns (59.874%)  route 0.902ns (40.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FSM2/get_command/instr_reg_n_0_[7] fall edge)
                                                     10.000    10.000 f  
    M18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167    10.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634    10.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.554    11.381    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE (Prop_fdpe_C_Q)         0.148    11.529 f  FSM2/get_command/instr_reg[7]/Q
                         net (fo=2, routed)           0.239    11.768    FSM2/get_command/instr_reg_n_0_[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I1_O)        0.098    11.866 f  FSM2/get_command/output_token_reg[31]_i_3/O
                         net (fo=1, routed)           0.138    12.004    FSM2/get_command/output_token_reg[31]_i_3_n_0
    SLICE_X13Y26         LUT3 (Prop_lut3_I2_O)        0.048    12.052 r  FSM2/get_command/output_token_reg[31]_i_2/O
                         net (fo=1, routed)           0.244    12.296    FSM2/MUX_status/data_out_status[1]_0
    SLICE_X14Y26         LDCE                                         r  FSM2/MUX_status/output_token_reg[31]/G
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.240    12.536 r  FSM2/MUX_status/output_token_reg[31]/Q
                         net (fo=31, routed)          0.902    13.438    data_out_status_OBUF[1]
    N18                  OBUF (Prop_obuf_I_O)         1.106    14.543 r  data_out_status_OBUF[31]_inst/O
                         net (fo=0)                   0.000    14.543    data_out_status[31]
    N18                                                               r  data_out_status[31] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_in_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.593ns  (logic 3.434ns (52.083%)  route 3.159ns (47.917%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.638     4.644    FSM2/DATA_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     5.100 r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           1.228     6.327    FSM2/DATA_MEM_CONTROLLER/state[0]
    SLICE_X0Y45          LUT3 (Prop_lut3_I0_O)        0.152     6.479 r  FSM2/DATA_MEM_CONTROLLER/rd_in_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.932     8.411    rd_in_data_OBUF
    J18                  OBUF (Prop_obuf_I_O)         2.826    11.237 r  rd_in_data_OBUF_inst/O
                         net (fo=0)                   0.000    11.237    rd_in_data
    J18                                                               r  rd_in_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_sequential_state_module_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.821ns  (logic 3.192ns (54.832%)  route 2.629ns (45.168%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.549     4.555    FSM2/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456     5.011 r  FSM2/FSM_sequential_state_module_reg[0]/Q
                         net (fo=6, routed)           0.482     5.493    FSM2/state_module[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I0_O)        0.124     5.617 r  FSM2/FC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.147     7.764    FC_OBUF
    K18                  OBUF (Prop_obuf_I_O)         2.612    10.376 r  FC_OBUF_inst/O
                         net (fo=0)                   0.000    10.376    FC
    K18                                                               r  FC (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/FSM_sequential_state_module_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.315ns (64.920%)  route 0.710ns (35.080%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.553     1.380    FSM2/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  FSM2/FSM_sequential_state_module_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.141     1.521 r  FSM2/FSM_sequential_state_module_reg[1]/Q
                         net (fo=6, routed)           0.128     1.649    FSM2/state_module[1]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.694 r  FSM2/FC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.583     2.276    FC_OBUF
    K18                  OBUF (Prop_obuf_I_O)         1.129     3.405 r  FC_OBUF_inst/O
                         net (fo=0)                   0.000     3.405    FC
    K18                                                               r  FC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rd_in_data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.433ns (69.476%)  route 0.629ns (30.524%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.595     1.422    FSM2/DATA_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.128     1.550 f  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[2]/Q
                         net (fo=4, routed)           0.173     1.723    FSM2/DATA_MEM_CONTROLLER/state[2]
    SLICE_X0Y45          LUT3 (Prop_lut3_I1_O)        0.103     1.826 r  FSM2/DATA_MEM_CONTROLLER/rd_in_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.457     2.282    rd_in_data_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.202     3.484 r  rd_in_data_OBUF_inst/O
                         net (fo=0)                   0.000     3.484    rd_in_data
    J18                                                               r  rd_in_data (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           219 Endpoints
Min Delay           219 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM2/get_command/rd_addr_command_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.086ns  (logic 1.085ns (21.326%)  route 4.001ns (78.674%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  rst_IBUF_inst/O
                         net (fo=7, routed)           1.477     2.437    FSM2/get_command/rst_IBUF
    SLICE_X3Y40          LUT1 (Prop_lut1_I0_O)        0.124     2.561 f  FSM2/get_command/temp_ram_wr_addr[9]_i_1/O
                         net (fo=36, routed)          2.525     5.086    FSM2/get_command/SR[0]
    SLICE_X15Y27         FDCE                                         f  FSM2/get_command/rd_addr_command_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X15Y27         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM2/get_command/instr_reg[2]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.975ns  (logic 1.085ns (21.802%)  route 3.890ns (78.198%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  rst_IBUF_inst/O
                         net (fo=7, routed)           1.477     2.437    FSM2/get_command/rst_IBUF
    SLICE_X3Y40          LUT1 (Prop_lut1_I0_O)        0.124     2.561 f  FSM2/get_command/temp_ram_wr_addr[9]_i_1/O
                         net (fo=36, routed)          2.414     4.975    FSM2/get_command/SR[0]
    SLICE_X13Y29         FDPE                                         f  FSM2/get_command/instr_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439     4.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE                                         r  FSM2/get_command/instr_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM2/get_command/instr_reg[6]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.975ns  (logic 1.085ns (21.802%)  route 3.890ns (78.198%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  rst_IBUF_inst/O
                         net (fo=7, routed)           1.477     2.437    FSM2/get_command/rst_IBUF
    SLICE_X3Y40          LUT1 (Prop_lut1_I0_O)        0.124     2.561 f  FSM2/get_command/temp_ram_wr_addr[9]_i_1/O
                         net (fo=36, routed)          2.414     4.975    FSM2/get_command/SR[0]
    SLICE_X13Y29         FDPE                                         f  FSM2/get_command/instr_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439     4.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDPE                                         r  FSM2/get_command/instr_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM2/get_command/rd_addr_command_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.975ns  (logic 1.085ns (21.802%)  route 3.890ns (78.198%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  rst_IBUF_inst/O
                         net (fo=7, routed)           1.477     2.437    FSM2/get_command/rst_IBUF
    SLICE_X3Y40          LUT1 (Prop_lut1_I0_O)        0.124     2.561 f  FSM2/get_command/temp_ram_wr_addr[9]_i_1/O
                         net (fo=36, routed)          2.414     4.975    FSM2/get_command/SR[0]
    SLICE_X13Y29         FDCE                                         f  FSM2/get_command/rd_addr_command_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.439     4.203    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y29         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM2/get_command/instr_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.799ns  (logic 1.085ns (22.604%)  route 3.714ns (77.396%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  rst_IBUF_inst/O
                         net (fo=7, routed)           1.477     2.437    FSM2/get_command/rst_IBUF
    SLICE_X3Y40          LUT1 (Prop_lut1_I0_O)        0.124     2.561 f  FSM2/get_command/temp_ram_wr_addr[9]_i_1/O
                         net (fo=36, routed)          2.237     4.799    FSM2/get_command/SR[0]
    SLICE_X13Y25         FDPE                                         f  FSM2/get_command/instr_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.433     4.197    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDPE                                         r  FSM2/get_command/instr_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM2/get_command/rd_addr_command_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.799ns  (logic 1.085ns (22.604%)  route 3.714ns (77.396%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  rst_IBUF_inst/O
                         net (fo=7, routed)           1.477     2.437    FSM2/get_command/rst_IBUF
    SLICE_X3Y40          LUT1 (Prop_lut1_I0_O)        0.124     2.561 f  FSM2/get_command/temp_ram_wr_addr[9]_i_1/O
                         net (fo=36, routed)          2.237     4.799    FSM2/get_command/SR[0]
    SLICE_X13Y25         FDCE                                         f  FSM2/get_command/rd_addr_command_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.433     4.197    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X13Y25         FDCE                                         r  FSM2/get_command/rd_addr_command_reg[4]/C

Slack:                    inf
  Source:                 command_in[12]
                            (input port)
  Destination:            FSM2/RAM_COMMAND/ram_reg_512_575_12_14/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.772ns  (logic 1.084ns (22.715%)  route 3.688ns (77.285%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E19                                               0.000     0.000 r  command_in[12] (IN)
                         net (fo=0)                   0.000     0.000    command_in[12]
    E19                  IBUF (Prop_ibuf_I_O)         0.960     0.960 r  command_in_IBUF[12]_inst/O
                         net (fo=1, routed)           1.516     2.476    FSM2/COMMAND_MEM_CONTROLLER/command_in_IBUF[6]
    SLICE_X9Y38          LUT4 (Prop_lut4_I0_O)        0.124     2.600 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_12_14_i_1/O
                         net (fo=16, routed)          2.171     4.772    FSM2/RAM_COMMAND/ram_reg_512_575_12_14/DIA
    SLICE_X12Y27         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_512_575_12_14/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.436     4.200    FSM2/RAM_COMMAND/ram_reg_512_575_12_14/WCLK
    SLICE_X12Y27         RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_512_575_12_14/RAMA/CLK

Slack:                    inf
  Source:                 command_in[10]
                            (input port)
  Destination:            FSM2/RAM_COMMAND/ram_reg_832_895_9_11/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.646ns  (logic 1.078ns (23.203%)  route 3.568ns (76.797%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 r  command_in[10] (IN)
                         net (fo=0)                   0.000     0.000    command_in[10]
    G19                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  command_in_IBUF[10]_inst/O
                         net (fo=1, routed)           1.168     2.122    FSM2/COMMAND_MEM_CONTROLLER/command_in_IBUF[4]
    SLICE_X6Y41          LUT4 (Prop_lut4_I0_O)        0.124     2.246 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_9_11_i_2/O
                         net (fo=16, routed)          2.400     4.646    FSM2/RAM_COMMAND/ram_reg_832_895_9_11/DIB
    SLICE_X8Y36          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_832_895_9_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.445     4.209    FSM2/RAM_COMMAND/ram_reg_832_895_9_11/WCLK
    SLICE_X8Y36          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_832_895_9_11/RAMB/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM2/get_command/instr_reg[1]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 1.085ns (23.452%)  route 3.540ns (76.548%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  rst_IBUF_inst/O
                         net (fo=7, routed)           1.477     2.437    FSM2/get_command/rst_IBUF
    SLICE_X3Y40          LUT1 (Prop_lut1_I0_O)        0.124     2.561 f  FSM2/get_command/temp_ram_wr_addr[9]_i_1/O
                         net (fo=36, routed)          2.064     4.625    FSM2/get_command/SR[0]
    SLICE_X12Y26         FDPE                                         f  FSM2/get_command/instr_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435     4.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM2/get_command/instr_reg[3]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 1.085ns (23.452%)  route 3.540ns (76.548%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  rst_IBUF_inst/O
                         net (fo=7, routed)           1.477     2.437    FSM2/get_command/rst_IBUF
    SLICE_X3Y40          LUT1 (Prop_lut1_I0_O)        0.124     2.561 f  FSM2/get_command/temp_ram_wr_addr[9]_i_1/O
                         net (fo=36, routed)          2.064     4.625    FSM2/get_command/SR[0]
    SLICE_X12Y26         FDPE                                         f  FSM2/get_command/instr_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.435     4.199    FSM2/get_command/clk_IBUF_BUFG
    SLICE_X12Y26         FDPE                                         r  FSM2/get_command/instr_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.729ns  (logic 0.235ns (32.179%)  route 0.494ns (67.821%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  rst_IBUF_inst/O
                         net (fo=7, routed)           0.494     0.684    FSM2/DATA_MEM_CONTROLLER/rst_IBUF
    SLICE_X0Y45          LUT4 (Prop_lut4_I3_O)        0.045     0.729 r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.729    FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y45          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.866     1.939    FSM2/DATA_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.235ns (31.777%)  route 0.504ns (68.223%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  rst_IBUF_inst/O
                         net (fo=7, routed)           0.504     0.693    FSM2/DATA_MEM_CONTROLLER/rst_IBUF
    SLICE_X0Y45          LUT5 (Prop_lut5_I4_O)        0.045     0.738 r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.738    FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y45          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.866     1.939    FSM2/DATA_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.236ns (31.869%)  route 0.504ns (68.131%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  rst_IBUF_inst/O
                         net (fo=7, routed)           0.504     0.693    FSM2/DATA_MEM_CONTROLLER/rst_IBUF
    SLICE_X0Y45          LUT4 (Prop_lut4_I3_O)        0.046     0.739 r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.739    FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state[2]_i_1_n_0
    SLICE_X0Y45          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.866     1.939    FSM2/DATA_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  FSM2/DATA_MEM_CONTROLLER/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 command_in[9]
                            (input port)
  Destination:            FSM2/RAM_COMMAND/ram_reg_768_831_9_11/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.210ns (26.326%)  route 0.587ns (73.674%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  command_in[9] (IN)
                         net (fo=0)                   0.000     0.000    command_in[9]
    H17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  command_in_IBUF[9]_inst/O
                         net (fo=1, routed)           0.399     0.564    FSM2/COMMAND_MEM_CONTROLLER/command_in_IBUF[3]
    SLICE_X6Y40          LUT4 (Prop_lut4_I0_O)        0.045     0.609 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_9_11_i_1/O
                         net (fo=16, routed)          0.188     0.797    FSM2/RAM_COMMAND/ram_reg_768_831_9_11/DIA
    SLICE_X6Y38          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_768_831_9_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.862     1.935    FSM2/RAM_COMMAND/ram_reg_768_831_9_11/WCLK
    SLICE_X6Y38          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_768_831_9_11/RAMA/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.236ns (27.301%)  route 0.627ns (72.699%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  rst_IBUF_inst/O
                         net (fo=7, routed)           0.627     0.817    FSM2/COMMAND_MEM_CONTROLLER/rst_IBUF
    SLICE_X7Y40          LUT4 (Prop_lut4_I3_O)        0.046     0.863 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.863    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X7Y40          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 command_in[9]
                            (input port)
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.210ns (23.530%)  route 0.682ns (76.470%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  command_in[9] (IN)
                         net (fo=0)                   0.000     0.000    command_in[9]
    H17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  command_in_IBUF[9]_inst/O
                         net (fo=1, routed)           0.399     0.564    FSM2/COMMAND_MEM_CONTROLLER/command_in_IBUF[3]
    SLICE_X6Y40          LUT4 (Prop_lut4_I0_O)        0.045     0.609 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_9_11_i_1/O
                         net (fo=16, routed)          0.283     0.892    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/DIA
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.835     1.908    FSM2/RAM_COMMAND/ram_reg_704_767_9_11/WCLK
    SLICE_X8Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_9_11/RAMA/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.232ns (25.783%)  route 0.667ns (74.217%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  rst_IBUF_inst/O
                         net (fo=7, routed)           0.667     0.856    FSM2/COMMAND_MEM_CONTROLLER/rst_IBUF
    SLICE_X5Y41          LUT4 (Prop_lut4_I3_O)        0.042     0.898 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.898    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X5Y41          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.235ns (26.030%)  route 0.667ns (73.970%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  rst_IBUF_inst/O
                         net (fo=7, routed)           0.667     0.856    FSM2/COMMAND_MEM_CONTROLLER/rst_IBUF
    SLICE_X5Y41          LUT5 (Prop_lut5_I4_O)        0.045     0.901 r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.901    FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X5Y41          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/COMMAND_MEM_CONTROLLER/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  FSM2/COMMAND_MEM_CONTROLLER/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 command_in[15]
                            (input port)
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_15_15/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.228ns (24.753%)  route 0.692ns (75.247%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  command_in[15] (IN)
                         net (fo=0)                   0.000     0.000    command_in[15]
    G18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  command_in_IBUF[15]_inst/O
                         net (fo=1, routed)           0.534     0.716    FSM2/COMMAND_MEM_CONTROLLER/command_in_IBUF[9]
    SLICE_X6Y40          LUT4 (Prop_lut4_I0_O)        0.045     0.761 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_15_15_i_1/O
                         net (fo=32, routed)          0.158     0.919    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/D
    SLICE_X6Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_15_15/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/WCLK
    SLICE_X6Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_15_15/DP/CLK

Slack:                    inf
  Source:                 command_in[15]
                            (input port)
  Destination:            FSM2/RAM_COMMAND/ram_reg_704_767_15_15/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.228ns (24.753%)  route 0.692ns (75.247%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  command_in[15] (IN)
                         net (fo=0)                   0.000     0.000    command_in[15]
    G18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  command_in_IBUF[15]_inst/O
                         net (fo=1, routed)           0.534     0.716    FSM2/COMMAND_MEM_CONTROLLER/command_in_IBUF[9]
    SLICE_X6Y40          LUT4 (Prop_lut4_I0_O)        0.045     0.761 r  FSM2/COMMAND_MEM_CONTROLLER/ram_reg_0_63_15_15_i_1/O
                         net (fo=32, routed)          0.158     0.919    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/D
    SLICE_X6Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.936    FSM2/RAM_COMMAND/ram_reg_704_767_15_15/WCLK
    SLICE_X6Y40          RAMD64E                                      r  FSM2/RAM_COMMAND/ram_reg_704_767_15_15/SP/CLK





