
---------- Begin Simulation Statistics ----------
final_tick                               885499507000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  89377                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                    89665                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11395.79                       # Real time elapsed on the host
host_tick_rate                               77704110                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018519897                       # Number of instructions simulated
sim_ops                                    1021801534                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.885500                       # Number of seconds simulated
sim_ticks                                885499507000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.300332                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              121362849                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           139017626                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         16698769                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        188667065                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          16583326                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       16711016                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          127690                       # Number of indirect misses.
system.cpu0.branchPred.lookups              240074767                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1663159                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819894                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9892413                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221017427                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35745553                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       64018670                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892417034                       # Number of instructions committed
system.cpu0.commit.committedOps             893239124                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1571554635                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.568379                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.448995                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1182665678     75.25%     75.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    221575268     14.10%     89.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     55964898      3.56%     92.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     48949522      3.11%     96.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     15251576      0.97%     97.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5795900      0.37%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2308414      0.15%     97.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3297826      0.21%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35745553      2.27%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1571554635                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341544                       # Number of function calls committed.
system.cpu0.commit.int_insts                863526779                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280414762                       # Number of loads committed
system.cpu0.commit.membars                    1641841                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641850      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491125642     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835040      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638717      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281234644     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109763166     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893239124                       # Class of committed instruction
system.cpu0.commit.refs                     390997845                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892417034                       # Number of Instructions Simulated
system.cpu0.committedOps                    893239124                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.954354                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.954354                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            212072199                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6811965                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           119958509                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             982653997                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               661243807                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                700097852                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9902786                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13020269                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4063921                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  240074767                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                180792157                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    919293634                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4253622                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          120                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1010392675                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  56                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           96                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               33418314                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137650                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         651377502                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         137946175                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.579321                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1587380565                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.638618                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.880663                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               854465383     53.83%     53.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               552169262     34.78%     88.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               111559554      7.03%     95.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                52412487      3.30%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7455674      0.47%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6228890      0.39%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1417491      0.09%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1643497      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   28327      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1587380565                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      156718207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9934236                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               229147771                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.537123                       # Inst execution rate
system.cpu0.iew.exec_refs                   416567367                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 115117163                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              162252906                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            306070598                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1962330                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5293049                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           119103378                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          957231465                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            301450204                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3534924                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            936794696                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1124442                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             13413483                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9902786                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15346876                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        90776                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        23777545                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        14284                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10711                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3773929                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25655836                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8520295                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10711                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       881210                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9053026                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                393392764                       # num instructions consuming a value
system.cpu0.iew.wb_count                    930203249                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.850134                       # average fanout of values written-back
system.cpu0.iew.wb_producers                334436675                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.533343                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     930235959                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1141947654                       # number of integer regfile reads
system.cpu0.int_regfile_writes              593730814                       # number of integer regfile writes
system.cpu0.ipc                              0.511678                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.511678                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643352      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            510603675     54.30%     54.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7840221      0.83%     55.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639147      0.17%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           303326354     32.26%     87.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          115276805     12.26%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             940329621                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1344105                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001429                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 220937     16.44%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                963728     71.70%     88.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               159437     11.86%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             940030304                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3469443886                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    930203182                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1021233342                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 951366104                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                940329621                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5865361                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       63992337                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            60112                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3399167                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28650913                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1587380565                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.592378                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.804362                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          895202856     56.39%     56.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          495490879     31.21%     87.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          159873312     10.07%     97.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           27612784      1.74%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5334874      0.34%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2775718      0.17%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             663332      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             358792      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              68018      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1587380565                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.539149                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16512597                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3601758                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           306070598                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          119103378                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1530                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1744098772                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    26900295                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              181144568                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569168082                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3183991                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               674673530                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15156337                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6065                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1185417135                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             973087716                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          624918566                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                689910017                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12519297                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9902786                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             31454388                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                55750479                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1185417079                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        295276                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4594                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10515844                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4592                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2493047701                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1930347180                       # The number of ROB writes
system.cpu0.timesIdled                       20460958                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1486                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.820605                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10884795                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            12832725                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2766374                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17868323                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            249159                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         377643                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          128484                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20368470                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        24075                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819657                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1957351                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10298421                       # Number of branches committed
system.cpu1.commit.bw_lim_events               722057                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459651                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       28094038                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41841618                       # Number of instructions committed
system.cpu1.commit.committedOps              42661471                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    233948944                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.182354                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.780757                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    214512349     91.69%     91.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9669014      4.13%     95.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3662587      1.57%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3364124      1.44%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1101812      0.47%     99.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       190765      0.08%     99.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       646270      0.28%     99.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        79966      0.03%     99.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       722057      0.31%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    233948944                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317270                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40176970                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11551740                       # Number of loads committed
system.cpu1.commit.membars                    1639383                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639383      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24985120     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12371397     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665430      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42661471                       # Class of committed instruction
system.cpu1.commit.refs                      16036839                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41841618                       # Number of Instructions Simulated
system.cpu1.committedOps                     42661471                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.742566                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.742566                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            181095663                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               815426                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9794711                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              80199469                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                14863150                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 38471093                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1958406                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1533801                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2256237                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20368470                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10618769                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    223038408                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               566329                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      93244566                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5534858                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.084770                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12838711                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11133954                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.388069                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         238644549                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.404017                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.908108                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               182191163     76.34%     76.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                33054547     13.85%     90.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14727282      6.17%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4824892      2.02%     98.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  918368      0.38%     98.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1869024      0.78%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1028385      0.43%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3421      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   27467      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           238644549                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1633683                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1999752                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13200394                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.217405                       # Inst execution rate
system.cpu1.iew.exec_refs                    18211075                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5275884                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              158817411                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19404942                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1901367                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1609329                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7990291                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           70745358                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12935191                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1601482                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52237785                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                988621                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               804497                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1958406                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2482356                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        37645                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          232072                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10856                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2162                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2223                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      7853202                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3505192                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2162                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       631643                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1368109                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 26753912                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51370912                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.782951                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20947014                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.213798                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51398383                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67286736                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32296391                       # number of integer regfile writes
system.cpu1.ipc                              0.174138                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.174138                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639592      3.05%      3.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33486381     62.20%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  54      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14112104     26.21%     91.45% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4601038      8.55%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53839267                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     927393                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017225                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 150212     16.20%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                679674     73.29%     89.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                97504     10.51%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              53127053                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         347312545                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51370900                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         98830350                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  65067700                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53839267                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5677658                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       28083886                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            62096                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3218007                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     19668350                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    238644549                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.225604                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.652088                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          203243386     85.17%     85.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24157891     10.12%     95.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6783374      2.84%     98.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2686899      1.13%     99.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1218779      0.51%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             272466      0.11%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             183888      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              69771      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              28095      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      238644549                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.224071                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12418932                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2253199                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19404942                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7990291                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu1.numCycles                       240278232                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1530714465                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              165753241                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27212863                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3797533                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                17507791                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                742469                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8653                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             95881045                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              75705819                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           48283256                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 37124008                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10902582                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1958406                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16279382                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21070393                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        95881033                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21721                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               786                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 10270264                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           784                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   303981395                       # The number of ROB reads
system.cpu1.rob.rob_writes                  146212228                       # The number of ROB writes
system.cpu1.timesIdled                          38443                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            92.850988                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               10139976                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10920698                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2303765                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         15397100                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            251856                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         314779                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           62923                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17786016                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        24488                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819655                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1706096                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10230182                       # Number of branches committed
system.cpu2.commit.bw_lim_events               625463                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459680                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       21359885                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41653229                       # Number of instructions committed
system.cpu2.commit.committedOps              42473090                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    233842703                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.181631                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.776794                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    214556244     91.75%     91.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9525929      4.07%     95.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3612956      1.55%     97.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3376123      1.44%     98.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1081693      0.46%     99.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       203426      0.09%     99.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       780809      0.33%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        80060      0.03%     99.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       625463      0.27%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    233842703                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318073                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39995750                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11489332                       # Number of loads committed
system.cpu2.commit.membars                    1639383                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639383      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24871632     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12308987     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652947      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42473090                       # Class of committed instruction
system.cpu2.commit.refs                      15961946                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41653229                       # Number of Instructions Simulated
system.cpu2.committedOps                     42473090                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.745384                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.745384                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            187085012                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               602045                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             9197768                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              70803953                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                13124536                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 33295566                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1707155                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1444609                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2323711                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17786016                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9866256                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    223327846                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               518647                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      79018792                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4609648                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.074321                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          11903289                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10391832                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.330189                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         237535980                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.342020                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.823895                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               188578914     79.39%     79.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                29425857     12.39%     91.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12257058      5.16%     96.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4388183      1.85%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  988100      0.42%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1259288      0.53%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  608261      0.26%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3385      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26934      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           237535980                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1777821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1747925                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12471414                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.212861                       # Inst execution rate
system.cpu2.iew.exec_refs                    18131932                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5247536                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              162521914                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             17253679                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1478752                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1391010                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7175096                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           63824801                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12884396                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1579378                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50940468                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1102778                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               787531                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1707155                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2693301                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        38037                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          230325                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        11019                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2258                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         2048                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5764347                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2702482                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2258                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       527544                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1220381                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 26146629                       # num instructions consuming a value
system.cpu2.iew.wb_count                     50073401                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.785965                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 20550332                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.209237                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      50100311                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                65328122                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31757378                       # number of integer regfile writes
system.cpu2.ipc                              0.174053                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.174053                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639606      3.12%      3.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             32249993     61.41%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  52      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.53% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14055943     26.76%     91.29% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4574154      8.71%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              52519846                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     916681                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017454                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 142946     15.59%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                675871     73.73%     89.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                97861     10.68%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              51796906                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         343552460                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     50073389                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         85177563                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  59391623                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 52519846                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            4433178                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       21351710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            60134                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1973498                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14198822                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    237535980                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.221103                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.647771                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          203170964     85.53%     85.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           23300797      9.81%     95.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6642996      2.80%     98.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2670562      1.12%     99.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1228611      0.52%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             249274      0.10%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             176854      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              67943      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              27979      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      237535980                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.219460                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         10311084                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1907839                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            17253679                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7175096                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    223                       # number of misc regfile reads
system.cpu2.numCycles                       239313801                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1531678725                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              170550165                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27105734                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               4988656                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                15425301                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                577086                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 9313                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             86186470                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              67625253                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           43105555                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 32675394                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              11152881                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1707155                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             17157323                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                15999821                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        86186458                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         20642                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               853                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10581612                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           850                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   297049097                       # The number of ROB reads
system.cpu2.rob.rob_writes                  131365024                       # The number of ROB writes
system.cpu2.timesIdled                          37828                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.694046                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10594901                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            10957139                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2206529                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15447833                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            235636                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         277462                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           41826                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17952662                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        21974                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819639                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1730302                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10578671                       # Number of branches committed
system.cpu3.commit.bw_lim_events               601467                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459627                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       20273686                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42608016                       # Number of instructions committed
system.cpu3.commit.committedOps              43427849                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    235963963                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.184044                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.775556                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    216050786     91.56%     91.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9881128      4.19%     95.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3754614      1.59%     97.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3489257      1.48%     98.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1114958      0.47%     99.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       211662      0.09%     99.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       780793      0.33%     99.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        79298      0.03%     99.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       601467      0.25%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    235963963                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292127                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40886585                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11836675                       # Number of loads committed
system.cpu3.commit.membars                    1639344                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639344      3.77%      3.77% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25395858     58.48%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12656314     29.14%     91.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3736192      8.60%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43427849                       # Class of committed instruction
system.cpu3.commit.refs                      16392518                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42608016                       # Number of Instructions Simulated
system.cpu3.committedOps                     43427849                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.651091                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.651091                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            188899399                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               479230                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9594143                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              71066454                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12735311                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 33824598                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1731377                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1029603                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2324999                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17952662                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10032051                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    225548647                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               511911                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      77353766                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                4415208                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.074560                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11759422                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10830537                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.321261                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         239515684                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.331036                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.803323                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               190814036     79.67%     79.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                29910101     12.49%     92.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                12017534      5.02%     97.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4219802      1.76%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  897251      0.37%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  903176      0.38%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  724116      0.30%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3166      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26502      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           239515684                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                        1266082                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1777008                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                12731762                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.216524                       # Inst execution rate
system.cpu3.iew.exec_refs                    18841454                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5382930                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              164866604                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17242853                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1373737                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1440612                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7106947                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           63685016                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13458524                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1671266                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             52135143                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1050863                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1082065                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1731377                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              3038147                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        44470                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          240704                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        13498                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2260                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1793                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5406178                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2551104                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2260                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       565747                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1211261                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 26296327                       # num instructions consuming a value
system.cpu3.iew.wb_count                     51143078                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.789849                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20770119                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.212404                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51174390                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                66776401                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32415103                       # number of integer regfile writes
system.cpu3.ipc                              0.176957                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.176957                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639567      3.05%      3.05% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             32781567     60.93%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.97% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14666935     27.26%     91.23% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4718194      8.77%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              53806409                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     929007                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.017266                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 142947     15.39%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                686113     73.85%     89.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                99944     10.76%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              53095834                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         348121853                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     51143066                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         83943268                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  59566444                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 53806409                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4118572                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       20257166                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            64371                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1658945                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     13042042                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    239515684                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.224647                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.652887                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          204506822     85.38%     85.38% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23431114      9.78%     95.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7060703      2.95%     98.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2736310      1.14%     99.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1254162      0.52%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             254223      0.11%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             177239      0.07%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              67126      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              27985      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      239515684                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.223465                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          9799639                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1874100                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17242853                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7106947                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    223                       # number of misc regfile reads
system.cpu3.numCycles                       240781766                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1530211629                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              172907905                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27616361                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5206268                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14981515                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                777599                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 6731                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             86606990                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              67982897                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           43261022                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 33402573                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              10416886                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1731377                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             16467611                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                15644661                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        86606978                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         24703                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               836                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 10367848                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           832                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   299062744                       # The number of ROB reads
system.cpu3.rob.rob_writes                  130959874                       # The number of ROB writes
system.cpu3.timesIdled                          28523                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5795039                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11481225                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       692335                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       221494                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     57992918                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     15291528                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    116401912                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       15513022                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 885499507000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2565583                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3341364                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2344705                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              899                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            531                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3228058                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3228023                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2565583                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            85                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17274831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17274831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    584638080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               584638080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1322                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5795156                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5795156    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5795156                       # Request fanout histogram
system.membus.respLayer1.occupancy        31002988249                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         26500896004                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                273                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          137                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5587121620.437956                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   32813313321.668610                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          133     97.08%     97.08% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.73%     97.81% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.73%     98.54% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.73%     99.27% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.73%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        37500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 271924869000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            137                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   120063845000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 765435662000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 885499507000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9795527                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9795527                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9795527                       # number of overall hits
system.cpu2.icache.overall_hits::total        9795527                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        70729                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         70729                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        70729                       # number of overall misses
system.cpu2.icache.overall_misses::total        70729                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2679975500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2679975500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2679975500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2679975500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9866256                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9866256                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9866256                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9866256                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.007169                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007169                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.007169                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007169                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 37890.759095                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 37890.759095                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 37890.759095                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 37890.759095                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          114                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        51525                       # number of writebacks
system.cpu2.icache.writebacks::total            51525                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        19172                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        19172                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        19172                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        19172                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        51557                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        51557                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        51557                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        51557                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1798862500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1798862500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1798862500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1798862500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005226                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005226                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005226                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005226                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 34890.751983                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 34890.751983                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 34890.751983                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 34890.751983                       # average overall mshr miss latency
system.cpu2.icache.replacements                 51525                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9795527                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9795527                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        70729                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        70729                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2679975500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2679975500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9866256                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9866256                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.007169                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007169                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 37890.759095                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 37890.759095                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        19172                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        19172                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        51557                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        51557                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1798862500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1798862500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005226                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005226                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 34890.751983                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 34890.751983                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 885499507000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.132130                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9712742                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            51525                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           188.505425                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        407028000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.132130                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.972879                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.972879                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         19784069                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        19784069                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 885499507000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13543954                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13543954                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13543954                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13543954                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2579477                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2579477                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2579477                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2579477                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 346308047398                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 346308047398                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 346308047398                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 346308047398                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16123431                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16123431                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16123431                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16123431                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.159983                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.159983                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.159983                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.159983                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 134255.140634                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 134255.140634                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 134255.140634                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 134255.140634                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2432190                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       365267                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            36921                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4438                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    65.875518                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    82.304416                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1011832                       # number of writebacks
system.cpu2.dcache.writebacks::total          1011832                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1974537                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1974537                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1974537                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1974537                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       604940                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       604940                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       604940                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       604940                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  71801666875                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  71801666875                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  71801666875                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  71801666875                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037519                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037519                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037519                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037519                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 118692.212244                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 118692.212244                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 118692.212244                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 118692.212244                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1011832                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     10963526                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10963526                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1507365                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1507365                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 161968356000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 161968356000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12470891                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12470891                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.120871                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.120871                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 107451.318028                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107451.318028                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1211933                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1211933                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       295432                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       295432                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  32392003500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  32392003500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023690                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023690                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 109642.839977                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 109642.839977                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2580428                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2580428                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1072112                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1072112                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 184339691398                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 184339691398                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652540                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652540                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.293525                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.293525                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 171940.703395                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 171940.703395                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       762604                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       762604                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       309508                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       309508                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  39409663375                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  39409663375                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084738                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084738                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 127330.031453                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 127330.031453                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          363                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          363                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          183                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          183                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3742500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3742500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.335165                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.335165                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 20450.819672                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 20450.819672                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           62                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           62                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          121                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          121                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2579000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2579000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.221612                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.221612                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 21314.049587                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21314.049587                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          176                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          176                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1044000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1044000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          381                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          381                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.461942                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.461942                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5931.818182                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5931.818182                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          167                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          167                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       906000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       906000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.438320                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.438320                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5425.149701                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5425.149701                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       298000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       298000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       269000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       269000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400806                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400806                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       418849                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       418849                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44876071500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44876071500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819655                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819655                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511006                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511006                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 107141.407763                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 107141.407763                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       418849                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       418849                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44457222500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44457222500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511006                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511006                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 106141.407763                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 106141.407763                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 885499507000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.081782                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14969106                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1023688                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.622723                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        407039500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.081782                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.877556                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.877556                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34911741                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34911741                       # Number of data accesses
system.cpu3.numPwrStateTransitions                247                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          124                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6166890040.322580                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   34457600936.857513                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          120     96.77%     96.77% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     97.58% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     98.39% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        24500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 271924931500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            124                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   120805142000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 764694365000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 885499507000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      9978323                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         9978323                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      9978323                       # number of overall hits
system.cpu3.icache.overall_hits::total        9978323                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        53728                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         53728                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        53728                       # number of overall misses
system.cpu3.icache.overall_misses::total        53728                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1845501500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1845501500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1845501500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1845501500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10032051                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10032051                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10032051                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10032051                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.005356                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005356                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.005356                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005356                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 34348.970742                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 34348.970742                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 34348.970742                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 34348.970742                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          127                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    63.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        40472                       # number of writebacks
system.cpu3.icache.writebacks::total            40472                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst        13224                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        13224                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst        13224                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        13224                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        40504                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        40504                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        40504                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        40504                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1312833500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1312833500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1312833500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1312833500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.004037                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004037                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.004037                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004037                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 32412.440747                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 32412.440747                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 32412.440747                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 32412.440747                       # average overall mshr miss latency
system.cpu3.icache.replacements                 40472                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      9978323                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        9978323                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        53728                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        53728                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1845501500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1845501500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10032051                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10032051                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.005356                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005356                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 34348.970742                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 34348.970742                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst        13224                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        13224                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        40504                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        40504                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1312833500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1312833500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.004037                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004037                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 32412.440747                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 32412.440747                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 885499507000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.131914                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9835394                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            40472                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           243.017246                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        414336000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.131914                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.972872                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.972872                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         20104606                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        20104606                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 885499507000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14072214                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14072214                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14072214                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14072214                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2652817                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2652817                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2652817                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2652817                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 335843914587                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 335843914587                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 335843914587                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 335843914587                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16725031                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16725031                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16725031                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16725031                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.158614                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.158614                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.158614                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.158614                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 126598.975575                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 126598.975575                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 126598.975575                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 126598.975575                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2571162                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       535255                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            41068                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6365                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    62.607432                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    84.093480                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1024438                       # number of writebacks
system.cpu3.dcache.writebacks::total          1024438                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2039631                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2039631                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2039631                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2039631                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       613186                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       613186                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       613186                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       613186                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  70966248019                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  70966248019                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  70966248019                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  70966248019                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.036663                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036663                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.036663                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036663                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 115733.640395                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 115733.640395                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 115733.640395                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 115733.640395                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1024438                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11421553                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11421553                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1567695                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1567695                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 160389939500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 160389939500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12989248                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12989248                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.120692                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.120692                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 102309.402977                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102309.402977                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1268494                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1268494                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       299201                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       299201                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  31780253500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  31780253500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023035                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023035                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 106217.069796                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 106217.069796                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2650661                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2650661                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1085122                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1085122                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 175453975087                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 175453975087                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3735783                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3735783                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.290467                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.290467                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 161690.551926                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 161690.551926                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       771137                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       771137                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       313985                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       313985                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39185994519                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39185994519                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.084048                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.084048                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 124802.122773                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 124802.122773                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          363                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          363                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          178                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          178                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      3530000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3530000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.329020                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.329020                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 19831.460674                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19831.460674                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           83                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           83                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           95                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           95                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2262500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2262500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.175601                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.175601                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 23815.789474                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23815.789474                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          223                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          223                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          168                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       970500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       970500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.429668                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.429668                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5776.785714                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5776.785714                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          165                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       833500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       833500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.421995                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.421995                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5051.515152                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5051.515152                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       288500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       288500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       260500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       260500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396507                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396507                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       423132                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       423132                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45109948000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45109948000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819639                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819639                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.516242                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.516242                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106609.634818                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106609.634818                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       423132                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       423132                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44686816000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44686816000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.516242                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.516242                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105609.634818                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105609.634818                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 885499507000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.806336                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15505702                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1036138                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.964900                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        414347500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.806336                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.868948                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.868948                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36127372                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36127372                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1120846125                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3291027379.065416                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11506126500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   872049353500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13450153500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 885499507000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    153682436                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       153682436                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    153682436                       # number of overall hits
system.cpu0.icache.overall_hits::total      153682436                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     27109720                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      27109720                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     27109720                       # number of overall misses
system.cpu0.icache.overall_misses::total     27109720                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 365703024496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 365703024496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 365703024496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 365703024496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    180792156                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    180792156                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    180792156                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    180792156                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.149950                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.149950                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.149950                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.149950                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13489.738164                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13489.738164                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13489.738164                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13489.738164                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3258                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.300000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     23900464                       # number of writebacks
system.cpu0.icache.writebacks::total         23900464                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3209222                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3209222                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3209222                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3209222                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     23900498                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     23900498                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     23900498                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     23900498                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 314861374998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 314861374998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 314861374998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 314861374998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.132199                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.132199                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.132199                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.132199                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13173.841608                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13173.841608                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13173.841608                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13173.841608                       # average overall mshr miss latency
system.cpu0.icache.replacements              23900464                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    153682436                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      153682436                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     27109720                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     27109720                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 365703024496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 365703024496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    180792156                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    180792156                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.149950                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.149950                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13489.738164                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13489.738164                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3209222                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3209222                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     23900498                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     23900498                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 314861374998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 314861374998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.132199                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.132199                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13173.841608                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13173.841608                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 885499507000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999931                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          177582715                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         23900464                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.430095                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999931                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        385484808                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       385484808                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 885499507000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    341122438                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       341122438                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    341122438                       # number of overall hits
system.cpu0.dcache.overall_hits::total      341122438                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     42248769                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42248769                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     42248769                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42248769                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1098326976007                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1098326976007                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1098326976007                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1098326976007                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    383371207                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    383371207                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    383371207                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    383371207                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.110203                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.110203                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.110203                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.110203                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25996.662199                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25996.662199                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25996.662199                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25996.662199                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4858613                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       170223                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           196722                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2197                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    24.697863                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    77.479745                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     31082164                       # number of writebacks
system.cpu0.dcache.writebacks::total         31082164                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     11574036                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11574036                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     11574036                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11574036                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30674733                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30674733                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30674733                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30674733                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 574694706096                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 574694706096                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 574694706096                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 574694706096                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.080013                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.080013                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.080013                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.080013                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18735.116817                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18735.116817                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18735.116817                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18735.116817                       # average overall mshr miss latency
system.cpu0.dcache.replacements              31082164                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    241310117                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      241310117                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     32300865                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     32300865                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 701308567000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 701308567000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    273610982                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    273610982                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.118054                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.118054                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21711.758091                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21711.758091                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6494957                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6494957                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25805908                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25805908                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 436445456500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 436445456500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.094316                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.094316                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16912.617704                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16912.617704                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     99812321                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      99812321                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9947904                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9947904                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 397018409007                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 397018409007                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109760225                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109760225                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.090633                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.090633                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 39909.754759                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39909.754759                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5079079                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5079079                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4868825                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4868825                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 138249249596                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 138249249596                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.044359                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044359                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28394.787160                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28394.787160                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1793                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1793                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1259                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1259                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     96976000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     96976000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3052                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3052                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.412516                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.412516                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 77026.211279                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 77026.211279                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1231                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1231                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1199500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1199500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009174                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009174                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 42839.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42839.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2792                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2792                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          172                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1180500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1180500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2964                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2964                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.058030                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.058030                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6863.372093                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6863.372093                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          172                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          172                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1010500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1010500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.058030                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.058030                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         5875                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         5875                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       403046                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         403046                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       416848                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       416848                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45224643000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45224643000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819894                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819894                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508417                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508417                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108491.927513                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108491.927513                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       416847                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       416847                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44807791500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44807791500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508416                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508416                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107492.176986                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107492.176986                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 885499507000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.972533                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          372621363                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         31091356                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.984725                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.972533                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999142                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999142                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        799485620                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       799485620                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 885499507000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            23687359                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28340445                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               38195                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               80618                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               37380                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               78446                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               30548                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               80324                       # number of demand (read+write) hits
system.l2.demand_hits::total                 52373315                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           23687359                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28340445                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              38195                       # number of overall hits
system.l2.overall_hits::.cpu1.data              80618                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              37380                       # number of overall hits
system.l2.overall_hits::.cpu2.data              78446                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              30548                       # number of overall hits
system.l2.overall_hits::.cpu3.data              80324                       # number of overall hits
system.l2.overall_hits::total                52373315                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            213138                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2741140                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             12419                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            936231                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             14177                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            933740                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              9956                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            944325                       # number of demand (read+write) misses
system.l2.demand_misses::total                5805126                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           213138                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2741140                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            12419                       # number of overall misses
system.l2.overall_misses::.cpu1.data           936231                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            14177                       # number of overall misses
system.l2.overall_misses::.cpu2.data           933740                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             9956                       # number of overall misses
system.l2.overall_misses::.cpu3.data           944325                       # number of overall misses
system.l2.overall_misses::total               5805126                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  17262302000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 241942016500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1142248500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 113210869498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1289537500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 113362397999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    904586500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 112733385999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     601847344496                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  17262302000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 241942016500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1142248500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 113210869498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1289537500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 113362397999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    904586500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 112733385999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    601847344496                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        23900497                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        31081585                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           50614                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1016849                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           51557                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1012186                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           40504                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1024649                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58178441                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       23900497                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       31081585                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          50614                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1016849                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          51557                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1012186                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          40504                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1024649                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58178441                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.008918                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.088192                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.245367                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.920718                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.274977                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.922498                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.245803                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.921608                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.099781                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.008918                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.088192                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.245367                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.920718                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.274977                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.922498                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.245803                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.921608                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.099781                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80991.198191                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 88263.283342                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91975.883727                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120921.940737                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90959.829301                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 121406.813459                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90858.427079                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119379.859687                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103675.156146                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80991.198191                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 88263.283342                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91975.883727                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120921.940737                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90959.829301                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 121406.813459                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90858.427079                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119379.859687                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103675.156146                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3341364                       # number of writebacks
system.l2.writebacks::total                   3341364                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1004                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            697                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1534                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1810                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1718                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           1823                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           1238                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           1694                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               11518                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1004                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           697                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1534                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1810                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1718                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          1823                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          1238                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          1694                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              11518                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       212134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2740443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       934421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        12459                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       931917                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         8718                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       942631                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5793608                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       212134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2740443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       934421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        12459                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       931917                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         8718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       942631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5793608                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  15069862001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 214487392001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    921798000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 103733505998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1040955000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 103911345500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    732007500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 103185354999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 543082220999                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  15069862001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 214487392001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    921798000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 103733505998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1040955000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 103911345500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    732007500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 103185354999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 543082220999                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.008876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.088169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.215059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.918938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.241655                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.920697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.215238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.919955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.099583                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.008876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.088169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.215059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.918938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.241655                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.920697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.215238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.919955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.099583                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71039.352489                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 78267.415889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84685.163068                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111013.671566                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83550.445461                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 111502.789948                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83965.072264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109465.267956                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93738.171619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71039.352489                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 78267.415889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84685.163068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111013.671566                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83550.445461                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 111502.789948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83965.072264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109465.267956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93738.171619                       # average overall mshr miss latency
system.l2.replacements                       21197276                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8438411                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8438411                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8438411                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8438411                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     49439501                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         49439501                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     49439501                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     49439501                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              37                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  101                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 96                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       359000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        92000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        63000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       574000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              197                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.973684                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.403226                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.295455                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.396226                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.487310                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9702.702703                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         3680                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  4615.384615                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data         3000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5979.166667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           37                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            96                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       749000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       504500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       257500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       425000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1936000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.973684                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.403226                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.295455                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.396226                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.487310                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20243.243243                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20180                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 19807.692308                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20238.095238                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 55                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               46                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            101                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.322581                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.407407                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.307692                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.455446                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           46                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       351500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       198500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       223999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       161000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       934999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.322581                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.407407                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.307692                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.455446                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20676.470588                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19850                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20363.545455                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20125                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20326.065217                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4113698                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            34020                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            33816                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            35009                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4216543                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1170004                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         683694                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         683386                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         690940                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3228024                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 108917792500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  82179193499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  82094305000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  82076780999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  355268071998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5283702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       717714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       717202                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       725949                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7444567                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.221436                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.952600                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.952850                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.951775                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.433608                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93091.812079                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 120198.792880                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 120128.748614                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 118790.026629                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110057.444430                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1170004                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       683694                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       683386                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       690940                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3228024                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  97217752001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  75342253499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  75260444501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75167380999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 322987831000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.221436                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.952600                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.952850                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.951775                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.433608                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 83091.811653                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 110198.792880                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 110128.747883                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 108790.026629                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100057.444121                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      23687359                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         38195                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         37380                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         30548                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23793482                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       213138                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        12419                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        14177                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         9956                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           249690                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  17262302000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1142248500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1289537500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    904586500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  20598674500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     23900497                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        50614                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        51557                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        40504                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24043172                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.008918                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.245367                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.274977                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.245803                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010385                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80991.198191                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91975.883727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90959.829301                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90858.427079                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82496.994273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1004                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1534                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1718                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         1238                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          5494                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       212134                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10885                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        12459                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         8718                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       244196                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  15069862001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    921798000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1040955000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    732007500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  17764622501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.008876                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.215059                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.241655                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.215238                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010157                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71039.352489                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84685.163068                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83550.445461                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83965.072264                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72747.393491                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24226747                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        46598                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        44630                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        45315                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          24363290                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1571136                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       252537                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       250354                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       253385                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2327412                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 133024224000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  31031675999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  31268092999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  30656605000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 225980597998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25797883                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       299135                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       294984                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       298700                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26690702                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.060902                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.844224                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.848704                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.848293                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.087199                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84667.542466                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 122879.720591                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 124895.519940                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 120988.239241                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97095.227660                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          697                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1810                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         1823                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         1694                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         6024                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1570439                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       250727                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       248531                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       251691                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2321388                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 117269640000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  28391252499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  28650900999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  28017974000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 202329767498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.060875                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.838173                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.842524                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.842621                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.086974                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 74673.158270                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113235.720521                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 115280.995123                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 111318.934726                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87158.961577                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           14                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              85                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           27                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           23                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            88                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.888889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.965909                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           85                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       473000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       467500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       451500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       268500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1660500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.888889                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.965909                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19708.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19479.166667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19630.434783                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19178.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19535.294118                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 885499507000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999881                       # Cycle average of tags in use
system.l2.tags.total_refs                   116044884                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  21197279                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.474518                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.925207                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.999725                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       25.392832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.027858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.150096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.030971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.130559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.027637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.314996                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.530081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.015621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.396763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.017665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.020547                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 485424315                       # Number of tag accesses
system.l2.tags.data_accesses                485424315                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 885499507000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      13576512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     175388288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        696640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59802944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        797376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59642688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        557952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      60328384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          370790784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     13576512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       696640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       797376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       557952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      15628480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    213847296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       213847296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         212133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2740442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         934421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          12459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         931917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           8718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         942631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5793606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3341364                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3341364                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         15332038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        198067065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           786720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         67535830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           900482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         67354852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           630099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         68129212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             418736296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     15332038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       786720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       900482                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       630099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17649338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      241499057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            241499057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      241499057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        15332038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       198067065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          786720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        67535830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          900482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        67354852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          630099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        68129212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            660235353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2991441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    212133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2380415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    929213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     12459.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    926615.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      8718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    935778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003481781250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       185334                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       185334                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11451572                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2817744                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5793606                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3341364                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5793606                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3341364                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 377390                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                349923                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            218745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            222158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            364001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            427396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            991449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            357587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            294910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            282504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            519671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            243274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           246612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           261876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           326547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           225152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           212204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           222130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            166101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            166954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            176975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            189641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            186911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            187923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            218207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            226393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            194169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            190051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           185415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           210238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           193878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           172211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           167930                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 203851528501                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                27081080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            305405578501                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37637.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56387.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2481667                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1603388                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5793606                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3341364                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2431584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1153698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  867555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  462929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  126887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   71004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   69429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   75277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   66136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   51571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  23145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  57607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 115942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 173211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 197393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 203951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 206385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 210375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 214287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 215887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 207620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 201468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 200665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 193325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 191557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 201747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4322574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    124.483281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.653689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   171.617549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3167893     73.29%     73.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       757619     17.53%     90.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       136188      3.15%     93.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        67722      1.57%     95.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        40256      0.93%     96.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        28171      0.65%     97.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        21673      0.50%     97.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15678      0.36%     97.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        87374      2.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4322574                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       185334                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.223569                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.132583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    242.473330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       185333    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        185334                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       185334                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.140676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.131832                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.559189                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           173266     93.49%     93.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              886      0.48%     93.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9060      4.89%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1600      0.86%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              394      0.21%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               94      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               21      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        185334                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              346637824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                24152960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191450624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               370790784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            213847296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       391.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       216.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    418.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    241.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  885499417500                       # Total gap between requests
system.mem_ctrls.avgGap                      96935.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     13576512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    152346560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       696640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59469632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       797376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     59303360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       557952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59889792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191450624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15332037.898017711937                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 172045900.416294634342                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 786719.805593296653                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67159418.531443625689                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 900481.585474219755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 66971646.546608410776                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 630098.600382394157                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 67633907.784885987639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 216206358.655827015638                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       212133                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2740442                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10885                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       934421                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        12459                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       931917                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         8718                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       942631                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3341364                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6340733750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 104619606000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    461893750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  64563148501                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    514760500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  64847277250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    364078000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  63694080750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21575050462000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29890.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38176.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42433.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69094.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41316.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     69584.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41761.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67570.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6456959.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    48.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          15045322320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7996774665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16118307240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7685463420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     69900548640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     253588644630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     126483478560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       496818539475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        561.060210                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 326002315500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29568760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 529928431500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          15817877460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           8407393665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         22553475000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7929728100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     69900548640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     350768277510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      44647998240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       520025298615                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        587.267745                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 112520484250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29568760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 743410262750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                263                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          132                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5795158946.969697                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   33415098418.888306                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          128     96.97%     96.97% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.48% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        42500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 271924906500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            132                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   120538526000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 764960981000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 885499507000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10553186                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10553186                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10553186                       # number of overall hits
system.cpu1.icache.overall_hits::total       10553186                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        65583                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         65583                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        65583                       # number of overall misses
system.cpu1.icache.overall_misses::total        65583                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2292026000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2292026000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2292026000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2292026000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10618769                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10618769                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10618769                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10618769                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006176                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006176                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006176                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006176                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 34948.477502                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 34948.477502                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 34948.477502                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 34948.477502                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          130                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           65                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        50582                       # number of writebacks
system.cpu1.icache.writebacks::total            50582                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        14969                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        14969                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        14969                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        14969                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        50614                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        50614                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        50614                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        50614                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1660099000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1660099000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1660099000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1660099000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004766                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004766                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004766                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004766                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 32799.205753                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 32799.205753                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 32799.205753                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 32799.205753                       # average overall mshr miss latency
system.cpu1.icache.replacements                 50582                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10553186                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10553186                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        65583                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        65583                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2292026000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2292026000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10618769                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10618769                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006176                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006176                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 34948.477502                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 34948.477502                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        14969                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        14969                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        50614                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        50614                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1660099000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1660099000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004766                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004766                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 32799.205753                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 32799.205753                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 885499507000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.270764                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10437678                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            50582                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           206.351627                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        399490000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.270764                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.945961                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.945961                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         21288152                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21288152                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 885499507000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13592842                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13592842                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13592842                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13592842                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2589943                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2589943                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2589943                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2589943                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 340758336182                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 340758336182                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 340758336182                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 340758336182                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16182785                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16182785                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16182785                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16182785                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.160043                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.160043                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.160043                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.160043                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 131569.820719                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 131569.820719                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 131569.820719                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 131569.820719                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2424433                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       259441                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            37713                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3119                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.286400                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.180827                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1016828                       # number of writebacks
system.cpu1.dcache.writebacks::total          1016828                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1980098                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1980098                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1980098                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1980098                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       609845                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       609845                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       609845                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       609845                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  71515098435                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  71515098435                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  71515098435                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  71515098435                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037685                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037685                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037685                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037685                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 117267.663808                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 117267.663808                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 117267.663808                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 117267.663808                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1016828                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11002116                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11002116                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1515629                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1515629                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 158774774500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 158774774500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12517745                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12517745                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.121078                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.121078                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 104758.337627                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104758.337627                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1216036                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1216036                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       299593                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       299593                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  32192590000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  32192590000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023933                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023933                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 107454.413154                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 107454.413154                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2590726                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2590726                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1074314                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1074314                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 181983561682                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 181983561682                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3665040                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3665040                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.293125                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.293125                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 169395.131853                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 169395.131853                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       764062                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       764062                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       310252                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       310252                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  39322508435                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  39322508435                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084652                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084652                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 126743.770983                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 126743.770983                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          183                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          183                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4421000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4421000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          508                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.360236                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.360236                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24158.469945                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24158.469945                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           74                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           74                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          109                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          109                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2927000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2927000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.214567                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.214567                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 26853.211009                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26853.211009                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          200                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          168                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1068000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1068000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.456522                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.456522                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6357.142857                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6357.142857                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          164                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       927000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       927000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.445652                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.445652                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5652.439024                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5652.439024                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       205500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       205500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       182500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       182500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401800                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401800                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417857                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417857                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45052237500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45052237500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819657                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819657                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509795                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509795                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107817.357373                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107817.357373                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417857                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417857                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44634380500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44634380500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509795                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509795                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106817.357373                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106817.357373                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 885499507000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.035055                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15022889                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1027561                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.619949                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        399501500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.035055                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.907345                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.907345                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35034225                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35034225                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 885499507000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          50736154                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11779775                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     49739880                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17855912                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             999                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           586                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1585                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           82                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           82                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7485703                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7485703                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24043172                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26692985                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           88                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           88                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     71701457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     93255609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       151810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3061777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       154639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3048192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       121480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3085768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             174580732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3059261440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3978479808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6476544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    130155136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6597248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129536704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      5182464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    131141440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7446830784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21242064                       # Total snoops (count)
system.tol2bus.snoopTraffic                 216631360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         79420896                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.211073                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.440669                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               63401037     79.83%     79.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1               15569132     19.60%     99.43% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 219570      0.28%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 169269      0.21%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  61888      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           79420896                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116379259974                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1537279225                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          78271847                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1555889458                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          61445861                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       46645317266                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       35883549129                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1543087242                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          76779539                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1104956803000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 180526                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740356                       # Number of bytes of host memory used
host_op_rate                                   181003                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6953.07                       # Real time elapsed on the host
host_tick_rate                               31562629                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1255213178                       # Number of instructions simulated
sim_ops                                    1258524434                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.219457                       # Number of seconds simulated
sim_ticks                                219457296000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.723912                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               10793465                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            10823347                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           483941                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         11294477                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             13157                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          15507                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            2350                       # Number of indirect misses.
system.cpu0.branchPred.lookups               11436615                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1578                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          7245                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           481871                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8110516                       # Number of branches committed
system.cpu0.commit.bw_lim_events               896143                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          22808                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        8403828                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            59346593                       # Number of instructions committed
system.cpu0.commit.committedOps              59353825                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    434215963                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.136692                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.849720                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    417377000     96.12%     96.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      7581468      1.75%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1000006      0.23%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       454695      0.10%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       304071      0.07%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       373434      0.09%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5448360      1.25%     99.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       780786      0.18%     99.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       896143      0.21%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    434215963                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  18744693                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               30826                       # Number of function calls committed.
system.cpu0.commit.int_insts                 49759597                       # Number of committed integer instructions.
system.cpu0.commit.loads                     16352410                       # Number of loads committed
system.cpu0.commit.membars                      14118                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        14220      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        31697452     53.40%     53.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1482      0.00%     53.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             213      0.00%     53.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       7924419     13.35%     66.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           100      0.00%     66.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1241219      2.09%     68.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       365899      0.62%     69.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        416765      0.70%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       412136      0.69%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        8842418     14.90%     85.78% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         53347      0.09%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      7517237     12.67%     98.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       866918      1.46%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         59353825                       # Class of committed instruction
system.cpu0.commit.refs                      17279920                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   59346593                       # Number of Instructions Simulated
system.cpu0.committedOps                     59353825                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.369885                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.369885                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            415576075                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2094                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             9144181                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              72052328                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 3903294                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 10031065                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                498426                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3430                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5562520                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   11436615                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  1438196                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    433180287                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                12557                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      83658625                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                1000992                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.026148                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           1890585                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          10806622                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.191273                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         435571380                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.192089                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.620156                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               379469216     87.12%     87.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                43326681      9.95%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 1883170      0.43%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 9368813      2.15%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  378615      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   11650      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1037919      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   93561      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1755      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           435571380                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 19666369                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                18096790                       # number of floating regfile writes
system.cpu0.idleCycles                        1806206                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              495720                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 8725693                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.302700                       # Inst execution rate
system.cpu0.iew.exec_refs                    88416352                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    942508                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              213897776                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             18710993                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              9883                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           220785                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1016327                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           67620585                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             87473844                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           413061                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            132394050                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1195917                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            122592305                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                498426                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            125374403                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      6801883                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           13867                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        17427                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2358559                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        88816                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         17427                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        98208                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        397512                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 53937484                       # num instructions consuming a value
system.cpu0.iew.wb_count                     61529160                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.823737                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 44430301                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.140677                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      61599566                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               138507374                       # number of integer regfile reads
system.cpu0.int_regfile_writes               33850825                       # number of integer regfile writes
system.cpu0.ipc                              0.135687                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.135687                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            14674      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             33619240     25.31%     25.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1499      0.00%     25.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  213      0.00%     25.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            7978286      6.01%     31.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                104      0.00%     31.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            1378486      1.04%     32.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            366411      0.28%     32.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     32.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             416765      0.31%     32.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            421859      0.32%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     33.28% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            53520404     40.30%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              54789      0.04%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       34153089     25.72%     99.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        881291      0.66%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             132807110                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               52272073                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           97911133                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     18976853                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          23878428                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   20649679                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.155486                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 544373      2.64%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  206      0.00%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 2393      0.01%      2.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   4      0.00%      2.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv              2024545      9.80%     12.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 679      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              13427823     65.03%     77.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1700      0.01%     77.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          4647874     22.51%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              81      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             101170042                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         624297173                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42552307                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         52026263                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  67594330                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                132807110                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              26255                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        8266679                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           373026                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          3447                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      8376306                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    435571380                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.304903                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.066428                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          391663890     89.92%     89.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           13099698      3.01%     92.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            6523159      1.50%     94.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3954407      0.91%     95.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11282260      2.59%     97.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            6678356      1.53%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1070311      0.25%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             539205      0.12%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             760094      0.17%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      435571380                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.303644                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           442986                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          283373                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            18710993                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1016327                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               19727615                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              10360538                       # number of misc regfile writes
system.cpu0.numCycles                       437377586                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1537023                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              353783828                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             50328612                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              18985371                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 6106808                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              52461048                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               381829                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             98580010                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              69452892                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           59053938                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 12001233                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                250716                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                498426                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             63123285                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 8725259                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         22819035                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        75760975                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         57800                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1591                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 37552604                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1564                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   501072546                       # The number of ROB reads
system.cpu0.rob.rob_writes                  136871994                       # The number of ROB writes
system.cpu0.timesIdled                          17553                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  454                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.817460                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10762592                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10782274                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           480829                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         11252542                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              9985                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          10655                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             670                       # Number of indirect misses.
system.cpu1.branchPred.lookups               11384038                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          357                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          7103                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           479602                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8064870                       # Number of branches committed
system.cpu1.commit.bw_lim_events               891623                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          22518                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        8422756                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            59078268                       # Number of instructions committed
system.cpu1.commit.committedOps              59085743                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    433192711                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.136396                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.849121                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    416452946     96.14%     96.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7527584      1.74%     97.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       989997      0.23%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       450318      0.10%     98.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       298666      0.07%     98.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       371443      0.09%     98.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      5428590      1.25%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       781544      0.18%     99.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       891623      0.21%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    433192711                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  18725758                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               23305                       # Number of function calls committed.
system.cpu1.commit.int_insts                 49498427                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16287898                       # Number of loads committed
system.cpu1.commit.membars                      14416                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        14416      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        31532639     53.37%     53.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             48      0.00%     53.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              72      0.00%     53.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       7913024     13.39%     66.78% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.78% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1244865      2.11%     68.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       366456      0.62%     69.51% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.51% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        416757      0.71%     70.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       414004      0.70%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        8793096     14.88%     85.80% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         19714      0.03%     85.83% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      7501905     12.70%     98.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       868747      1.47%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         59085743                       # Class of committed instruction
system.cpu1.commit.refs                      17183462                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   59078268                       # Number of Instructions Simulated
system.cpu1.committedOps                     59085743                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.360942                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.360942                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            415057178                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1236                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9115181                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              71798435                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3594757                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  9840123                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                496102                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2970                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5560266                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   11384038                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  1415968                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    432490081                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                10637                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      83374125                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                 994658                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.026178                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           1561016                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10772577                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.191721                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         434548426                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.191890                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.619972                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               378641851     87.13%     87.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                43181618      9.94%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 1861320      0.43%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9346784      2.15%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  372976      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    8969      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1040677      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   93912      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     319      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           434548426                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 19653778                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                18079168                       # number of floating regfile writes
system.cpu1.idleCycles                         323275                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              493794                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 8682104                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.303297                       # Inst execution rate
system.cpu1.iew.exec_refs                    88084937                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    910489                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              213773229                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             18654388                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              9383                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           224376                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              983545                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           67373114                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             87174448                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           411671                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            131895115                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1194652                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            122294275                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                496102                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            125074803                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      6778680                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           12878                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        17390                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2366460                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        87980                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         17390                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        97515                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        396279                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 53807545                       # num instructions consuming a value
system.cpu1.iew.wb_count                     61266383                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.823587                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 44315176                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.140884                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      61337996                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               137930530                       # number of integer regfile reads
system.cpu1.int_regfile_writes               33677972                       # number of integer regfile writes
system.cpu1.ipc                              0.135852                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.135852                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            14722      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33456090     25.29%     25.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  56      0.00%     25.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   72      0.00%     25.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            7967195      6.02%     31.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     31.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            1383751      1.05%     32.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            367009      0.28%     32.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     32.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             416757      0.31%     32.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            423963      0.32%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     33.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            53303217     40.29%     73.57% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              20348      0.02%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       34070185     25.75%     99.33% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        883428      0.67%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             132306793                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               52164779                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           97719042                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     18961143                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          23880755                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   20575066                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.155510                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 543721      2.64%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                  225      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1509      0.01%      2.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   5      0.00%      2.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv              2012396      9.78%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 771      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     12.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              13378833     65.02%     77.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   21      0.00%     77.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          4637529     22.54%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              56      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             100702358                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         622391386                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     42305240                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         51797015                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  67347134                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                132306793                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              25980                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        8287266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           373357                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          3462                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8397872                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    434548426                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.304470                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.065946                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          390843802     89.94%     89.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           13003212      2.99%     92.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6504610      1.50%     94.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3932388      0.90%     95.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           11241897      2.59%     97.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            6652933      1.53%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1075298      0.25%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             541132      0.12%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             753154      0.17%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      434548426                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.304243                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           444209                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          284080                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            18654388                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             983545                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               19713664                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              10355106                       # number of misc regfile writes
system.cpu1.numCycles                       434871701                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     4049208                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              353382496                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             50133624                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              18928123                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 5790298                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              52412682                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               391826                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             98256608                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              69208213                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           58883410                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 11818494                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                199027                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                496102                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             63016557                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8749689                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         22820147                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        75436461                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         44479                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1256                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 37535203                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1254                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   499807806                       # The number of ROB reads
system.cpu1.rob.rob_writes                  136374080                       # The number of ROB writes
system.cpu1.timesIdled                           3430                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.823821                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               10767732                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10786736                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           479650                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         11254497                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             10050                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          11036                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             986                       # Number of indirect misses.
system.cpu2.branchPred.lookups               11389725                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          471                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          7066                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           478359                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   8070115                       # Number of branches committed
system.cpu2.commit.bw_lim_events               890699                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          22504                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        8416541                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            59106666                       # Number of instructions committed
system.cpu2.commit.committedOps              59114069                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    433683937                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.136307                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.849108                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    416952413     96.14%     96.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7521999      1.73%     97.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       983711      0.23%     98.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       444338      0.10%     98.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       298007      0.07%     98.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       371204      0.09%     98.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      5432968      1.25%     99.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       788598      0.18%     99.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       890699      0.21%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    433683937                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                  18732678                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               23582                       # Number of function calls committed.
system.cpu2.commit.int_insts                 49522880                       # Number of committed integer instructions.
system.cpu2.commit.loads                     16294687                       # Number of loads committed
system.cpu2.commit.membars                      14281                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        14281      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        31550050     53.37%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             70      0.00%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              72      0.00%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       7916589     13.39%     66.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       1245163      2.11%     68.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       365947      0.62%     69.51% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.51% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        416757      0.71%     70.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       414154      0.70%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        8796582     14.88%     85.80% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         20336      0.03%     85.83% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      7505171     12.70%     98.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       868897      1.47%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         59114069                       # Class of committed instruction
system.cpu2.commit.refs                      17190986                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   59106666                       # Number of Instructions Simulated
system.cpu2.committedOps                     59114069                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.365394                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.365394                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            415654320                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 1296                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             9120902                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              71810322                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3598207                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  9721047                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                495069                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 3327                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              5569837                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   11389725                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  1427470                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    432959432                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                10551                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      83378014                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                 992720                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.026163                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           1582688                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10777782                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.191522                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         435038480                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.191683                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.619667                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               379135167     87.15%     87.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                43170488      9.92%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 1868099      0.43%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 9348047      2.15%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  372751      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    9843      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1040594      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   93102      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     389      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           435038480                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 19669676                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                18092354                       # number of floating regfile writes
system.cpu2.idleCycles                         305389                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              492752                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 8688422                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.303096                       # Inst execution rate
system.cpu2.iew.exec_refs                    88112148                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    912398                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              213794230                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18657167                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              9558                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           223181                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              985849                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           67394669                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             87199750                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           410966                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            131951082                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1192616                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            122422017                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                495069                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            125192603                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      6771998                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           12880                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation        17614                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2362451                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        89549                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents         17614                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        96253                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        396499                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 53888144                       # num instructions consuming a value
system.cpu2.iew.wb_count                     61305383                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.823839                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 44395145                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.140821                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      61376941                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               137984415                       # number of integer regfile reads
system.cpu2.int_regfile_writes               33695921                       # number of integer regfile writes
system.cpu2.ipc                              0.135770                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.135770                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            14651      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             33475606     25.29%     25.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  80      0.00%     25.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   72      0.00%     25.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            7973583      6.02%     31.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     31.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            1386175      1.05%     32.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            366467      0.28%     32.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     32.65% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             416757      0.31%     32.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            425042      0.32%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     33.29% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            53348203     40.30%     73.59% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              20915      0.02%     73.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       34049749     25.72%     99.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        884748      0.67%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             132362048                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               52127336                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           97671643                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     18975649                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          23892336                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   20556620                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.155306                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 546195      2.66%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                  265      0.00%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 2123      0.01%      2.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   2      0.00%      2.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      2.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv              1988157      9.67%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                 872      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     12.34% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              13385599     65.12%     77.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   11      0.00%     77.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          4633312     22.54%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite              84      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             100776681                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         623020178                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     42329734                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         51800445                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  67368614                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                132362048                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              26055                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        8280499                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           372625                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          3551                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      8372617                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    435038480                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.304254                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.066120                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          391364460     89.96%     89.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12962184      2.98%     92.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6500179      1.49%     94.43% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3928375      0.90%     95.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           11245122      2.58%     97.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            6665337      1.53%     99.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1069105      0.25%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             537166      0.12%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             766552      0.18%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      435038480                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.304040                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           445198                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          284819                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18657167                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             985849                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               19728628                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              10358610                       # number of misc regfile writes
system.cpu2.numCycles                       435343869                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                     3577213                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              353624925                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             50156322                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              19085742                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 5789178                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              52735131                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               392520                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             98280259                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              69228284                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           58895448                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 11715060                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                195779                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                495069                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             63359177                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8739039                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         22828905                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        75451354                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         55071                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              1487                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 37669878                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          1485                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   500320780                       # The number of ROB reads
system.cpu2.rob.rob_writes                  136417017                       # The number of ROB writes
system.cpu2.timesIdled                           3436                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.813380                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10784165                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            10804328                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           482846                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         11273503                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              9925                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          10701                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             776                       # Number of indirect misses.
system.cpu3.branchPred.lookups               11406799                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          472                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          7157                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           481617                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   8076738                       # Number of branches committed
system.cpu3.commit.bw_lim_events               888291                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          22679                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8440919                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            59161754                       # Number of instructions committed
system.cpu3.commit.committedOps              59169263                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    434021114                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.136328                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.848894                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    417257707     96.14%     96.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      7540155      1.74%     97.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       989902      0.23%     98.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       447596      0.10%     98.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       299747      0.07%     98.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       372608      0.09%     98.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      5437596      1.25%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       787512      0.18%     99.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       888291      0.20%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    434021114                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                  18752846                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               23455                       # Number of function calls committed.
system.cpu3.commit.int_insts                 49566880                       # Number of committed integer instructions.
system.cpu3.commit.loads                     16310738                       # Number of loads committed
system.cpu3.commit.membars                      14454                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        14454      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        31576283     53.37%     53.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             50      0.00%     53.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              72      0.00%     53.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       7925240     13.39%     66.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       1246726      2.11%     68.89% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       367353      0.62%     69.51% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     69.51% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        416724      0.70%     70.22% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       414951      0.70%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        8805701     14.88%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         19857      0.03%     85.83% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      7512194     12.70%     98.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       869658      1.47%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59169263                       # Class of committed instruction
system.cpu3.commit.refs                      17207410                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   59161754                       # Number of Instructions Simulated
system.cpu3.committedOps                     59169263                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.363633                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.363633                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            415980292                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1245                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9131983                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              71917045                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3598318                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  9721254                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                497999                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3207                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              5581712                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   11406799                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  1427009                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    433309213                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                11160                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      83521449                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                 998456                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.026184                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           1571134                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10794090                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.191719                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         435379575                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.191863                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.619995                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               379380616     87.14%     87.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                43248043      9.93%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 1868983      0.43%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 9360210      2.15%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  374390      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    9743      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1043277      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   93974      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     339      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           435379575                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 19686111                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                18106470                       # number of floating regfile writes
system.cpu3.idleCycles                         265888                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              495634                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 8695248                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.303101                       # Inst execution rate
system.cpu3.iew.exec_refs                    88170198                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    911782                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              214053267                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18680939                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              9510                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           226073                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              984787                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67472627                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             87258416                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           413709                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            132044660                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1202476                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            122456779                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                497999                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            125243687                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      6781498                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           12910                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation        17316                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2370173                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        88112                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents         17316                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        97549                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        398085                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 53977905                       # num instructions consuming a value
system.cpu3.iew.wb_count                     61353737                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.823314                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 44440781                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.140834                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      61425295                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               138085475                       # number of integer regfile reads
system.cpu3.int_regfile_writes               33723485                       # number of integer regfile writes
system.cpu3.ipc                              0.135803                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.135803                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            14791      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33503754     25.29%     25.30% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  53      0.00%     25.31% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   72      0.00%     25.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            7980541      6.02%     31.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     31.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            1386027      1.05%     32.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            367880      0.28%     32.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     32.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             416724      0.31%     32.97% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            424979      0.32%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     33.29% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            53380767     40.30%     73.59% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              20425      0.02%     73.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       34077736     25.73%     99.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        884620      0.67%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             132458369                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               52172719                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           97753781                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     18989619                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          23922767                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                   20575846                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.155338                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 547773      2.66%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                  231      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1548      0.01%      2.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   2      0.00%      2.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      2.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv              1995556      9.70%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                 807      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              13393858     65.10%     77.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    3      0.00%     77.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          4635995     22.53%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite              73      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             100846705                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         623492207                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     42364118                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         51870432                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  67446522                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                132458369                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              26105                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8303259                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           373829                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          3426                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      8413705                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    435379575                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.304237                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.065885                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          391658751     89.96%     89.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12982564      2.98%     92.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            6506969      1.49%     94.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            3939036      0.90%     95.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           11253286      2.58%     97.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            6663972      1.53%     99.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1073938      0.25%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             540345      0.12%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             760714      0.17%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      435379575                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.304051                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           445653                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          285461                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18680939                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             984787                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               19745031                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              10370994                       # number of misc regfile writes
system.cpu3.numCycles                       435645463                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                     3274750                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              353948284                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             50204322                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              19038054                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 5793897                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              52702580                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               379631                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             98412727                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              69318437                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           58976199                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 11718293                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                209064                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                497999                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             63374605                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 8771784                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         22862624                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        75550103                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         46497                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              1402                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 37734601                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          1399                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   500740860                       # The number of ROB reads
system.cpu3.rob.rob_writes                  136580168                       # The number of ROB writes
system.cpu3.timesIdled                           3197                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     28479087                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      55779383                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2069412                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1305782                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     29727222                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     27502213                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     60025306                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       28807995                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 219457296000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           28291496                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       465471                       # Transaction distribution
system.membus.trans_dist::CleanEvict         26835017                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4550                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1032                       # Transaction distribution
system.membus.trans_dist::ReadExReq            181806                       # Transaction distribution
system.membus.trans_dist::ReadExResp           181644                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      28291507                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     84252523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               84252523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1852071104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1852071104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4271                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          28478895                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                28478895    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            28478895                       # Request fanout histogram
system.membus.respLayer1.occupancy       147004978500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             67.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         69131463547                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                297                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          149                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    11982791.946309                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   12648343.901195                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          149    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     46078500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            149                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   217671860000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   1785436000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 219457296000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      1423401                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1423401                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      1423401                       # number of overall hits
system.cpu2.icache.overall_hits::total        1423401                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4069                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4069                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4069                       # number of overall misses
system.cpu2.icache.overall_misses::total         4069                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    264432000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    264432000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    264432000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    264432000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      1427470                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1427470                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      1427470                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1427470                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002850                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002850                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002850                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002850                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 64986.974687                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64986.974687                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 64986.974687                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64986.974687                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           50                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    16.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3784                       # number of writebacks
system.cpu2.icache.writebacks::total             3784                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          285                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          285                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          285                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          285                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3784                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3784                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3784                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3784                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    245616000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    245616000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    245616000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    245616000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002651                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002651                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002651                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002651                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 64909.090909                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64909.090909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 64909.090909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64909.090909                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3784                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      1423401                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1423401                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4069                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4069                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    264432000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    264432000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      1427470                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1427470                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002850                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002850                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 64986.974687                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64986.974687                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          285                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          285                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3784                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3784                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    245616000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    245616000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002651                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002651                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 64909.090909                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64909.090909                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 219457296000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1561527                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3816                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           409.205189                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2858724                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2858724                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 219457296000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      6966167                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6966167                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      6966167                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6966167                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     10809783                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      10809783                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     10809783                       # number of overall misses
system.cpu2.dcache.overall_misses::total     10809783                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1057955453448                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1057955453448                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1057955453448                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1057955453448                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     17775950                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17775950                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     17775950                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17775950                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.608113                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.608113                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.608113                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.608113                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 97870.184207                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97870.184207                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 97870.184207                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97870.184207                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    377152688                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        27218                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          6852713                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            411                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    55.036989                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    66.223844                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      7485560                       # number of writebacks
system.cpu2.dcache.writebacks::total          7485560                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3326570                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3326570                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3326570                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3326570                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      7483213                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      7483213                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      7483213                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      7483213                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 822483009512                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 822483009512                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 822483009512                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 822483009512                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.420974                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.420974                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.420974                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.420974                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 109910.410075                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 109910.410075                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 109910.410075                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 109910.410075                       # average overall mshr miss latency
system.cpu2.dcache.replacements               7485560                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      6336356                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        6336356                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     10551148                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     10551148                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1042779949000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1042779949000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     16887504                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     16887504                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.624790                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.624790                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 98830.947021                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98830.947021                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      3127543                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3127543                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      7423605                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      7423605                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 817774464500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 817774464500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.439592                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.439592                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 110158.671495                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110158.671495                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       629811                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        629811                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       258635                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       258635                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  15175504448                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  15175504448                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       888446                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       888446                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.291109                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.291109                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 58675.370495                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 58675.370495                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       199027                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       199027                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        59608                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        59608                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   4708545012                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4708545012                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.067092                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.067092                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 78991.830157                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 78991.830157                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          766                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          766                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          188                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          188                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3791500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3791500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.197065                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.197065                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 20167.553191                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 20167.553191                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           44                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           44                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          144                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          144                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2337000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2337000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.150943                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.150943                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 16229.166667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16229.166667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          381                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          381                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          359                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          359                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      2751500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2751500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          740                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          740                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.485135                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.485135                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7664.345404                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7664.345404                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          351                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          351                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      2425500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      2425500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.474324                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.474324                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6910.256410                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6910.256410                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       216500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       216500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       191500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       191500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          279                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            279                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         6787                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         6787                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    291038499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    291038499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         7066                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         7066                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.960515                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.960515                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 42881.759098                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 42881.759098                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         6787                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         6787                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    284251499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    284251499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.960515                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.960515                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 41881.759098                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 41881.759098                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 219457296000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.955238                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14458960                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          7489024                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.930687                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.955238                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.998601                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998601                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         43058417                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        43058417                       # Number of data accesses
system.cpu3.numPwrStateTransitions                383                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          192                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    8513856.770833                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   11398497.137163                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          192    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        26000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     46069500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            192                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   217822635500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   1634660500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 219457296000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      1423152                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1423152                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      1423152                       # number of overall hits
system.cpu3.icache.overall_hits::total        1423152                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3857                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3857                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3857                       # number of overall misses
system.cpu3.icache.overall_misses::total         3857                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    235572000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    235572000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    235572000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    235572000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      1427009                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1427009                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      1427009                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1427009                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002703                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002703                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002703                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002703                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 61076.484314                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61076.484314                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 61076.484314                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61076.484314                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           38                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         3647                       # number of writebacks
system.cpu3.icache.writebacks::total             3647                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          210                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          210                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          210                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          210                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3647                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3647                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3647                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3647                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    221496000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    221496000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    221496000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    221496000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002556                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002556                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002556                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002556                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 60733.753770                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 60733.753770                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 60733.753770                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 60733.753770                       # average overall mshr miss latency
system.cpu3.icache.replacements                  3647                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      1423152                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1423152                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3857                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3857                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    235572000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    235572000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      1427009                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1427009                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002703                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002703                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 61076.484314                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61076.484314                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          210                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          210                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3647                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3647                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    221496000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    221496000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002556                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002556                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 60733.753770                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 60733.753770                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 219457296000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1610232                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3679                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           437.681979                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          2857665                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         2857665                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 219457296000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      6940271                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         6940271                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      6940271                       # number of overall hits
system.cpu3.dcache.overall_hits::total        6940271                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     10850326                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      10850326                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     10850326                       # number of overall misses
system.cpu3.dcache.overall_misses::total     10850326                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1059263927626                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1059263927626                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1059263927626                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1059263927626                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     17790597                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17790597                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     17790597                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17790597                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.609891                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.609891                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.609891                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.609891                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 97625.078512                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 97625.078512                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 97625.078512                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 97625.078512                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    377223185                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        31574                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          6861278                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            443                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.978560                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    71.273138                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      7496268                       # number of writebacks
system.cpu3.dcache.writebacks::total          7496268                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3356557                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3356557                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3356557                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3356557                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      7493769                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      7493769                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      7493769                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      7493769                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 823139939670                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 823139939670                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 823139939670                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 823139939670                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.421221                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.421221                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.421221                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.421221                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 109843.249728                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 109843.249728                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 109843.249728                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 109843.249728                       # average overall mshr miss latency
system.cpu3.dcache.replacements               7496268                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      6332843                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        6332843                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     10568970                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     10568970                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1042341296000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1042341296000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     16901813                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     16901813                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.625316                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.625316                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 98622.788786                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98622.788786                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      3134776                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3134776                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      7434194                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      7434194                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 818325222000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 818325222000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.439846                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.439846                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 110075.849783                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 110075.849783                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       607428                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        607428                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       281356                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       281356                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  16922631626                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  16922631626                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       888784                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       888784                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.316563                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.316563                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 60146.688274                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 60146.688274                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       221781                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       221781                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        59575                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        59575                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   4814717670                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   4814717670                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.067030                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.067030                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 80817.753588                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 80817.753588                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          749                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          749                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          183                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          183                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4647500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4647500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.196352                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.196352                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 25396.174863                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 25396.174863                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           18                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           18                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          165                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          165                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3869500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3869500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.177039                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.177039                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 23451.515152                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23451.515152                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          342                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          342                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          325                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          325                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      2412500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2412500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          667                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          667                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.487256                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.487256                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7423.076923                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7423.076923                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          311                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          311                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      2149500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      2149500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.466267                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.466267                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6911.575563                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6911.575563                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       534000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       534000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       486000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       486000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          285                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            285                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         6872                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         6872                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    294259999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    294259999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         7157                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         7157                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.960179                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.960179                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 42820.139552                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 42820.139552                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         6872                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         6872                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    287387999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    287387999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.960179                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.960179                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 41820.139552                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 41820.139552                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 219457296000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.960519                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           14443520                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          7499660                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.925890                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.960519                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.998766                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998766                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         43098336                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        43098336                       # Number of data accesses
system.cpu0.numPwrStateTransitions                172                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8936680.232558                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12116786.125020                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           86    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     34801500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   218688741500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    768554500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 219457296000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      1420340                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1420340                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1420340                       # number of overall hits
system.cpu0.icache.overall_hits::total        1420340                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        17856                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         17856                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        17856                       # number of overall misses
system.cpu0.icache.overall_misses::total        17856                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1347301499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1347301499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1347301499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1347301499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1438196                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1438196                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1438196                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1438196                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.012416                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012416                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.012416                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012416                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75453.712982                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75453.712982                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75453.712982                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75453.712982                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          909                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.470588                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        16466                       # number of writebacks
system.cpu0.icache.writebacks::total            16466                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1392                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1392                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1392                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1392                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        16464                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        16464                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        16464                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        16464                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1247836999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1247836999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1247836999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1247836999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011448                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011448                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011448                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011448                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75791.848822                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75791.848822                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75791.848822                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75791.848822                       # average overall mshr miss latency
system.cpu0.icache.replacements                 16466                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1420340                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1420340                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        17856                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        17856                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1347301499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1347301499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1438196                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1438196                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.012416                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012416                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75453.712982                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75453.712982                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1392                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1392                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        16464                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        16464                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1247836999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1247836999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011448                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011448                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75791.848822                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75791.848822                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 219457296000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1437023                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            16498                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            87.102861                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2892858                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2892858                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 219457296000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7044048                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7044048                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7044048                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7044048                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     10812981                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10812981                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     10812981                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10812981                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1059186268082                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1059186268082                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1059186268082                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1059186268082                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17857029                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17857029                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17857029                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17857029                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.605531                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.605531                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.605531                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.605531                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 97955.066053                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 97955.066053                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 97955.066053                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 97955.066053                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    378258743                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        31785                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          6877867                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            421                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.996519                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.498812                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7508195                       # number of writebacks
system.cpu0.dcache.writebacks::total          7508195                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3307257                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3307257                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3307257                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3307257                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      7505724                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      7505724                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      7505724                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      7505724                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 824286108242                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 824286108242                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 824286108242                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 824286108242                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.420323                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.420323                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.420323                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.420323                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 109820.999046                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109820.999046                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 109820.999046                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109820.999046                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7508195                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6456244                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6456244                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     10481409                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10481409                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1036900524500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1036900524500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     16937653                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     16937653                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.618823                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.618823                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 98927.589268                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98927.589268                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3038511                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3038511                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      7442898                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      7442898                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 818878705000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 818878705000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.439429                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.439429                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 110021.486926                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110021.486926                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       587804                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        587804                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       331572                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       331572                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  22285743582                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  22285743582                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       919376                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       919376                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.360649                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.360649                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67212.380967                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67212.380967                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       268746                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       268746                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        62826                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        62826                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5407403242                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5407403242                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.068335                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.068335                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86069.513291                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86069.513291                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          886                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          886                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          127                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6505500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6505500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.125370                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.125370                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 51224.409449                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 51224.409449                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           99                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           99                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       148500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       148500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.027641                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.027641                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  5303.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5303.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          609                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          609                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          266                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          266                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1597000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1597000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          875                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          875                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.304000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.304000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6003.759398                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6003.759398                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          263                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          263                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1336000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1336000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.300571                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.300571                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5079.847909                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5079.847909                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        12000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        12000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        10000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        10000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          573                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            573                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         6672                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         6672                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    293776000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    293776000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         7245                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         7245                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.920911                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.920911                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 44031.175060                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 44031.175060                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         6672                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         6672                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    287104000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    287104000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.920911                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.920911                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 43031.175060                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 43031.175060                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 219457296000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.985493                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           14559711                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7511384                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.938353                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.985493                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999547                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999547                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         43243678                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        43243678                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 219457296000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2037                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              334846                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1104                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              333682                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1235                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              332671                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1333                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              333958                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1340866                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2037                       # number of overall hits
system.l2.overall_hits::.cpu0.data             334846                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1104                       # number of overall hits
system.l2.overall_hits::.cpu1.data             333682                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1235                       # number of overall hits
system.l2.overall_hits::.cpu2.data             332671                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1333                       # number of overall hits
system.l2.overall_hits::.cpu3.data             333958                       # number of overall hits
system.l2.overall_hits::total                 1340866                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             14428                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7172961                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2484                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7151971                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2549                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           7153022                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2314                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           7162051                       # number of demand (read+write) misses
system.l2.demand_misses::total               28661780                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            14428                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7172961                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2484                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7151971                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2549                       # number of overall misses
system.l2.overall_misses::.cpu2.data          7153022                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2314                       # number of overall misses
system.l2.overall_misses::.cpu3.data          7162051                       # number of overall misses
system.l2.overall_misses::total              28661780                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1198383500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 805506406987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    235026500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 803443555982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    224811500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 803780940486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    199680500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 804400873985                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3218989679440                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1198383500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 805506406987                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    235026500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 803443555982                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    224811500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 803780940486                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    199680500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 804400873985                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3218989679440                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           16465                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7507807                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3588                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7485653                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3784                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         7485693                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            3647                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         7496009                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             30002646                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          16465                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7507807                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3588                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7485653                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3784                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        7485693                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           3647                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        7496009                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            30002646                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.876283                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.955400                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.692308                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.955424                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.673626                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.955559                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.634494                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.955449                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.955308                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.876283                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.955400                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.692308                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.955424                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.673626                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.955559                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.634494                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.955449                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.955308                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83059.571666                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112297.614191                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94616.143317                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112338.760320                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88195.959200                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 112369.420992                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 86292.350908                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112314.318061                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112309.482504                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83059.571666                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112297.614191                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94616.143317                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112338.760320                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88195.959200                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 112369.420992                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 86292.350908                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112314.318061                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112309.482504                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              465471                       # number of writebacks
system.l2.writebacks::total                    465471                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          46575                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            459                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          47184                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            437                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          46713                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            501                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          46596                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              188524                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         46575                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           459                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         47184                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           437                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         46713                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           501                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         46596                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             188524                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        14369                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      7126386                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2025                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      7104787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      7106309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      7115455                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          28473256                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        14369                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      7126386                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2025                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      7104787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      7106309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      7115455                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         28473256                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1051651000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 731399472002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    182403501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 729494057996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    173513501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 729857716498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    146443500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 730385970501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2922691228499                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1051651000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 731399472002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    182403501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 729494057996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    173513501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 729857716498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    146443500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 730385970501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2922691228499                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.872700                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.949197                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.564381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.949121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.558140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.949319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.497121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.949232                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.949025                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.872700                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.949197                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.564381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.949121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.558140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.949319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.497121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.949232                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.949025                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73188.878836                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102632.592734                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90075.802963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102676.414929                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 82156.013731                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 102705.598152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 80774.131274                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102647.823716                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102646.891824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73188.878836                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102632.592734                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90075.802963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102676.414929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 82156.013731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 102705.598152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 80774.131274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102647.823716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102646.891824                       # average overall mshr miss latency
system.l2.replacements                       56100836                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       605236                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           605236                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       605236                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       605236                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     27631533                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         27631533                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     27631533                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     27631533                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              48                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             107                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              98                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             100                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  353                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           289                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           302                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           344                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           304                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1239                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2162500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2594500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      2442000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      2856000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     10055000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          337                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          409                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          442                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          404                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1592                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.857567                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.738386                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.778281                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.752475                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.778266                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7482.698962                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8591.059603                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  7098.837209                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  9394.736842                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8115.415658                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              24                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          286                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          295                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          336                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          298                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1215                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      5866500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      6180000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      7120498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      6164998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     25331996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.848665                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.721271                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.760181                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.737624                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.763191                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20512.237762                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20949.152542                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21191.958333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20687.912752                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20849.379424                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 57                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              129                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       170000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       136000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       205500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       171000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       682500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           61                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           54                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           52                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            186                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.842105                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.508197                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.759259                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.788462                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.693548                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        10625                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4387.096774                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5012.195122                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4170.731707                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5290.697674                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           39                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           40                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          124                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       372500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       676500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       937000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       872500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2858500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.789474                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.491803                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.722222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.769231                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 24833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        22550                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 24025.641026                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21812.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 23052.419355                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            19247                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            19303                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            18946                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            19086                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 76582                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          47650                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          44656                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          44813                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          44631                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              181750                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   5242562000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4840763000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   4553734500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   4661727000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19298786500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        66897                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        63959                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        63759                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        63717                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            258332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.712289                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.698197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.702850                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.700457                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.703552                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110022.287513                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108401.177893                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 101616.372481                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 104450.426833                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106183.144429                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                6                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        47649                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        44654                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        44811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        44630                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         181744                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4766048001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4394150000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   4105604500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   4215417000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  17481219501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.712274                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.698166                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.702818                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.700441                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.703529                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100024.092867                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98404.398262                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 91620.461494                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 94452.543132                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96185.951124                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2037                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1104                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1235                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1333                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5709                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        14428                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2484                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2549                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2314                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            21775                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1198383500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    235026500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    224811500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    199680500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1857902000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        16465                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3588                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3784                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         3647                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          27484                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.876283                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.692308                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.673626                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.634494                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.792279                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83059.571666                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94616.143317                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88195.959200                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 86292.350908                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85322.709529                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           59                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          459                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          437                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          501                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1456                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        14369                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2025                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2112                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1813                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        20319                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1051651000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    182403501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    173513501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    146443500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1554011502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.872700                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.564381                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.558140                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.497121                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.739303                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73188.878836                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90075.802963                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 82156.013731                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 80774.131274                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76480.707810                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       315599                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       314379                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       313725                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       314872                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1258575                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      7125311                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      7107315                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      7108209                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      7117420                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        28458255                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 800263844987                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 798602792982                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 799227205986                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 799739146985                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3197832990940                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      7440910                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7421694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      7421934                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      7432292                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29716830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.957586                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.957641                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.957730                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.957635                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.957648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112312.830273                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112363.500560                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112437.212522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112363.629937                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112369.257741                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        46574                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        47182                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        46711                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        46595                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       187062                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      7078737                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      7060133                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      7061498                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      7070825                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     28271193                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 726633424001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 725099907996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 725752111998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 726170553501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2903655997496                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.951327                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.951283                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.951436                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.951365                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.951353                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102650.151291                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102703.434623                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 102775.942441                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102699.551113                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102707.232677                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 219457296000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    58051717                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  56100900                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.034773                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.065933                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.111206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.748976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.670223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.009657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.675935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.007531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        7.702346                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.516655                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.121078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.119847                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.119936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.120349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 289065628                       # Number of tag accesses
system.l2.tags.data_accesses                289065628                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 219457296000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        919680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     456086784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        129600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     454704576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        135168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     454801408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        116032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     455387968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1822281216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       919680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       129600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       135168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       116032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1300480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     29790144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29790144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          14370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        7126356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        7104759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        7106272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1813                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        7115437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            28473144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       465471                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             465471                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4190701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2078248444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           590548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2071950144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           615919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       2072391378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           528722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       2075064153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8303580009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4190701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       590548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       615919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       528722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5925891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      135744605                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            135744605                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      135744605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4190701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2078248444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          590548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2071950144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          615919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      2072391378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          528722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      2075064153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8439324615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    241617.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     14370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   7068956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   7047615.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   7048092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   7058106.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000799783250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15095                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15095                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            37196592                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             228537                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    28473151                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     465471                       # Number of write requests accepted
system.mem_ctrls.readBursts                  28473151                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   465471                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 230062                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                223854                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2209348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2256653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2085520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1820293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1693983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1312878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1306379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1209638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1569065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1121417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           955151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           947455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2316134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2632248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2487841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2319086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             18969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13166                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1210482714497                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               141215445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1740040633247                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42859.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61609.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 20911502                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  216013                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              28473151                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               465471                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   79529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  233408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  652377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1491487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3852155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 6003874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 4803774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 3980224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2918142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                2012764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1331470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 509245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 236854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  73607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  25867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7357187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    247.787200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.837786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.714255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3063124     41.63%     41.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2009502     27.31%     68.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       749272     10.18%     79.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       391422      5.32%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       247341      3.36%     87.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       170413      2.32%     90.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       124981      1.70%     91.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        94931      1.29%     93.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       506201      6.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7357187                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15095                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1870.992117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    409.128525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2282.614430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          7696     50.98%     50.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          548      3.63%     54.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          577      3.82%     58.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          541      3.58%     62.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          672      4.45%     66.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071          671      4.45%     70.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583          596      3.95%     74.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095          616      4.08%     78.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607          689      4.56%     83.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119          645      4.27%     87.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631          541      3.58%     91.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143          418      2.77%     94.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655          333      2.21%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167          205      1.36%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679          136      0.90%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191          110      0.73%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703           59      0.39%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215           25      0.17%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727           12      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            5      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15095                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.006956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.006504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.126167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15046     99.68%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.02%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               38      0.25%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15095                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1807557696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                14723968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15464000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1822281664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29790144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8236.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        70.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8303.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    135.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        64.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    64.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  219457370500                       # Total gap between requests
system.mem_ctrls.avgGap                       7583.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       919680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    452413184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       129600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    451047360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       135168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    451077888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       116032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    451718784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     15464000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4190701.410993417259                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2061508968.924870014191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 590547.693615982542                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2055285325.305384159088                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 615919.372304669232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 2055424432.095436096191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 528722.453592975973                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2058344799.801051139832                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 70464734.059240385890                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        14370                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      7126358                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2025                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      7104759                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2112                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      7106275                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1813                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      7115439                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       465471                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    456489250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 435389881502                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     97514750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 434390361250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     84918500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 434704978749                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     70335500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 434846153746                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5455793745000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31766.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61095.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48155.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61140.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     40207.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     61171.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     38795.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     61113.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11721017.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          27211468200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          14463211785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        102447526020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          606214260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17323628400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      99613592730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        386471040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       262052112435                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1194.091594                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    223513500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7328100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 211905682500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          25318932660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13457312880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         99208093740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          655068240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17323628400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      99616232970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        384247680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       255963516570                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1166.347719                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    215906500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7328100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 211913289500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                375                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          188                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10752869.680851                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11537117.258397                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          188    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        55000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     45847000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            188                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   217435756500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   2021539500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 219457296000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1412212                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1412212                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1412212                       # number of overall hits
system.cpu1.icache.overall_hits::total        1412212                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3756                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3756                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3756                       # number of overall misses
system.cpu1.icache.overall_misses::total         3756                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    265912500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    265912500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    265912500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    265912500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1415968                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1415968                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1415968                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1415968                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002653                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002653                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002653                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002653                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70796.725240                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70796.725240                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70796.725240                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70796.725240                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          222                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           74                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3588                       # number of writebacks
system.cpu1.icache.writebacks::total             3588                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          168                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          168                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          168                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          168                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3588                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3588                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3588                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3588                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    254188000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    254188000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    254188000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    254188000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002534                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002534                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002534                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002534                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70843.924192                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70843.924192                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70843.924192                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70843.924192                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3588                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1412212                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1412212                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3756                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3756                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    265912500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    265912500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1415968                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1415968                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002653                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002653                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70796.725240                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70796.725240                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          168                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          168                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3588                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3588                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    254188000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    254188000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70843.924192                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70843.924192                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 219457296000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1581922                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3620                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           436.995028                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2835524                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2835524                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 219457296000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      6974904                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         6974904                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      6974904                       # number of overall hits
system.cpu1.dcache.overall_hits::total        6974904                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10791867                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10791867                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10791867                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10791867                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1053044773048                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1053044773048                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1053044773048                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1053044773048                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     17766771                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17766771                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     17766771                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17766771                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.607419                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.607419                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.607419                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.607419                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 97577.627027                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97577.627027                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 97577.627027                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97577.627027                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    377358845                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        29920                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          6856498                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            432                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.036674                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.259259                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7485467                       # number of writebacks
system.cpu1.dcache.writebacks::total          7485467                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3308948                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3308948                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3308948                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3308948                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7482919                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7482919                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7482919                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7482919                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 822164078352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 822164078352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 822164078352                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 822164078352                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.421175                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.421175                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.421175                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.421175                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 109872.107175                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109872.107175                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 109872.107175                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109872.107175                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7485467                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      6395436                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        6395436                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     10483567                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     10483567                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1035740690500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1035740690500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16879003                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16879003                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.621101                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.621101                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 98796.591895                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98796.591895                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3060303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3060303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7423264                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7423264                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 817163999000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 817163999000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.439793                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.439793                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 110081.495014                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 110081.495014                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       579468                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        579468                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       308300                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       308300                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  17304082548                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  17304082548                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       887768                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       887768                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.347275                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.347275                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 56127.416633                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 56127.416633                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       248645                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       248645                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        59655                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        59655                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   5000079352                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5000079352                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.067197                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.067197                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 83816.601324                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 83816.601324                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          648                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          648                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          204                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          204                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      9331000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      9331000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.239437                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.239437                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45740.196078                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45740.196078                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           49                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           49                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          155                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          155                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      5585500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      5585500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.181925                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.181925                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 36035.483871                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36035.483871                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          350                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          350                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          290                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          290                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2217000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2217000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          640                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          640                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.453125                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.453125                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7644.827586                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7644.827586                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          283                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          283                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1978000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1978000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.442188                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.442188                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6989.399293                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6989.399293                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       383500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       383500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       339500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       339500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          272                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            272                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         6831                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         6831                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    293414499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    293414499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         7103                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         7103                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.961706                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.961706                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 42953.374177                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 42953.374177                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         6831                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         6831                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    286583499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    286583499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.961706                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.961706                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 41953.374177                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 41953.374177                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 219457296000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.956403                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14467147                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7488907                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.931810                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.956403                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998638                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998638                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         43039611                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        43039611                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 219457296000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29751696                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           15                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1070707                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29397732                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        55635365                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4798                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1089                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5887                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          119                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          119                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           264516                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          264516                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         27484                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29724239                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        49397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     22529099                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        10764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22461844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        11352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     22462314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        10941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     22493914                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              90029625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2107648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    961023872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       459264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    958151360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       484352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    958159808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       466816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    959505408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3840358528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        56118657                       # Total snoops (count)
system.tol2bus.snoopTraffic                  30667712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         86123155                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.377509                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.536553                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               55522112     64.47%     64.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1               29006538     33.68%     98.15% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1327524      1.54%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 217255      0.25%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  49726      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           86123155                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        60015691858                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             27.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       11262030677                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           5903410                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       11277890316                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           5726834                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11295394858                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          24743892                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11262011168                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           5614904                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
