V3 22
FL /mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/fsm.vhd 2021/07/25.19:06:07 P.20131013
EN work/fsm 1627231283 FL /mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/fsm.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/fsm/Behavioral 1627231284 \
      FL /mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/fsm.vhd EN work/fsm 1627231283
FL /mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/memory.vhd 2021/07/25.19:41:11 P.20131013
EN work/memory 1627231281 \
      FL /mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/memory.vhd \
      PB ieee/std_logic_1164 1381692176 PB std/TEXTIO 1381692176 \
      PB ieee/NUMERIC_STD 1381692181
AR work/memory/Behavioral 1627231282 \
      FL /mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/memory.vhd \
      EN work/memory 1627231281
FL /mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/pll2.vhd 2021/07/25.19:20:32 P.20131013
EN work/pll2 1627231277 \
      FL /mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/pll2.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 LB UNISIM \
      PH unisim/VCOMPONENTS 1381692182
AR work/pll2/BEHAVIORAL 1627231278 \
      FL /mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/pll2.vhd EN work/pll2 1627231277 \
      CP BUFG CP DCM_SP
FL /mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/spi.vhd 2021/07/25.18:19:11 P.20131013
EN work/spi 1627231279 FL /mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/spi.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/spi/Behavioral 1627231280 \
      FL /mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/spi.vhd EN work/spi 1627231279
FL /mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/top.vhdl 2021/07/25.19:39:53 P.20131013
EN work/top 1627231285 \
      FL /mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/top.vhdl \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/top/Behavioral 1627231286 \
      FL /mnt/sda2/Documents/FPGA/xilinx/DisplayAdafruit/top.vhdl EN work/top 1627231285 \
      CP pll2 CP spi CP memory CP fsm
