Classic Timing Analyzer report for Ques2
Thu Oct 22 18:01:16 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                           ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.569 ns    ; iDat1     ; oDat~reg0 ; --         ; iClk     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 5.864 ns    ; oDat~reg0 ; oDat      ; iClk       ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.234 ns   ; iDat2     ; oDat~reg0 ; --         ; iClk     ; 0            ;
; Total number of failed paths ;       ;               ;             ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; iClk            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------+
; tsu                                                              ;
+-------+--------------+------------+-------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To        ; To Clock ;
+-------+--------------+------------+-------+-----------+----------+
; N/A   ; None         ; 4.569 ns   ; iDat1 ; oDat~reg0 ; iClk     ;
; N/A   ; None         ; 4.482 ns   ; iDat2 ; oDat~reg0 ; iClk     ;
+-------+--------------+------------+-------+-----------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 5.864 ns   ; oDat~reg0 ; oDat ; iClk       ;
+-------+--------------+------------+-----------+------+------------+


+------------------------------------------------------------------------+
; th                                                                     ;
+---------------+-------------+-----------+-------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To        ; To Clock ;
+---------------+-------------+-----------+-------+-----------+----------+
; N/A           ; None        ; -4.234 ns ; iDat2 ; oDat~reg0 ; iClk     ;
; N/A           ; None        ; -4.321 ns ; iDat1 ; oDat~reg0 ; iClk     ;
+---------------+-------------+-----------+-------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Oct 22 18:01:16 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ques2 -c Ques2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "iClk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "iClk"
Info: tsu for register "oDat~reg0" (data pin = "iDat1", clock pin = "iClk") is 4.569 ns
    Info: + Longest pin to register delay is 6.792 ns
        Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A3; Fanout = 1; PIN Node = 'iDat1'
        Info: 2: + IC(5.645 ns) + CELL(0.178 ns) = 6.696 ns; Loc. = LCCOMB_X1_Y19_N24; Fanout = 1; COMB Node = 'oDat~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.792 ns; Loc. = LCFF_X1_Y19_N25; Fanout = 1; REG Node = 'oDat~reg0'
        Info: Total cell delay = 1.147 ns ( 16.89 % )
        Info: Total interconnect delay = 5.645 ns ( 83.11 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "iClk" to destination register is 2.185 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'iClk'
        Info: 2: + IC(0.719 ns) + CELL(0.602 ns) = 2.185 ns; Loc. = LCFF_X1_Y19_N25; Fanout = 1; REG Node = 'oDat~reg0'
        Info: Total cell delay = 1.466 ns ( 67.09 % )
        Info: Total interconnect delay = 0.719 ns ( 32.91 % )
Info: tco from clock "iClk" to destination pin "oDat" through register "oDat~reg0" is 5.864 ns
    Info: + Longest clock path from clock "iClk" to source register is 2.185 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'iClk'
        Info: 2: + IC(0.719 ns) + CELL(0.602 ns) = 2.185 ns; Loc. = LCFF_X1_Y19_N25; Fanout = 1; REG Node = 'oDat~reg0'
        Info: Total cell delay = 1.466 ns ( 67.09 % )
        Info: Total interconnect delay = 0.719 ns ( 32.91 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 3.402 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y19_N25; Fanout = 1; REG Node = 'oDat~reg0'
        Info: 2: + IC(0.582 ns) + CELL(2.820 ns) = 3.402 ns; Loc. = PIN_L8; Fanout = 0; PIN Node = 'oDat'
        Info: Total cell delay = 2.820 ns ( 82.89 % )
        Info: Total interconnect delay = 0.582 ns ( 17.11 % )
Info: th for register "oDat~reg0" (data pin = "iDat2", clock pin = "iClk") is -4.234 ns
    Info: + Longest clock path from clock "iClk" to destination register is 2.185 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'iClk'
        Info: 2: + IC(0.719 ns) + CELL(0.602 ns) = 2.185 ns; Loc. = LCFF_X1_Y19_N25; Fanout = 1; REG Node = 'oDat~reg0'
        Info: Total cell delay = 1.466 ns ( 67.09 % )
        Info: Total interconnect delay = 0.719 ns ( 32.91 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.705 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_D2; Fanout = 1; PIN Node = 'iDat2'
        Info: 2: + IC(5.204 ns) + CELL(0.521 ns) = 6.609 ns; Loc. = LCCOMB_X1_Y19_N24; Fanout = 1; COMB Node = 'oDat~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.705 ns; Loc. = LCFF_X1_Y19_N25; Fanout = 1; REG Node = 'oDat~reg0'
        Info: Total cell delay = 1.501 ns ( 22.39 % )
        Info: Total interconnect delay = 5.204 ns ( 77.61 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Thu Oct 22 18:01:16 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


