 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : fmul_rounder
Version: U-2022.12
Date   : Sun Jul  6 20:21:47 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: pip2_frac_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_frac_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_frac_reg[32]/CK (DFFSX4)            0.00       0.50 r
  pip2_frac_reg[32]/QN (DFFSX4)            0.45       0.95 f
  U2659/Y (NOR2X1)                         0.12       1.07 r
  U2622/Y (AND4X2)                         0.26       1.33 r
  U2675/Y (NAND4X2)                        0.21       1.53 f
  U2676/Y (NOR2X4)                         0.17       1.70 r
  U2677/Y (NOR2X2)                         0.08       1.79 f
  U2704/Y (CLKINVX4)                       0.08       1.87 r
  U2713/Y (OAI21X2)                        0.09       1.96 f
  U2714/Y (NOR2X2)                         0.15       2.10 r
  U2719/Y (INVX2)                          0.07       2.17 f
  U2720/Y (NOR2X4)                         0.15       2.32 r
  U2626/Y (CLKINVX3)                       0.07       2.39 f
  U2763/Y (AOI21X1)                        0.14       2.53 r
  U2764/Y (AOI21X1)                        0.12       2.65 f
  U2772/Y (NAND3X1)                        0.18       2.83 r
  U2774/Y (NAND3X2)                        0.11       2.94 f
  U2779/Y (OAI21X2)                        0.19       3.12 r
  U2782/Y (NAND3X2)                        0.11       3.23 f
  U2784/Y (NAND3X4)                        0.20       3.43 r
  U2788/Y (NOR2X2)                         0.07       3.50 f
  U2790/Y (NOR2X2)                         0.14       3.64 r
  U2791/Y (NAND2X4)                        0.13       3.77 f
  U2796/Y (OR2X4)                          0.26       4.03 f
  U2797/Y (INVX8)                          0.09       4.12 r
  U1615/Y (BUFX12)                         0.14       4.25 r
  U1642/Y (AOI22X1)                        0.07       4.33 f
  U1594/Y (NAND2X1)                        0.19       4.51 r
  U1776/Y (INVXL)                          0.08       4.59 f
  U3235/Y (AOI222X1)                       0.44       5.03 r
  U3329/Y (NAND2XL)                        0.09       5.12 f
  U1736/Y (MXI2XL)                         0.15       5.27 r
  pip3_frac_reg[23]/D (DFFSX1)             0.00       5.27 r
  data arrival time                                   5.27

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.50       5.50
  clock uncertainty                       -0.10       5.40
  pip3_frac_reg[23]/CK (DFFSX1)            0.00       5.40 r
  library setup time                      -0.13       5.27
  data required time                                  5.27
  -----------------------------------------------------------
  data required time                                  5.27
  data arrival time                                  -5.27
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pip2_frac_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_frac_reg[45]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_frac_reg[32]/CK (DFFSX4)            0.00       0.50 r
  pip2_frac_reg[32]/QN (DFFSX4)            0.45       0.95 f
  U2659/Y (NOR2X1)                         0.12       1.07 r
  U2622/Y (AND4X2)                         0.26       1.33 r
  U2675/Y (NAND4X2)                        0.21       1.53 f
  U2676/Y (NOR2X4)                         0.17       1.70 r
  U2677/Y (NOR2X2)                         0.08       1.79 f
  U2704/Y (CLKINVX4)                       0.08       1.87 r
  U2713/Y (OAI21X2)                        0.09       1.96 f
  U2714/Y (NOR2X2)                         0.15       2.10 r
  U2719/Y (INVX2)                          0.07       2.17 f
  U2720/Y (NOR2X4)                         0.15       2.32 r
  U2626/Y (CLKINVX3)                       0.07       2.39 f
  U2763/Y (AOI21X1)                        0.14       2.53 r
  U2764/Y (AOI21X1)                        0.12       2.65 f
  U2772/Y (NAND3X1)                        0.18       2.83 r
  U2774/Y (NAND3X2)                        0.11       2.94 f
  U2779/Y (OAI21X2)                        0.19       3.12 r
  U2782/Y (NAND3X2)                        0.11       3.23 f
  U2784/Y (NAND3X4)                        0.20       3.43 r
  U2788/Y (NOR2X2)                         0.07       3.50 f
  U2790/Y (NOR2X2)                         0.14       3.64 r
  U2791/Y (NAND2X4)                        0.13       3.77 f
  U2796/Y (OR2X4)                          0.26       4.03 f
  U2797/Y (INVX8)                          0.09       4.12 r
  U1615/Y (BUFX12)                         0.14       4.25 r
  U2919/Y (AOI22X1)                        0.07       4.32 f
  U2921/Y (NAND2XL)                        0.18       4.51 r
  U2934/Y (AOI22X1)                        0.09       4.60 f
  U2935/Y (NAND2X1)                        0.14       4.74 r
  U2936/Y (INVX1)                          0.06       4.80 f
  U2939/Y (AOI211X1)                       0.22       5.01 r
  U2639/Y (OAI21XL)                        0.11       5.13 f
  pip3_frac_reg[45]/D (DFFSX1)             0.00       5.13 f
  data arrival time                                   5.13

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.50       5.50
  clock uncertainty                       -0.10       5.40
  pip3_frac_reg[45]/CK (DFFSX1)            0.00       5.40 r
  library setup time                      -0.27       5.13
  data required time                                  5.13
  -----------------------------------------------------------
  data required time                                  5.13
  data arrival time                                  -5.13
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pip2_frac_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_frac_reg[51]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_frac_reg[32]/CK (DFFSX4)            0.00       0.50 r
  pip2_frac_reg[32]/QN (DFFSX4)            0.45       0.95 f
  U2659/Y (NOR2X1)                         0.12       1.07 r
  U2622/Y (AND4X2)                         0.26       1.33 r
  U2675/Y (NAND4X2)                        0.21       1.53 f
  U2676/Y (NOR2X4)                         0.17       1.70 r
  U2677/Y (NOR2X2)                         0.08       1.79 f
  U2704/Y (CLKINVX4)                       0.08       1.87 r
  U2713/Y (OAI21X2)                        0.09       1.96 f
  U2714/Y (NOR2X2)                         0.15       2.10 r
  U2719/Y (INVX2)                          0.07       2.17 f
  U2720/Y (NOR2X4)                         0.15       2.32 r
  U2626/Y (CLKINVX3)                       0.07       2.39 f
  U2763/Y (AOI21X1)                        0.14       2.53 r
  U2764/Y (AOI21X1)                        0.12       2.65 f
  U2772/Y (NAND3X1)                        0.18       2.83 r
  U2774/Y (NAND3X2)                        0.11       2.94 f
  U2779/Y (OAI21X2)                        0.19       3.12 r
  U2782/Y (NAND3X2)                        0.11       3.23 f
  U2784/Y (NAND3X4)                        0.20       3.43 r
  U2793/Y (NOR2X2)                         0.06       3.50 f
  U2795/Y (NAND3BX4)                       0.21       3.71 f
  U2799/Y (NOR2BX4)                        0.20       3.90 f
  U1663/Y (INVX4)                          0.12       4.02 r
  U1687/Y (INVXL)                          0.11       4.13 f
  U1642/Y (AOI22X1)                        0.20       4.34 r
  U1594/Y (NAND2X1)                        0.14       4.48 f
  U2853/Y (AOI22X1)                        0.22       4.70 r
  U2636/Y (OAI211X1)                       0.15       4.85 f
  U3299/Y (NAND3XL)                        0.13       4.99 r
  U3300/Y (NAND4XL)                        0.13       5.12 f
  pip3_frac_reg[51]/D (DFFSX1)             0.00       5.12 f
  data arrival time                                   5.12

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.50       5.50
  clock uncertainty                       -0.10       5.40
  pip3_frac_reg[51]/CK (DFFSX1)            0.00       5.40 r
  library setup time                      -0.27       5.13
  data required time                                  5.13
  -----------------------------------------------------------
  data required time                                  5.13
  data arrival time                                  -5.12
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: pip2_frac_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_frac_reg[52]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_frac_reg[32]/CK (DFFSX4)            0.00       0.50 r
  pip2_frac_reg[32]/QN (DFFSX4)            0.45       0.95 f
  U2659/Y (NOR2X1)                         0.12       1.07 r
  U2622/Y (AND4X2)                         0.26       1.33 r
  U2675/Y (NAND4X2)                        0.21       1.53 f
  U2676/Y (NOR2X4)                         0.17       1.70 r
  U2677/Y (NOR2X2)                         0.08       1.79 f
  U2704/Y (CLKINVX4)                       0.08       1.87 r
  U2713/Y (OAI21X2)                        0.09       1.96 f
  U2714/Y (NOR2X2)                         0.15       2.10 r
  U2719/Y (INVX2)                          0.07       2.17 f
  U2720/Y (NOR2X4)                         0.15       2.32 r
  U2626/Y (CLKINVX3)                       0.07       2.39 f
  U2763/Y (AOI21X1)                        0.14       2.53 r
  U2764/Y (AOI21X1)                        0.12       2.65 f
  U2772/Y (NAND3X1)                        0.18       2.83 r
  U2774/Y (NAND3X2)                        0.11       2.94 f
  U2779/Y (OAI21X2)                        0.19       3.12 r
  U2782/Y (NAND3X2)                        0.11       3.23 f
  U2784/Y (NAND3X4)                        0.20       3.43 r
  U2788/Y (NOR2X2)                         0.07       3.50 f
  U2790/Y (NOR2X2)                         0.14       3.64 r
  U2791/Y (NAND2X4)                        0.13       3.77 f
  U2796/Y (OR2X4)                          0.26       4.03 f
  U2797/Y (INVX8)                          0.09       4.12 r
  U1624/Y (BUFX16)                         0.13       4.25 r
  U2962/Y (AOI22X1)                        0.11       4.36 f
  U1605/Y (NAND2X1)                        0.19       4.55 r
  U2963/Y (AOI22X1)                        0.14       4.69 f
  U2964/Y (OAI21X1)                        0.11       4.80 r
  U3009/Y (NAND3BX1)                       0.19       4.99 r
  U1728/Y (NAND4XL)                        0.13       5.12 f
  pip3_frac_reg[52]/D (DFFSX1)             0.00       5.12 f
  data arrival time                                   5.12

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.50       5.50
  clock uncertainty                       -0.10       5.40
  pip3_frac_reg[52]/CK (DFFSX1)            0.00       5.40 r
  library setup time                      -0.27       5.13
  data required time                                  5.13
  -----------------------------------------------------------
  data required time                                  5.13
  data arrival time                                  -5.12
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: pip2_frac_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_frac_reg[40]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_frac_reg[7]/CK (DFFSX2)             0.00       0.50 r
  pip2_frac_reg[7]/QN (DFFSX2)             0.50       1.00 f
  U2648/Y (NOR2XL)                         0.15       1.15 r
  U2650/Y (NAND4XL)                        0.19       1.34 f
  U2651/Y (NOR2X2)                         0.19       1.53 r
  U2676/Y (NOR2X4)                         0.07       1.60 f
  U2683/Y (NOR2X4)                         0.22       1.82 r
  U2687/Y (INVX8)                          0.05       1.87 f
  U2632/Y (BUFX3)                          0.16       2.03 f
  U2708/Y (OAI21XL)                        0.19       2.22 r
  U2715/Y (NAND3X1)                        0.13       2.36 f
  U2717/Y (OAI21X2)                        0.23       2.58 r
  U2725/Y (NOR2X2)                         0.08       2.66 f
  U2726/Y (CLKINVX3)                       0.07       2.73 r
  U2737/Y (NAND2BX4)                       0.14       2.87 r
  U2780/Y (NAND2X2)                        0.07       2.94 f
  U2781/Y (AND2X2)                         0.18       3.11 f
  U2782/Y (NAND3X2)                        0.12       3.24 r
  U2784/Y (NAND3X4)                        0.16       3.40 f
  U2788/Y (NOR2X2)                         0.13       3.53 r
  U2790/Y (NOR2X2)                         0.07       3.60 f
  U2791/Y (NAND2X4)                        0.17       3.77 r
  U2796/Y (OR2X4)                          0.20       3.97 r
  U2797/Y (INVX8)                          0.06       4.03 f
  U1624/Y (BUFX16)                         0.14       4.17 f
  U2973/Y (AOI211X2)                       0.27       4.44 r
  U3249/Y (INVXL)                          0.13       4.57 f
  U3251/Y (AOI211X2)                       0.25       4.82 r
  U3304/Y (OR2XL)                          0.17       4.99 r
  U3307/Y (NAND4XL)                        0.12       5.11 f
  pip3_frac_reg[40]/D (DFFSX1)             0.00       5.11 f
  data arrival time                                   5.11

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.50       5.50
  clock uncertainty                       -0.10       5.40
  pip3_frac_reg[40]/CK (DFFSX1)            0.00       5.40 r
  library setup time                      -0.27       5.13
  data required time                                  5.13
  -----------------------------------------------------------
  data required time                                  5.13
  data arrival time                                  -5.11
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: pip2_frac_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_frac_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_frac_reg[32]/CK (DFFSX4)            0.00       0.50 r
  pip2_frac_reg[32]/QN (DFFSX4)            0.45       0.95 f
  U2659/Y (NOR2X1)                         0.12       1.07 r
  U2622/Y (AND4X2)                         0.26       1.33 r
  U2675/Y (NAND4X2)                        0.21       1.53 f
  U2676/Y (NOR2X4)                         0.17       1.70 r
  U2677/Y (NOR2X2)                         0.08       1.79 f
  U2704/Y (CLKINVX4)                       0.08       1.87 r
  U2713/Y (OAI21X2)                        0.09       1.96 f
  U2714/Y (NOR2X2)                         0.15       2.10 r
  U2719/Y (INVX2)                          0.07       2.17 f
  U2720/Y (NOR2X4)                         0.15       2.32 r
  U2626/Y (CLKINVX3)                       0.07       2.39 f
  U2763/Y (AOI21X1)                        0.14       2.53 r
  U2764/Y (AOI21X1)                        0.12       2.65 f
  U2772/Y (NAND3X1)                        0.18       2.83 r
  U2774/Y (NAND3X2)                        0.11       2.94 f
  U2779/Y (OAI21X2)                        0.19       3.12 r
  U2782/Y (NAND3X2)                        0.11       3.23 f
  U2784/Y (NAND3X4)                        0.20       3.43 r
  U2793/Y (NOR2X2)                         0.06       3.50 f
  U2795/Y (NAND3BX4)                       0.21       3.71 f
  U2799/Y (NOR2BX4)                        0.20       3.90 f
  U1663/Y (INVX4)                          0.12       4.02 r
  U2883/Y (CLKINVX3)                       0.15       4.18 f
  U1596/Y (AOI211X1)                       0.32       4.49 r
  U1682/Y (INVX1)                          0.10       4.59 f
  U1581/Y (OAI222XL)                       0.37       4.96 r
  U3331/Y (MXI2X1)                         0.15       5.11 f
  pip3_frac_reg[25]/D (DFFSX1)             0.00       5.11 f
  data arrival time                                   5.11

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.50       5.50
  clock uncertainty                       -0.10       5.40
  pip3_frac_reg[25]/CK (DFFSX1)            0.00       5.40 r
  library setup time                      -0.28       5.12
  data required time                                  5.12
  -----------------------------------------------------------
  data required time                                  5.12
  data arrival time                                  -5.11
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: pip2_frac_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_frac_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_frac_reg[32]/CK (DFFSX4)            0.00       0.50 r
  pip2_frac_reg[32]/QN (DFFSX4)            0.45       0.95 f
  U2659/Y (NOR2X1)                         0.12       1.07 r
  U2622/Y (AND4X2)                         0.26       1.33 r
  U2675/Y (NAND4X2)                        0.21       1.53 f
  U2676/Y (NOR2X4)                         0.17       1.70 r
  U2677/Y (NOR2X2)                         0.08       1.79 f
  U2704/Y (CLKINVX4)                       0.08       1.87 r
  U2713/Y (OAI21X2)                        0.09       1.96 f
  U2714/Y (NOR2X2)                         0.15       2.10 r
  U2719/Y (INVX2)                          0.07       2.17 f
  U2720/Y (NOR2X4)                         0.15       2.32 r
  U2626/Y (CLKINVX3)                       0.07       2.39 f
  U2763/Y (AOI21X1)                        0.14       2.53 r
  U2764/Y (AOI21X1)                        0.12       2.65 f
  U2772/Y (NAND3X1)                        0.18       2.83 r
  U2774/Y (NAND3X2)                        0.11       2.94 f
  U2779/Y (OAI21X2)                        0.19       3.12 r
  U2782/Y (NAND3X2)                        0.11       3.23 f
  U2784/Y (NAND3X4)                        0.20       3.43 r
  U2793/Y (NOR2X2)                         0.06       3.50 f
  U2795/Y (NAND3BX4)                       0.21       3.71 f
  U2802/Y (INVX1)                          0.12       3.83 r
  U2803/Y (NAND2X2)                        0.12       3.94 f
  U2811/Y (BUFX8)                          0.17       4.11 f
  U2838/Y (AOI2BB2X1)                      0.27       4.38 f
  U1604/Y (NAND2X1)                        0.18       4.56 r
  U3242/Y (AOI22XL)                        0.15       4.71 f
  U3243/Y (AND2X2)                         0.20       4.91 f
  U3332/Y (MX2X1)                          0.21       5.12 f
  pip3_frac_reg[30]/D (DFFSX1)             0.00       5.12 f
  data arrival time                                   5.12

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.50       5.50
  clock uncertainty                       -0.10       5.40
  pip3_frac_reg[30]/CK (DFFSX1)            0.00       5.40 r
  library setup time                      -0.26       5.14
  data required time                                  5.14
  -----------------------------------------------------------
  data required time                                  5.14
  data arrival time                                  -5.12
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: pip2_frac_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_frac_reg[48]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_frac_reg[32]/CK (DFFSX4)            0.00       0.50 r
  pip2_frac_reg[32]/QN (DFFSX4)            0.45       0.95 f
  U2659/Y (NOR2X1)                         0.12       1.07 r
  U2622/Y (AND4X2)                         0.26       1.33 r
  U2675/Y (NAND4X2)                        0.21       1.53 f
  U2676/Y (NOR2X4)                         0.17       1.70 r
  U2677/Y (NOR2X2)                         0.08       1.79 f
  U2704/Y (CLKINVX4)                       0.08       1.87 r
  U2713/Y (OAI21X2)                        0.09       1.96 f
  U2714/Y (NOR2X2)                         0.15       2.10 r
  U2719/Y (INVX2)                          0.07       2.17 f
  U2720/Y (NOR2X4)                         0.15       2.32 r
  U2626/Y (CLKINVX3)                       0.07       2.39 f
  U2763/Y (AOI21X1)                        0.14       2.53 r
  U2764/Y (AOI21X1)                        0.12       2.65 f
  U2772/Y (NAND3X1)                        0.18       2.83 r
  U2774/Y (NAND3X2)                        0.11       2.94 f
  U2779/Y (OAI21X2)                        0.19       3.12 r
  U2782/Y (NAND3X2)                        0.11       3.23 f
  U2784/Y (NAND3X4)                        0.20       3.43 r
  U2793/Y (NOR2X2)                         0.06       3.50 f
  U2795/Y (NAND3BX4)                       0.21       3.71 f
  U2799/Y (NOR2BX4)                        0.20       3.90 f
  U1663/Y (INVX4)                          0.12       4.02 r
  U1688/Y (INVX4)                          0.11       4.13 f
  U2979/Y (AOI211X2)                       0.31       4.44 r
  U3030/Y (OAI22X1)                        0.15       4.60 f
  U3032/Y (AOI211X2)                       0.19       4.78 r
  U3033/Y (MXI2X1)                         0.13       4.92 f
  U3274/Y (NAND2X1)                        0.10       5.01 r
  U3280/Y (NAND4XL)                        0.09       5.11 f
  pip3_frac_reg[48]/D (DFFSX1)             0.00       5.11 f
  data arrival time                                   5.11

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.50       5.50
  clock uncertainty                       -0.10       5.40
  pip3_frac_reg[48]/CK (DFFSX1)            0.00       5.40 r
  library setup time                      -0.27       5.13
  data required time                                  5.13
  -----------------------------------------------------------
  data required time                                  5.13
  data arrival time                                  -5.11
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: pip2_frac_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_frac_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_frac_reg[32]/CK (DFFSX4)            0.00       0.50 r
  pip2_frac_reg[32]/QN (DFFSX4)            0.45       0.95 f
  U2659/Y (NOR2X1)                         0.12       1.07 r
  U2622/Y (AND4X2)                         0.26       1.33 r
  U2675/Y (NAND4X2)                        0.21       1.53 f
  U2676/Y (NOR2X4)                         0.17       1.70 r
  U2677/Y (NOR2X2)                         0.08       1.79 f
  U2704/Y (CLKINVX4)                       0.08       1.87 r
  U2713/Y (OAI21X2)                        0.09       1.96 f
  U2714/Y (NOR2X2)                         0.15       2.10 r
  U2719/Y (INVX2)                          0.07       2.17 f
  U2720/Y (NOR2X4)                         0.15       2.32 r
  U2626/Y (CLKINVX3)                       0.07       2.39 f
  U2763/Y (AOI21X1)                        0.14       2.53 r
  U2764/Y (AOI21X1)                        0.12       2.65 f
  U2772/Y (NAND3X1)                        0.18       2.83 r
  U2774/Y (NAND3X2)                        0.11       2.94 f
  U2779/Y (OAI21X2)                        0.19       3.12 r
  U2782/Y (NAND3X2)                        0.11       3.23 f
  U2784/Y (NAND3X4)                        0.20       3.43 r
  U2793/Y (NOR2X2)                         0.06       3.50 f
  U2795/Y (NAND3BX4)                       0.21       3.71 f
  U2799/Y (NOR2BX4)                        0.20       3.90 f
  U1663/Y (INVX4)                          0.12       4.02 r
  U1687/Y (INVXL)                          0.11       4.13 f
  U1642/Y (AOI22X1)                        0.20       4.34 r
  U1594/Y (NAND2X1)                        0.14       4.48 f
  U2853/Y (AOI22X1)                        0.22       4.70 r
  U2636/Y (OAI211X1)                       0.15       4.85 f
  U1760/Y (OAI21XL)                        0.19       5.04 r
  U1671/Y (NAND2XL)                        0.07       5.11 f
  pip3_frac_reg[19]/D (DFFSX1)             0.00       5.11 f
  data arrival time                                   5.11

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.50       5.50
  clock uncertainty                       -0.10       5.40
  pip3_frac_reg[19]/CK (DFFSX1)            0.00       5.40 r
  library setup time                      -0.27       5.13
  data required time                                  5.13
  -----------------------------------------------------------
  data required time                                  5.13
  data arrival time                                  -5.11
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: pip2_frac_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip3_frac_reg[18]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip2_frac_reg[7]/CK (DFFSX2)             0.00       0.50 r
  pip2_frac_reg[7]/QN (DFFSX2)             0.50       1.00 f
  U2648/Y (NOR2XL)                         0.15       1.15 r
  U2650/Y (NAND4XL)                        0.19       1.34 f
  U2651/Y (NOR2X2)                         0.19       1.53 r
  U2676/Y (NOR2X4)                         0.07       1.60 f
  U2683/Y (NOR2X4)                         0.22       1.82 r
  U2687/Y (INVX8)                          0.05       1.87 f
  U2632/Y (BUFX3)                          0.16       2.03 f
  U2708/Y (OAI21XL)                        0.19       2.22 r
  U2715/Y (NAND3X1)                        0.13       2.36 f
  U2717/Y (OAI21X2)                        0.23       2.58 r
  U2725/Y (NOR2X2)                         0.08       2.66 f
  U2726/Y (CLKINVX3)                       0.07       2.73 r
  U2737/Y (NAND2BX4)                       0.14       2.87 r
  U2780/Y (NAND2X2)                        0.07       2.94 f
  U2781/Y (AND2X2)                         0.18       3.11 f
  U2782/Y (NAND3X2)                        0.12       3.24 r
  U2784/Y (NAND3X4)                        0.16       3.40 f
  U2788/Y (NOR2X2)                         0.13       3.53 r
  U2790/Y (NOR2X2)                         0.07       3.60 f
  U2791/Y (NAND2X4)                        0.17       3.77 r
  U2796/Y (OR2X4)                          0.20       3.97 r
  U2812/Y (BUFX4)                          0.14       4.11 r
  U1643/Y (OAI21XL)                        0.14       4.25 f
  U1786/Y (NOR2X2)                         0.16       4.42 r
  U2989/Y (INVX1)                          0.06       4.48 f
  U1644/Y (AOI22X1)                        0.20       4.68 r
  U1587/Y (OAI211X1)                       0.17       4.85 f
  U1657/Y (OAI21XL)                        0.19       5.04 r
  U1666/Y (NAND2XL)                        0.07       5.11 f
  pip3_frac_reg[18]/D (DFFSX1)             0.00       5.11 f
  data arrival time                                   5.11

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.50       5.50
  clock uncertainty                       -0.10       5.40
  pip3_frac_reg[18]/CK (DFFSX1)            0.00       5.40 r
  library setup time                      -0.27       5.13
  data required time                                  5.13
  -----------------------------------------------------------
  data required time                                  5.13
  data arrival time                                  -5.11
  -----------------------------------------------------------
  slack (MET)                                         0.02


1
