\hypertarget{struct_d_f_s_d_m___filter___type_def}{}\doxysection{D\+F\+S\+D\+M\+\_\+\+Filter\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_f_s_d_m___filter___type_def}\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}


D\+F\+S\+DM module registers.  




{\ttfamily \#include $<$stm32l476xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a8e8101253b6cbda4998e25fb2428fc44}{F\+L\+T\+C\+R1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a7dc51d759366a1ffb969f9b4e84daa7b}{F\+L\+T\+C\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_ae8fe728853c3b1444df53a4e53578f4d}{F\+L\+T\+I\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a2de95ccf22e7ef9d868bfcaeb33c0918}{F\+L\+T\+I\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a784318fceea7ac0b7b61845acbd44144}{F\+L\+T\+J\+C\+H\+GR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_ab2bc6cce7b6af430b0e9898b1ef09d92}{F\+L\+T\+F\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a082786ab7f2666b7117300b7969cf88f}{F\+L\+T\+J\+D\+A\+T\+AR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a362eb0a7d1fb88eb553c011991135716}{F\+L\+T\+R\+D\+A\+T\+AR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a4cf9d0b241ea53fae2411471eba3496c}{F\+L\+T\+A\+W\+H\+TR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a9671139453413fc3461b94b30fe2ee47}{F\+L\+T\+A\+W\+L\+TR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a4674fed7c7e4d29b57e6a02d1d635403}{F\+L\+T\+A\+W\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a28e89224e7a7e2bc3831a3e451cac73e}{F\+L\+T\+A\+W\+C\+FR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a38a8ba1a03b3005f8dac6a3c4f0ea3df}{F\+L\+T\+E\+X\+M\+AX}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_acbc49a77baf0eee5a39bce78aa407d21}{F\+L\+T\+E\+X\+M\+IN}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def_a419fca50c8e66a13ee7c6c66ad7eef5a}{F\+L\+T\+C\+N\+V\+T\+I\+MR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
D\+F\+S\+DM module registers. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_d_f_s_d_m___filter___type_def_a28e89224e7a7e2bc3831a3e451cac73e}\label{struct_d_f_s_d_m___filter___type_def_a28e89224e7a7e2bc3831a3e451cac73e}} 
\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTAWCFR@{FLTAWCFR}}
\index{FLTAWCFR@{FLTAWCFR}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTAWCFR}{FLTAWCFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+L\+T\+A\+W\+C\+FR}

D\+F\+S\+DM analog watchdog clear flag register Address offset\+: 0x12C \mbox{\Hypertarget{struct_d_f_s_d_m___filter___type_def_a4cf9d0b241ea53fae2411471eba3496c}\label{struct_d_f_s_d_m___filter___type_def_a4cf9d0b241ea53fae2411471eba3496c}} 
\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTAWHTR@{FLTAWHTR}}
\index{FLTAWHTR@{FLTAWHTR}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTAWHTR}{FLTAWHTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+L\+T\+A\+W\+H\+TR}

D\+F\+S\+DM analog watchdog high threshold register, Address offset\+: 0x120 \mbox{\Hypertarget{struct_d_f_s_d_m___filter___type_def_a9671139453413fc3461b94b30fe2ee47}\label{struct_d_f_s_d_m___filter___type_def_a9671139453413fc3461b94b30fe2ee47}} 
\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTAWLTR@{FLTAWLTR}}
\index{FLTAWLTR@{FLTAWLTR}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTAWLTR}{FLTAWLTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+L\+T\+A\+W\+L\+TR}

D\+F\+S\+DM analog watchdog low threshold register, Address offset\+: 0x124 \mbox{\Hypertarget{struct_d_f_s_d_m___filter___type_def_a4674fed7c7e4d29b57e6a02d1d635403}\label{struct_d_f_s_d_m___filter___type_def_a4674fed7c7e4d29b57e6a02d1d635403}} 
\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTAWSR@{FLTAWSR}}
\index{FLTAWSR@{FLTAWSR}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTAWSR}{FLTAWSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+L\+T\+A\+W\+SR}

D\+F\+S\+DM analog watchdog status register Address offset\+: 0x128 \mbox{\Hypertarget{struct_d_f_s_d_m___filter___type_def_a419fca50c8e66a13ee7c6c66ad7eef5a}\label{struct_d_f_s_d_m___filter___type_def_a419fca50c8e66a13ee7c6c66ad7eef5a}} 
\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTCNVTIMR@{FLTCNVTIMR}}
\index{FLTCNVTIMR@{FLTCNVTIMR}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTCNVTIMR}{FLTCNVTIMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+L\+T\+C\+N\+V\+T\+I\+MR}

D\+F\+S\+DM conversion timer, Address offset\+: 0x138 \mbox{\Hypertarget{struct_d_f_s_d_m___filter___type_def_a8e8101253b6cbda4998e25fb2428fc44}\label{struct_d_f_s_d_m___filter___type_def_a8e8101253b6cbda4998e25fb2428fc44}} 
\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTCR1@{FLTCR1}}
\index{FLTCR1@{FLTCR1}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTCR1}{FLTCR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+L\+T\+C\+R1}

D\+F\+S\+DM control register1, Address offset\+: 0x100 \mbox{\Hypertarget{struct_d_f_s_d_m___filter___type_def_a7dc51d759366a1ffb969f9b4e84daa7b}\label{struct_d_f_s_d_m___filter___type_def_a7dc51d759366a1ffb969f9b4e84daa7b}} 
\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTCR2@{FLTCR2}}
\index{FLTCR2@{FLTCR2}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTCR2}{FLTCR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+L\+T\+C\+R2}

D\+F\+S\+DM control register2, Address offset\+: 0x104 \mbox{\Hypertarget{struct_d_f_s_d_m___filter___type_def_a38a8ba1a03b3005f8dac6a3c4f0ea3df}\label{struct_d_f_s_d_m___filter___type_def_a38a8ba1a03b3005f8dac6a3c4f0ea3df}} 
\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTEXMAX@{FLTEXMAX}}
\index{FLTEXMAX@{FLTEXMAX}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTEXMAX}{FLTEXMAX}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+L\+T\+E\+X\+M\+AX}

D\+F\+S\+DM extreme detector maximum register, Address offset\+: 0x130 \mbox{\Hypertarget{struct_d_f_s_d_m___filter___type_def_acbc49a77baf0eee5a39bce78aa407d21}\label{struct_d_f_s_d_m___filter___type_def_acbc49a77baf0eee5a39bce78aa407d21}} 
\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTEXMIN@{FLTEXMIN}}
\index{FLTEXMIN@{FLTEXMIN}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTEXMIN}{FLTEXMIN}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+L\+T\+E\+X\+M\+IN}

D\+F\+S\+DM extreme detector minimum register Address offset\+: 0x134 \mbox{\Hypertarget{struct_d_f_s_d_m___filter___type_def_ab2bc6cce7b6af430b0e9898b1ef09d92}\label{struct_d_f_s_d_m___filter___type_def_ab2bc6cce7b6af430b0e9898b1ef09d92}} 
\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTFCR@{FLTFCR}}
\index{FLTFCR@{FLTFCR}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTFCR}{FLTFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+L\+T\+F\+CR}

D\+F\+S\+DM filter control register, Address offset\+: 0x114 \mbox{\Hypertarget{struct_d_f_s_d_m___filter___type_def_a2de95ccf22e7ef9d868bfcaeb33c0918}\label{struct_d_f_s_d_m___filter___type_def_a2de95ccf22e7ef9d868bfcaeb33c0918}} 
\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTICR@{FLTICR}}
\index{FLTICR@{FLTICR}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTICR}{FLTICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+L\+T\+I\+CR}

D\+F\+S\+DM interrupt flag clear register, Address offset\+: 0x10C \mbox{\Hypertarget{struct_d_f_s_d_m___filter___type_def_ae8fe728853c3b1444df53a4e53578f4d}\label{struct_d_f_s_d_m___filter___type_def_ae8fe728853c3b1444df53a4e53578f4d}} 
\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTISR@{FLTISR}}
\index{FLTISR@{FLTISR}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTISR}{FLTISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+L\+T\+I\+SR}

D\+F\+S\+DM interrupt and status register, Address offset\+: 0x108 \mbox{\Hypertarget{struct_d_f_s_d_m___filter___type_def_a784318fceea7ac0b7b61845acbd44144}\label{struct_d_f_s_d_m___filter___type_def_a784318fceea7ac0b7b61845acbd44144}} 
\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTJCHGR@{FLTJCHGR}}
\index{FLTJCHGR@{FLTJCHGR}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTJCHGR}{FLTJCHGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+L\+T\+J\+C\+H\+GR}

D\+F\+S\+DM injected channel group selection register, Address offset\+: 0x110 \mbox{\Hypertarget{struct_d_f_s_d_m___filter___type_def_a082786ab7f2666b7117300b7969cf88f}\label{struct_d_f_s_d_m___filter___type_def_a082786ab7f2666b7117300b7969cf88f}} 
\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTJDATAR@{FLTJDATAR}}
\index{FLTJDATAR@{FLTJDATAR}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTJDATAR}{FLTJDATAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+L\+T\+J\+D\+A\+T\+AR}

D\+F\+S\+DM data register for injected group, Address offset\+: 0x118 \mbox{\Hypertarget{struct_d_f_s_d_m___filter___type_def_a362eb0a7d1fb88eb553c011991135716}\label{struct_d_f_s_d_m___filter___type_def_a362eb0a7d1fb88eb553c011991135716}} 
\index{DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}!FLTRDATAR@{FLTRDATAR}}
\index{FLTRDATAR@{FLTRDATAR}!DFSDM\_Filter\_TypeDef@{DFSDM\_Filter\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTRDATAR}{FLTRDATAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+L\+T\+R\+D\+A\+T\+AR}

D\+F\+S\+DM data register for regular group, Address offset\+: 0x11C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+L4xx/\+Include/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}}\end{DoxyCompactItemize}
