// Seed: 324412451
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    module_0,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41
);
  output wire id_41;
  inout wire id_40;
  output wire id_39;
  output wire id_38;
  input wire id_37;
  input wire id_36;
  output wire id_35;
  input wire id_34;
  inout wire id_33;
  input wire id_32;
  inout wire id_31;
  inout wire id_30;
  input wire id_29;
  input wire id_28;
  inout wire id_27;
  output wire id_26;
  inout wire id_25;
  output wire id_24;
  input wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_42;
  ;
endmodule
module module_1 #(
    parameter id_19 = 32'd97,
    parameter id_23 = 32'd83
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    id_20,
    id_21
);
  inout wire id_21;
  output wire id_20;
  inout wire _id_19;
  output wire id_18;
  output wire id_17;
  inout reg id_16;
  output wire id_15;
  inout wire id_14;
  module_0 modCall_1 (
      id_21,
      id_15,
      id_21,
      id_4,
      id_6,
      id_6,
      id_14,
      id_21,
      id_21,
      id_9,
      id_4,
      id_2,
      id_2,
      id_2,
      id_14,
      id_14,
      id_21,
      id_6,
      id_5,
      id_2,
      id_14,
      id_14,
      id_8,
      id_21,
      id_21,
      id_4,
      id_2,
      id_1,
      id_21,
      id_14,
      id_21,
      id_14,
      id_21,
      id_7,
      id_20,
      id_1,
      id_8,
      id_6,
      id_18,
      id_14,
      id_15
  );
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout logic [7:0] id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_22;
  always @(posedge -1)
    if (1 || 1) id_16 <= id_22 ? -1 : id_2;
    else begin : LABEL_0
      if (-1'h0) disable _id_23;
      else begin : LABEL_1
        $unsigned(28);
        ;
        id_10[id_23&-1 : id_19] <= id_14 == 1;
      end
    end
endmodule
