// Seed: 1071548472
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input wor id_2,
    input tri1 id_3,
    output tri0 id_4,
    input tri1 id_5,
    output wor id_6,
    output tri0 id_7,
    output supply1 id_8,
    input tri0 id_9,
    input wire id_10,
    output supply0 id_11,
    input tri id_12,
    output tri1 id_13,
    output uwire id_14,
    output wire id_15,
    input wand id_16,
    output tri0 id_17,
    input wire id_18,
    input wand id_19,
    output tri0 id_20,
    output supply0 id_21,
    input supply1 id_22
);
  assign id_14 = id_9;
  wire id_24;
endmodule
module module_1 (
    input wire id_0
    , id_9,
    output supply0 id_1,
    input wand id_2,
    output uwire id_3,
    input supply0 id_4,
    input wor id_5,
    output supply1 id_6,
    input supply1 id_7
);
  xnor (id_3, id_7, id_5, id_4, id_9, id_0);
  module_0(
      id_0,
      id_2,
      id_4,
      id_0,
      id_3,
      id_5,
      id_6,
      id_1,
      id_3,
      id_2,
      id_4,
      id_3,
      id_5,
      id_1,
      id_3,
      id_1,
      id_2,
      id_6,
      id_4,
      id_5,
      id_1,
      id_1,
      id_2
  );
  wire id_10;
  wire id_11;
endmodule
