// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module memcachedPipeline_remux (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        keyBuffer_V_V_dout,
        keyBuffer_V_V_empty_n,
        keyBuffer_V_V_read,
        getPath2remux_V_V_dout,
        getPath2remux_V_V_empty_n,
        getPath2remux_V_V_read,
        metadataBuffer_V_dout,
        metadataBuffer_V_empty_n,
        metadataBuffer_V_read,
        valueStoreDram2merger_V_din,
        valueStoreDram2merger_V_full_n,
        valueStoreDram2merger_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm0_0 = 1'b1;
parameter    ap_ST_st2_fsm1_1 = 2'b10;
parameter    ap_ST_st0_fsm1_0 = 2'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv124_0 = 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv8_F8 = 8'b11111000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv16_FFF8 = 16'b1111111111111000;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv32_7C = 32'b1111100;
parameter    ap_const_lv32_70 = 32'b1110000;
parameter    ap_const_lv32_77 = 32'b1110111;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv32_68 = 32'b1101000;
parameter    ap_const_lv32_6F = 32'b1101111;
parameter    ap_const_lv8_8 = 8'b1000;
parameter    ap_const_lv8_4 = 8'b100;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv13_1FF8 = 13'b1111111111000;
parameter    ap_const_lv125_0 = 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv127_20000000000000000000000000000000 = 127'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv132_lc_6 = 132'b1000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv68_3 = 68'b11;
parameter    ap_const_lv132_lc_5 = 132'b1;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] keyBuffer_V_V_dout;
input   keyBuffer_V_V_empty_n;
output   keyBuffer_V_V_read;
input  [63:0] getPath2remux_V_V_dout;
input   getPath2remux_V_V_empty_n;
output   getPath2remux_V_V_read;
input  [127:0] metadataBuffer_V_dout;
input   metadataBuffer_V_empty_n;
output   metadataBuffer_V_read;
output  [255:0] valueStoreDram2merger_V_din;
input   valueStoreDram2merger_V_full_n;
output   valueStoreDram2merger_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg keyBuffer_V_V_read;
reg getPath2remux_V_V_read;
reg metadataBuffer_V_read;
reg[255:0] valueStoreDram2merger_V_din;
reg valueStoreDram2merger_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm0 = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm0_0;
reg    ap_sig_bdd_23;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm1 = 2'b1;
reg    ap_sig_cseq_ST_st0_fsm1_0;
reg    ap_sig_bdd_34;
wire   [0:0] tmp_48_fu_863_p2;
wire   [0:0] grp_nbreadreq_fu_200_p3;
wire   [0:0] grp_fu_728_p2;
wire   [0:0] grp_nbreadreq_fu_208_p3;
wire   [0:0] grp_nbreadreq_fu_228_p3;
wire   [0:0] tmp_s_fu_1046_p2;
wire   [0:0] tmp_128_fu_1086_p2;
wire   [0:0] tmp_73_fu_1092_p2;
wire   [0:0] grp_fu_784_p2;
reg    ap_sig_bdd_188;
reg   [2:0] remuxState_load_reg_1263 = 3'b000;
reg   [0:0] tmp_48_reg_1267 = 1'b0;
reg   [0:0] tmp_71_reg_1275 = 1'b0;
reg   [0:0] tmp_32_reg_1271 = 1'b0;
reg   [0:0] tmp_35_reg_1279 = 1'b0;
reg   [0:0] tmp_30_reg_1288 = 1'b0;
reg   [0:0] tmp_75_reg_1296 = 1'b0;
reg   [0:0] tmp_34_reg_1292 = 1'b0;
reg   [0:0] tmp_36_reg_1300 = 1'b0;
reg   [0:0] tmp_31_reg_1314 = 1'b0;
reg   [0:0] tmp_29_reg_1323 = 1'b0;
reg   [0:0] tmp_33_reg_1333 = 1'b0;
reg   [0:0] tmp_s_reg_1345 = 1'b0;
reg   [0:0] tmp_128_reg_1349 = 1'b0;
reg   [0:0] tmp_73_reg_1353 = 1'b0;
reg   [0:0] tmp_37_reg_1357 = 1'b0;
reg   [0:0] tmp_72_reg_1364 = 1'b0;
reg   [0:0] tmp_38_reg_1368 = 1'b0;
reg    ap_sig_bdd_343;
reg    ap_sig_cseq_ST_st2_fsm1_1;
reg    ap_sig_bdd_349;
reg   [2:0] remuxState = 3'b000;
reg   [123:0] rmMdBuffer_metadata_V = 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
reg   [7:0] rmKeyLength = 8'b00000000;
reg   [15:0] rmValueLength = 16'b0000000000000000;
reg   [0:0] tmp_keyValid_V_13_reg_249 = 1'b0;
reg   [0:0] tmp_keyValid_V_reg_279 = 1'b0;
reg   [123:0] p_Val2_7_reg_322 = 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
reg   [63:0] reg_822 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg   [63:0] reg_829 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
wire   [0:0] tmp_EOP_V_13_fu_898_p2;
reg   [0:0] tmp_EOP_V_13_reg_1283 = 1'b0;
wire   [123:0] outputWord_metadata_V_1_fu_905_p1;
reg   [123:0] outputWord_metadata_V_1_reg_1304 = 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
wire   [0:0] tmp_EOP_V_14_fu_927_p2;
reg   [0:0] tmp_EOP_V_14_reg_1309 = 1'b0;
wire   [0:0] tmp_EOP_V_12_fu_942_p2;
reg   [0:0] tmp_EOP_V_12_reg_1318 = 1'b0;
wire   [123:0] outputWord_metadata_V_fu_949_p1;
reg   [123:0] outputWord_metadata_V_reg_1327 = 124'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
wire   [0:0] tmp_EOP_V_fu_974_p2;
reg   [0:0] tmp_EOP_V_reg_1337 = 1'b0;
wire   [0:0] ap_reg_phiprechg_tmp_keyValid_V_13_reg_249pp0_it0;
reg   [0:0] tmp_keyValid_V_13_phi_fu_252_p4;
wire   [7:0] ap_reg_phiprechg_rmKeyLength_load_s_reg_261pp0_it0;
reg   [7:0] rmKeyLength_load_s_phi_fu_264_p4;
wire   [7:0] grp_fu_738_p3;
wire   [15:0] grp_fu_768_p3;
wire   [15:0] ap_reg_phiprechg_tmp_84_reg_270pp0_it0;
reg   [15:0] tmp_84_phi_fu_273_p4;
wire   [0:0] ap_reg_phiprechg_tmp_keyValid_V_reg_279pp0_it0;
reg   [0:0] tmp_keyValid_V_phi_fu_282_p4;
wire   [7:0] ap_reg_phiprechg_rmKeyLength_load_1_reg_291pp0_it0;
reg   [7:0] rmKeyLength_load_1_phi_fu_294_p4;
wire   [15:0] ap_reg_phiprechg_tmp_87_reg_300pp0_it0;
reg   [15:0] tmp_87_phi_fu_303_p4;
wire   [0:0] ap_reg_phiprechg_remuxState_flag_2_reg_309pp0_it0;
reg   [0:0] remuxState_flag_2_phi_fu_312_p6;
wire   [0:0] p_s_fu_1018_p3;
wire   [123:0] ap_reg_phiprechg_p_Val2_7_reg_322pp0_it0;
reg   [123:0] p_Val2_7_phi_fu_325_p6;
wire   [123:0] p_Val2_s_fu_995_p1;
wire   [7:0] ap_reg_phiprechg_rmKeyLength_loc_2_reg_334pp0_it0;
reg   [7:0] rmKeyLength_loc_2_phi_fu_337_p6;
wire   [7:0] p_rmKeyLength_load_fu_1027_p3;
wire   [0:0] ap_reg_phiprechg_rmKeyLength_flag_5_reg_345pp0_it0;
reg   [0:0] rmKeyLength_flag_5_phi_fu_348_p4;
wire   [7:0] ap_reg_phiprechg_rmKeyLength_new_5_reg_356pp0_it0;
reg   [7:0] rmKeyLength_new_5_phi_fu_359_p4;
wire   [7:0] grp_fu_812_p3;
wire   [0:0] ap_reg_phiprechg_remuxState_flag_s_reg_366pp0_it0;
reg   [0:0] remuxState_flag_s_phi_fu_369_p42;
wire   [2:0] ap_reg_phiprechg_remuxState_new_1_reg_433pp0_it0;
reg   [2:0] remuxState_new_1_phi_fu_436_p42;
wire   [2:0] storemerge18_cast_fu_986_p3;
wire   [2:0] storemerge8_fu_933_p3;
wire   [0:0] ap_reg_phiprechg_rmKeyLength_flag_s_reg_499pp0_it0;
reg   [0:0] rmKeyLength_flag_s_phi_fu_502_p42;
wire   [7:0] storemerge1_fu_965_p3;
wire   [7:0] ap_reg_phiprechg_rmKeyLength_new_s_reg_568pp0_it0;
reg   [7:0] rmKeyLength_new_s_phi_fu_571_p42;
wire   [63:0] ap_reg_phiprechg_tmp_key_V_10_reg_633pp0_it0;
reg   [63:0] ap_reg_phiprechg_tmp_key_V_10_reg_633pp0_it1 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
wire   [0:0] ap_reg_phiprechg_tmp_valueValid_V_4_reg_644pp0_it0;
reg   [0:0] ap_reg_phiprechg_tmp_valueValid_V_4_reg_644pp0_it1 = 1'b0;
wire   [63:0] ap_reg_phiprechg_tmp_value_V_5_reg_657pp0_it0;
reg   [63:0] ap_reg_phiprechg_tmp_value_V_5_reg_657pp0_it1 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
wire   [63:0] ap_reg_phiprechg_tmp_key_V_1_reg_668pp0_it0;
reg   [63:0] ap_reg_phiprechg_tmp_key_V_1_reg_668pp0_it1 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
wire   [0:0] ap_reg_phiprechg_tmp_valueValid_V_reg_679pp0_it0;
reg   [0:0] ap_reg_phiprechg_tmp_valueValid_V_reg_679pp0_it1 = 1'b0;
wire   [63:0] ap_reg_phiprechg_tmp_value_V_reg_692pp0_it0;
reg   [63:0] ap_reg_phiprechg_tmp_value_V_reg_692pp0_it1 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
wire   [0:0] ap_reg_phiprechg_tmp_keyValid_V_1_reg_703pp0_it0;
reg   [0:0] ap_reg_phiprechg_tmp_keyValid_V_1_reg_703pp0_it1 = 1'b0;
wire   [63:0] ap_reg_phiprechg_tmp_key_V_2_reg_716pp0_it0;
reg   [63:0] ap_reg_phiprechg_tmp_key_V_2_reg_716pp0_it1 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
wire   [255:0] tmp_10_fu_1160_p7;
wire   [255:0] tmp_9_fu_1176_p8;
wire   [255:0] tmp_7_fu_1193_p5;
wire   [255:0] tmp_5_fu_1205_p6;
wire   [255:0] tmp_6_fu_1218_p3;
wire   [255:0] tmp_3_fu_1226_p7;
wire   [255:0] tmp_1_fu_1243_p4;
wire   [255:0] tmp_2_fu_1254_p3;
wire   [15:0] storemerge25_cast_fu_1138_p1;
wire   [0:0] icmp_fu_879_p2;
wire   [7:0] grp_fu_733_p2;
wire   [12:0] grp_fu_748_p4;
wire   [0:0] grp_fu_757_p2;
wire   [15:0] grp_fu_763_p2;
wire   [4:0] grp_fu_790_p4;
wire   [0:0] grp_fu_800_p2;
wire   [7:0] grp_fu_806_p2;
wire   [4:0] tmp_119_fu_869_p4;
wire   [0:0] tmp_85_fu_886_p2;
wire   [0:0] tmp_86_fu_892_p2;
wire   [0:0] tmp_88_fu_915_p2;
wire   [0:0] tmp_89_fu_921_p2;
wire   [7:0] tmp_74_fu_959_p2;
wire   [0:0] not_tmp_EOP_V_fu_980_p2;
wire   [0:0] tmp_121_fu_1006_p3;
wire   [7:0] tmp_122_fu_1014_p1;
wire   [7:0] p_Result_s_fu_1036_p4;
wire   [7:0] p_Result_2_fu_1052_p4;
wire   [0:0] tmp_125_fu_1068_p2;
wire   [0:0] tmp_124_fu_1062_p2;
wire   [0:0] tmp_127_fu_1080_p2;
wire   [0:0] tmp_126_fu_1074_p2;
wire   [9:0] tmp_132_fu_1108_p4;
wire   [12:0] p_Result_3_fu_1098_p4;
wire   [0:0] icmp9_fu_1118_p2;
wire   [12:0] tmp_81_fu_1124_p2;
wire   [12:0] storemerge6_fu_1130_p3;
reg   [0:0] ap_NS_fsm0;
reg   [1:0] ap_NS_fsm1;
reg    ap_sig_bdd_605;
reg    ap_sig_bdd_152;
reg    ap_sig_bdd_356;
reg    ap_sig_bdd_527;
reg    ap_sig_bdd_63;
reg    ap_sig_bdd_555;
reg    ap_sig_bdd_106;
reg    ap_sig_bdd_77;
reg    ap_sig_bdd_546;
reg    ap_sig_bdd_112;
reg    ap_sig_bdd_571;
reg    ap_sig_bdd_530;
reg    ap_sig_bdd_99;
reg    ap_sig_bdd_121;
reg    ap_sig_bdd_129;
reg    ap_sig_bdd_222;
reg    ap_sig_bdd_251;
reg    ap_sig_bdd_259;
reg    ap_sig_bdd_272;
reg    ap_sig_bdd_275;
reg    ap_sig_bdd_301;
reg    ap_sig_bdd_326;
reg    ap_sig_bdd_335;
reg    ap_sig_bdd_815;




/// the current state (ap_CS_fsm0) of the state machine. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_CS_fsm0
    if (ap_rst == 1'b1) begin
        ap_CS_fsm0 <= ap_ST_st1_fsm0_0;
    end else begin
        ap_CS_fsm0 <= ap_NS_fsm0;
    end
end

/// the current state (ap_CS_fsm1) of the state machine. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_CS_fsm1
    if (ap_rst == 1'b1) begin
        ap_CS_fsm1 <= ap_ST_st0_fsm1_0;
    end else begin
        ap_CS_fsm1 <= ap_NS_fsm1;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_343))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_phiprechg_tmp_keyValid_V_1_reg_703pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_phiprechg_tmp_keyValid_V_1_reg_703pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_phiprechg_tmp_keyValid_V_1_reg_703pp0_it1 <= ap_const_lv1_0;
    end else begin
        if (ap_sig_bdd_356) begin
            if (ap_sig_bdd_152) begin
                ap_reg_phiprechg_tmp_keyValid_V_1_reg_703pp0_it1 <= ap_const_lv1_1;
            end else if (ap_sig_bdd_605) begin
                ap_reg_phiprechg_tmp_keyValid_V_1_reg_703pp0_it1 <= ap_const_lv1_0;
            end else if ((ap_true == ap_true)) begin
                ap_reg_phiprechg_tmp_keyValid_V_1_reg_703pp0_it1 <= ap_reg_phiprechg_tmp_keyValid_V_1_reg_703pp0_it0;
            end
        end
    end
end

/// ap_reg_phiprechg_tmp_key_V_10_reg_633pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_phiprechg_tmp_key_V_10_reg_633pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_phiprechg_tmp_key_V_10_reg_633pp0_it1 <= ap_const_lv64_0;
    end else begin
        if (ap_sig_bdd_356) begin
            if (ap_sig_bdd_63) begin
                ap_reg_phiprechg_tmp_key_V_10_reg_633pp0_it1 <= keyBuffer_V_V_dout;
            end else if (ap_sig_bdd_527) begin
                ap_reg_phiprechg_tmp_key_V_10_reg_633pp0_it1 <= ap_const_lv64_0;
            end else if ((ap_true == ap_true)) begin
                ap_reg_phiprechg_tmp_key_V_10_reg_633pp0_it1 <= ap_reg_phiprechg_tmp_key_V_10_reg_633pp0_it0;
            end
        end
    end
end

/// ap_reg_phiprechg_tmp_key_V_1_reg_668pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_phiprechg_tmp_key_V_1_reg_668pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_phiprechg_tmp_key_V_1_reg_668pp0_it1 <= ap_const_lv64_0;
    end else begin
        if (ap_sig_bdd_356) begin
            if (ap_sig_bdd_106) begin
                ap_reg_phiprechg_tmp_key_V_1_reg_668pp0_it1 <= keyBuffer_V_V_dout;
            end else if (ap_sig_bdd_555) begin
                ap_reg_phiprechg_tmp_key_V_1_reg_668pp0_it1 <= ap_const_lv64_0;
            end else if ((ap_true == ap_true)) begin
                ap_reg_phiprechg_tmp_key_V_1_reg_668pp0_it1 <= ap_reg_phiprechg_tmp_key_V_1_reg_668pp0_it0;
            end
        end
    end
end

/// ap_reg_phiprechg_tmp_key_V_2_reg_716pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_phiprechg_tmp_key_V_2_reg_716pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_phiprechg_tmp_key_V_2_reg_716pp0_it1 <= ap_const_lv64_0;
    end else begin
        if (ap_sig_bdd_356) begin
            if (ap_sig_bdd_152) begin
                ap_reg_phiprechg_tmp_key_V_2_reg_716pp0_it1 <= keyBuffer_V_V_dout;
            end else if (ap_sig_bdd_605) begin
                ap_reg_phiprechg_tmp_key_V_2_reg_716pp0_it1 <= ap_const_lv64_0;
            end else if ((ap_true == ap_true)) begin
                ap_reg_phiprechg_tmp_key_V_2_reg_716pp0_it1 <= ap_reg_phiprechg_tmp_key_V_2_reg_716pp0_it0;
            end
        end
    end
end

/// ap_reg_phiprechg_tmp_valueValid_V_4_reg_644pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_phiprechg_tmp_valueValid_V_4_reg_644pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_phiprechg_tmp_valueValid_V_4_reg_644pp0_it1 <= ap_const_lv1_0;
    end else begin
        if (ap_sig_bdd_356) begin
            if (ap_sig_bdd_546) begin
                ap_reg_phiprechg_tmp_valueValid_V_4_reg_644pp0_it1 <= ap_const_lv1_0;
            end else if (ap_sig_bdd_77) begin
                ap_reg_phiprechg_tmp_valueValid_V_4_reg_644pp0_it1 <= ap_const_lv1_1;
            end else if ((ap_true == ap_true)) begin
                ap_reg_phiprechg_tmp_valueValid_V_4_reg_644pp0_it1 <= ap_reg_phiprechg_tmp_valueValid_V_4_reg_644pp0_it0;
            end
        end
    end
end

/// ap_reg_phiprechg_tmp_valueValid_V_reg_679pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_phiprechg_tmp_valueValid_V_reg_679pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_phiprechg_tmp_valueValid_V_reg_679pp0_it1 <= ap_const_lv1_0;
    end else begin
        if (ap_sig_bdd_356) begin
            if (ap_sig_bdd_571) begin
                ap_reg_phiprechg_tmp_valueValid_V_reg_679pp0_it1 <= ap_const_lv1_0;
            end else if (ap_sig_bdd_112) begin
                ap_reg_phiprechg_tmp_valueValid_V_reg_679pp0_it1 <= ap_const_lv1_1;
            end else if ((ap_true == ap_true)) begin
                ap_reg_phiprechg_tmp_valueValid_V_reg_679pp0_it1 <= ap_reg_phiprechg_tmp_valueValid_V_reg_679pp0_it0;
            end
        end
    end
end

/// ap_reg_phiprechg_tmp_value_V_5_reg_657pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_phiprechg_tmp_value_V_5_reg_657pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_phiprechg_tmp_value_V_5_reg_657pp0_it1 <= ap_const_lv64_0;
    end else begin
        if (ap_sig_bdd_356) begin
            if (ap_sig_bdd_546) begin
                ap_reg_phiprechg_tmp_value_V_5_reg_657pp0_it1 <= ap_const_lv64_0;
            end else if (ap_sig_bdd_77) begin
                ap_reg_phiprechg_tmp_value_V_5_reg_657pp0_it1 <= getPath2remux_V_V_dout;
            end else if ((ap_true == ap_true)) begin
                ap_reg_phiprechg_tmp_value_V_5_reg_657pp0_it1 <= ap_reg_phiprechg_tmp_value_V_5_reg_657pp0_it0;
            end
        end
    end
end

/// ap_reg_phiprechg_tmp_value_V_reg_692pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_phiprechg_tmp_value_V_reg_692pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_phiprechg_tmp_value_V_reg_692pp0_it1 <= ap_const_lv64_0;
    end else begin
        if (ap_sig_bdd_356) begin
            if (ap_sig_bdd_571) begin
                ap_reg_phiprechg_tmp_value_V_reg_692pp0_it1 <= ap_const_lv64_0;
            end else if (ap_sig_bdd_112) begin
                ap_reg_phiprechg_tmp_value_V_reg_692pp0_it1 <= getPath2remux_V_V_dout;
            end else if ((ap_true == ap_true)) begin
                ap_reg_phiprechg_tmp_value_V_reg_692pp0_it1 <= ap_reg_phiprechg_tmp_value_V_reg_692pp0_it0;
            end
        end
    end
end

/// outputWord_metadata_V_1_reg_1304 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_outputWord_metadata_V_1_reg_1304
    if (ap_rst == 1'b1) begin
        outputWord_metadata_V_1_reg_1304 <= ap_const_lv124_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_fu_728_p2) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_fu_728_p2) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            outputWord_metadata_V_1_reg_1304 <= outputWord_metadata_V_1_fu_905_p1;
        end
    end
end

/// outputWord_metadata_V_reg_1327 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_outputWord_metadata_V_reg_1327
    if (ap_rst == 1'b1) begin
        outputWord_metadata_V_reg_1327 <= ap_const_lv124_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_2) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            outputWord_metadata_V_reg_1327 <= outputWord_metadata_V_fu_949_p1;
        end
    end
end

/// p_Val2_7_reg_322 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_p_Val2_7_reg_322
    if (ap_rst == 1'b1) begin
        p_Val2_7_reg_322 <= ap_const_lv124_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            p_Val2_7_reg_322 <= p_Val2_s_fu_995_p1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (remuxState == ap_const_lv3_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
            p_Val2_7_reg_322 <= rmMdBuffer_metadata_V;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            p_Val2_7_reg_322 <= ap_reg_phiprechg_p_Val2_7_reg_322pp0_it0;
        end
    end
end

/// reg_822 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_reg_822
    if (ap_rst == 1'b1) begin
        reg_822 <= ap_const_lv64_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((remuxState == ap_const_lv3_4) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_fu_728_p2)) | ((remuxState == ap_const_lv3_4) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_fu_728_p2) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | ((tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_7) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_2) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2) & (ap_const_lv1_0 == grp_fu_784_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2) & (ap_const_lv1_0 == grp_fu_784_p2))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
            reg_822 <= keyBuffer_V_V_dout;
        end
    end
end

/// reg_829 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_reg_829
    if (ap_rst == 1'b1) begin
        reg_829 <= ap_const_lv64_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((remuxState == ap_const_lv3_4) & (ap_const_lv1_0 == grp_fu_728_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (ap_const_lv1_0 == grp_fu_728_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((ap_const_lv1_0 == grp_fu_728_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (ap_const_lv1_0 == grp_fu_728_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
            reg_829 <= getPath2remux_V_V_dout;
        end
    end
end

/// remuxState assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_remuxState
    if (ap_rst == 1'b1) begin
        remuxState <= ap_const_lv3_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == remuxState_flag_s_phi_fu_369_p42))) begin
            remuxState <= remuxState_new_1_phi_fu_436_p42;
        end
    end
end

/// remuxState_load_reg_1263 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_remuxState_load_reg_1263
    if (ap_rst == 1'b1) begin
        remuxState_load_reg_1263 <= ap_const_lv3_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            remuxState_load_reg_1263 <= remuxState;
        end
    end
end

/// rmKeyLength assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_rmKeyLength
    if (ap_rst == 1'b1) begin
        rmKeyLength <= ap_const_lv8_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ~(ap_const_lv1_0 == rmKeyLength_flag_s_phi_fu_502_p42))) begin
            rmKeyLength <= rmKeyLength_new_s_phi_fu_571_p42;
        end
    end
end

/// rmMdBuffer_metadata_V assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_rmMdBuffer_metadata_V
    if (ap_rst == 1'b1) begin
        rmMdBuffer_metadata_V <= ap_const_lv124_0;
    end else begin
        if (ap_sig_bdd_356) begin
            if (ap_sig_bdd_129) begin
                rmMdBuffer_metadata_V <= p_Val2_s_fu_995_p1;
            end else if (ap_sig_bdd_121) begin
                rmMdBuffer_metadata_V <= outputWord_metadata_V_fu_949_p1;
            end else if (ap_sig_bdd_99) begin
                rmMdBuffer_metadata_V <= outputWord_metadata_V_1_fu_905_p1;
            end
        end
    end
end

/// rmValueLength assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_rmValueLength
    if (ap_rst == 1'b1) begin
        rmValueLength <= ap_const_lv16_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            rmValueLength <= storemerge25_cast_fu_1138_p1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((remuxState == ap_const_lv3_4) & (ap_const_lv1_0 == grp_fu_728_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (ap_const_lv1_0 == grp_fu_728_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((ap_const_lv1_0 == grp_fu_728_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (ap_const_lv1_0 == grp_fu_728_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
            rmValueLength <= grp_fu_768_p3;
        end
    end
end

/// tmp_128_reg_1349 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_128_reg_1349
    if (ap_rst == 1'b1) begin
        tmp_128_reg_1349 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (((remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1046_p2)) | ((remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1046_p2))))) begin
            tmp_128_reg_1349 <= tmp_128_fu_1086_p2;
        end
    end
end

/// tmp_29_reg_1323 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_29_reg_1323
    if (ap_rst == 1'b1) begin
        tmp_29_reg_1323 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (remuxState == ap_const_lv3_2) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_29_reg_1323 <= grp_nbreadreq_fu_228_p3;
        end
    end
end

/// tmp_30_reg_1288 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_30_reg_1288
    if (ap_rst == 1'b1) begin
        tmp_30_reg_1288 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (remuxState == ap_const_lv3_5) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_30_reg_1288 <= grp_nbreadreq_fu_228_p3;
        end
    end
end

/// tmp_31_reg_1314 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_31_reg_1314
    if (ap_rst == 1'b1) begin
        tmp_31_reg_1314 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_7) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_31_reg_1314 <= grp_nbreadreq_fu_200_p3;
        end
    end
end

/// tmp_32_reg_1271 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_32_reg_1271
    if (ap_rst == 1'b1) begin
        tmp_32_reg_1271 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (remuxState == ap_const_lv3_4) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_32_reg_1271 <= grp_nbreadreq_fu_200_p3;
        end
    end
end

/// tmp_33_reg_1333 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_33_reg_1333
    if (ap_rst == 1'b1) begin
        tmp_33_reg_1333 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_2) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_33_reg_1333 <= grp_nbreadreq_fu_200_p3;
        end
    end
end

/// tmp_34_reg_1292 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_34_reg_1292
    if (ap_rst == 1'b1) begin
        tmp_34_reg_1292 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_34_reg_1292 <= grp_nbreadreq_fu_200_p3;
        end
    end
end

/// tmp_35_reg_1279 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_35_reg_1279
    if (ap_rst == 1'b1) begin
        tmp_35_reg_1279 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (((remuxState == ap_const_lv3_4) & (ap_const_lv1_0 == grp_fu_728_p2) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (ap_const_lv1_0 == grp_fu_728_p2))))) begin
            tmp_35_reg_1279 <= grp_nbreadreq_fu_208_p3;
        end
    end
end

/// tmp_36_reg_1300 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_36_reg_1300
    if (ap_rst == 1'b1) begin
        tmp_36_reg_1300 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (((ap_const_lv1_0 == grp_fu_728_p2) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (ap_const_lv1_0 == grp_fu_728_p2) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3))))) begin
            tmp_36_reg_1300 <= grp_nbreadreq_fu_208_p3;
        end
    end
end

/// tmp_37_reg_1357 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_37_reg_1357
    if (ap_rst == 1'b1) begin
        tmp_37_reg_1357 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (((remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2)) | ((remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2))))) begin
            tmp_37_reg_1357 <= grp_nbreadreq_fu_208_p3;
        end
    end
end

/// tmp_38_reg_1368 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_38_reg_1368
    if (ap_rst == 1'b1) begin
        tmp_38_reg_1368 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (((remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2)) | ((remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2)) | ((remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2)) | ((remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2))))) begin
            tmp_38_reg_1368 <= grp_nbreadreq_fu_200_p3;
        end
    end
end

/// tmp_48_reg_1267 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_48_reg_1267
    if (ap_rst == 1'b1) begin
        tmp_48_reg_1267 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_48_reg_1267 <= tmp_48_fu_863_p2;
        end
    end
end

/// tmp_71_reg_1275 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_71_reg_1275
    if (ap_rst == 1'b1) begin
        tmp_71_reg_1275 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (((remuxState == ap_const_lv3_4) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3))))) begin
            tmp_71_reg_1275 <= grp_fu_728_p2;
        end
    end
end

/// tmp_72_reg_1364 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_72_reg_1364
    if (ap_rst == 1'b1) begin
        tmp_72_reg_1364 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (((remuxState == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2)) | ((remuxState == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2)) | ((remuxState == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2)) | ((remuxState == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2))))) begin
            tmp_72_reg_1364 <= grp_fu_784_p2;
        end
    end
end

/// tmp_73_reg_1353 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_73_reg_1353
    if (ap_rst == 1'b1) begin
        tmp_73_reg_1353 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (((remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2)) | ((remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2))))) begin
            tmp_73_reg_1353 <= tmp_73_fu_1092_p2;
        end
    end
end

/// tmp_75_reg_1296 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_75_reg_1296
    if (ap_rst == 1'b1) begin
        tmp_75_reg_1296 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ((~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3))))) begin
            tmp_75_reg_1296 <= grp_fu_728_p2;
        end
    end
end

/// tmp_EOP_V_12_reg_1318 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_EOP_V_12_reg_1318
    if (ap_rst == 1'b1) begin
        tmp_EOP_V_12_reg_1318 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_7) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_EOP_V_12_reg_1318 <= tmp_EOP_V_12_fu_942_p2;
        end
    end
end

/// tmp_EOP_V_13_reg_1283 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_EOP_V_13_reg_1283
    if (ap_rst == 1'b1) begin
        tmp_EOP_V_13_reg_1283 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & (((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_fu_728_p2) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_fu_728_p2)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3))))) begin
            tmp_EOP_V_13_reg_1283 <= tmp_EOP_V_13_fu_898_p2;
        end
    end
end

/// tmp_EOP_V_14_reg_1309 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_EOP_V_14_reg_1309
    if (ap_rst == 1'b1) begin
        tmp_EOP_V_14_reg_1309 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_fu_728_p2) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_fu_728_p2) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_EOP_V_14_reg_1309 <= tmp_EOP_V_14_fu_927_p2;
        end
    end
end

/// tmp_EOP_V_reg_1337 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_EOP_V_reg_1337
    if (ap_rst == 1'b1) begin
        tmp_EOP_V_reg_1337 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_2) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
            tmp_EOP_V_reg_1337 <= tmp_EOP_V_fu_974_p2;
        end
    end
end

/// tmp_keyValid_V_13_reg_249 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_keyValid_V_13_reg_249
    if (ap_rst == 1'b1) begin
        tmp_keyValid_V_13_reg_249 <= ap_const_lv1_0;
    end else begin
        if (ap_sig_bdd_356) begin
            if (ap_sig_bdd_63) begin
                tmp_keyValid_V_13_reg_249 <= ap_const_lv1_1;
            end else if (ap_sig_bdd_527) begin
                tmp_keyValid_V_13_reg_249 <= ap_const_lv1_0;
            end else if ((ap_true == ap_true)) begin
                tmp_keyValid_V_13_reg_249 <= ap_reg_phiprechg_tmp_keyValid_V_13_reg_249pp0_it0;
            end
        end
    end
end

/// tmp_keyValid_V_reg_279 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_keyValid_V_reg_279
    if (ap_rst == 1'b1) begin
        tmp_keyValid_V_reg_279 <= ap_const_lv1_0;
    end else begin
        if (ap_sig_bdd_356) begin
            if (ap_sig_bdd_106) begin
                tmp_keyValid_V_reg_279 <= ap_const_lv1_1;
            end else if (ap_sig_bdd_555) begin
                tmp_keyValid_V_reg_279 <= ap_const_lv1_0;
            end else if ((ap_true == ap_true)) begin
                tmp_keyValid_V_reg_279 <= ap_reg_phiprechg_tmp_keyValid_V_reg_279pp0_it0;
            end
        end
    end
end

/// tmp_s_reg_1345 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_s_reg_1345
    if (ap_rst == 1'b1) begin
        tmp_s_reg_1345 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))) & ((remuxState == ap_const_lv3_0) | (remuxState == ap_const_lv3_1)))) begin
            tmp_s_reg_1345 <= tmp_s_fu_1046_p2;
        end
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_bdd_343 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_343)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_cseq_ST_st0_fsm1_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st0_fsm1_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_188 or ap_sig_bdd_343 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st0_fsm1_0 assign process. ///
always @ (ap_sig_bdd_34)
begin
    if (ap_sig_bdd_34) begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st0_fsm1_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm0_0 assign process. ///
always @ (ap_sig_bdd_23)
begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm0_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm1_1 assign process. ///
always @ (ap_sig_bdd_349)
begin
    if (ap_sig_bdd_349) begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm1_1 = ap_const_logic_0;
    end
end

/// getPath2remux_V_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_48_fu_863_p2 or grp_nbreadreq_fu_200_p3 or grp_fu_728_p2 or grp_nbreadreq_fu_208_p3 or grp_nbreadreq_fu_228_p3 or tmp_s_fu_1046_p2 or tmp_128_fu_1086_p2 or tmp_73_fu_1092_p2 or ap_sig_bdd_188 or ap_sig_bdd_343 or ap_sig_cseq_ST_st2_fsm1_1 or remuxState)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((remuxState == ap_const_lv3_4) & (ap_const_lv1_0 == grp_fu_728_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (ap_const_lv1_0 == grp_fu_728_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((ap_const_lv1_0 == grp_fu_728_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (ap_const_lv1_0 == grp_fu_728_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
        getPath2remux_V_V_read = ap_const_logic_1;
    end else begin
        getPath2remux_V_V_read = ap_const_logic_0;
    end
end

/// keyBuffer_V_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_48_fu_863_p2 or grp_nbreadreq_fu_200_p3 or grp_fu_728_p2 or grp_nbreadreq_fu_208_p3 or grp_nbreadreq_fu_228_p3 or tmp_s_fu_1046_p2 or tmp_128_fu_1086_p2 or tmp_73_fu_1092_p2 or grp_fu_784_p2 or ap_sig_bdd_188 or ap_sig_bdd_343 or ap_sig_cseq_ST_st2_fsm1_1 or remuxState)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((remuxState == ap_const_lv3_4) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_fu_728_p2)) | ((remuxState == ap_const_lv3_4) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_fu_728_p2) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | ((tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_7) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_2) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2) & (ap_const_lv1_0 == grp_fu_784_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2) & (ap_const_lv1_0 == grp_fu_784_p2))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
        keyBuffer_V_V_read = ap_const_logic_1;
    end else begin
        keyBuffer_V_V_read = ap_const_logic_0;
    end
end

/// metadataBuffer_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or tmp_48_fu_863_p2 or grp_nbreadreq_fu_200_p3 or grp_fu_728_p2 or grp_nbreadreq_fu_208_p3 or grp_nbreadreq_fu_228_p3 or ap_sig_bdd_188 or ap_sig_bdd_343 or ap_sig_cseq_ST_st2_fsm1_1 or remuxState)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_fu_728_p2) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_fu_728_p2) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3))) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_2) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1)))))) begin
        metadataBuffer_V_read = ap_const_logic_1;
    end else begin
        metadataBuffer_V_read = ap_const_logic_0;
    end
end

/// p_Val2_7_phi_fu_325_p6 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or grp_nbreadreq_fu_228_p3 or remuxState or rmMdBuffer_metadata_V or ap_reg_phiprechg_p_Val2_7_reg_322pp0_it0 or p_Val2_s_fu_995_p1)
begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_0))) begin
        p_Val2_7_phi_fu_325_p6 = p_Val2_s_fu_995_p1;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (remuxState == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_0)))) begin
        p_Val2_7_phi_fu_325_p6 = rmMdBuffer_metadata_V;
    end else begin
        p_Val2_7_phi_fu_325_p6 = ap_reg_phiprechg_p_Val2_7_reg_322pp0_it0;
    end
end

/// remuxState_flag_2_phi_fu_312_p6 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or grp_nbreadreq_fu_228_p3 or remuxState or ap_reg_phiprechg_remuxState_flag_2_reg_309pp0_it0 or p_s_fu_1018_p3)
begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_0))) begin
        remuxState_flag_2_phi_fu_312_p6 = p_s_fu_1018_p3;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (remuxState == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_0)))) begin
        remuxState_flag_2_phi_fu_312_p6 = ap_const_lv1_0;
    end else begin
        remuxState_flag_2_phi_fu_312_p6 = ap_reg_phiprechg_remuxState_flag_2_reg_309pp0_it0;
    end
end

/// remuxState_flag_s_phi_fu_369_p42 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or tmp_48_fu_863_p2 or grp_nbreadreq_fu_200_p3 or grp_fu_728_p2 or grp_nbreadreq_fu_208_p3 or grp_nbreadreq_fu_228_p3 or tmp_s_fu_1046_p2 or tmp_128_fu_1086_p2 or tmp_73_fu_1092_p2 or grp_fu_784_p2 or remuxState or tmp_EOP_V_13_fu_898_p2 or tmp_EOP_V_12_fu_942_p2 or remuxState_flag_2_phi_fu_312_p6 or ap_reg_phiprechg_remuxState_flag_s_reg_366pp0_it0)
begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_fu_728_p2) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_fu_728_p2)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3))))) begin
        remuxState_flag_s_phi_fu_369_p42 = tmp_EOP_V_13_fu_898_p2;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & (ap_const_lv1_0 == tmp_73_fu_1092_p2)) | ((remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & (ap_const_lv1_0 == tmp_73_fu_1092_p2)))))) begin
        remuxState_flag_s_phi_fu_369_p42 = remuxState_flag_2_phi_fu_312_p6;
    end else if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_7))) begin
        remuxState_flag_s_phi_fu_369_p42 = tmp_EOP_V_12_fu_942_p2;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((remuxState == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2) & ~(ap_const_lv1_0 == grp_fu_784_p2)) | ((remuxState == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == grp_fu_784_p2)) | ((remuxState == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2) & ~(ap_const_lv1_0 == grp_fu_784_p2)) | ((remuxState == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == grp_fu_784_p2)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_fu_728_p2) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_fu_728_p2) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)))))) begin
        remuxState_flag_s_phi_fu_369_p42 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(remuxState == ap_const_lv3_4) & ~(remuxState == ap_const_lv3_5) & ~(remuxState == ap_const_lv3_7) & ~(remuxState == ap_const_lv3_2) & ~(remuxState == ap_const_lv3_1) & ~(remuxState == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_7)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_7)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (remuxState == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (remuxState == ap_const_lv3_4) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_200_p3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((ap_const_lv1_0 == grp_fu_728_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (ap_const_lv1_0 == grp_fu_728_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((remuxState == ap_const_lv3_4) & (ap_const_lv1_0 == grp_fu_728_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (ap_const_lv1_0 == grp_fu_728_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_208_p3)))))) begin
        remuxState_flag_s_phi_fu_369_p42 = ap_const_lv1_0;
    end else begin
        remuxState_flag_s_phi_fu_369_p42 = ap_reg_phiprechg_remuxState_flag_s_reg_366pp0_it0;
    end
end

/// remuxState_new_1_phi_fu_436_p42 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or tmp_48_fu_863_p2 or grp_nbreadreq_fu_200_p3 or grp_fu_728_p2 or grp_nbreadreq_fu_208_p3 or grp_nbreadreq_fu_228_p3 or tmp_s_fu_1046_p2 or tmp_128_fu_1086_p2 or tmp_73_fu_1092_p2 or grp_fu_784_p2 or remuxState or ap_reg_phiprechg_remuxState_new_1_reg_433pp0_it0 or storemerge18_cast_fu_986_p3 or storemerge8_fu_933_p3)
begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_fu_728_p2) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_fu_728_p2) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3))))) begin
        remuxState_new_1_phi_fu_436_p42 = storemerge8_fu_933_p3;
    end else if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2))))) begin
        remuxState_new_1_phi_fu_436_p42 = ap_const_lv3_5;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & (ap_const_lv1_0 == tmp_73_fu_1092_p2)) | ((remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & (ap_const_lv1_0 == tmp_73_fu_1092_p2)))))) begin
        remuxState_new_1_phi_fu_436_p42 = ap_const_lv3_1;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((remuxState == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2) & ~(ap_const_lv1_0 == grp_fu_784_p2)) | ((remuxState == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == grp_fu_784_p2)) | ((remuxState == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2) & ~(ap_const_lv1_0 == grp_fu_784_p2)) | ((remuxState == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == grp_fu_784_p2)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2)))))) begin
        remuxState_new_1_phi_fu_436_p42 = ap_const_lv3_2;
    end else if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_2))) begin
        remuxState_new_1_phi_fu_436_p42 = storemerge18_cast_fu_986_p3;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_7)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_7)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_7)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (remuxState == ap_const_lv3_4) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_200_p3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_fu_728_p2) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_fu_728_p2)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((remuxState == ap_const_lv3_4) & (ap_const_lv1_0 == grp_fu_728_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (ap_const_lv1_0 == grp_fu_728_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_208_p3)))))) begin
        remuxState_new_1_phi_fu_436_p42 = ap_const_lv3_0;
    end else begin
        remuxState_new_1_phi_fu_436_p42 = ap_reg_phiprechg_remuxState_new_1_reg_433pp0_it0;
    end
end

/// rmKeyLength_flag_5_phi_fu_348_p4 assign process. ///
always @ (remuxState_flag_2_phi_fu_312_p6 or ap_reg_phiprechg_rmKeyLength_flag_5_reg_345pp0_it0 or ap_sig_bdd_605 or ap_sig_bdd_152 or ap_sig_bdd_530)
begin
    if (ap_sig_bdd_530) begin
        if (ap_sig_bdd_152) begin
            rmKeyLength_flag_5_phi_fu_348_p4 = ap_const_lv1_1;
        end else if (ap_sig_bdd_605) begin
            rmKeyLength_flag_5_phi_fu_348_p4 = remuxState_flag_2_phi_fu_312_p6;
        end else begin
            rmKeyLength_flag_5_phi_fu_348_p4 = ap_reg_phiprechg_rmKeyLength_flag_5_reg_345pp0_it0;
        end
    end else begin
        rmKeyLength_flag_5_phi_fu_348_p4 = ap_reg_phiprechg_rmKeyLength_flag_5_reg_345pp0_it0;
    end
end

/// rmKeyLength_flag_s_phi_fu_502_p42 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or tmp_48_fu_863_p2 or grp_nbreadreq_fu_200_p3 or grp_fu_728_p2 or grp_nbreadreq_fu_208_p3 or grp_nbreadreq_fu_228_p3 or tmp_s_fu_1046_p2 or tmp_128_fu_1086_p2 or tmp_73_fu_1092_p2 or grp_fu_784_p2 or remuxState or tmp_keyValid_V_13_phi_fu_252_p4 or tmp_keyValid_V_phi_fu_282_p4 or remuxState_flag_2_phi_fu_312_p6 or rmKeyLength_flag_5_phi_fu_348_p4 or ap_reg_phiprechg_rmKeyLength_flag_s_reg_499pp0_it0)
begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_fu_728_p2) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_fu_728_p2)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3))))) begin
        rmKeyLength_flag_s_phi_fu_502_p42 = tmp_keyValid_V_13_phi_fu_252_p4;
    end else if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_fu_728_p2) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_fu_728_p2) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3))))) begin
        rmKeyLength_flag_s_phi_fu_502_p42 = tmp_keyValid_V_phi_fu_282_p4;
    end else if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2))))) begin
        rmKeyLength_flag_s_phi_fu_502_p42 = rmKeyLength_flag_5_phi_fu_348_p4;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((remuxState == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2) & ~(ap_const_lv1_0 == grp_fu_784_p2)) | ((remuxState == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == grp_fu_784_p2)) | ((remuxState == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2) & ~(ap_const_lv1_0 == grp_fu_784_p2)) | ((remuxState == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == grp_fu_784_p2)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & (ap_const_lv1_0 == tmp_73_fu_1092_p2)) | ((remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & (ap_const_lv1_0 == tmp_73_fu_1092_p2)))))) begin
        rmKeyLength_flag_s_phi_fu_502_p42 = remuxState_flag_2_phi_fu_312_p6;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_7)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2)))))) begin
        rmKeyLength_flag_s_phi_fu_502_p42 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(remuxState == ap_const_lv3_4) & ~(remuxState == ap_const_lv3_5) & ~(remuxState == ap_const_lv3_7) & ~(remuxState == ap_const_lv3_2) & ~(remuxState == ap_const_lv3_1) & ~(remuxState == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_7)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_7)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (remuxState == ap_const_lv3_5) & (ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (remuxState == ap_const_lv3_4) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_200_p3)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((ap_const_lv1_0 == grp_fu_728_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (ap_const_lv1_0 == grp_fu_728_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((remuxState == ap_const_lv3_4) & (ap_const_lv1_0 == grp_fu_728_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (ap_const_lv1_0 == grp_fu_728_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_208_p3)))))) begin
        rmKeyLength_flag_s_phi_fu_502_p42 = ap_const_lv1_0;
    end else begin
        rmKeyLength_flag_s_phi_fu_502_p42 = ap_reg_phiprechg_rmKeyLength_flag_s_reg_499pp0_it0;
    end
end

/// rmKeyLength_load_1_phi_fu_294_p4 assign process. ///
always @ (rmKeyLength or grp_fu_738_p3 or ap_reg_phiprechg_rmKeyLength_load_1_reg_291pp0_it0 or ap_sig_bdd_555 or ap_sig_bdd_106 or ap_sig_bdd_530)
begin
    if (ap_sig_bdd_530) begin
        if (ap_sig_bdd_106) begin
            rmKeyLength_load_1_phi_fu_294_p4 = grp_fu_738_p3;
        end else if (ap_sig_bdd_555) begin
            rmKeyLength_load_1_phi_fu_294_p4 = rmKeyLength;
        end else begin
            rmKeyLength_load_1_phi_fu_294_p4 = ap_reg_phiprechg_rmKeyLength_load_1_reg_291pp0_it0;
        end
    end else begin
        rmKeyLength_load_1_phi_fu_294_p4 = ap_reg_phiprechg_rmKeyLength_load_1_reg_291pp0_it0;
    end
end

/// rmKeyLength_load_s_phi_fu_264_p4 assign process. ///
always @ (rmKeyLength or ap_reg_phiprechg_rmKeyLength_load_s_reg_261pp0_it0 or grp_fu_738_p3 or ap_sig_bdd_527 or ap_sig_bdd_63 or ap_sig_bdd_530)
begin
    if (ap_sig_bdd_530) begin
        if (ap_sig_bdd_63) begin
            rmKeyLength_load_s_phi_fu_264_p4 = grp_fu_738_p3;
        end else if (ap_sig_bdd_527) begin
            rmKeyLength_load_s_phi_fu_264_p4 = rmKeyLength;
        end else begin
            rmKeyLength_load_s_phi_fu_264_p4 = ap_reg_phiprechg_rmKeyLength_load_s_reg_261pp0_it0;
        end
    end else begin
        rmKeyLength_load_s_phi_fu_264_p4 = ap_reg_phiprechg_rmKeyLength_load_s_reg_261pp0_it0;
    end
end

/// rmKeyLength_loc_2_phi_fu_337_p6 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or grp_nbreadreq_fu_228_p3 or remuxState or rmKeyLength or ap_reg_phiprechg_rmKeyLength_loc_2_reg_334pp0_it0 or p_rmKeyLength_load_fu_1027_p3)
begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_0))) begin
        rmKeyLength_loc_2_phi_fu_337_p6 = p_rmKeyLength_load_fu_1027_p3;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (remuxState == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_0)))) begin
        rmKeyLength_loc_2_phi_fu_337_p6 = rmKeyLength;
    end else begin
        rmKeyLength_loc_2_phi_fu_337_p6 = ap_reg_phiprechg_rmKeyLength_loc_2_reg_334pp0_it0;
    end
end

/// rmKeyLength_new_5_phi_fu_359_p4 assign process. ///
always @ (rmKeyLength_loc_2_phi_fu_337_p6 or ap_reg_phiprechg_rmKeyLength_new_5_reg_356pp0_it0 or grp_fu_812_p3 or ap_sig_bdd_605 or ap_sig_bdd_152 or ap_sig_bdd_530)
begin
    if (ap_sig_bdd_530) begin
        if (ap_sig_bdd_152) begin
            rmKeyLength_new_5_phi_fu_359_p4 = grp_fu_812_p3;
        end else if (ap_sig_bdd_605) begin
            rmKeyLength_new_5_phi_fu_359_p4 = rmKeyLength_loc_2_phi_fu_337_p6;
        end else begin
            rmKeyLength_new_5_phi_fu_359_p4 = ap_reg_phiprechg_rmKeyLength_new_5_reg_356pp0_it0;
        end
    end else begin
        rmKeyLength_new_5_phi_fu_359_p4 = ap_reg_phiprechg_rmKeyLength_new_5_reg_356pp0_it0;
    end
end

/// rmKeyLength_new_s_phi_fu_571_p42 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0 or tmp_48_fu_863_p2 or grp_nbreadreq_fu_200_p3 or grp_fu_728_p2 or grp_nbreadreq_fu_208_p3 or grp_nbreadreq_fu_228_p3 or tmp_s_fu_1046_p2 or tmp_128_fu_1086_p2 or tmp_73_fu_1092_p2 or grp_fu_784_p2 or remuxState or rmKeyLength_load_s_phi_fu_264_p4 or grp_fu_738_p3 or rmKeyLength_load_1_phi_fu_294_p4 or rmKeyLength_loc_2_phi_fu_337_p6 or rmKeyLength_new_5_phi_fu_359_p4 or grp_fu_812_p3 or storemerge1_fu_965_p3 or ap_reg_phiprechg_rmKeyLength_new_s_reg_568pp0_it0)
begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_fu_728_p2) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_fu_728_p2)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3))))) begin
        rmKeyLength_new_s_phi_fu_571_p42 = rmKeyLength_load_s_phi_fu_264_p4;
    end else if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_fu_728_p2) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_fu_728_p2) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3))))) begin
        rmKeyLength_new_s_phi_fu_571_p42 = rmKeyLength_load_1_phi_fu_294_p4;
    end else if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2))))) begin
        rmKeyLength_new_s_phi_fu_571_p42 = rmKeyLength_new_5_phi_fu_359_p4;
    end else if ((((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2)) | ((ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2)))) | ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & (ap_const_lv1_0 == tmp_73_fu_1092_p2)) | ((remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & (ap_const_lv1_0 == tmp_73_fu_1092_p2)))))) begin
        rmKeyLength_new_s_phi_fu_571_p42 = rmKeyLength_loc_2_phi_fu_337_p6;
    end else if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2))))) begin
        rmKeyLength_new_s_phi_fu_571_p42 = grp_fu_812_p3;
    end else if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (((remuxState == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2) & ~(ap_const_lv1_0 == grp_fu_784_p2)) | ((remuxState == ap_const_lv3_1) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == grp_fu_784_p2)) | ((remuxState == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2) & ~(ap_const_lv1_0 == grp_fu_784_p2)) | ((remuxState == ap_const_lv3_0) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == grp_fu_784_p2))))) begin
        rmKeyLength_new_s_phi_fu_571_p42 = ap_const_lv8_0;
    end else if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_7))) begin
        rmKeyLength_new_s_phi_fu_571_p42 = grp_fu_738_p3;
    end else if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_2))) begin
        rmKeyLength_new_s_phi_fu_571_p42 = storemerge1_fu_965_p3;
    end else begin
        rmKeyLength_new_s_phi_fu_571_p42 = ap_reg_phiprechg_rmKeyLength_new_s_reg_568pp0_it0;
    end
end

/// tmp_84_phi_fu_273_p4 assign process. ///
always @ (rmValueLength or grp_fu_768_p3 or ap_reg_phiprechg_tmp_84_reg_270pp0_it0 or ap_sig_bdd_77 or ap_sig_bdd_546 or ap_sig_bdd_530)
begin
    if (ap_sig_bdd_530) begin
        if (ap_sig_bdd_546) begin
            tmp_84_phi_fu_273_p4 = rmValueLength;
        end else if (ap_sig_bdd_77) begin
            tmp_84_phi_fu_273_p4 = grp_fu_768_p3;
        end else begin
            tmp_84_phi_fu_273_p4 = ap_reg_phiprechg_tmp_84_reg_270pp0_it0;
        end
    end else begin
        tmp_84_phi_fu_273_p4 = ap_reg_phiprechg_tmp_84_reg_270pp0_it0;
    end
end

/// tmp_87_phi_fu_303_p4 assign process. ///
always @ (rmValueLength or grp_fu_768_p3 or ap_reg_phiprechg_tmp_87_reg_300pp0_it0 or ap_sig_bdd_112 or ap_sig_bdd_571 or ap_sig_bdd_530)
begin
    if (ap_sig_bdd_530) begin
        if (ap_sig_bdd_571) begin
            tmp_87_phi_fu_303_p4 = rmValueLength;
        end else if (ap_sig_bdd_112) begin
            tmp_87_phi_fu_303_p4 = grp_fu_768_p3;
        end else begin
            tmp_87_phi_fu_303_p4 = ap_reg_phiprechg_tmp_87_reg_300pp0_it0;
        end
    end else begin
        tmp_87_phi_fu_303_p4 = ap_reg_phiprechg_tmp_87_reg_300pp0_it0;
    end
end

/// tmp_keyValid_V_13_phi_fu_252_p4 assign process. ///
always @ (ap_reg_phiprechg_tmp_keyValid_V_13_reg_249pp0_it0 or ap_sig_bdd_527 or ap_sig_bdd_63 or ap_sig_bdd_530)
begin
    if (ap_sig_bdd_530) begin
        if (ap_sig_bdd_63) begin
            tmp_keyValid_V_13_phi_fu_252_p4 = ap_const_lv1_1;
        end else if (ap_sig_bdd_527) begin
            tmp_keyValid_V_13_phi_fu_252_p4 = ap_const_lv1_0;
        end else begin
            tmp_keyValid_V_13_phi_fu_252_p4 = ap_reg_phiprechg_tmp_keyValid_V_13_reg_249pp0_it0;
        end
    end else begin
        tmp_keyValid_V_13_phi_fu_252_p4 = ap_reg_phiprechg_tmp_keyValid_V_13_reg_249pp0_it0;
    end
end

/// tmp_keyValid_V_phi_fu_282_p4 assign process. ///
always @ (ap_reg_phiprechg_tmp_keyValid_V_reg_279pp0_it0 or ap_sig_bdd_555 or ap_sig_bdd_106 or ap_sig_bdd_530)
begin
    if (ap_sig_bdd_530) begin
        if (ap_sig_bdd_106) begin
            tmp_keyValid_V_phi_fu_282_p4 = ap_const_lv1_1;
        end else if (ap_sig_bdd_555) begin
            tmp_keyValid_V_phi_fu_282_p4 = ap_const_lv1_0;
        end else begin
            tmp_keyValid_V_phi_fu_282_p4 = ap_reg_phiprechg_tmp_keyValid_V_reg_279pp0_it0;
        end
    end else begin
        tmp_keyValid_V_phi_fu_282_p4 = ap_reg_phiprechg_tmp_keyValid_V_reg_279pp0_it0;
    end
end

/// valueStoreDram2merger_V_din assign process. ///
always @ (tmp_10_fu_1160_p7 or tmp_9_fu_1176_p8 or tmp_7_fu_1193_p5 or tmp_5_fu_1205_p6 or tmp_6_fu_1218_p3 or tmp_3_fu_1226_p7 or tmp_1_fu_1243_p4 or tmp_2_fu_1254_p3 or ap_sig_bdd_222 or ap_sig_bdd_251 or ap_sig_bdd_259 or ap_sig_bdd_272 or ap_sig_bdd_275 or ap_sig_bdd_301 or ap_sig_bdd_326 or ap_sig_bdd_335 or ap_sig_bdd_815)
begin
    if (ap_sig_bdd_815) begin
        if (ap_sig_bdd_335) begin
            valueStoreDram2merger_V_din = tmp_2_fu_1254_p3;
        end else if (ap_sig_bdd_326) begin
            valueStoreDram2merger_V_din = tmp_1_fu_1243_p4;
        end else if (ap_sig_bdd_301) begin
            valueStoreDram2merger_V_din = tmp_3_fu_1226_p7;
        end else if (ap_sig_bdd_275) begin
            valueStoreDram2merger_V_din = tmp_6_fu_1218_p3;
        end else if (ap_sig_bdd_272) begin
            valueStoreDram2merger_V_din = tmp_5_fu_1205_p6;
        end else if (ap_sig_bdd_259) begin
            valueStoreDram2merger_V_din = tmp_7_fu_1193_p5;
        end else if (ap_sig_bdd_251) begin
            valueStoreDram2merger_V_din = tmp_9_fu_1176_p8;
        end else if (ap_sig_bdd_222) begin
            valueStoreDram2merger_V_din = tmp_10_fu_1160_p7;
        end else begin
            valueStoreDram2merger_V_din = 'bx;
        end
    end else begin
        valueStoreDram2merger_V_din = 'bx;
    end
end

/// valueStoreDram2merger_V_write assign process. ///
always @ (ap_done_reg or remuxState_load_reg_1263 or tmp_48_reg_1267 or tmp_71_reg_1275 or tmp_32_reg_1271 or tmp_35_reg_1279 or tmp_30_reg_1288 or tmp_75_reg_1296 or tmp_34_reg_1292 or tmp_36_reg_1300 or tmp_31_reg_1314 or tmp_29_reg_1323 or tmp_33_reg_1333 or tmp_s_reg_1345 or tmp_128_reg_1349 or tmp_73_reg_1353 or tmp_37_reg_1357 or tmp_72_reg_1364 or tmp_38_reg_1368 or ap_sig_bdd_343 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    if ((((((ap_const_lv3_4 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_48_reg_1267) & ~(ap_const_lv1_0 == tmp_71_reg_1275)) | ((ap_const_lv3_4 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_71_reg_1275) & ~(ap_const_lv1_0 == tmp_32_reg_1271)) | ((ap_const_lv3_4 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_48_reg_1267) & ~(ap_const_lv1_0 == tmp_35_reg_1279)) | ((ap_const_lv3_4 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_32_reg_1271) & ~(ap_const_lv1_0 == tmp_35_reg_1279))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_343)) | (((~(ap_const_lv1_0 == tmp_48_reg_1267) & (ap_const_lv3_5 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_30_reg_1288) & ~(ap_const_lv1_0 == tmp_75_reg_1296)) | ((ap_const_lv3_5 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_30_reg_1288) & ~(ap_const_lv1_0 == tmp_75_reg_1296) & ~(ap_const_lv1_0 == tmp_34_reg_1292)) | (~(ap_const_lv1_0 == tmp_48_reg_1267) & (ap_const_lv3_5 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_30_reg_1288) & ~(ap_const_lv1_0 == tmp_36_reg_1300)) | ((ap_const_lv3_5 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_30_reg_1288) & ~(ap_const_lv1_0 == tmp_34_reg_1292) & ~(ap_const_lv1_0 == tmp_36_reg_1300))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_343)) | ((ap_const_lv1_0 == tmp_48_reg_1267) & (ap_const_lv3_7 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_31_reg_1314) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_343)) | ((ap_const_lv1_0 == tmp_48_reg_1267) & (ap_const_lv3_2 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_29_reg_1323) & ~(ap_const_lv1_0 == tmp_33_reg_1333) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_343)) | (~(ap_const_lv1_0 == tmp_48_reg_1267) & (ap_const_lv3_2 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_29_reg_1323) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_343)) | ((((ap_const_lv3_1 == remuxState_load_reg_1263) & (ap_const_lv1_0 == tmp_s_reg_1345) & (ap_const_lv1_0 == tmp_128_reg_1349) & ~(ap_const_lv1_0 == tmp_73_reg_1353) & ~(ap_const_lv1_0 == tmp_37_reg_1357)) | ((ap_const_lv1_0 == tmp_s_reg_1345) & (ap_const_lv1_0 == tmp_128_reg_1349) & ~(ap_const_lv1_0 == tmp_73_reg_1353) & ~(ap_const_lv1_0 == tmp_37_reg_1357) & (ap_const_lv3_0 == remuxState_load_reg_1263))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_343)) | ((((ap_const_lv3_1 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_s_reg_1345) & (ap_const_lv1_0 == tmp_72_reg_1364) & ~(ap_const_lv1_0 == tmp_38_reg_1368)) | ((ap_const_lv3_1 == remuxState_load_reg_1263) & (ap_const_lv1_0 == tmp_72_reg_1364) & ~(ap_const_lv1_0 == tmp_38_reg_1368) & ~(ap_const_lv1_0 == tmp_128_reg_1349)) | ((ap_const_lv3_0 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_s_reg_1345) & (ap_const_lv1_0 == tmp_72_reg_1364) & ~(ap_const_lv1_0 == tmp_38_reg_1368)) | ((ap_const_lv3_0 == remuxState_load_reg_1263) & (ap_const_lv1_0 == tmp_72_reg_1364) & ~(ap_const_lv1_0 == tmp_38_reg_1368) & ~(ap_const_lv1_0 == tmp_128_reg_1349))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_343)) | ((((ap_const_lv3_1 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_s_reg_1345) & ~(ap_const_lv1_0 == tmp_72_reg_1364)) | ((ap_const_lv3_1 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_128_reg_1349) & ~(ap_const_lv1_0 == tmp_72_reg_1364)) | ((ap_const_lv3_0 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_s_reg_1345) & ~(ap_const_lv1_0 == tmp_72_reg_1364)) | ((ap_const_lv3_0 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_128_reg_1349) & ~(ap_const_lv1_0 == tmp_72_reg_1364))) & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_343)))) begin
        valueStoreDram2merger_V_write = ap_const_logic_1;
    end else begin
        valueStoreDram2merger_V_write = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm0) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm0 or ap_sig_bdd_188 or ap_sig_bdd_343 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    case (ap_CS_fsm0)
        ap_ST_st1_fsm0_0 : 
        begin
            ap_NS_fsm0 = ap_ST_st1_fsm0_0;
        end
        default : 
        begin
            ap_NS_fsm0 = 'bx;
        end
    endcase
end

/// the next state (ap_NS_fsm1) of the state machine. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_CS_fsm1 or ap_sig_bdd_188 or ap_sig_bdd_343 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    case (ap_CS_fsm1)
        ap_ST_st2_fsm1_1 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_343) & ~ap_sig_bdd_188)) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else if ((~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_343) & (~(ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ap_sig_bdd_188)))) begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end else begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end
        end
        ap_ST_st0_fsm1_0 : 
        begin
            if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))))) begin
                ap_NS_fsm1 = ap_ST_st2_fsm1_1;
            end else begin
                ap_NS_fsm1 = ap_ST_st0_fsm1_0;
            end
        end
        default : 
        begin
            ap_NS_fsm1 = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_p_Val2_7_reg_322pp0_it0 = 'bx;
assign ap_reg_phiprechg_remuxState_flag_2_reg_309pp0_it0 = 'bx;
assign ap_reg_phiprechg_remuxState_flag_s_reg_366pp0_it0 = 'bx;
assign ap_reg_phiprechg_remuxState_new_1_reg_433pp0_it0 = 'bx;
assign ap_reg_phiprechg_rmKeyLength_flag_5_reg_345pp0_it0 = 'bx;
assign ap_reg_phiprechg_rmKeyLength_flag_s_reg_499pp0_it0 = 'bx;
assign ap_reg_phiprechg_rmKeyLength_load_1_reg_291pp0_it0 = 'bx;
assign ap_reg_phiprechg_rmKeyLength_load_s_reg_261pp0_it0 = 'bx;
assign ap_reg_phiprechg_rmKeyLength_loc_2_reg_334pp0_it0 = 'bx;
assign ap_reg_phiprechg_rmKeyLength_new_5_reg_356pp0_it0 = 'bx;
assign ap_reg_phiprechg_rmKeyLength_new_s_reg_568pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_84_reg_270pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_87_reg_300pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_keyValid_V_13_reg_249pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_keyValid_V_1_reg_703pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_keyValid_V_reg_279pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_key_V_10_reg_633pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_key_V_1_reg_668pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_key_V_2_reg_716pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_valueValid_V_4_reg_644pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_valueValid_V_reg_679pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_value_V_5_reg_657pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_value_V_reg_692pp0_it0 = 'bx;

/// ap_sig_bdd_106 assign process. ///
always @ (tmp_48_fu_863_p2 or grp_nbreadreq_fu_200_p3 or grp_fu_728_p2 or grp_nbreadreq_fu_208_p3 or grp_nbreadreq_fu_228_p3 or remuxState)
begin
    ap_sig_bdd_106 = (((tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_fu_728_p2) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | ((tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)));
end

/// ap_sig_bdd_112 assign process. ///
always @ (tmp_48_fu_863_p2 or grp_nbreadreq_fu_200_p3 or grp_fu_728_p2 or grp_nbreadreq_fu_208_p3 or grp_nbreadreq_fu_228_p3 or remuxState)
begin
    ap_sig_bdd_112 = (((ap_const_lv1_0 == grp_fu_728_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (ap_const_lv1_0 == grp_fu_728_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)));
end

/// ap_sig_bdd_121 assign process. ///
always @ (grp_nbreadreq_fu_228_p3 or remuxState)
begin
    ap_sig_bdd_121 = (~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_2));
end

/// ap_sig_bdd_129 assign process. ///
always @ (grp_nbreadreq_fu_228_p3 or remuxState)
begin
    ap_sig_bdd_129 = (~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_0));
end

/// ap_sig_bdd_152 assign process. ///
always @ (grp_nbreadreq_fu_208_p3 or tmp_s_fu_1046_p2 or tmp_128_fu_1086_p2 or tmp_73_fu_1092_p2 or grp_fu_784_p2 or remuxState)
begin
    ap_sig_bdd_152 = ((~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2) & (ap_const_lv1_0 == grp_fu_784_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2) & (ap_const_lv1_0 == grp_fu_784_p2)));
end

/// ap_sig_bdd_188 assign process. ///
always @ (ap_start or ap_done_reg or keyBuffer_V_V_empty_n or tmp_48_fu_863_p2 or grp_nbreadreq_fu_200_p3 or grp_fu_728_p2 or grp_nbreadreq_fu_208_p3 or getPath2remux_V_V_empty_n or metadataBuffer_V_empty_n or grp_nbreadreq_fu_228_p3 or tmp_s_fu_1046_p2 or tmp_128_fu_1086_p2 or tmp_73_fu_1092_p2 or grp_fu_784_p2 or remuxState)
begin
    ap_sig_bdd_188 = (((keyBuffer_V_V_empty_n == ap_const_logic_0) & (((remuxState == ap_const_lv3_4) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_fu_728_p2)) | ((remuxState == ap_const_lv3_4) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3)))) | ((getPath2remux_V_V_empty_n == ap_const_logic_0) & (((remuxState == ap_const_lv3_4) & (ap_const_lv1_0 == grp_fu_728_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (ap_const_lv1_0 == grp_fu_728_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3)))) | ((metadataBuffer_V_empty_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == grp_fu_728_p2) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_fu_728_p2) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)))) | ((keyBuffer_V_V_empty_n == ap_const_logic_0) & (((tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_fu_728_p2) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | ((tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)))) | ((getPath2remux_V_V_empty_n == ap_const_logic_0) & (((ap_const_lv1_0 == grp_fu_728_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (ap_const_lv1_0 == grp_fu_728_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)))) | ((keyBuffer_V_V_empty_n == ap_const_logic_0) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_7)) | ((metadataBuffer_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_2)) | ((keyBuffer_V_V_empty_n == ap_const_logic_0) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_2)) | ((metadataBuffer_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3) & (remuxState == ap_const_lv3_0)) | ((keyBuffer_V_V_empty_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2) & (ap_const_lv1_0 == grp_fu_784_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2) & (ap_const_lv1_0 == grp_fu_784_p2)))) | ((getPath2remux_V_V_empty_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2)))) | ((keyBuffer_V_V_empty_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_s_fu_1046_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == grp_fu_784_p2) & ~(ap_const_lv1_0 == tmp_128_fu_1086_p2)))) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_222 assign process. ///
always @ (remuxState_load_reg_1263 or tmp_48_reg_1267 or tmp_71_reg_1275 or tmp_32_reg_1271 or tmp_35_reg_1279)
begin
    ap_sig_bdd_222 = (((ap_const_lv3_4 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_48_reg_1267) & ~(ap_const_lv1_0 == tmp_71_reg_1275)) | ((ap_const_lv3_4 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_71_reg_1275) & ~(ap_const_lv1_0 == tmp_32_reg_1271)) | ((ap_const_lv3_4 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_48_reg_1267) & ~(ap_const_lv1_0 == tmp_35_reg_1279)) | ((ap_const_lv3_4 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_32_reg_1271) & ~(ap_const_lv1_0 == tmp_35_reg_1279)));
end

/// ap_sig_bdd_23 assign process. ///
always @ (ap_CS_fsm0)
begin
    ap_sig_bdd_23 = (ap_CS_fsm0[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_251 assign process. ///
always @ (remuxState_load_reg_1263 or tmp_48_reg_1267 or tmp_30_reg_1288 or tmp_75_reg_1296 or tmp_34_reg_1292 or tmp_36_reg_1300)
begin
    ap_sig_bdd_251 = ((~(ap_const_lv1_0 == tmp_48_reg_1267) & (ap_const_lv3_5 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_30_reg_1288) & ~(ap_const_lv1_0 == tmp_75_reg_1296)) | ((ap_const_lv3_5 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_30_reg_1288) & ~(ap_const_lv1_0 == tmp_75_reg_1296) & ~(ap_const_lv1_0 == tmp_34_reg_1292)) | (~(ap_const_lv1_0 == tmp_48_reg_1267) & (ap_const_lv3_5 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_30_reg_1288) & ~(ap_const_lv1_0 == tmp_36_reg_1300)) | ((ap_const_lv3_5 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_30_reg_1288) & ~(ap_const_lv1_0 == tmp_34_reg_1292) & ~(ap_const_lv1_0 == tmp_36_reg_1300)));
end

/// ap_sig_bdd_259 assign process. ///
always @ (remuxState_load_reg_1263 or tmp_48_reg_1267 or tmp_31_reg_1314)
begin
    ap_sig_bdd_259 = ((ap_const_lv1_0 == tmp_48_reg_1267) & (ap_const_lv3_7 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_31_reg_1314));
end

/// ap_sig_bdd_272 assign process. ///
always @ (remuxState_load_reg_1263 or tmp_48_reg_1267 or tmp_29_reg_1323 or tmp_33_reg_1333)
begin
    ap_sig_bdd_272 = ((ap_const_lv1_0 == tmp_48_reg_1267) & (ap_const_lv3_2 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_29_reg_1323) & ~(ap_const_lv1_0 == tmp_33_reg_1333));
end

/// ap_sig_bdd_275 assign process. ///
always @ (remuxState_load_reg_1263 or tmp_48_reg_1267 or tmp_29_reg_1323)
begin
    ap_sig_bdd_275 = (~(ap_const_lv1_0 == tmp_48_reg_1267) & (ap_const_lv3_2 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_29_reg_1323));
end

/// ap_sig_bdd_301 assign process. ///
always @ (remuxState_load_reg_1263 or tmp_s_reg_1345 or tmp_128_reg_1349 or tmp_73_reg_1353 or tmp_37_reg_1357)
begin
    ap_sig_bdd_301 = (((ap_const_lv3_1 == remuxState_load_reg_1263) & (ap_const_lv1_0 == tmp_s_reg_1345) & (ap_const_lv1_0 == tmp_128_reg_1349) & ~(ap_const_lv1_0 == tmp_73_reg_1353) & ~(ap_const_lv1_0 == tmp_37_reg_1357)) | ((ap_const_lv1_0 == tmp_s_reg_1345) & (ap_const_lv1_0 == tmp_128_reg_1349) & ~(ap_const_lv1_0 == tmp_73_reg_1353) & ~(ap_const_lv1_0 == tmp_37_reg_1357) & (ap_const_lv3_0 == remuxState_load_reg_1263)));
end

/// ap_sig_bdd_326 assign process. ///
always @ (remuxState_load_reg_1263 or tmp_s_reg_1345 or tmp_128_reg_1349 or tmp_72_reg_1364 or tmp_38_reg_1368)
begin
    ap_sig_bdd_326 = (((ap_const_lv3_1 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_s_reg_1345) & (ap_const_lv1_0 == tmp_72_reg_1364) & ~(ap_const_lv1_0 == tmp_38_reg_1368)) | ((ap_const_lv3_1 == remuxState_load_reg_1263) & (ap_const_lv1_0 == tmp_72_reg_1364) & ~(ap_const_lv1_0 == tmp_38_reg_1368) & ~(ap_const_lv1_0 == tmp_128_reg_1349)) | ((ap_const_lv3_0 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_s_reg_1345) & (ap_const_lv1_0 == tmp_72_reg_1364) & ~(ap_const_lv1_0 == tmp_38_reg_1368)) | ((ap_const_lv3_0 == remuxState_load_reg_1263) & (ap_const_lv1_0 == tmp_72_reg_1364) & ~(ap_const_lv1_0 == tmp_38_reg_1368) & ~(ap_const_lv1_0 == tmp_128_reg_1349)));
end

/// ap_sig_bdd_335 assign process. ///
always @ (remuxState_load_reg_1263 or tmp_s_reg_1345 or tmp_128_reg_1349 or tmp_72_reg_1364)
begin
    ap_sig_bdd_335 = (((ap_const_lv3_1 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_s_reg_1345) & ~(ap_const_lv1_0 == tmp_72_reg_1364)) | ((ap_const_lv3_1 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_128_reg_1349) & ~(ap_const_lv1_0 == tmp_72_reg_1364)) | ((ap_const_lv3_0 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_s_reg_1345) & ~(ap_const_lv1_0 == tmp_72_reg_1364)) | ((ap_const_lv3_0 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_128_reg_1349) & ~(ap_const_lv1_0 == tmp_72_reg_1364)));
end

/// ap_sig_bdd_34 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_34 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_0]);
end

/// ap_sig_bdd_343 assign process. ///
always @ (valueStoreDram2merger_V_full_n or remuxState_load_reg_1263 or tmp_48_reg_1267 or tmp_71_reg_1275 or tmp_32_reg_1271 or tmp_35_reg_1279 or tmp_30_reg_1288 or tmp_75_reg_1296 or tmp_34_reg_1292 or tmp_36_reg_1300 or tmp_31_reg_1314 or tmp_29_reg_1323 or tmp_33_reg_1333 or tmp_s_reg_1345 or tmp_128_reg_1349 or tmp_73_reg_1353 or tmp_37_reg_1357 or tmp_72_reg_1364 or tmp_38_reg_1368)
begin
    ap_sig_bdd_343 = (((valueStoreDram2merger_V_full_n == ap_const_logic_0) & (((ap_const_lv3_4 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_48_reg_1267) & ~(ap_const_lv1_0 == tmp_71_reg_1275)) | ((ap_const_lv3_4 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_71_reg_1275) & ~(ap_const_lv1_0 == tmp_32_reg_1271)) | ((ap_const_lv3_4 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_48_reg_1267) & ~(ap_const_lv1_0 == tmp_35_reg_1279)) | ((ap_const_lv3_4 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_32_reg_1271) & ~(ap_const_lv1_0 == tmp_35_reg_1279)))) | ((valueStoreDram2merger_V_full_n == ap_const_logic_0) & ((~(ap_const_lv1_0 == tmp_48_reg_1267) & (ap_const_lv3_5 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_30_reg_1288) & ~(ap_const_lv1_0 == tmp_75_reg_1296)) | ((ap_const_lv3_5 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_30_reg_1288) & ~(ap_const_lv1_0 == tmp_75_reg_1296) & ~(ap_const_lv1_0 == tmp_34_reg_1292)) | (~(ap_const_lv1_0 == tmp_48_reg_1267) & (ap_const_lv3_5 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_30_reg_1288) & ~(ap_const_lv1_0 == tmp_36_reg_1300)) | ((ap_const_lv3_5 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_30_reg_1288) & ~(ap_const_lv1_0 == tmp_34_reg_1292) & ~(ap_const_lv1_0 == tmp_36_reg_1300)))) | ((valueStoreDram2merger_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == tmp_48_reg_1267) & (ap_const_lv3_7 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_31_reg_1314)) | ((valueStoreDram2merger_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == tmp_48_reg_1267) & (ap_const_lv3_2 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_29_reg_1323) & ~(ap_const_lv1_0 == tmp_33_reg_1333)) | ((valueStoreDram2merger_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_48_reg_1267) & (ap_const_lv3_2 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_29_reg_1323)) | ((valueStoreDram2merger_V_full_n == ap_const_logic_0) & (((ap_const_lv3_1 == remuxState_load_reg_1263) & (ap_const_lv1_0 == tmp_s_reg_1345) & (ap_const_lv1_0 == tmp_128_reg_1349) & ~(ap_const_lv1_0 == tmp_73_reg_1353) & ~(ap_const_lv1_0 == tmp_37_reg_1357)) | ((ap_const_lv1_0 == tmp_s_reg_1345) & (ap_const_lv1_0 == tmp_128_reg_1349) & ~(ap_const_lv1_0 == tmp_73_reg_1353) & ~(ap_const_lv1_0 == tmp_37_reg_1357) & (ap_const_lv3_0 == remuxState_load_reg_1263)))) | ((valueStoreDram2merger_V_full_n == ap_const_logic_0) & (((ap_const_lv3_1 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_s_reg_1345) & (ap_const_lv1_0 == tmp_72_reg_1364) & ~(ap_const_lv1_0 == tmp_38_reg_1368)) | ((ap_const_lv3_1 == remuxState_load_reg_1263) & (ap_const_lv1_0 == tmp_72_reg_1364) & ~(ap_const_lv1_0 == tmp_38_reg_1368) & ~(ap_const_lv1_0 == tmp_128_reg_1349)) | ((ap_const_lv3_0 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_s_reg_1345) & (ap_const_lv1_0 == tmp_72_reg_1364) & ~(ap_const_lv1_0 == tmp_38_reg_1368)) | ((ap_const_lv3_0 == remuxState_load_reg_1263) & (ap_const_lv1_0 == tmp_72_reg_1364) & ~(ap_const_lv1_0 == tmp_38_reg_1368) & ~(ap_const_lv1_0 == tmp_128_reg_1349)))) | ((valueStoreDram2merger_V_full_n == ap_const_logic_0) & (((ap_const_lv3_1 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_s_reg_1345) & ~(ap_const_lv1_0 == tmp_72_reg_1364)) | ((ap_const_lv3_1 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_128_reg_1349) & ~(ap_const_lv1_0 == tmp_72_reg_1364)) | ((ap_const_lv3_0 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_s_reg_1345) & ~(ap_const_lv1_0 == tmp_72_reg_1364)) | ((ap_const_lv3_0 == remuxState_load_reg_1263) & ~(ap_const_lv1_0 == tmp_128_reg_1349) & ~(ap_const_lv1_0 == tmp_72_reg_1364)))));
end

/// ap_sig_bdd_349 assign process. ///
always @ (ap_CS_fsm1)
begin
    ap_sig_bdd_349 = (ap_const_lv1_1 == ap_CS_fsm1[ap_const_lv32_1]);
end

/// ap_sig_bdd_356 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm0_0 or ap_sig_bdd_188 or ap_sig_bdd_343 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    ap_sig_bdd_356 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_188 | (ap_sig_bdd_343 & (ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1))));
end

/// ap_sig_bdd_527 assign process. ///
always @ (tmp_48_fu_863_p2 or grp_nbreadreq_fu_200_p3 or grp_fu_728_p2 or grp_nbreadreq_fu_208_p3 or remuxState)
begin
    ap_sig_bdd_527 = (((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_fu_728_p2) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0)));
end

/// ap_sig_bdd_530 assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm0_0)
begin
    ap_sig_bdd_530 = ((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm0_0));
end

/// ap_sig_bdd_546 assign process. ///
always @ (tmp_48_fu_863_p2 or grp_nbreadreq_fu_200_p3 or grp_fu_728_p2 or grp_nbreadreq_fu_208_p3 or remuxState)
begin
    ap_sig_bdd_546 = (((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_fu_728_p2) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_fu_728_p2)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_fu_728_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_fu_728_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3)));
end

/// ap_sig_bdd_555 assign process. ///
always @ (tmp_48_fu_863_p2 or grp_nbreadreq_fu_200_p3 or grp_fu_728_p2 or grp_nbreadreq_fu_208_p3 or grp_nbreadreq_fu_228_p3 or remuxState)
begin
    ap_sig_bdd_555 = ((~(ap_const_lv1_0 == grp_fu_728_p2) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)));
end

/// ap_sig_bdd_571 assign process. ///
always @ (tmp_48_fu_863_p2 or grp_nbreadreq_fu_200_p3 or grp_fu_728_p2 or grp_nbreadreq_fu_208_p3 or grp_nbreadreq_fu_228_p3 or remuxState)
begin
    ap_sig_bdd_571 = ((~(ap_const_lv1_0 == grp_fu_728_p2) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_fu_728_p2) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_fu_728_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_fu_728_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)));
end

/// ap_sig_bdd_605 assign process. ///
always @ (grp_nbreadreq_fu_208_p3 or tmp_s_fu_1046_p2 or tmp_128_fu_1086_p2 or tmp_73_fu_1092_p2 or grp_fu_784_p2 or remuxState)
begin
    ap_sig_bdd_605 = ((~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_1) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2) & ~(ap_const_lv1_0 == grp_fu_784_p2)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_0) & (ap_const_lv1_0 == tmp_s_fu_1046_p2) & (ap_const_lv1_0 == tmp_128_fu_1086_p2) & ~(ap_const_lv1_0 == tmp_73_fu_1092_p2) & ~(ap_const_lv1_0 == grp_fu_784_p2)));
end

/// ap_sig_bdd_63 assign process. ///
always @ (tmp_48_fu_863_p2 or grp_nbreadreq_fu_200_p3 or grp_fu_728_p2 or grp_nbreadreq_fu_208_p3 or remuxState)
begin
    ap_sig_bdd_63 = (((remuxState == ap_const_lv3_4) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_fu_728_p2)) | ((remuxState == ap_const_lv3_4) & (tmp_48_fu_863_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3)));
end

/// ap_sig_bdd_77 assign process. ///
always @ (tmp_48_fu_863_p2 or grp_nbreadreq_fu_200_p3 or grp_fu_728_p2 or grp_nbreadreq_fu_208_p3 or remuxState)
begin
    ap_sig_bdd_77 = (((remuxState == ap_const_lv3_4) & (ap_const_lv1_0 == grp_fu_728_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0)) | ((remuxState == ap_const_lv3_4) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & (ap_const_lv1_0 == grp_fu_728_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3)));
end

/// ap_sig_bdd_815 assign process. ///
always @ (ap_done_reg or ap_sig_bdd_343 or ap_sig_cseq_ST_st2_fsm1_1)
begin
    ap_sig_bdd_815 = ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm1_1) & ~((ap_done_reg == ap_const_logic_1) | ap_sig_bdd_343));
end

/// ap_sig_bdd_99 assign process. ///
always @ (tmp_48_fu_863_p2 or grp_nbreadreq_fu_200_p3 or grp_fu_728_p2 or grp_nbreadreq_fu_208_p3 or grp_nbreadreq_fu_228_p3 or remuxState)
begin
    ap_sig_bdd_99 = ((~(ap_const_lv1_0 == grp_fu_728_p2) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_fu_728_p2) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & ~(tmp_48_fu_863_p2 == ap_const_lv1_0) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)) | (~(ap_const_lv1_0 == grp_nbreadreq_fu_200_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_208_p3) & (remuxState == ap_const_lv3_5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_228_p3)));
end
assign grp_fu_728_p2 = (rmValueLength == ap_const_lv16_0? 1'b1: 1'b0);
assign grp_fu_733_p2 = ($signed(rmKeyLength) + $signed(ap_const_lv8_F8));
assign grp_fu_738_p3 = ((icmp_fu_879_p2[0:0]===1'b1)? grp_fu_733_p2: ap_const_lv8_0);
assign grp_fu_748_p4 = {{rmValueLength[ap_const_lv32_F : ap_const_lv32_3]}};
assign grp_fu_757_p2 = (grp_fu_748_p4 != ap_const_lv13_0? 1'b1: 1'b0);
assign grp_fu_763_p2 = ($signed(rmValueLength) + $signed(ap_const_lv16_FFF8));
assign grp_fu_768_p3 = ((grp_fu_757_p2[0:0]===1'b1)? grp_fu_763_p2: ap_const_lv16_0);
assign grp_fu_784_p2 = (rmKeyLength_loc_2_phi_fu_337_p6 == ap_const_lv8_0? 1'b1: 1'b0);
assign grp_fu_790_p4 = {{rmKeyLength_loc_2_phi_fu_337_p6[ap_const_lv32_7 : ap_const_lv32_3]}};
assign grp_fu_800_p2 = (grp_fu_790_p4 != ap_const_lv5_0? 1'b1: 1'b0);
assign grp_fu_806_p2 = ($signed(rmKeyLength_loc_2_phi_fu_337_p6) + $signed(ap_const_lv8_F8));
assign grp_fu_812_p3 = ((grp_fu_800_p2[0:0]===1'b1)? grp_fu_806_p2: ap_const_lv8_0);
assign grp_nbreadreq_fu_200_p3 = keyBuffer_V_V_empty_n;
assign grp_nbreadreq_fu_208_p3 = getPath2remux_V_V_empty_n;
assign grp_nbreadreq_fu_228_p3 = metadataBuffer_V_empty_n;
assign icmp9_fu_1118_p2 = (tmp_132_fu_1108_p4 != ap_const_lv10_0? 1'b1: 1'b0);
assign icmp_fu_879_p2 = (tmp_119_fu_869_p4 != ap_const_lv5_0? 1'b1: 1'b0);
assign not_tmp_EOP_V_fu_980_p2 = (tmp_EOP_V_fu_974_p2 ^ ap_const_lv1_1);
assign outputWord_metadata_V_1_fu_905_p1 = metadataBuffer_V_dout[123:0];
assign outputWord_metadata_V_fu_949_p1 = metadataBuffer_V_dout[123:0];
assign p_Result_2_fu_1052_p4 = {{p_Val2_7_phi_fu_325_p6[ap_const_lv32_6F : ap_const_lv32_68]}};
assign p_Result_3_fu_1098_p4 = {{p_Val2_7_phi_fu_325_p6[ap_const_lv32_14 : ap_const_lv32_8]}};
assign p_Result_s_fu_1036_p4 = {{p_Val2_7_phi_fu_325_p6[ap_const_lv32_77 : ap_const_lv32_70]}};
assign p_Val2_s_fu_995_p1 = metadataBuffer_V_dout[123:0];
assign p_rmKeyLength_load_fu_1027_p3 = ((tmp_121_fu_1006_p3[0:0]===1'b1)? tmp_122_fu_1014_p1: rmKeyLength);
assign p_s_fu_1018_p3 = ((tmp_121_fu_1006_p3[0:0]===1'b1)? ap_const_lv1_1: ap_const_lv1_0);
assign storemerge18_cast_fu_986_p3 = ((not_tmp_EOP_V_fu_980_p2[0:0]===1'b1)? ap_const_lv3_7: ap_const_lv3_0);
assign storemerge1_fu_965_p3 = ((icmp_fu_879_p2[0:0]===1'b1)? tmp_74_fu_959_p2: ap_const_lv8_0);
assign storemerge25_cast_fu_1138_p1 = storemerge6_fu_1130_p3;
assign storemerge6_fu_1130_p3 = ((icmp9_fu_1118_p2[0:0]===1'b1)? tmp_81_fu_1124_p2: ap_const_lv13_0);
assign storemerge8_fu_933_p3 = ((tmp_EOP_V_14_fu_927_p2[0:0]===1'b1)? ap_const_lv3_0: ap_const_lv3_4);
assign tmp_10_fu_1160_p7 = {{{{{{ap_reg_phiprechg_tmp_key_V_10_reg_633pp0_it1}, {ap_reg_phiprechg_tmp_value_V_5_reg_657pp0_it1}}, {tmp_EOP_V_13_reg_1283}}, {ap_reg_phiprechg_tmp_valueValid_V_4_reg_644pp0_it1}}, {tmp_keyValid_V_13_reg_249}}, {ap_const_lv125_0}};
assign tmp_119_fu_869_p4 = {{rmKeyLength[ap_const_lv32_7 : ap_const_lv32_3]}};
assign tmp_121_fu_1006_p3 = metadataBuffer_V_dout[ap_const_lv32_7C];
assign tmp_122_fu_1014_p1 = metadataBuffer_V_dout[7:0];
assign tmp_124_fu_1062_p2 = (p_Result_2_fu_1052_p4 == ap_const_lv8_8? 1'b1: 1'b0);
assign tmp_125_fu_1068_p2 = (p_Result_2_fu_1052_p4 == ap_const_lv8_4? 1'b1: 1'b0);
assign tmp_126_fu_1074_p2 = (tmp_125_fu_1068_p2 | tmp_124_fu_1062_p2);
assign tmp_127_fu_1080_p2 = (p_Result_2_fu_1052_p4 == ap_const_lv8_1? 1'b1: 1'b0);
assign tmp_128_fu_1086_p2 = (tmp_127_fu_1080_p2 | tmp_126_fu_1074_p2);
assign tmp_132_fu_1108_p4 = {{p_Val2_7_phi_fu_325_p6[ap_const_lv32_14 : ap_const_lv32_B]}};
assign tmp_1_fu_1243_p4 = {{{reg_822}, {ap_const_lv68_3}}, {p_Val2_7_reg_322}};
assign tmp_2_fu_1254_p3 = {{ap_const_lv132_lc_5}, {p_Val2_7_reg_322}};
assign tmp_3_fu_1226_p7 = {{{{{{ap_reg_phiprechg_tmp_key_V_2_reg_716pp0_it1}, {reg_829}}, {ap_const_lv2_1}}, {ap_reg_phiprechg_tmp_keyValid_V_1_reg_703pp0_it1}}, {ap_const_lv1_1}}, {p_Val2_7_reg_322}};
assign tmp_48_fu_863_p2 = (rmKeyLength == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_5_fu_1205_p6 = {{{{{reg_822}, {ap_const_lv64_0}}, {tmp_EOP_V_reg_1337}}, {ap_const_lv3_2}}, {outputWord_metadata_V_reg_1327}};
assign tmp_6_fu_1218_p3 = {{ap_const_lv132_lc_6}, {outputWord_metadata_V_reg_1327}};
assign tmp_73_fu_1092_p2 = (p_Result_2_fu_1052_p4 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_74_fu_959_p2 = ($signed(ap_const_lv8_F8) + $signed(rmKeyLength));
assign tmp_7_fu_1193_p5 = {{{{reg_822}, {ap_const_lv64_0}}, {tmp_EOP_V_12_reg_1318}}, {ap_const_lv127_20000000000000000000000000000000}};
assign tmp_81_fu_1124_p2 = ($signed(ap_const_lv13_1FF8) + $signed(p_Result_3_fu_1098_p4));
assign tmp_85_fu_886_p2 = (tmp_84_phi_fu_273_p4 == ap_const_lv16_0? 1'b1: 1'b0);
assign tmp_86_fu_892_p2 = (rmKeyLength_load_s_phi_fu_264_p4 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_88_fu_915_p2 = (tmp_87_phi_fu_303_p4 == ap_const_lv16_0? 1'b1: 1'b0);
assign tmp_89_fu_921_p2 = (rmKeyLength_load_1_phi_fu_294_p4 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_9_fu_1176_p8 = {{{{{{{ap_reg_phiprechg_tmp_key_V_1_reg_668pp0_it1}, {ap_reg_phiprechg_tmp_value_V_reg_692pp0_it1}}, {tmp_EOP_V_14_reg_1309}}, {ap_reg_phiprechg_tmp_valueValid_V_reg_679pp0_it1}}, {tmp_keyValid_V_reg_279}}, {ap_const_lv1_0}}, {outputWord_metadata_V_1_reg_1304}};
assign tmp_EOP_V_12_fu_942_p2 = (grp_fu_738_p3 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_EOP_V_13_fu_898_p2 = (tmp_85_fu_886_p2 & tmp_86_fu_892_p2);
assign tmp_EOP_V_14_fu_927_p2 = (tmp_88_fu_915_p2 & tmp_89_fu_921_p2);
assign tmp_EOP_V_fu_974_p2 = (storemerge1_fu_965_p3 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_s_fu_1046_p2 = (p_Result_s_fu_1036_p4 == ap_const_lv8_1? 1'b1: 1'b0);


endmodule //memcachedPipeline_remux

