{"vcs1":{"timestamp_begin":1747230045.166989533, "rt":7.94, "ut":8.13, "st":0.57}}
{"vcselab":{"timestamp_begin":1747230053.185475552, "rt":0.37, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1747230053.614046816, "rt":0.42, "ut":0.18, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747230044.541489140}
{"VCS_COMP_START_TIME": 1747230044.541489140}
{"VCS_COMP_END_TIME": 1747230054.181376426}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 480884}}
{"vcselab": {"peak_mem": 183884}}
