#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jan 21 01:43:03 2024
# Process ID: 40000
# Current directory: C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main
# Command line: vivado.exe -mode batch -source C:\Jeonghyun\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main.tcl
# Log file: C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/vivado.log
# Journal file: C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main\vivado.jou
#-----------------------------------------------------------
source {C:\Jeonghyun\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main.tcl}
update_compile_order -fileset sources_1
open_bd_design {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd}
delete_bd_objs [get_bd_nets RF3_CLKO_A_C_N_2] [get_bd_nets usp_rf_data_converter_0_vout00_p] [get_bd_nets usp_rf_data_converter_0_vout00_n] [get_bd_nets usp_rf_data_converter_0_vout03_n] [get_bd_nets usp_rf_data_converter_0_vout10_n] [get_bd_nets usp_rf_data_converter_0_vout13_n] [get_bd_intf_nets DAC_Controller_0_m00_axis] [get_bd_intf_nets DAC_Controller_3_m00_axis] [get_bd_intf_nets DAC_Controller_4_m00_axis] [get_bd_intf_nets DAC_Controller_5_m00_axis] [get_bd_intf_nets DAC_Controller_7_m00_axis] [get_bd_nets usp_rf_data_converter_0_vout01_p] [get_bd_nets usp_rf_data_converter_0_vout02_p] [get_bd_nets usp_rf_data_converter_0_vout12_p] [get_bd_nets usp_rf_data_converter_0_vout13_p] [get_bd_nets RF3_CLKO_A_C_N_1] [get_bd_nets usp_rf_data_converter_0_vout01_n] [get_bd_nets usp_rf_data_converter_0_vout02_n] [get_bd_nets usp_rf_data_converter_0_vout10_p] [get_bd_nets usp_rf_data_converter_0_vout11_p] [get_bd_nets usp_rf_data_converter_0_vout11_n] [get_bd_nets usp_rf_data_converter_0_vout12_n] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets DAC_Controller_1_m00_axis] [get_bd_intf_nets DAC_Controller_2_m00_axis] [get_bd_intf_nets DAC_Controller_6_m00_axis] [get_bd_nets RF3_CLKO_A_C_P_1] [get_bd_nets RF3_CLKO_A_C_P_2] [get_bd_nets usp_rf_data_converter_0_vout03_p] [get_bd_cells usp_rf_data_converter_0]
delete_bd_objs [get_bd_nets TTLx8_out_4_output_pulse_0_p] [get_bd_nets TTLx8_out_4_output_pulse_0_n] [get_bd_intf_nets axi_interconnect_0_M14_AXI] [get_bd_cells TTLx8_out_4]
delete_bd_objs [get_bd_nets TTLx8_out_3_output_pulse_5_p] [get_bd_nets TTLx8_out_3_output_pulse_7_n] [get_bd_nets TTLx8_out_3_output_pulse_2_n] [get_bd_nets TTLx8_out_3_output_pulse_4_n] [get_bd_nets TTLx8_out_3_output_pulse_0_p] [get_bd_nets TTLx8_out_3_output_pulse_0_n] [get_bd_nets TTLx8_out_3_output_pulse_2_p] [get_bd_nets TTLx8_out_3_output_pulse_3_p] [get_bd_nets TTLx8_out_3_output_pulse_4_p] [get_bd_nets TTLx8_out_3_output_pulse_5_n] [get_bd_nets TTLx8_out_3_output_pulse_6_p] [get_bd_nets TTLx8_out_3_output_pulse_7_p] [get_bd_intf_nets axi_interconnect_0_M13_AXI] [get_bd_nets TTLx8_out_3_output_pulse_1_p] [get_bd_nets TTLx8_out_3_output_pulse_1_n] [get_bd_nets TTLx8_out_3_output_pulse_3_n] [get_bd_nets TTLx8_out_3_output_pulse_6_n] [get_bd_cells TTLx8_out_3]
delete_bd_objs [get_bd_nets TTLx8_out_2_output_pulse_1_n] [get_bd_nets TTLx8_out_2_output_pulse_3_n] [get_bd_nets TTLx8_out_2_output_pulse_4_n] [get_bd_nets TTLx8_out_2_output_pulse_6_n] [get_bd_nets TTLx8_out_2_output_pulse_6_p] [get_bd_nets TTLx8_out_2_output_pulse_7_p] [get_bd_nets TTLx8_out_2_output_pulse_2_p] [get_bd_nets TTLx8_out_2_output_pulse_2_n] [get_bd_nets TTLx8_out_2_output_pulse_3_p] [get_bd_nets TTLx8_out_2_output_pulse_4_p] [get_bd_nets TTLx8_out_2_output_pulse_5_p] [get_bd_nets TTLx8_out_2_output_pulse_5_n] [get_bd_nets TTLx8_out_2_output_pulse_0_p] [get_bd_nets TTLx8_out_2_output_pulse_0_n] [get_bd_nets TTLx8_out_2_output_pulse_1_p] [get_bd_nets TTLx8_out_2_output_pulse_7_n] [get_bd_intf_nets axi_interconnect_0_M12_AXI] [get_bd_cells TTLx8_out_2]
delete_bd_objs [get_bd_nets TTLx8_out_1_output_pulse_1_p] [get_bd_nets TTLx8_out_1_output_pulse_2_n] [get_bd_nets TTLx8_out_1_output_pulse_3_p] [get_bd_nets TTLx8_out_1_output_pulse_3_n] [get_bd_nets TTLx8_out_1_output_pulse_5_n] [get_bd_nets TTLx8_out_1_output_pulse_6_p] [get_bd_nets TTLx8_out_1_output_pulse_7_p] [get_bd_nets TTLx8_out_1_output_pulse_7_n] [get_bd_nets TTLx8_out_1_output_pulse_0_p] [get_bd_nets TTLx8_out_1_output_pulse_0_n] [get_bd_intf_nets axi_interconnect_0_M11_AXI] [get_bd_nets TTLx8_out_1_output_pulse_1_n] [get_bd_nets TTLx8_out_1_output_pulse_2_p] [get_bd_nets TTLx8_out_1_output_pulse_4_p] [get_bd_nets TTLx8_out_1_output_pulse_4_n] [get_bd_nets TTLx8_out_1_output_pulse_5_p] [get_bd_nets TTLx8_out_1_output_pulse_6_n] [get_bd_cells TTLx8_out_1]
delete_bd_objs [get_bd_nets TTL_out_2_output_pulse_7] [get_bd_nets TTL_out_2_output_pulse_6] [get_bd_nets TTL_out_2_output_pulse_5] [get_bd_nets TTL_out_2_output_pulse_4] [get_bd_nets TTL_out_2_output_pulse_3] [get_bd_nets TTL_out_2_output_pulse_2] [get_bd_nets TTL_out_2_output_pulse_1] [get_bd_nets TTL_out_2_output_pulse_0] [get_bd_intf_nets axi_interconnect_0_M17_AXI] [get_bd_cells TTL_out_2]
delete_bd_objs [get_bd_nets TTL_out_1_output_pulse_7] [get_bd_nets TTL_out_1_output_pulse_3] [get_bd_nets TTL_out_1_output_pulse_1] [get_bd_nets TTL_out_1_output_pulse_0] [get_bd_nets TTL_out_1_output_pulse_6] [get_bd_nets TTL_out_1_output_pulse_5] [get_bd_nets TTL_out_1_output_pulse_4] [get_bd_nets TTL_out_1_output_pulse_2] [get_bd_intf_nets axi_interconnect_0_M16_AXI] [get_bd_cells TTL_out_1]
delete_bd_objs [get_bd_nets TTL_out_4_output_pulse_5] [get_bd_nets TTL_out_4_output_pulse_4] [get_bd_nets TTL_out_4_output_pulse_3] [get_bd_nets TTL_out_4_output_pulse_2] [get_bd_nets TTL_out_4_output_pulse_7] [get_bd_nets TTL_out_4_output_pulse_1] [get_bd_nets TTL_out_4_output_pulse_6] [get_bd_nets TTL_out_4_output_pulse_0] [get_bd_intf_nets axi_interconnect_0_M19_AXI] [get_bd_cells TTL_out_4]
delete_bd_objs [get_bd_nets TTL_out_3_output_pulse_6] [get_bd_nets TTL_out_3_output_pulse_5] [get_bd_nets TTL_out_3_output_pulse_2] [get_bd_nets TTL_out_3_output_pulse_7] [get_bd_nets TTL_out_3_output_pulse_4] [get_bd_nets TTL_out_3_output_pulse_3] [get_bd_nets TTL_out_3_output_pulse_1] [get_bd_nets TTL_out_3_output_pulse_0] [get_bd_intf_nets axi_interconnect_0_M18_AXI] [get_bd_cells TTL_out_3]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M05_AXI] [get_bd_cells DAC_Controller_3]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M07_AXI] [get_bd_cells DAC_Controller_5]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M03_AXI] [get_bd_cells DAC_Controller_1]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M04_AXI] [get_bd_cells DAC_Controller_2]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M09_AXI] [get_bd_cells DAC_Controller_7]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M08_AXI] [get_bd_cells DAC_Controller_6]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M06_AXI] [get_bd_cells DAC_Controller_4]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M02_AXI] [get_bd_cells DAC_Controller_0]
create_bd_cell -type ip -vlnv xilinx.com:user:EdgeCounter:1.0 EdgeCounter_0
set_property location {3 1240 2510} [get_bd_cells EdgeCounter_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M19_AXI] [get_bd_intf_pins EdgeCounter_0/s_axi]
connect_bd_net [get_bd_pins EdgeCounter_0/s_axi_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins EdgeCounter_0/s_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins EdgeCounter_0/auto_start] [get_bd_pins TimeController_0/auto_start]
connect_bd_net [get_bd_pins EdgeCounter_0/counter] [get_bd_pins TimeController_0/counter]
startgroup
make_bd_pins_external  [get_bd_pins EdgeCounter_0/input_sig]
endgroup
save_bd_design
make_wrapper -files [get_files C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd] -top
add_files -norecurse c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 {C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB02.sv C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB01.sv C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB00.sv C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB03.sv C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main_Sim/RFSoC_Main_TB04.sv}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top RFSoC_Main_TB00 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
generate_target Simulation [get_files C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd]
export_ip_user_files -of_objects [get_files C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd] -directory C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/sim_scripts -ip_user_files_dir C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files -ipstatic_source_dir C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.cache/compile_simlib/modelsim} {questa=C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.cache/compile_simlib/questa} {riviera=C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.cache/compile_simlib/riviera} {activehdl=C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source RFSoC_Main_TB00.tcl
update_compile_order -fileset sim_1
open_bd_design {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd}
assign_bd_address -target_address_space /zynq_ultra_ps_e_0/Data [get_bd_addr_segs EdgeCounter_0/s_axi/reg0] -force
close_sim
save_bd_design
generate_target Simulation [get_files C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd]
export_ip_user_files -of_objects [get_files C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd] -directory C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/sim_scripts -ip_user_files_dir C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files -ipstatic_source_dir C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.cache/compile_simlib/modelsim} {questa=C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.cache/compile_simlib/questa} {riviera=C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.cache/compile_simlib/riviera} {activehdl=C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source RFSoC_Main_TB00.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
