Reading netlist file: "C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\impl\gwsynthesis\zx_spectrum_v3.vg"
Parsing netlist file "C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\impl\gwsynthesis\zx_spectrum_v3.vg" completed
Processing netlist completed
Reading constraint file: "C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\io\zx-spectrum.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1132) :  'my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk' was determined to be a clock but was not created.
WARN  (TA1117) : Can't calculate clocks' relationship between: "osc/osc_inst/OSCOUT.default_clk" and "clk"
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\impl\pnr\zx_spectrum_v3.power.html" completed
Generate file "C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\impl\pnr\zx_spectrum_v3.pin.html" completed
Generate file "C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\impl\pnr\zx_spectrum_v3.rpt.html" completed
Generate file "C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\impl\pnr\zx_spectrum_v3.rpt.txt" completed
Generate file "C:\Users\Gebruiker\Documents\Mij werks\FPGA\fpga-zx-spectrum\zx_spectrum_v3\impl\pnr\zx_spectrum_v3.tr.html" completed
Sat Nov  1 12:07:02 2025

