
---------- Begin Simulation Statistics ----------
final_tick                               172014303000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 413094                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705800                       # Number of bytes of host memory used
host_op_rate                                   413918                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   242.08                       # Real time elapsed on the host
host_tick_rate                              710579883                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.172014                       # Number of seconds simulated
sim_ticks                                172014303000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.563713                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104294                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113515                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83519                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635693                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                298                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             790                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              492                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4390222                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66047                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.720143                       # CPI: cycles per instruction
system.cpu.discardedOps                        196822                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42629022                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485696                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033932                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        39094308                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.581347                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        172014303                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132919995                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       304166                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        610689                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          218                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       708943                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1381                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1418745                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1390                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 172014303000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             139552                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       241213                       # Transaction distribution
system.membus.trans_dist::CleanEvict            62913                       # Transaction distribution
system.membus.trans_dist::ReadExReq            167011                       # Transaction distribution
system.membus.trans_dist::ReadExResp           167011                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        139552                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       917252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 917252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     70115328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                70115328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            306563                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  306563    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              306563                       # Request fanout histogram
system.membus.respLayer1.occupancy         2900611250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          2540393000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 172014303000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            420463                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       872549                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          109                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          141781                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           289341                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          289341                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           460                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       420003                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1029                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2127520                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2128549                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        72832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    171607040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              171679872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          305498                       # Total snoops (count)
system.tol2bus.snoopTraffic                  30875264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1015302                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001595                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040122                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1013692     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1601      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1015302                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3944525000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3546721998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2300000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 172014303000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   48                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               403191                       # number of demand (read+write) hits
system.l2.demand_hits::total                   403239                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  48                       # number of overall hits
system.l2.overall_hits::.cpu.data              403191                       # number of overall hits
system.l2.overall_hits::total                  403239                       # number of overall hits
system.l2.demand_misses::.cpu.inst                412                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             306153                       # number of demand (read+write) misses
system.l2.demand_misses::total                 306565                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               412                       # number of overall misses
system.l2.overall_misses::.cpu.data            306153                       # number of overall misses
system.l2.overall_misses::total                306565                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43169000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  35278707000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      35321876000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43169000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  35278707000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     35321876000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              460                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           709344                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               709804                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             460                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          709344                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              709804                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.895652                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.431600                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.431901                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.895652                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.431600                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.431901                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104779.126214                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 115232.276019                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115218.227782                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104779.126214                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 115232.276019                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115218.227782                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              241213                       # number of writebacks
system.l2.writebacks::total                    241213                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           412                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        306151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            306563                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          412                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       306151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           306563                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34929000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  29155504000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29190433000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34929000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  29155504000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29190433000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.895652                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.431597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.431898                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.895652                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.431597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.431898                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84779.126214                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 95232.431055                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95218.382518                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84779.126214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 95232.431055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95218.382518                       # average overall mshr miss latency
system.l2.replacements                         305498                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       631336                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           631336                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       631336                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       631336                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          106                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              106                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          106                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          106                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            122330                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                122330                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          167011                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              167011                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19691729000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19691729000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        289341                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            289341                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.577212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.577212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 117906.778595                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117906.778595                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       167011                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         167011                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  16351509000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16351509000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.577212                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.577212                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 97906.778595                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97906.778595                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             48                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 48                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          412                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              412                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43169000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43169000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          460                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            460                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.895652                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.895652                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104779.126214                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104779.126214                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          412                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          412                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34929000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34929000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.895652                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.895652                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84779.126214                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84779.126214                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        280861                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            280861                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       139142                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          139142                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  15586978000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15586978000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       420003                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        420003                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.331288                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.331288                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 112022.092539                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112022.092539                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       139140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       139140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  12803995000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12803995000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.331283                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.331283                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92022.387523                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92022.387523                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 172014303000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2026.151779                       # Cycle average of tags in use
system.l2.tags.total_refs                     1418507                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    307546                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.612341                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.600641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         7.569799                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2002.981340                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989332                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          477                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1327                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          206                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11655762                       # Number of tag accesses
system.l2.tags.data_accesses                 11655762                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 172014303000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          52736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       39187328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39240064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     30875264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        30875264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          306151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              306563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       241213                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             241213                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            306579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         227814358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             228120937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       306579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           306579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      179492423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            179492423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      179492423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           306579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        227814358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            407613360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    482417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    607617.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.034392780500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        27675                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        27675                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1171510                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             455307                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      306563                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     241213                       # Number of write requests accepted
system.mem_ctrls.readBursts                    613126                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   482426                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4685                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             35089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             38020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             38588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             45773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             35621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             36848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             37006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             43678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             36549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             33103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            35064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            37109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            36457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             26560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             38448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             27234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             28784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             28980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             35929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            27992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            34422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33486                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13882314750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3042205000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             25290583500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22816.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41566.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   419434                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  310215                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                613126                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               482426                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  273915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  283748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   30390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   20378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  27855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  27770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       361177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    193.292485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.235273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   202.456438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19108      5.29%      5.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       277479     76.83%     82.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34201      9.47%     91.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6875      1.90%     93.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2771      0.77%     94.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1953      0.54%     94.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1416      0.39%     95.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1206      0.33%     95.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16168      4.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       361177                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        27675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.984426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.924809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.765660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         27563     99.60%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           68      0.25%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           32      0.12%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            5      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         27675                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        27675                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.430388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.381111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.328425                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10402     37.59%     37.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1521      5.50%     43.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12281     44.38%     87.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1033      3.73%     91.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1991      7.19%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              329      1.19%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               54      0.20%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               47      0.17%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         27675                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               38940224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  299840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                30872704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39240064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             30875264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       226.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       179.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    228.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    179.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  172014140000                       # Total gap between requests
system.mem_ctrls.avgGap                     314022.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        52736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     38887488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     30872704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 306579.156966964540                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 226071247.110189437866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 179477540.306633681059                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       612302                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       482426                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25462000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  25265121500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4044832154250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30900.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41262.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8384357.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1251456360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            665161035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2126420520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1229743260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13578626880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      41220972720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      31341094560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        91413475335                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        531.429502                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  81067191500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5743920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  85203191500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1327354560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            705505680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2217848220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1288311660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13578626880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      41700085080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      30937631520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        91755363600                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        533.417059                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  80016749500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5743920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  86253633500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    172014303000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 172014303000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8692897                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8692897                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8692897                       # number of overall hits
system.cpu.icache.overall_hits::total         8692897                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          460                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            460                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          460                       # number of overall misses
system.cpu.icache.overall_misses::total           460                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46544000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46544000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46544000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46544000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8693357                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8693357                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8693357                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8693357                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000053                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000053                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000053                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000053                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101182.608696                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101182.608696                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101182.608696                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101182.608696                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          109                       # number of writebacks
system.cpu.icache.writebacks::total               109                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          460                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          460                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          460                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          460                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45624000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45624000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45624000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45624000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99182.608696                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99182.608696                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99182.608696                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99182.608696                       # average overall mshr miss latency
system.cpu.icache.replacements                    109                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8692897                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8692897                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          460                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           460                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46544000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46544000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8693357                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8693357                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101182.608696                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101182.608696                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45624000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45624000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99182.608696                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99182.608696                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 172014303000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           292.601956                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8693357                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               460                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18898.602174                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   292.601956                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.571488                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.571488                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          351                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17387174                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17387174                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 172014303000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 172014303000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 172014303000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51421867                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51421867                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51422460                       # number of overall hits
system.cpu.dcache.overall_hits::total        51422460                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       737412                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         737412                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       745238                       # number of overall misses
system.cpu.dcache.overall_misses::total        745238                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  49830149000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  49830149000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  49830149000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  49830149000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52159279                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52159279                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52167698                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52167698                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014138                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014138                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014285                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014285                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67574.366840                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67574.366840                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66864.745222                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66864.745222                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       631336                       # number of writebacks
system.cpu.dcache.writebacks::total            631336                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32026                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32026                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32026                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32026                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       705386                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       705386                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       709344                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       709344                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  45519987000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  45519987000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  45933817000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  45933817000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013524                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013524                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013597                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013597                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64532.025019                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64532.025019                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64755.347194                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64755.347194                       # average overall mshr miss latency
system.cpu.dcache.replacements                 708832                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40762516                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40762516                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       418592                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        418592                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  23324283000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23324283000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41181108                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41181108                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55720.804507                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55720.804507                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2547                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2547                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       416045                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       416045                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  22373465000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  22373465000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 53776.550614                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53776.550614                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10659351                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10659351                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       318820                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       318820                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  26505866000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26505866000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029041                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83137.400414                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83137.400414                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29479                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29479                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       289341                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       289341                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23146522000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23146522000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026356                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026356                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79997.380254                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79997.380254                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          593                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           593                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7826                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7826                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.929564                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.929564                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3958                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3958                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    413830000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    413830000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.470127                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.470127                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104555.330975                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104555.330975                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 172014303000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.989454                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52131880                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            709344                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.493087                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.989454                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990214                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990214                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105044892                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105044892                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 172014303000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 172014303000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
