// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_linear_ap_fixed_15_5_5_3_0_ap_fixed_16_6_5_3_0_linear_config11_s (
        ap_ready,
        data_0_val,
        data_1_val,
        data_2_val,
        ap_return_0,
        ap_return_1,
        ap_return_2
);


output   ap_ready;
input  [14:0] data_0_val;
input  [14:0] data_1_val;
input  [14:0] data_2_val;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;

wire  signed [15:0] sext_ln32_fu_36_p1;
wire  signed [15:0] sext_ln32_47_fu_40_p1;
wire  signed [15:0] sext_ln32_48_fu_44_p1;

assign ap_ready = 1'b1;

assign sext_ln32_47_fu_40_p1 = $signed(data_1_val);

assign sext_ln32_48_fu_44_p1 = $signed(data_2_val);

assign sext_ln32_fu_36_p1 = $signed(data_0_val);

assign ap_return_0 = sext_ln32_fu_36_p1;

assign ap_return_1 = sext_ln32_47_fu_40_p1;

assign ap_return_2 = sext_ln32_48_fu_44_p1;

endmodule //myproject_linear_ap_fixed_15_5_5_3_0_ap_fixed_16_6_5_3_0_linear_config11_s
