Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c41d8e98a8e54d219d7bbbc5b8f91ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot summator_2_sim_behav xil_defaultlib.summator_2_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture a_summator_2_b of entity xil_defaultlib.summator_2_b [summator_2_b_default]
Compiling architecture inv_a of entity xil_defaultlib.inv [inv_default]
Compiling architecture a_and3 of entity xil_defaultlib.and3 [and3_default]
Compiling architecture a_or2 of entity xil_defaultlib.or2 [or2_default]
Compiling architecture a_or4 of entity xil_defaultlib.or4 [or4_default]
Compiling architecture a_summator_1_s of entity xil_defaultlib.summator_1_s [summator_1_s_default]
Compiling architecture a_summator_2_s of entity xil_defaultlib.summator_2_s [summator_2_s_default]
Compiling architecture behaviour of entity xil_defaultlib.summator_2_sim
Built simulation snapshot summator_2_sim_behav
