Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Aug 15 10:52:30 2024
| Host         : finn_dev_hannayan running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_utilization -file full_util_synthed.rpt -pb full_util_synthed.pb
| Design       : vmk180_thin_wrapper
| Device       : xcvm1802-vsva2197-2MP-e-S
| Speed File   : -2MP
| Design State : Synthesized
-----------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Netlist Logic
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. NOC Interfaces
7. AI Engines
8. ADVANCED
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. Netlist Logic
----------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| Registers                  | 14961 |     0 |          0 |   1799680 |  0.83 |
|   Register as Flip Flop    | 14961 |     0 |          0 |   1799680 |  0.83 |
|   Register as Latch        |     0 |     0 |          0 |   1799680 |  0.00 |
| CLB LUTs*                  |  8101 |     0 |          0 |    899840 |  0.90 |
|   LUT as Logic             |  7814 |     0 |          0 |    899840 |  0.87 |
|   LUT as Memory            |   287 |     0 |          0 |    449920 |  0.06 |
|     LUT as Distributed RAM |   248 |     0 |            |           |       |
|     LUT as Shift Register  |    39 |     0 |            |           |       |
|       Variable Length      |     0 |     0 |            |           |       |
|       Fixed Length         |     0 |     0 |            |           |       |
| LOOKAHEAD8                 |    81 |     0 |          0 |    112480 |  0.07 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


2. BLOCKRAM
-----------

+--------------------------+------+-------+------------+-----------+-------+
|         Site Type        | Used | Fixed | Prohibited | Available | Util% |
+--------------------------+------+-------+------------+-----------+-------+
| Block RAM Tile           | 11.5 |     0 |          0 |       967 |  1.19 |
|   RAMB36E5               |   11 |     0 |          0 |       967 |  1.14 |
|   RAMB18E5*              |    1 |     0 |          0 |      1934 |  0.05 |
| Block RAM Imux registers |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
| URAM                     |    0 |     0 |          0 |       463 |  0.00 |
| URAM Imux registers      |    0 |     0 |            |           |       |
|   Pipelining             |    0 |       |            |           |       |
+--------------------------+------+-------+------------+-----------+-------+
* Note: Each RAMB18 is counted as 0.5 Block RAM tiles


3. ARITHMETIC
-------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| DSP Slices         |    0 |     0 |          0 |      1968 |  0.00 |
|   DSP58            |    0 |     0 |            |           |       |
|   DSPCPLX          |    0 |     0 |            |           |       |
|   DSPFP32          |    0 |     0 |            |           |       |
|   DSP48E5          |    0 |     0 |            |           |       |
| DSP Imux registers |    0 |     0 |            |           |       |
|   Pipelining       |    0 |       |            |           |       |
+--------------------+------+-------+------------+-----------+-------+


4. I/O
------

+------------------------------+------+-------+------------+-----------+-------+
|           Site Type          | Used | Fixed | Prohibited | Available | Util% |
+------------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                   |    0 |     0 |          0 |       692 |  0.00 |
| IDELAY                       |    0 |     0 |            |           |       |
| ODELAY                       |    0 |     0 |            |           |       |
| Input Registers              |    0 |     0 |            |           |       |
|   IDDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
| Output Registers             |    0 |     0 |            |           |       |
|   ODDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
| Output Tristate Registers    |    0 |     0 |            |           |       |
|   ODDR                       |    0 |     0 |            |           |       |
|   Single Data Rate Registers |    0 |     0 |            |           |       |
+------------------------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+--------------------------+------+-------+------------+-----------+-------+
|         Site Type        | Used | Fixed | Prohibited | Available | Util% |
+--------------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs     |    9 |     0 |          0 |       980 |  0.92 |
|   BUFGCE_DIV/MBUFGCE_DIV |    0 |     0 |          0 |        40 |  0.00 |
|   BUFG_PS/MBUFG_PS       |    5 |     0 |          0 |        12 | 41.67 |
|   BUFG_GT/MBUFG_GT       |    0 |     0 |          0 |       168 |  0.00 |
|   BUFGCE/MBUFGCE         |    4 |     0 |          0 |       296 |  1.35 |
|   BUFGCTRL/MBUFGCTRL*    |    0 |     0 |          0 |        80 |  0.00 |
|   BUFG_FABRIC            |    0 |     0 |          0 |       384 |  0.00 |
| DPLL                     |    0 |     0 |          0 |        23 |  0.00 |
| XPLL                     |    0 |     0 |          0 |        24 |  0.00 |
| MMCM                     |    1 |     0 |          0 |        12 |  8.33 |
+--------------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL/MBUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. NOC Interfaces
-----------------

+---------------------------+------+-------+------------+-----------+-------+
|         Site Type         | Used | Fixed | Prohibited | Available | Util% |
+---------------------------+------+-------+------------+-----------+-------+
| PL NOC Master Unit        |    0 |     0 |          0 |        28 |  0.00 |
| PL NOC Slave Unit         |    0 |     0 |          0 |        28 |  0.00 |
| PS NOC Master Unit        |    0 |     0 |          0 |        10 |  0.00 |
| PS NOC Slave Unit         |    0 |     0 |          0 |         6 |  0.00 |
| AI Engine NOC Master Unit |    0 |     0 |          0 |        16 |  0.00 |
| AI Engine NOC Slave Unit  |    0 |     0 |          0 |        16 |  0.00 |
+---------------------------+------+-------+------------+-----------+-------+


7. AI Engines
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+


8. ADVANCED
-----------

+--------------------+------+-------+------------+-----------+--------+
|      Site Type     | Used | Fixed | Prohibited | Available |  Util% |
+--------------------+------+-------+------------+-----------+--------+
| CPM_EXT            |    0 |     0 |          0 |         1 |   0.00 |
| CPM_MAIN           |    0 |     0 |          0 |         1 |   0.00 |
| DDRMC              |    0 |     0 |          0 |         4 |   0.00 |
| DDRMC_RIU          |    0 |     0 |          0 |         4 |   0.00 |
| GTYE5_QUAD         |    0 |     0 |          0 |        11 |   0.00 |
| MRMAC              |    0 |     0 |          0 |         4 |   0.00 |
| NPI_NIR            |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE5        |    0 |     0 |          0 |        22 |   0.00 |
| OBUFDS_GTE5_ADV    |    0 |     0 |          0 |        22 |   0.00 |
| OBUFTDS_COMP       |    0 |     0 |          0 |       324 |   0.00 |
| PCIE40E5           |    0 |     0 |          0 |         4 |   0.00 |
| PS9                |    1 |     1 |          0 |         1 | 100.00 |
| XPIPE_QUAD         |    0 |     0 |          0 |         4 |   0.00 |
| BLI Registers      |    0 |     0 |          0 |     88264 |   0.00 |
| BLI Imux Registers |    0 |     0 |            |           |        |
|   Pipelining       |    0 |     0 |            |           |        |
+--------------------+------+-------+------------+-----------+--------+


9. Primitives
-------------

+--------------+-------+---------------------+
|   Ref Name   |  Used | Functional Category |
+--------------+-------+---------------------+
| FDRE         | 13917 |            Register |
| LUT3         |  3739 |                 CLB |
| LUT6         |  2759 |                 CLB |
| LUT5         |  1756 |                 CLB |
| LUT4         |  1485 |                 CLB |
| FDSE         |   908 |            Register |
| LUT2         |   547 |                 CLB |
| LUTCY2       |   546 |                 CLB |
| LUTCY1       |   546 |                 CLB |
| LUT1         |   183 |                 CLB |
| FDCE         |   135 |            Register |
| RAMS64E5     |   128 |                 CLB |
| LOOKAHEAD8   |    81 |                 CLB |
| RAMS32       |    80 |                 CLB |
| RAMD64E5     |    40 |                 CLB |
| SRL16E       |    23 |                 CLB |
| SRLC32E      |    16 |                 CLB |
| RAMB36E5_INT |    11 |            BLOCKRAM |
| BUFG_PS      |     5 |               Clock |
| BUFGCE       |     3 |               Clock |
| RAMB18E5_INT |     1 |            BLOCKRAM |
| PS9          |     1 |            Advanced |
| MMCME5       |     1 |               Clock |
| MBUFGCE      |     1 |               Clock |
| FDPE         |     1 |            Register |
+--------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------------+------+
|                 Ref Name                | Used |
+-----------------------------------------+------+
| vmk180_thin_rst_clk_wizard_0_303M_0     |    1 |
| vmk180_thin_proc_sys_reset_0_0          |    1 |
| vmk180_thin_instrumentation_wrapper_0_0 |    1 |
| vmk180_thin_icn_ctrl_0                  |    1 |
| vmk180_thin_finn_design_0_0             |    1 |
| vmk180_thin_clk_wizard_0_0              |    1 |
| vmk180_thin_axi_intc_0_0                |    1 |
+-----------------------------------------+------+


