

================================================================
== Vivado HLS Report for 'load_buf_from_DDR'
================================================================
* Date:           Mon Sep 14 06:23:03 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.846 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       69|       69| 0.207 us | 0.207 us |   69|   69|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       66|       66|        19|          1|          1|    49|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    241|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     129|     70|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    135|    -|
|Register         |        0|      -|     672|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     801|    542|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +---------------------------+----------------------+---------+-------+-----+----+-----+
    |FracNet_urem_6ns_hbi_U432  |FracNet_urem_6ns_hbi  |        0|      0|  129|  70|    0|
    +---------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                      |                      |        0|      0|  129|  70|    0|
    +---------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |FracNet_mac_muladjbC_U434  |FracNet_mac_muladjbC  | i0 + i1 * i2 |
    |FracNet_mul_mul_1ibs_U433  |FracNet_mul_mul_1ibs  |    i0 * i1   |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln104_fu_831_p2                 |     +    |      0|  0|  17|          10|           7|
    |add_ln203_1_fu_1257_p2              |     +    |      0|  0|  15|           8|           8|
    |add_ln203_fu_1248_p2                |     +    |      0|  0|  15|           8|           8|
    |add_ln93_1_fu_877_p2                |     +    |      0|  0|  27|          20|          20|
    |add_ln93_2_fu_819_p2                |     +    |      0|  0|  15|           6|           1|
    |add_ln93_fu_863_p2                  |     +    |      0|  0|  18|          11|          11|
    |add_ln96_1_fu_886_p2                |     +    |      0|  0|  35|          28|          28|
    |h_fu_907_p2                         |     +    |      0|  0|  12|           4|           1|
    |w_fu_868_p2                         |     +    |      0|  0|  12|           1|           4|
    |sub_ln91_fu_796_p2                  |     -    |      0|  0|  15|           8|           8|
    |ap_block_state13_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage0_iter17  |    and   |      0|  0|   2|           1|           1|
    |empty_44_fu_891_p2                  |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln93_fu_813_p2                 |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln94_fu_837_p2                 |   icmp   |      0|  0|  11|           4|           5|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|   2|           1|           1|
    |select_ln93_1_fu_913_p3             |  select  |      0|  0|   4|           1|           4|
    |select_ln93_2_fu_851_p3             |  select  |      0|  0|   9|           1|          10|
    |select_ln93_fu_843_p3               |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 241|         129|         128|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter18                 |   9|          2|    1|          2|
    |ap_phi_mux_h_0_phi_fu_748_p4             |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten_phi_fu_724_p4  |   9|          2|    6|         12|
    |ap_phi_mux_src_ptr_0_rec_phi_fu_736_p4   |   9|          2|   10|         20|
    |ap_phi_mux_w_0_phi_fu_760_p4             |   9|          2|    4|          8|
    |h_0_reg_744                              |   9|          2|    4|          8|
    |indvar_flatten_reg_720                   |   9|          2|    6|         12|
    |src_V_blk_n_AR                           |   9|          2|    1|          2|
    |src_V_blk_n_R                            |   9|          2|    1|          2|
    |src_ptr_0_rec_reg_732                    |   9|          2|   10|         20|
    |w_0_reg_756                              |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 135|         29|   53|        109|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln93_2_reg_1337       |   6|   0|    6|          0|
    |add_ln93_reg_1357         |  11|   0|   11|          0|
    |add_ln96_1_reg_1367       |  28|   0|   28|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |empty_44_reg_1372         |   1|   0|    1|          0|
    |h_0_reg_744               |   4|   0|    4|          0|
    |icmp_ln93_reg_1333        |   1|   0|    1|          0|
    |icmp_ln94_reg_1342        |   1|   0|    1|          0|
    |indvar_flatten_reg_720    |   6|   0|    6|          0|
    |mul_ln91_reg_1313         |  19|   0|   19|          0|
    |p_Result_10_reg_1444      |   9|   0|    9|          0|
    |p_Result_11_reg_1449      |   9|   0|    9|          0|
    |p_Result_12_reg_1454      |   9|   0|    9|          0|
    |p_Result_13_reg_1459      |   9|   0|    9|          0|
    |p_Result_14_reg_1464      |   9|   0|    9|          0|
    |p_Result_15_reg_1469      |   9|   0|    9|          0|
    |p_Result_16_reg_1474      |   9|   0|    9|          0|
    |p_Result_17_reg_1479      |   9|   0|    9|          0|
    |p_Result_18_reg_1484      |   9|   0|    9|          0|
    |p_Result_19_reg_1489      |   9|   0|    9|          0|
    |p_Result_1_reg_1394       |   9|   0|    9|          0|
    |p_Result_20_reg_1494      |   9|   0|    9|          0|
    |p_Result_21_reg_1499      |   9|   0|    9|          0|
    |p_Result_22_reg_1504      |   9|   0|    9|          0|
    |p_Result_23_reg_1509      |   9|   0|    9|          0|
    |p_Result_24_reg_1514      |   9|   0|    9|          0|
    |p_Result_25_reg_1519      |   9|   0|    9|          0|
    |p_Result_26_reg_1524      |   9|   0|    9|          0|
    |p_Result_27_reg_1529      |   9|   0|    9|          0|
    |p_Result_28_reg_1534      |   9|   0|    9|          0|
    |p_Result_29_reg_1539      |   9|   0|    9|          0|
    |p_Result_2_reg_1399       |   9|   0|    9|          0|
    |p_Result_30_reg_1544      |   9|   0|    9|          0|
    |p_Result_3_reg_1404       |   9|   0|    9|          0|
    |p_Result_4_reg_1409       |   9|   0|    9|          0|
    |p_Result_5_reg_1414       |   9|   0|    9|          0|
    |p_Result_6_reg_1419       |   9|   0|    9|          0|
    |p_Result_7_reg_1424       |   9|   0|    9|          0|
    |p_Result_8_reg_1429       |   9|   0|    9|          0|
    |p_Result_9_reg_1434       |   9|   0|    9|          0|
    |p_Result_s_reg_1439       |   9|   0|    9|          0|
    |select_ln93_1_reg_1382    |   4|   0|    4|          0|
    |select_ln93_2_reg_1352    |  10|   0|   10|          0|
    |select_ln93_reg_1347      |   4|   0|    4|          0|
    |sext_ln93_reg_1318        |  11|   0|   11|          0|
    |src_ptr_0_rec_reg_732     |  10|   0|   10|          0|
    |trunc_ln647_reg_1389      |   9|   0|    9|          0|
    |w_0_reg_756               |   4|   0|    4|          0|
    |w_reg_1362                |   4|   0|    4|          0|
    |zext_ln93_reg_1328        |  26|   0|   28|          2|
    |zext_ln96_reg_1323        |  19|   0|   20|          1|
    |icmp_ln93_reg_1333        |  64|  32|    1|          0|
    |icmp_ln94_reg_1342        |  64|  32|    1|          0|
    |select_ln93_reg_1347      |  64|  32|    4|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 672|  96|  489|          3|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | load_buf_from_DDR | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | load_buf_from_DDR | return value |
|ap_start              |  in |    1| ap_ctrl_hs | load_buf_from_DDR | return value |
|ap_done               | out |    1| ap_ctrl_hs | load_buf_from_DDR | return value |
|ap_idle               | out |    1| ap_ctrl_hs | load_buf_from_DDR | return value |
|ap_ready              | out |    1| ap_ctrl_hs | load_buf_from_DDR | return value |
|m_axi_src_V_AWVALID   | out |    1|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_AWREADY   |  in |    1|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_AWADDR    | out |   32|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_AWID      | out |    1|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_AWLEN     | out |   32|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_AWSIZE    | out |    3|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_AWBURST   | out |    2|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_AWLOCK    | out |    2|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_AWCACHE   | out |    4|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_AWPROT    | out |    3|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_AWQOS     | out |    4|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_AWREGION  | out |    4|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_AWUSER    | out |    1|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_WVALID    | out |    1|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_WREADY    |  in |    1|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_WDATA     | out |  512|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_WSTRB     | out |   64|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_WLAST     | out |    1|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_WID       | out |    1|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_WUSER     | out |    1|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_ARVALID   | out |    1|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_ARREADY   |  in |    1|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_ARADDR    | out |   32|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_ARID      | out |    1|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_ARLEN     | out |   32|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_ARSIZE    | out |    3|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_ARBURST   | out |    2|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_ARLOCK    | out |    2|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_ARCACHE   | out |    4|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_ARPROT    | out |    3|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_ARQOS     | out |    4|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_ARREGION  | out |    4|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_ARUSER    | out |    1|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_RVALID    |  in |    1|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_RREADY    | out |    1|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_RDATA     |  in |  512|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_RLAST     |  in |    1|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_RID       |  in |    1|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_RUSER     |  in |    1|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_RRESP     |  in |    2|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_BVALID    |  in |    1|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_BREADY    | out |    1|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_BRESP     |  in |    2|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_BID       |  in |    1|    m_axi   |       src_V       |    pointer   |
|m_axi_src_V_BUSER     |  in |    1|    m_axi   |       src_V       |    pointer   |
|src_V_offset          |  in |   26|   ap_none  |    src_V_offset   |    scalar    |
|dest_0_V_address0     | out |    7|  ap_memory |      dest_0_V     |     array    |
|dest_0_V_ce0          | out |    1|  ap_memory |      dest_0_V     |     array    |
|dest_0_V_we0          | out |    1|  ap_memory |      dest_0_V     |     array    |
|dest_0_V_d0           | out |    9|  ap_memory |      dest_0_V     |     array    |
|dest_1_V_address0     | out |    7|  ap_memory |      dest_1_V     |     array    |
|dest_1_V_ce0          | out |    1|  ap_memory |      dest_1_V     |     array    |
|dest_1_V_we0          | out |    1|  ap_memory |      dest_1_V     |     array    |
|dest_1_V_d0           | out |    9|  ap_memory |      dest_1_V     |     array    |
|dest_2_V_address0     | out |    7|  ap_memory |      dest_2_V     |     array    |
|dest_2_V_ce0          | out |    1|  ap_memory |      dest_2_V     |     array    |
|dest_2_V_we0          | out |    1|  ap_memory |      dest_2_V     |     array    |
|dest_2_V_d0           | out |    9|  ap_memory |      dest_2_V     |     array    |
|dest_3_V_address0     | out |    7|  ap_memory |      dest_3_V     |     array    |
|dest_3_V_ce0          | out |    1|  ap_memory |      dest_3_V     |     array    |
|dest_3_V_we0          | out |    1|  ap_memory |      dest_3_V     |     array    |
|dest_3_V_d0           | out |    9|  ap_memory |      dest_3_V     |     array    |
|dest_4_V_address0     | out |    7|  ap_memory |      dest_4_V     |     array    |
|dest_4_V_ce0          | out |    1|  ap_memory |      dest_4_V     |     array    |
|dest_4_V_we0          | out |    1|  ap_memory |      dest_4_V     |     array    |
|dest_4_V_d0           | out |    9|  ap_memory |      dest_4_V     |     array    |
|dest_5_V_address0     | out |    7|  ap_memory |      dest_5_V     |     array    |
|dest_5_V_ce0          | out |    1|  ap_memory |      dest_5_V     |     array    |
|dest_5_V_we0          | out |    1|  ap_memory |      dest_5_V     |     array    |
|dest_5_V_d0           | out |    9|  ap_memory |      dest_5_V     |     array    |
|dest_6_V_address0     | out |    7|  ap_memory |      dest_6_V     |     array    |
|dest_6_V_ce0          | out |    1|  ap_memory |      dest_6_V     |     array    |
|dest_6_V_we0          | out |    1|  ap_memory |      dest_6_V     |     array    |
|dest_6_V_d0           | out |    9|  ap_memory |      dest_6_V     |     array    |
|dest_7_V_address0     | out |    7|  ap_memory |      dest_7_V     |     array    |
|dest_7_V_ce0          | out |    1|  ap_memory |      dest_7_V     |     array    |
|dest_7_V_we0          | out |    1|  ap_memory |      dest_7_V     |     array    |
|dest_7_V_d0           | out |    9|  ap_memory |      dest_7_V     |     array    |
|dest_8_V_address0     | out |    7|  ap_memory |      dest_8_V     |     array    |
|dest_8_V_ce0          | out |    1|  ap_memory |      dest_8_V     |     array    |
|dest_8_V_we0          | out |    1|  ap_memory |      dest_8_V     |     array    |
|dest_8_V_d0           | out |    9|  ap_memory |      dest_8_V     |     array    |
|dest_9_V_address0     | out |    7|  ap_memory |      dest_9_V     |     array    |
|dest_9_V_ce0          | out |    1|  ap_memory |      dest_9_V     |     array    |
|dest_9_V_we0          | out |    1|  ap_memory |      dest_9_V     |     array    |
|dest_9_V_d0           | out |    9|  ap_memory |      dest_9_V     |     array    |
|dest_10_V_address0    | out |    7|  ap_memory |     dest_10_V     |     array    |
|dest_10_V_ce0         | out |    1|  ap_memory |     dest_10_V     |     array    |
|dest_10_V_we0         | out |    1|  ap_memory |     dest_10_V     |     array    |
|dest_10_V_d0          | out |    9|  ap_memory |     dest_10_V     |     array    |
|dest_11_V_address0    | out |    7|  ap_memory |     dest_11_V     |     array    |
|dest_11_V_ce0         | out |    1|  ap_memory |     dest_11_V     |     array    |
|dest_11_V_we0         | out |    1|  ap_memory |     dest_11_V     |     array    |
|dest_11_V_d0          | out |    9|  ap_memory |     dest_11_V     |     array    |
|dest_12_V_address0    | out |    7|  ap_memory |     dest_12_V     |     array    |
|dest_12_V_ce0         | out |    1|  ap_memory |     dest_12_V     |     array    |
|dest_12_V_we0         | out |    1|  ap_memory |     dest_12_V     |     array    |
|dest_12_V_d0          | out |    9|  ap_memory |     dest_12_V     |     array    |
|dest_13_V_address0    | out |    7|  ap_memory |     dest_13_V     |     array    |
|dest_13_V_ce0         | out |    1|  ap_memory |     dest_13_V     |     array    |
|dest_13_V_we0         | out |    1|  ap_memory |     dest_13_V     |     array    |
|dest_13_V_d0          | out |    9|  ap_memory |     dest_13_V     |     array    |
|dest_14_V_address0    | out |    7|  ap_memory |     dest_14_V     |     array    |
|dest_14_V_ce0         | out |    1|  ap_memory |     dest_14_V     |     array    |
|dest_14_V_we0         | out |    1|  ap_memory |     dest_14_V     |     array    |
|dest_14_V_d0          | out |    9|  ap_memory |     dest_14_V     |     array    |
|dest_15_V_address0    | out |    7|  ap_memory |     dest_15_V     |     array    |
|dest_15_V_ce0         | out |    1|  ap_memory |     dest_15_V     |     array    |
|dest_15_V_we0         | out |    1|  ap_memory |     dest_15_V     |     array    |
|dest_15_V_d0          | out |    9|  ap_memory |     dest_15_V     |     array    |
|dest_16_V_address0    | out |    7|  ap_memory |     dest_16_V     |     array    |
|dest_16_V_ce0         | out |    1|  ap_memory |     dest_16_V     |     array    |
|dest_16_V_we0         | out |    1|  ap_memory |     dest_16_V     |     array    |
|dest_16_V_d0          | out |    9|  ap_memory |     dest_16_V     |     array    |
|dest_17_V_address0    | out |    7|  ap_memory |     dest_17_V     |     array    |
|dest_17_V_ce0         | out |    1|  ap_memory |     dest_17_V     |     array    |
|dest_17_V_we0         | out |    1|  ap_memory |     dest_17_V     |     array    |
|dest_17_V_d0          | out |    9|  ap_memory |     dest_17_V     |     array    |
|dest_18_V_address0    | out |    7|  ap_memory |     dest_18_V     |     array    |
|dest_18_V_ce0         | out |    1|  ap_memory |     dest_18_V     |     array    |
|dest_18_V_we0         | out |    1|  ap_memory |     dest_18_V     |     array    |
|dest_18_V_d0          | out |    9|  ap_memory |     dest_18_V     |     array    |
|dest_19_V_address0    | out |    7|  ap_memory |     dest_19_V     |     array    |
|dest_19_V_ce0         | out |    1|  ap_memory |     dest_19_V     |     array    |
|dest_19_V_we0         | out |    1|  ap_memory |     dest_19_V     |     array    |
|dest_19_V_d0          | out |    9|  ap_memory |     dest_19_V     |     array    |
|dest_20_V_address0    | out |    7|  ap_memory |     dest_20_V     |     array    |
|dest_20_V_ce0         | out |    1|  ap_memory |     dest_20_V     |     array    |
|dest_20_V_we0         | out |    1|  ap_memory |     dest_20_V     |     array    |
|dest_20_V_d0          | out |    9|  ap_memory |     dest_20_V     |     array    |
|dest_21_V_address0    | out |    7|  ap_memory |     dest_21_V     |     array    |
|dest_21_V_ce0         | out |    1|  ap_memory |     dest_21_V     |     array    |
|dest_21_V_we0         | out |    1|  ap_memory |     dest_21_V     |     array    |
|dest_21_V_d0          | out |    9|  ap_memory |     dest_21_V     |     array    |
|dest_22_V_address0    | out |    7|  ap_memory |     dest_22_V     |     array    |
|dest_22_V_ce0         | out |    1|  ap_memory |     dest_22_V     |     array    |
|dest_22_V_we0         | out |    1|  ap_memory |     dest_22_V     |     array    |
|dest_22_V_d0          | out |    9|  ap_memory |     dest_22_V     |     array    |
|dest_23_V_address0    | out |    7|  ap_memory |     dest_23_V     |     array    |
|dest_23_V_ce0         | out |    1|  ap_memory |     dest_23_V     |     array    |
|dest_23_V_we0         | out |    1|  ap_memory |     dest_23_V     |     array    |
|dest_23_V_d0          | out |    9|  ap_memory |     dest_23_V     |     array    |
|dest_24_V_address0    | out |    7|  ap_memory |     dest_24_V     |     array    |
|dest_24_V_ce0         | out |    1|  ap_memory |     dest_24_V     |     array    |
|dest_24_V_we0         | out |    1|  ap_memory |     dest_24_V     |     array    |
|dest_24_V_d0          | out |    9|  ap_memory |     dest_24_V     |     array    |
|dest_25_V_address0    | out |    7|  ap_memory |     dest_25_V     |     array    |
|dest_25_V_ce0         | out |    1|  ap_memory |     dest_25_V     |     array    |
|dest_25_V_we0         | out |    1|  ap_memory |     dest_25_V     |     array    |
|dest_25_V_d0          | out |    9|  ap_memory |     dest_25_V     |     array    |
|dest_26_V_address0    | out |    7|  ap_memory |     dest_26_V     |     array    |
|dest_26_V_ce0         | out |    1|  ap_memory |     dest_26_V     |     array    |
|dest_26_V_we0         | out |    1|  ap_memory |     dest_26_V     |     array    |
|dest_26_V_d0          | out |    9|  ap_memory |     dest_26_V     |     array    |
|dest_27_V_address0    | out |    7|  ap_memory |     dest_27_V     |     array    |
|dest_27_V_ce0         | out |    1|  ap_memory |     dest_27_V     |     array    |
|dest_27_V_we0         | out |    1|  ap_memory |     dest_27_V     |     array    |
|dest_27_V_d0          | out |    9|  ap_memory |     dest_27_V     |     array    |
|dest_28_V_address0    | out |    7|  ap_memory |     dest_28_V     |     array    |
|dest_28_V_ce0         | out |    1|  ap_memory |     dest_28_V     |     array    |
|dest_28_V_we0         | out |    1|  ap_memory |     dest_28_V     |     array    |
|dest_28_V_d0          | out |    9|  ap_memory |     dest_28_V     |     array    |
|dest_29_V_address0    | out |    7|  ap_memory |     dest_29_V     |     array    |
|dest_29_V_ce0         | out |    1|  ap_memory |     dest_29_V     |     array    |
|dest_29_V_we0         | out |    1|  ap_memory |     dest_29_V     |     array    |
|dest_29_V_d0          | out |    9|  ap_memory |     dest_29_V     |     array    |
|dest_30_V_address0    | out |    7|  ap_memory |     dest_30_V     |     array    |
|dest_30_V_ce0         | out |    1|  ap_memory |     dest_30_V     |     array    |
|dest_30_V_we0         | out |    1|  ap_memory |     dest_30_V     |     array    |
|dest_30_V_d0          | out |    9|  ap_memory |     dest_30_V     |     array    |
|dest_31_V_address0    | out |    7|  ap_memory |     dest_31_V     |     array    |
|dest_31_V_ce0         | out |    1|  ap_memory |     dest_31_V     |     array    |
|dest_31_V_we0         | out |    1|  ap_memory |     dest_31_V     |     array    |
|dest_31_V_d0          | out |    9|  ap_memory |     dest_31_V     |     array    |
|row_offset            |  in |    5|   ap_none  |     row_offset    |    scalar    |
|col_offset            |  in |    5|   ap_none  |     col_offset    |    scalar    |
|ch_offset             |  in |    6|   ap_none  |     ch_offset     |    scalar    |
+----------------------+-----+-----+------------+-------------------+--------------+

