ncverilog: 14.10-p001: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
TOOL:	ncverilog	14.10-p001: Started on Mar 17, 2015 at 18:53:52 PDT
ncverilog
	+access+r
	rca.v
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.test_Add_rca:v <0x5ca63b71>
			streams:   3, words:  5677
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		          Instances  Unique
		Modules:         54       5
		Primitives:      80       3
		Registers:        3       3
		Scalar wires:     1       -
		Expanded wires:  32       2
		Initial blocks:   3       3
	Writing initial simulation snapshot: worklib.test_Add_rca:v
Loading snapshot worklib.test_Add_rca:v .................... Done
ncsim> source /apps/cadence/INCISIV141/tools/inca/files/ncsimrc
ncsim> run
Simulation complete via $finish(1) at time 100 NS + 0
./rca.v:42     #100 $finish;
ncsim> exit
TOOL:	ncverilog	14.10-p001: Exiting on Mar 17, 2015 at 18:54:02 PDT  (total: 00:00:10)
