

================================================================
== Vivado HLS Report for 'simple_top'
================================================================
* Date:           Fri Apr 25 12:31:45 2014

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        simple_top
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z045ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         9|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
|ShiftMemory      |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (icmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_11 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inPtr) nounwind, !map !7

ST_1: stg_12 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @str) nounwind

ST_1: i [1/1] 0.00ns
:2  %i = alloca i32, align 4

ST_1: stg_14 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBus(i32* %inPtr, [7 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_15 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecIFCore(i32* %inPtr, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_16 [1/1] 1.57ns
:5  store volatile i32 0, i32* %i, align 4

ST_1: stg_17 [1/1] 0.00ns
:6  br label %1


 <State 2>: 2.44ns
ST_2: i_load [1/1] 0.00ns
:0  %i_load = load volatile i32* %i, align 4

ST_2: tmp [1/1] 0.00ns
:1  %tmp = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %i_load, i32 5, i32 31)

ST_2: icmp [1/1] 2.44ns
:2  %icmp = icmp slt i27 %tmp, 1

ST_2: stg_21 [1/1] 0.00ns
:3  br i1 %icmp, label %2, label %3

ST_2: stg_22 [1/1] 0.00ns
:0  ret void


 <State 3>: 8.75ns
ST_3: i_load_1 [1/1] 0.00ns
:0  %i_load_1 = load volatile i32* %i, align 4

ST_3: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = sext i32 %i_load_1 to i64

ST_3: inPtr_addr [1/1] 0.00ns
:2  %inPtr_addr = getelementptr inbounds i32* %inPtr, i64 %tmp_1

ST_3: inPtr_load_req [5/5] 8.75ns
:3  %inPtr_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %inPtr_addr, i32 1) nounwind


 <State 4>: 8.75ns
ST_4: inPtr_load_req [4/5] 8.75ns
:3  %inPtr_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %inPtr_addr, i32 1) nounwind


 <State 5>: 8.75ns
ST_5: inPtr_load_req [3/5] 8.75ns
:3  %inPtr_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %inPtr_addr, i32 1) nounwind


 <State 6>: 8.75ns
ST_6: inPtr_load_req [2/5] 8.75ns
:3  %inPtr_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %inPtr_addr, i32 1) nounwind


 <State 7>: 8.75ns
ST_7: inPtr_load_req [1/5] 8.75ns
:3  %inPtr_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %inPtr_addr, i32 1) nounwind


 <State 8>: 8.75ns
ST_8: inPtr_addr_read [1/1] 8.75ns
:4  %inPtr_addr_read = call i32 @_ssdm_op_Read.ap_bus.volatile.i32P(i32* %inPtr_addr) nounwind


 <State 9>: 2.44ns
ST_9: tmp_2 [1/1] 2.44ns
:5  %tmp_2 = add nsw i32 %inPtr_addr_read, 10

ST_9: i_load_2 [1/1] 0.00ns
:6  %i_load_2 = load volatile i32* %i, align 4


 <State 10>: 8.75ns
ST_10: tmp_3 [1/1] 0.00ns
:7  %tmp_3 = sext i32 %i_load_2 to i64

ST_10: inPtr_addr_1 [1/1] 0.00ns
:8  %inPtr_addr_1 = getelementptr inbounds i32* %inPtr, i64 %tmp_3

ST_10: inPtr_addr_1_req [1/1] 8.75ns
:9  %inPtr_addr_1_req = call i1 @_ssdm_op_WriteReq.ap_bus.i32P(i32* %inPtr_addr_1, i32 1) nounwind

ST_10: stg_37 [1/1] 8.75ns
:10  call void @_ssdm_op_Write.ap_bus.volatile.i32P(i32* %inPtr_addr_1, i32 %tmp_2) nounwind

ST_10: i_load_3 [1/1] 0.00ns
:11  %i_load_3 = load volatile i32* %i, align 4

ST_10: i_1 [1/1] 2.44ns
:12  %i_1 = add nsw i32 %i_load_3, 1

ST_10: stg_40 [1/1] 1.57ns
:13  store volatile i32 %i_1, i32* %i, align 4

ST_10: stg_41 [1/1] 0.00ns
:14  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
