

================================================================
== Vivado HLS Report for 'relu_40_40_s'
================================================================
* Date:           Mon Nov 25 01:45:45 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        superres.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.188 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17681|    17681| 0.177 ms | 0.177 ms |  17681|  17681|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |    17680|    17680|       442|          -|          -|    40|    no    |
        | + Loop 1.1      |      440|      440|        11|          -|          -|    40|    no    |
        |  ++ Loop 1.1.1  |        9|        9|         3|          -|          -|     3|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    207|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     80|    -|
|Register         |        -|      -|      95|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      95|    287|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln59_1_fu_146_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln59_2_fu_185_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln59_fu_124_p2     |     +    |      0|  0|  12|          12|          12|
    |c_fu_136_p2            |     +    |      0|  0|  15|           6|           1|
    |chan_fu_175_p2         |     +    |      0|  0|  10|           2|           1|
    |r_fu_94_p2             |     +    |      0|  0|  15|           6|           1|
    |sub_ln59_fu_163_p2     |     -    |      0|  0|  19|          14|          14|
    |icmp_ln1495_fu_219_p2  |   icmp   |      0|  0|  18|          31|          25|
    |icmp_ln58_1_fu_130_p2  |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln58_2_fu_169_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln58_fu_88_p2     |   icmp   |      0|  0|  11|           6|           6|
    |select_ln49_fu_225_p3  |  select  |      0|  0|  26|           1|          26|
    |select_ln53_fu_207_p3  |  select  |      0|  0|  31|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 207|         113|         121|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  38|          7|    1|          7|
    |buffer_V_address0  |  15|          3|   13|         39|
    |c_0_reg_66         |   9|          2|    6|         12|
    |chan_0_reg_77      |   9|          2|    2|          4|
    |r_0_reg_55         |   9|          2|    6|         12|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  80|         16|   28|         74|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln59_reg_245       |   9|   0|   12|          3|
    |ap_CS_fsm              |   6|   0|    6|          0|
    |buffer_V_addr_reg_271  |  13|   0|   13|          0|
    |c_0_reg_66             |   6|   0|    6|          0|
    |c_reg_253              |   6|   0|    6|          0|
    |chan_0_reg_77          |   2|   0|    2|          0|
    |chan_reg_266           |   2|   0|    2|          0|
    |r_0_reg_55             |   6|   0|    6|          0|
    |r_reg_240              |   6|   0|    6|          0|
    |select_ln49_reg_276    |  25|   0|   25|          0|
    |sub_ln59_reg_258       |  14|   0|   14|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  95|   0|   98|          3|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | relu<40, 40> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | relu<40, 40> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | relu<40, 40> | return value |
|ap_done            | out |    1| ap_ctrl_hs | relu<40, 40> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | relu<40, 40> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | relu<40, 40> | return value |
|buffer_V_address0  | out |   13|  ap_memory |   buffer_V   |     array    |
|buffer_V_ce0       | out |    1|  ap_memory |   buffer_V   |     array    |
|buffer_V_we0       | out |    1|  ap_memory |   buffer_V   |     array    |
|buffer_V_d0        | out |   32|  ap_memory |   buffer_V   |     array    |
|buffer_V_q0        |  in |   32|  ap_memory |   buffer_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

