
---------- Begin Simulation Statistics ----------
final_tick                                52574871500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 922804                       # Number of bytes of host memory used
host_seconds                                  1316.46                       # Real time elapsed on the host
host_tick_rate                               39936619                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.052575                       # Number of seconds simulated
sim_ticks                                 52574871500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 172265838                       # number of cc regfile reads
system.cpu.cc_regfile_writes                131559207                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 30866541                       # Number of Instructions Simulated
system.cpu.committedInsts::total            130866541                       # Number of Instructions Simulated
system.cpu.committedOps::0                  146474675                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                   98599731                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              245074406                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.051497                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            3.406593                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.803488                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1201412                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   793866                       # number of floating regfile writes
system.cpu.idleCycles                           41582                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1071038                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0               7179844                       # Number of branches executed
system.cpu.iew.exec_branches::1              13699418                       # Number of branches executed
system.cpu.iew.exec_branches::total          20879262                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.391698                       # Inst execution rate
system.cpu.iew.exec_refs::0                  22394976                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  27830378                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              50225354                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 4334833                       # Number of stores executed
system.cpu.iew.exec_stores::1                12623133                       # Number of stores executed
system.cpu.iew.exec_stores::total            16957966                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                14165592                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              33482729                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              24098                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             17253412                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           265721113                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           18060143                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           15207245                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       33267388                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            736444                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             251486396                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4806                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  4126                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1044004                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 10481                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           6012                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       436684                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         634354                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              237954793                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              105813058                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          343767851                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  149663657                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  101583516                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              251247173                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.503376                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.599462                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.532952                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              119780776                       # num instructions producing a value
system.cpu.iew.wb_producers::1               63430936                       # num instructions producing a value
system.cpu.iew.wb_producers::total          183211712                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.423338                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    0.966084                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.389423                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   149676952                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   101614502                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               251291454                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                449690132                       # number of integer regfile reads
system.cpu.int_regfile_writes               212418039                       # number of integer regfile writes
system.cpu.ipc::0                            0.951025                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.293548                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.244573                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             50701      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             127614719     85.03%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   15      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    49      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 201      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   43      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  539      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  292      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 483      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 49      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               1      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               6      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17934665     11.95%     97.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3929558      2.62%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          132108      0.09%     99.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         427150      0.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              150090592                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           7306555      7.14%      7.14% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu              66417650     64.93%     72.08% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               187606      0.18%     72.26% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  7426      0.01%     72.27% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd               61958      0.06%     72.33% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     72.33% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     72.33% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     72.33% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     72.33% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     72.33% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     72.33% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     72.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                 1111      0.00%     72.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     72.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                37695      0.04%     72.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     72.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  191      0.00%     72.37% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc               84373      0.08%     72.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  9      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd            7606      0.01%     72.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     72.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     72.46% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt           21992      0.02%     72.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               1      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult           2519      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             14916395     14.58%     87.06% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            12238573     11.97%     99.03% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead          505753      0.49%     99.52% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite         488712      0.48%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              102286125                       # Type of FU issued
system.cpu.iq.FU_type::total                252376717      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3984774                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             5790248                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1734176                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1898754                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 49360503                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 24042617                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total             73403120                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.195583                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.095265                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.290847                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                53307473     72.62%     72.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 208360      0.28%     72.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    2614      0.00%     72.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 70973      0.10%     73.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     73.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     73.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     73.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     73.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     73.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     73.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     73.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    366      0.00%     73.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     73.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  16331      0.02%     73.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     73.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    133      0.00%     73.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 15372      0.02%     73.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     73.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     73.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   19      0.00%     73.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     73.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     73.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     73.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd              1553      0.00%     73.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     73.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     73.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt             10423      0.01%     73.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     73.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     73.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult              176      0.00%     73.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     73.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     73.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     73.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     73.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     73.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     73.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     73.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     73.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     73.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     73.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     73.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     73.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     73.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     73.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                7684730     10.47%     83.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              10929334     14.89%     98.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            328817      0.45%     98.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           826446      1.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              376484355                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          742833490                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    249512997                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         284474967                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  265648874                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 252376717                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               72239                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        20646619                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           3312477                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          26147                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     44624305                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     105108162                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.401114                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.539967                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11439440     10.88%     10.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            16552385     15.75%     26.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            36214228     34.45%     61.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            15632254     14.87%     75.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            13970368     13.29%     89.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8054517      7.66%     96.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2401699      2.28%     99.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              811305      0.77%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               31966      0.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       105108162                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.400165                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            331015                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            84484                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             17962236                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4342845                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads           2445250                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          2372633                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             15520493                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            12910567                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                77810699                       # number of misc regfile reads
system.cpu.numCycles                        105149744                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1374                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   20                       # Number of system calls
system.cpu.workload1.numSyscalls                   16                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         41111                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       431900                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       865341                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                   130866541                       # Number of instructions simulated
sim_ops                                     245074406                       # Number of ops (including micro ops) simulated
host_inst_rate                                  99408                       # Simulator instruction rate (inst/s)
host_op_rate                                   186162                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                23354374                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20011397                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1185924                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             18073358                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                17705372                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.963931                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1052471                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                586                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          174332                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             160783                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            13549                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        13541                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        18906443                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           46080                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1037287                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    105101142                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.331796                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.177891                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        10303289      9.80%      9.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        45538078     43.33%     53.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        17012675     16.19%     69.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9094281      8.65%     77.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         5048955      4.80%     82.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4563186      4.34%     87.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         4856100      4.62%     91.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         3396839      3.23%     94.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         5287739      5.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    105101142                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          30866541                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     130866541                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           146474675                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1            98599731                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       245074406                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 22264347                       # Number of memory references committed
system.cpu.commit.memRefs::1                 27237124                       # Number of memory references committed
system.cpu.commit.memRefs::total             49501471                       # Number of memory references committed
system.cpu.commit.loads::0                   17946357                       # Number of loads committed
system.cpu.commit.loads::1                   14774637                       # Number of loads committed
system.cpu.commit.loads::total               32720994                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                    30698                       # Number of memory barriers committed
system.cpu.commit.membars::total                30716                       # Number of memory barriers committed
system.cpu.commit.branches::0                 7160498                       # Number of branches committed
system.cpu.commit.branches::1                13435694                       # Number of branches committed
system.cpu.commit.branches::total            20596192                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  527329                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 1177047                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             1704376                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                146423808                       # Number of committed integer instructions.
system.cpu.commit.integer::1                 91156488                       # Number of committed integer instructions.
system.cpu.commit.integer::total            237580296                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0              90318                       # Number of function calls committed.
system.cpu.commit.functionCalls::1             862091                       # Number of function calls committed.
system.cpu.commit.functionCalls::total         952409                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        49637      0.03%      0.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    124159328     84.77%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           15      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           42      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          167      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           34      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          341      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          226      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          474      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift           46      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     17814647     12.16%     96.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3923861      2.68%     99.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       131710      0.09%     99.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       394129      0.27%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    146474675                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      7259209      7.36%      7.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu     63717601     64.62%     71.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       178982      0.18%     72.17% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv          938      0.00%     72.17% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd        56376      0.06%     72.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     72.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd         1002      0.00%     72.23% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     72.23% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu        33763      0.03%     72.26% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          172      0.00%     72.26% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc        82866      0.08%     72.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     72.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     72.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift            9      0.00%     72.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     72.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     72.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     72.34% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd         7564      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt        21605      0.02%     72.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            1      0.00%     72.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult         2519      0.00%     72.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     72.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     72.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     72.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     72.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     14303719     14.51%     86.88% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     11988685     12.16%     99.04% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead       470918      0.48%     99.52% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite       473802      0.48%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total     98599731                       # Class of committed instruction
system.cpu.commit.committedInstType::total    245074406      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       5287739                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     48237251                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48237251                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     48238698                       # number of overall hits
system.cpu.dcache.overall_hits::total        48238698                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       141650                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         141650                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       141729                       # number of overall misses
system.cpu.dcache.overall_misses::total        141729                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1494468998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1494468998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1494468998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1494468998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48378901                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48378901                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48380427                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48380427                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002928                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002928                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002929                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002929                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10550.434155                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10550.434155                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10544.553324                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10544.553324                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          171                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1273                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              27                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    47.148148                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       106931                       # number of writebacks
system.cpu.dcache.writebacks::total            106931                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        33762                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        33762                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        33762                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        33762                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       107888                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       107888                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       107959                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       107959                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1074367499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1074367499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1075398499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1075398499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002230                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002230                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002231                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002231                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data  9958.174208                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9958.174208                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data  9961.175066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9961.175066                       # average overall mshr miss latency
system.cpu.dcache.replacements                 106931                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     31516216                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        31516216                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        82017                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         82017                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    782435000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    782435000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     31598233                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31598233                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002596                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002596                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9539.912457                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9539.912457                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        33718                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        33718                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        48299                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        48299                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    422742500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    422742500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001529                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001529                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  8752.613926                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8752.613926                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16721035                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16721035                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        59633                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        59633                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    712033998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    712033998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16780668                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16780668                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003554                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003554                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 11940.267939                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11940.267939                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        59589                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        59589                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    651624999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    651624999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003551                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003551                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 10935.323617                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10935.323617                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1447                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1447                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           79                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           79                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1526                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1526                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.051769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.051769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           71                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           71                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1031000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1031000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.046527                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.046527                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 14521.126761                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 14521.126761                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  52574871500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.671272                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48346657                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            107955                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            447.840832                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.671272                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998702                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998702                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          277                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          519                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          96868809                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         96868809                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52574871500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 86839936                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              47195299                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  63092949                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              12044136                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1044004                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             17228870                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                149683                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              270742984                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               4713954                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    33295882                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16959947                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        104695                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         49205                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  52574871500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  52574871500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52574871500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             947079                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      154796496                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    23354374                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           18918626                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     103579612                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1192685                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                      14711                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                14870                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  42818067                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 54511                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                    18220                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          105108162                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.668711                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.109070                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 24591850     23.40%     23.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 21220486     20.19%     43.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  6011198      5.72%     49.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  5602623      5.33%     54.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  7957490      7.57%     62.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 39724515     37.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            105108162                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.222106                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.472153                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     42480002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42480002                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     42480002                       # number of overall hits
system.cpu.icache.overall_hits::total        42480002                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       337459                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         337459                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       337459                       # number of overall misses
system.cpu.icache.overall_misses::total        337459                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2901504372                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2901504372                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2901504372                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2901504372                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     42817461                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42817461                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     42817461                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42817461                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007881                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007881                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007881                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007881                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8598.094500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8598.094500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8598.094500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8598.094500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       190539                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          326                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             13649                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    13.959924                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    40.750000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       324968                       # number of writebacks
system.cpu.icache.writebacks::total            324968                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        11976                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        11976                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        11976                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        11976                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       325483                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       325483                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       325483                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       325483                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2665866394                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2665866394                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2665866394                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2665866394                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007602                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007602                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007602                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007602                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8190.493494                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8190.493494                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8190.493494                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8190.493494                       # average overall mshr miss latency
system.cpu.icache.replacements                 324968                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     42480002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42480002                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       337459                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        337459                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2901504372                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2901504372                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     42817461                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42817461                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007881                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007881                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8598.094500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8598.094500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        11976                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        11976                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       325483                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       325483                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2665866394                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2665866394                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007602                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007602                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8190.493494                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8190.493494                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  52574871500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.754321                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42805485                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            325483                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            131.513735                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.754321                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999520                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999520                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          85960405                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         85960405                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52574871500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    42836335                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        164437                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  52574871500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  52574871500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52574871500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1135323                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   15879                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   22                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 142                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  24855                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads               108447                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     20                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                      414063                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                  745847                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 1481                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                5870                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                 448076                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                 9653                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                     12                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  52574871500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1044004                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 95433205                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                21107195                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            359                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  66837170                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              25794391                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              267264806                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1573323                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               7010320                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                4192160                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 217877                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2219676                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents        11668636                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           373568147                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   749958194                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                477393909                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1232768                       # Number of floating rename lookups
system.cpu.rename.committedMaps             335472514                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 38095505                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  30382378                       # count of insts added to the skid buffer
system.cpu.rob.reads                        867463023                       # The number of ROB reads
system.cpu.rob.writes                       530821257                       # The number of ROB writes
system.cpu.thread0.numInsts                  30866541                       # Number of Instructions committed
system.cpu.thread0.numOps                    98599731                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               322449                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               105322                       # number of demand (read+write) hits
system.l2.demand_hits::total                   427771                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              322449                       # number of overall hits
system.l2.overall_hits::.cpu.data              105322                       # number of overall hits
system.l2.overall_hits::total                  427771                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3028                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2633                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5661                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3028                       # number of overall misses
system.l2.overall_misses::.cpu.data              2633                       # number of overall misses
system.l2.overall_misses::total                  5661                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    216537500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    224720000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        441257500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    216537500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    224720000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       441257500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           325477                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           107955                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               433432                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          325477                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          107955                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              433432                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009303                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.024390                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.013061                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009303                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.024390                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.013061                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71511.723910                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85347.512343                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77946.917506                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71511.723910                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85347.512343                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77946.917506                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              88                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  88                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             88                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 88                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3028                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5573                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3028                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        35538                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            41111                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    198369500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    194256000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    392625500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    198369500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    194256000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2140492074                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2533117574                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.023575                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.012858                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.023575                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.094850                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65511.723910                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76328.487230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70451.372690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65511.723910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76328.487230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 60231.078676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61616.539953                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       104451                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           104451                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       104451                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       104451                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       327446                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           327446                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       327446                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       327446                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        35538                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          35538                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2140492074                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2140492074                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 60231.078676                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 60231.078676                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data                4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             57425                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 57425                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2168                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2168                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    187589500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     187589500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         59593                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             59593                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.036380                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.036380                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86526.522140                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86526.522140                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           87                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               87                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         2081                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2081                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    159955500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    159955500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.034920                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.034920                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76864.728496                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76864.728496                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         322449                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             322449                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3028                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3028                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    216537500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    216537500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       325477                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         325477                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009303                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009303                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71511.723910                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71511.723910                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3028                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3028                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    198369500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    198369500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009303                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009303                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65511.723910                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65511.723910                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         47897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             47897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          465                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             465                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     37130500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     37130500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        48362                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         48362                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.009615                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.009615                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79850.537634                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79850.537634                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          464                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          464                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     34300500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     34300500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.009594                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.009594                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73923.491379                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73923.491379                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  52574871500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  568138                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              568138                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 47886                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  52574871500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 39931.814093                       # Cycle average of tags in use
system.l2.tags.total_refs                      900783                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     41111                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     21.910997                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      2884.086599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2395.182561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 34652.544932                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.044008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.036548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.528756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.609311                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         35538                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5573                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        35519                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5552                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.542267                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.085037                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13886439                       # Number of tag accesses
system.l2.tags.data_accesses                 13886439                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  52574871500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     35538.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000676500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               92742                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       41111                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     41111                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 41111                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2631104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     50.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   52315609500                       # Total gap between requests
system.mem_ctrls.avgGap                    1272545.29                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       193792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       162880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2274432                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3686019.470347160008                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 3098057.976232999470                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 43260819.001716434956                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3028                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2545                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        35538                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     85953997                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     99174605                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1035846193                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28386.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     38968.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     29147.57                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       193792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       162880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2274432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2631104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       193792                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       193792                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3028                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2545                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        35538                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          41111                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3686019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      3098058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     43260819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         50044896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3686019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3686019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3686019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      3098058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     43260819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        50044896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                41111                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2345                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2457                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2539                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2566                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2704                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2717                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2659                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2767                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2645                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               450143545                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             205555000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1220974795                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10949.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29699.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               36924                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.82                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         4187                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   628.398376                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   392.706278                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   428.991495                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          916     21.88%     21.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          480     11.46%     33.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          208      4.97%     38.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          156      3.73%     42.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          132      3.15%     45.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           70      1.67%     46.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           68      1.62%     48.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           60      1.43%     49.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2097     50.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         4187                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2631104                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               50.044896                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.39                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  52574871500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        13523160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7187730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      141286320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4150049280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1797010500                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  18675479040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   24784536030                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   471.414106                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  48529504156                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1755520000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2289847344                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        16372020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         8701935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      152246220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4150049280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2057571750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  18456059040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   24841000245                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   472.488083                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  47958493598                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1755520000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2860857902                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  52574871500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              39030                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2081                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2081                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         39030                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        82222                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        82222                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  82222                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2631104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2631104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2631104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             41111                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   41111    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               41111                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  52574871500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            63546464                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          214986644                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            373845                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       104451                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       327448                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            40645                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            59593                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           59593                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        325483                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        48362                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       975928                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       322849                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1298777                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     41628480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     13752704                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               55381184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           40651                       # Total snoops (count)
system.tol2bus.snoopTraffic                       384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           474087                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000049                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006965                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 474064    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     23      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             474087                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  52574871500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          864569500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         488238971                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         161938492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
