--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml gpu_test_top.twx gpu_test_top.ncd -o gpu_test_top.twr
gpu_test_top.pcf

Design file:              gpu_test_top.ncd
Physical constraint file: gpu_test_top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK_33MHZ_FPGA
------------+------------+------------+--------------------+--------+
            |Max Setup to|Max Hold to |                    | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
------------+------------+------------+--------------------+--------+
GPIO_SW_C   |    4.262(R)|    2.310(R)|CLK_33MHZ_FPGA_IBUFG|   0.000|
------------+------------+------------+--------------------+--------+

Clock CLK_27MHZ_FPGA to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
dvi_d<0>    |    3.597(R)|gpu/gpuclk        |   0.000|
            |    3.597(F)|gpu/gpuclk        |   0.000|
dvi_d<1>    |    3.597(R)|gpu/gpuclk        |   0.000|
            |    3.597(F)|gpu/gpuclk        |   0.000|
dvi_d<2>    |    3.665(R)|gpu/gpuclk        |   0.000|
            |    3.665(F)|gpu/gpuclk        |   0.000|
dvi_d<3>    |    3.671(R)|gpu/gpuclk        |   0.000|
            |    3.671(F)|gpu/gpuclk        |   0.000|
dvi_d<4>    |    3.602(R)|gpu/gpuclk        |   0.000|
            |    3.602(F)|gpu/gpuclk        |   0.000|
dvi_d<5>    |    3.612(R)|gpu/gpuclk        |   0.000|
            |    3.612(F)|gpu/gpuclk        |   0.000|
dvi_d<6>    |    3.671(R)|gpu/gpuclk        |   0.000|
            |    3.671(F)|gpu/gpuclk        |   0.000|
dvi_d<7>    |    3.676(R)|gpu/gpuclk        |   0.000|
            |    3.676(F)|gpu/gpuclk        |   0.000|
dvi_d<8>    |    3.579(R)|gpu/gpuclk        |   0.000|
            |    3.579(F)|gpu/gpuclk        |   0.000|
dvi_d<9>    |    3.589(R)|gpu/gpuclk        |   0.000|
            |    3.589(F)|gpu/gpuclk        |   0.000|
dvi_d<10>   |    3.691(R)|gpu/gpuclk        |   0.000|
            |    3.691(F)|gpu/gpuclk        |   0.000|
dvi_d<11>   |    3.683(R)|gpu/gpuclk        |   0.000|
            |    3.683(F)|gpu/gpuclk        |   0.000|
dvi_de      |    7.807(R)|gpu/gpuclk        |   0.000|
dvi_hs      |    5.824(R)|gpu/gpuclk        |   0.000|
dvi_scl     |    6.572(F)|gpu/gpuclk        |   0.000|
dvi_sda     |    6.687(F)|gpu/gpuclk        |   0.000|
dvi_vs      |    5.668(R)|gpu/gpuclk        |   0.000|
dvi_xclk_n  |    5.780(R)|gpu/gpuclk        |   0.000|
            |    5.780(F)|gpu/gpuclk        |   0.000|
dvi_xclk_p  |    5.785(R)|gpu/gpuclk        |   0.000|
            |    5.785(F)|gpu/gpuclk        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_27MHZ_FPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_27MHZ_FPGA |   17.165|         |   10.554|    5.707|
CLK_33MHZ_FPGA |   11.117|         |   10.554|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_33MHZ_FPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_27MHZ_FPGA |   17.165|         |         |         |
CLK_33MHZ_FPGA |   11.117|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |    1.430|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 24 11:14:07 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 466 MB



