<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>VKPFSOC_TOP</design>
	<target_verilog>C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\VKPFSOC_TOP.vm</target_verilog>
</SynplifyOutput>
