// Seed: 1746160919
module module_0 (
    output wor id_0,
    input wand id_1
    , id_17,
    output tri0 id_2,
    output tri id_3,
    input wand id_4,
    input supply1 id_5,
    output uwire id_6,
    output tri1 id_7,
    output tri id_8,
    input tri0 id_9,
    output tri1 id_10,
    output supply0 id_11,
    input tri0 id_12,
    output tri1 id_13,
    output wire id_14,
    output tri1 id_15
);
  wire id_18, id_19;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output logic id_0,
    output tri id_1,
    input tri id_2,
    output uwire id_3,
    input wor id_4,
    input uwire id_5,
    output wand id_6,
    input supply0 id_7,
    input supply0 id_8,
    output supply1 id_9,
    output supply0 id_10,
    output tri0 id_11,
    input supply0 id_12,
    input tri id_13,
    output supply0 id_14,
    input tri0 id_15,
    input wor id_16,
    output uwire id_17,
    output uwire id_18,
    input tri id_19,
    output supply1 id_20,
    input tri id_21
    , id_25,
    output tri1 id_22,
    input tri id_23
);
  wire id_26;
  assign id_25 = id_26 ? id_15 : id_21;
  wire id_27;
  always begin : LABEL_0
    id_0 <= 1;
  end
  id_28(
      .id_0((1) - -id_5), .id_1(id_18 * id_11), .id_2(1), .id_3(id_18)
  );
  wire id_29;
  wire id_30;
  wire id_31;
  if (1'b0) begin : LABEL_0
    wire id_32;
  end
  module_0 modCall_1 (
      id_6,
      id_23,
      id_10,
      id_6,
      id_19,
      id_5,
      id_20,
      id_25,
      id_14,
      id_12,
      id_14,
      id_9,
      id_19,
      id_18,
      id_25,
      id_20
  );
endmodule
