// Seed: 1307842394
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(negedge id_3);
  assign id_2 = (1);
  wire id_8;
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1,
    input  tri0  id_2
);
  wor id_4;
  assign id_4 = 1;
  assign id_1 = id_2;
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4,
      id_5
  );
endmodule
