/*Icron Technologies ***** Copyright 2015 All Rights Reserved. ******/
/**/
/**** This file is auto generated by IDesignSpec (http://www.agnisys.com) . Please do not edit this file. ****/
/* created by        : Mohsen Nahvi*/
/* generated by      : Mohsen.Nahvi*/
/* generated from    : C:\cygwin64\home\Mohsen.Nahvi\blackbird_network_develop\m_upp\regs\ids\upp_regs.docx*/
/* IDesignSpec rev   : 6.8.10.0*/

/**** This code is generated with following settings ****/
/* Reg Width                  : 32*/
/* Address Unit               : 8*/
/* C++ Types int              : uint%d_t*/
/* Bus Type                   : APB*/
/* BigEndian                  : true*/
/* LittleEndian               : true*/
/* Dist. Decode and Readback  : false*/
/*--------------------------------------------------------------------------------------------------------------- */

/*block : upp */

#ifndef _UPP_REGS_H_
#define _UPP_REGS_H_

#ifndef __ASSEMBLER__
#ifndef __ASSEMBLER__
typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv24 : 8;
            uint32_t major : 8;           /* 23:16 SW=ro HW=ro 0x4 */
            uint32_t minor : 8;           /* 15:8 SW=ro HW=ro 0x4 */
            uint32_t patch : 8;           /* 7:0 SW=ro HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t patch : 8;           /* 0:7 SW=ro HW=ro 0x0 */
            uint32_t minor : 8;           /* 8:15 SW=ro HW=ro 0x4 */
            uint32_t major : 8;           /* 16:23 SW=ro HW=ro 0x4 */
            uint32_t resv24 : 8;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_version;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv20 : 12;
            uint32_t ping_non_rspns_cnt : 4;           /* 19:16 SW=rw HW=ro 0x3 */
            uint32_t dp_max_numb_cnt : 7;           /* 15:9 SW=rw HW=ro 0x3A */
            uint32_t dp_max_time_cnt : 9;           /* 8:0 SW=rw HW=ro 0x108 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t dp_max_time_cnt : 9;           /* 0:8 SW=rw HW=ro 0x108 */
            uint32_t dp_max_numb_cnt : 7;           /* 9:15 SW=rw HW=ro 0x3A */
            uint32_t ping_non_rspns_cnt : 4;           /* 16:19 SW=rw HW=ro 0x3 */
            uint32_t resv20 : 12;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_config0;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv31 : 1;
            uint32_t limit_num_pings_snt : 1;           /* 30 SW=rw HW=ro 0x1 */
            uint32_t iso_dev_non_rspns_cnt : 4;           /* 29:26 SW=rw HW=ro 0x3 */
            uint32_t lex_buff_max_cnt : 6;           /* 25:20 SW=rw HW=ro 0x2D */
            uint32_t disable_itp_delta : 1;           /* 19 SW=rw HW=ro 0x0 */
            uint32_t max_itp_deviation_2fix : 10;           /* 18:9 SW=rw HW=ro 0x80 */
            uint32_t limit_max_burst : 1;           /* 8 SW=rw HW=ro 0x1 */
            uint32_t bulk_term_en : 1;           /* 7 SW=rw HW=ro 0x1 */
            uint32_t ping_term_en : 1;           /* 6 SW=rw HW=ro 0x0 */
            uint32_t ctrl_trfr_int_mode : 1;           /* 5 SW=rw HW=ro 0x0 */
            uint32_t init_ept : 1;           /* 4 SW=rw HW=ro 0x0 */
            uint32_t itp_gen : 1;           /* 3 SW=rw HW=ro 0x0 */
            uint32_t itp_manager_en : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t ctrl_manager_en : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t clr_ctrl_trfr_mgr : 1;           /* 0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t clr_ctrl_trfr_mgr : 1;           /* 0 SW=rw HW=ro 0x0 */
            uint32_t ctrl_manager_en : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t itp_manager_en : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t itp_gen : 1;           /* 3 SW=rw HW=ro 0x0 */
            uint32_t init_ept : 1;           /* 4 SW=rw HW=ro 0x0 */
            uint32_t ctrl_trfr_int_mode : 1;           /* 5 SW=rw HW=ro 0x0 */
            uint32_t ping_term_en : 1;           /* 6 SW=rw HW=ro 0x0 */
            uint32_t bulk_term_en : 1;           /* 7 SW=rw HW=ro 0x1 */
            uint32_t limit_max_burst : 1;           /* 8 SW=rw HW=ro 0x1 */
            uint32_t max_itp_deviation_2fix : 10;           /* 9:18 SW=rw HW=ro 0x80 */
            uint32_t disable_itp_delta : 1;           /* 19 SW=rw HW=ro 0x0 */
            uint32_t lex_buff_max_cnt : 6;           /* 20:25 SW=rw HW=ro 0x2D */
            uint32_t iso_dev_non_rspns_cnt : 4;           /* 26:29 SW=rw HW=ro 0x3 */
            uint32_t limit_num_pings_snt : 1;           /* 30 SW=rw HW=ro 0x1 */
            uint32_t resv31 : 1;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_control;

/*section : id_mgr_fifo */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv24 : 8;
            uint32_t major : 8;           /* 23:16 SW=ro HW=na 0x1 */
            uint32_t minor : 8;           /* 15:8 SW=ro HW=na 0x1 */
            uint32_t patch : 8;           /* 7:0 SW=ro HW=na 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t patch : 8;           /* 0:7 SW=ro HW=na 0x0 */
            uint32_t minor : 8;           /* 8:15 SW=ro HW=na 0x1 */
            uint32_t major : 8;           /* 16:23 SW=ro HW=na 0x1 */
            uint32_t resv24 : 8;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_id_mgr_fifo_version;

/*section : write_engine */

/*section : config0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv1 : 31;
            uint32_t wclr : 1;           /* 0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t wclr : 1;           /* 0 SW=rw HW=ro 0x0 */
            uint32_t resv1 : 31;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_id_mgr_fifo_write_engine_config0_clear;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv4 : 28;
            uint32_t drp_on_sop : 1;           /* 3 SW=rw HW=ro 0x0 */
            uint32_t drp_on_pkt_err : 1;           /* 2 SW=rw HW=ro 0x1 */
            uint32_t pkt_strm : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t flw_ctrl_en : 1;           /* 0 SW=rw HW=ro 0x1 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t flw_ctrl_en : 1;           /* 0 SW=rw HW=ro 0x1 */
            uint32_t pkt_strm : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t drp_on_pkt_err : 1;           /* 2 SW=rw HW=ro 0x1 */
            uint32_t drp_on_sop : 1;           /* 3 SW=rw HW=ro 0x0 */
            uint32_t resv4 : 28;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_id_mgr_fifo_write_engine_config0_mode;

typedef union {
    struct {
        uint32_t ntfy_lmt : 32;           /* 31:0 SW=rw HW=ro 0x0 */
    } bf;
    uint32_t  dw;
} upp_id_mgr_fifo_write_engine_config0_notify_limit;

typedef struct {
    upp_id_mgr_fifo_write_engine_config0_clear  clear;
    upp_id_mgr_fifo_write_engine_config0_mode  mode;
    upp_id_mgr_fifo_write_engine_config0_notify_limit  notify_limit;
    
} upp_id_mgr_fifo_write_engine_config0;


/*section : stats0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv10 : 22;
            uint32_t flow_ctrl : 1;           /* 9 SW=rw HW=ro 0x0 */
            uint32_t drp_pkt_wr : 1;           /* 8 SW=rw HW=ro 0x0 */
            uint32_t drp_pkt_rd : 1;           /* 7 SW=rw HW=ro 0x0 */
            uint32_t wflush_act : 1;           /* 6 SW=rw HW=ro 0x0 */
            uint32_t pkt_sop_err : 1;           /* 5 SW=rw HW=ro 0x0 */
            uint32_t pkt_err : 1;           /* 4 SW=rw HW=ro 0x0 */
            uint32_t fifo_full_err : 1;           /* 3 SW=rw HW=ro 0x0 */
            uint32_t pkt_max_byte_cnt_err : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t pfifo_dcount : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t nfifo_dcount : 1;           /* 0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t nfifo_dcount : 1;           /* 0 SW=rw HW=ro 0x0 */
            uint32_t pfifo_dcount : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t pkt_max_byte_cnt_err : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t fifo_full_err : 1;           /* 3 SW=rw HW=ro 0x0 */
            uint32_t pkt_err : 1;           /* 4 SW=rw HW=ro 0x0 */
            uint32_t pkt_sop_err : 1;           /* 5 SW=rw HW=ro 0x0 */
            uint32_t wflush_act : 1;           /* 6 SW=rw HW=ro 0x0 */
            uint32_t drp_pkt_rd : 1;           /* 7 SW=rw HW=ro 0x0 */
            uint32_t drp_pkt_wr : 1;           /* 8 SW=rw HW=ro 0x0 */
            uint32_t flow_ctrl : 1;           /* 9 SW=rw HW=ro 0x0 */
            uint32_t resv10 : 22;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_id_mgr_fifo_write_engine_stats0_rd2clr_config;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t nfifo_dcount : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t nfifo_dcount : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_id_mgr_fifo_write_engine_stats0_nfifo_dcount;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t pfifo_dcount : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t pfifo_dcount : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_id_mgr_fifo_write_engine_stats0_pfifo_dcount;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t pkt_max_byte_cnt_err : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t pkt_max_byte_cnt_err : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_id_mgr_fifo_write_engine_stats0_pkt_max_byte_cnt_err;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t fifo_full_err : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t fifo_full_err : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_id_mgr_fifo_write_engine_stats0_fifo_full_err;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t pkt_err : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t pkt_err : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_id_mgr_fifo_write_engine_stats0_pkt_err;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t pkt_sop_err : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t pkt_sop_err : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_id_mgr_fifo_write_engine_stats0_pkt_sop_err;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t wflush_act : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t wflush_act : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_id_mgr_fifo_write_engine_stats0_wflush_act;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t drp_pkt_rd : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t drp_pkt_rd : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_id_mgr_fifo_write_engine_stats0_drp_pkt_rd;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t drp_pkt_wr : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t drp_pkt_wr : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_id_mgr_fifo_write_engine_stats0_drp_pkt_wr;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t flow_ctrl : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t flow_ctrl : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_id_mgr_fifo_write_engine_stats0_flow_ctrl;

typedef struct {
    upp_id_mgr_fifo_write_engine_stats0_rd2clr_config  rd2clr_config;
    upp_id_mgr_fifo_write_engine_stats0_nfifo_dcount  nfifo_dcount;
    upp_id_mgr_fifo_write_engine_stats0_pfifo_dcount  pfifo_dcount;
    upp_id_mgr_fifo_write_engine_stats0_pkt_max_byte_cnt_err  pkt_max_byte_cnt_err;
    upp_id_mgr_fifo_write_engine_stats0_fifo_full_err  fifo_full_err;
    upp_id_mgr_fifo_write_engine_stats0_pkt_err  pkt_err;
    upp_id_mgr_fifo_write_engine_stats0_pkt_sop_err  pkt_sop_err;
    upp_id_mgr_fifo_write_engine_stats0_wflush_act  wflush_act;
    upp_id_mgr_fifo_write_engine_stats0_drp_pkt_rd  drp_pkt_rd;
    upp_id_mgr_fifo_write_engine_stats0_drp_pkt_wr  drp_pkt_wr;
    upp_id_mgr_fifo_write_engine_stats0_flow_ctrl  flow_ctrl;
    
} upp_id_mgr_fifo_write_engine_stats0;


typedef struct {
    
    union {
        upp_id_mgr_fifo_write_engine_config0 s;
        uint8_t filler[0xC];
    } config0;
    
    union {
        upp_id_mgr_fifo_write_engine_stats0 s;
        uint8_t filler[0x2C];
    } stats0;
    
} upp_id_mgr_fifo_write_engine;


/*section : read_engine */

/*section : config0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv1 : 31;
            uint32_t rclr : 1;           /* 0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t rclr : 1;           /* 0 SW=rw HW=ro 0x0 */
            uint32_t resv1 : 31;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_id_mgr_fifo_read_engine_config0_clear;

typedef struct {
    upp_id_mgr_fifo_read_engine_config0_clear  clear;
    
} upp_id_mgr_fifo_read_engine_config0;


/*section : stats0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv3 : 29;
            uint32_t flow_ctrl : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t drp_pkt : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t rflush_act : 1;           /* 0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t rflush_act : 1;           /* 0 SW=rw HW=ro 0x0 */
            uint32_t drp_pkt : 1;           /* 1 SW=rw HW=ro 0x0 */
            uint32_t flow_ctrl : 1;           /* 2 SW=rw HW=ro 0x0 */
            uint32_t resv3 : 29;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_id_mgr_fifo_read_engine_stats0_rd2clr_config;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t rflush_act : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t rflush_act : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_id_mgr_fifo_read_engine_stats0_rflush_act;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t drp_pkt : 8;           /* 7:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t drp_pkt : 8;           /* 0:7 SW=ro HW=wo 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_id_mgr_fifo_read_engine_stats0_drp_pkt;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t flow_ctrl : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t flow_ctrl : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_id_mgr_fifo_read_engine_stats0_flow_ctrl;

typedef struct {
    upp_id_mgr_fifo_read_engine_stats0_rd2clr_config  rd2clr_config;
    upp_id_mgr_fifo_read_engine_stats0_rflush_act  rflush_act;
    upp_id_mgr_fifo_read_engine_stats0_drp_pkt  drp_pkt;
    upp_id_mgr_fifo_read_engine_stats0_flow_ctrl  flow_ctrl;
    
} upp_id_mgr_fifo_read_engine_stats0;


typedef struct {
    
    union {
        upp_id_mgr_fifo_read_engine_config0 s;
        uint8_t filler[0x4];
    } config0;
    
    union {
        upp_id_mgr_fifo_read_engine_stats0 s;
        uint8_t filler[0x10];
    } stats0;
    
} upp_id_mgr_fifo_read_engine;


typedef struct {
    upp_id_mgr_fifo_version  version;
    
    union {
        upp_id_mgr_fifo_write_engine s;
        uint8_t filler[0x38];
    } write_engine;
    
    union {
        upp_id_mgr_fifo_read_engine s;
        uint8_t filler[0x14];
    } read_engine;
    
} upp_id_mgr_fifo;


/*section : iso_lex_fifo_0 */

/*section : write_engine */

/*section : config0 */

/*section : stats0 */

/*section : read_engine */

/*section : config0 */

/*section : stats0 */

/*section : iso_lex_fifo_1 */

/*section : write_engine */

/*section : config0 */

/*section : stats0 */

/*section : read_engine */

/*section : config0 */

/*section : stats0 */

/*section : iso_lex_fifo_2 */

/*section : write_engine */

/*section : config0 */

/*section : stats0 */

/*section : read_engine */

/*section : config0 */

/*section : stats0 */

/*section : iso_lex_fifo_3 */

/*section : write_engine */

/*section : config0 */

/*section : stats0 */

/*section : read_engine */

/*section : config0 */

/*section : stats0 */

/*section : iso_rex_fifo */

/*section : write_engine */

/*section : config0 */

/*section : stats0 */

/*section : read_engine */

/*section : config0 */

/*section : stats0 */

/*section : ctrl_trfr_h2d_fifo */

/*section : write_engine */

/*section : config0 */

/*section : stats0 */

/*section : read_engine */

/*section : config0 */

/*section : stats0 */

/*section : ctrl_trfr_d2h_fifo */

/*section : write_engine */

/*section : config0 */

/*section : stats0 */

/*section : read_engine */

/*section : config0 */

/*section : stats0 */

/*section : ctrl_trfr */

typedef union {
    struct {
        uint32_t h2d_data : 32;           /* 31:0 SW=ro HW=wo 0x0 */
    } bf;
    uint32_t  dw;
} upp_ctrl_trfr_h2d_data;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv17 : 15;
            uint32_t srdy : 1;           /* 16 SW=ro HW=wo 0x0 */
            uint32_t time_tag : 12;           /* 15:4 SW=ro HW=wo 0x0 */
            uint32_t vlane : 2;           /* 3:2 SW=ro HW=wo 0x0 */
            uint32_t eop : 1;           /* 1 SW=ro HW=wo 0x0 */
            uint32_t sop : 1;           /* 0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t sop : 1;           /* 0 SW=ro HW=wo 0x0 */
            uint32_t eop : 1;           /* 1 SW=ro HW=wo 0x0 */
            uint32_t vlane : 2;           /* 2:3 SW=ro HW=wo 0x0 */
            uint32_t time_tag : 12;           /* 4:15 SW=ro HW=wo 0x0 */
            uint32_t srdy : 1;           /* 16 SW=ro HW=wo 0x0 */
            uint32_t resv17 : 15;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_ctrl_trfr_h2d_ctrl;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t cycles : 8;           /* 7:0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t cycles : 8;           /* 0:7 SW=rw HW=ro 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_ctrl_trfr_h2d_skip;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv12 : 20;
            uint32_t squelch_en : 1;           /* 11 SW=rw HW=ro 0x1 */
            uint32_t crc32_term_value : 10;           /* 10:1 SW=rw HW=ro 0x1 */
            uint32_t crc32_err_inj_en : 1;           /* 0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t crc32_err_inj_en : 1;           /* 0 SW=rw HW=ro 0x0 */
            uint32_t crc32_term_value : 10;           /* 1:10 SW=rw HW=ro 0x1 */
            uint32_t squelch_en : 1;           /* 11 SW=rw HW=ro 0x1 */
            uint32_t resv12 : 20;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_ctrl_trfr_h2d_dbg;

typedef union {
    struct {
        uint32_t d2h_data : 32;           /* 31:0 SW=ro HW=wo 0x0 */
    } bf;
    uint32_t  dw;
} upp_ctrl_trfr_d2h_data;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv17 : 15;
            uint32_t srdy : 1;           /* 16 SW=ro HW=wo 0x0 */
            uint32_t time_tag : 12;           /* 15:4 SW=ro HW=wo 0x0 */
            uint32_t vlane : 2;           /* 3:2 SW=ro HW=wo 0x0 */
            uint32_t eop : 1;           /* 1 SW=ro HW=wo 0x0 */
            uint32_t sop : 1;           /* 0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t sop : 1;           /* 0 SW=ro HW=wo 0x0 */
            uint32_t eop : 1;           /* 1 SW=ro HW=wo 0x0 */
            uint32_t vlane : 2;           /* 2:3 SW=ro HW=wo 0x0 */
            uint32_t time_tag : 12;           /* 4:15 SW=ro HW=wo 0x0 */
            uint32_t srdy : 1;           /* 16 SW=ro HW=wo 0x0 */
            uint32_t resv17 : 15;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_ctrl_trfr_d2h_ctrl;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t cycles : 8;           /* 7:0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t cycles : 8;           /* 0:7 SW=rw HW=ro 0x0 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_ctrl_trfr_d2h_skip;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv12 : 20;
            uint32_t squelch_en : 1;           /* 11 SW=rw HW=ro 0x1 */
            uint32_t crc32_term_value : 10;           /* 10:1 SW=rw HW=ro 0x1 */
            uint32_t crc32_err_inj_en : 1;           /* 0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t crc32_err_inj_en : 1;           /* 0 SW=rw HW=ro 0x0 */
            uint32_t crc32_term_value : 10;           /* 1:10 SW=rw HW=ro 0x1 */
            uint32_t squelch_en : 1;           /* 11 SW=rw HW=ro 0x1 */
            uint32_t resv12 : 20;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_ctrl_trfr_d2h_dbg;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv7 : 25;
            uint32_t device_addr : 7;           /* 6:0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t device_addr : 7;           /* 0:6 SW=rw HW=ro 0x0 */
            uint32_t resv7 : 25;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_ctrl_trfr_cmpltd;

typedef struct {
    upp_ctrl_trfr_h2d_data  h2d_data;
    upp_ctrl_trfr_h2d_ctrl  h2d_ctrl;
    upp_ctrl_trfr_h2d_skip  h2d_skip;
    upp_ctrl_trfr_h2d_dbg  h2d_dbg;
    upp_ctrl_trfr_d2h_data  d2h_data;
    upp_ctrl_trfr_d2h_ctrl  d2h_ctrl;
    upp_ctrl_trfr_d2h_skip  d2h_skip;
    upp_ctrl_trfr_d2h_dbg  d2h_dbg;
    upp_ctrl_trfr_cmpltd  cmpltd;
    
    
    
} upp_ctrl_trfr;


/*section : endpoint_tbl */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv22 : 10;
            uint32_t null_en : 1;           /* 21 SW=rw HW=ro 0x0 */
            uint32_t bm_attributes_tt : 2;           /* 20:19 SW=rw HW=ro 0x0 */
            uint32_t qid : 8;           /* 18:11 SW=rw HW=ro 0x0 */
            uint32_t device_addr : 7;           /* 10:4 SW=rw HW=ro 0x0 */
            uint32_t ept_num : 4;           /* 3:0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t ept_num : 4;           /* 0:3 SW=rw HW=ro 0x0 */
            uint32_t device_addr : 7;           /* 4:10 SW=rw HW=ro 0x0 */
            uint32_t qid : 8;           /* 11:18 SW=rw HW=ro 0x0 */
            uint32_t bm_attributes_tt : 2;           /* 19:20 SW=rw HW=ro 0x0 */
            uint32_t null_en : 1;           /* 21 SW=rw HW=ro 0x0 */
            uint32_t resv22 : 10;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_endpoint_tbl_config0;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv22 : 10;
            uint32_t crdt_chk_value : 2;           /* 21:20 SW=rw HW=ro 0x0 */
            uint32_t max_burst : 4;           /* 19:16 SW=rw HW=ro 0x0 */
            uint32_t coded_binterval : 16;           /* 15:0 SW=rw HW=ro 0x1 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t coded_binterval : 16;           /* 0:15 SW=rw HW=ro 0x1 */
            uint32_t max_burst : 4;           /* 16:19 SW=rw HW=ro 0x0 */
            uint32_t crdt_chk_value : 2;           /* 20:21 SW=rw HW=ro 0x0 */
            uint32_t resv22 : 10;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_endpoint_tbl_config1;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv8 : 24;
            uint32_t total_qid : 8;           /* 7:0 SW=ro HW=wo 0x1 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t total_qid : 8;           /* 0:7 SW=ro HW=wo 0x1 */
            uint32_t resv8 : 24;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_endpoint_tbl_total_qid;

typedef union {
    struct {
        uint32_t qid_assigned0 : 32;           /* 31:0 SW=ro HW=wo 0x1 */
    } bf;
    uint32_t  dw;
} upp_endpoint_tbl_qid_assigned0;

typedef struct {
    upp_endpoint_tbl_config0  config0;
    upp_endpoint_tbl_config1  config1;
    upp_endpoint_tbl_total_qid  total_qid;
    upp_endpoint_tbl_qid_assigned0  qid_assigned0;
    
    
    
} upp_endpoint_tbl;


/*section : stats0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv1 : 31;
            uint32_t missing_itp : 1;           /* 0 SW=rw HW=ro 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t missing_itp : 1;           /* 0 SW=rw HW=ro 0x0 */
            uint32_t resv1 : 31;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_stats0_rd2clr_config;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv16 : 16;
            uint32_t missing_itp : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t missing_itp : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t resv16 : 16;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_stats0_missing_itp;

typedef struct {
    upp_stats0_rd2clr_config  rd2clr_config;
    upp_stats0_missing_itp  missing_itp;
    
    
    
} upp_stats0;


/*section : irq0 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv2 : 30;
            uint32_t d2h_pkt : 1;           /* 1 SW=rw HW=na 0x0 */
            uint32_t h2d_pkt : 1;           /* 0 SW=rw HW=na 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t h2d_pkt : 1;           /* 0 SW=rw HW=na 0x0 */
            uint32_t d2h_pkt : 1;           /* 1 SW=rw HW=na 0x0 */
            uint32_t resv2 : 30;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_irq0_enable;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv2 : 30;
            uint32_t d2h_pkt : 1;           /* 1 SW=r/w1c HW=wo 0x0 */
            uint32_t h2d_pkt : 1;           /* 0 SW=r/w1c HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t h2d_pkt : 1;           /* 0 SW=r/w1c HW=wo 0x0 */
            uint32_t d2h_pkt : 1;           /* 1 SW=r/w1c HW=wo 0x0 */
            uint32_t resv2 : 30;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_irq0_pending;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv2 : 30;
            uint32_t d2h_pkt : 1;           /* 1 SW=ro HW=na 0x0 */
            uint32_t h2d_pkt : 1;           /* 0 SW=ro HW=na 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t h2d_pkt : 1;           /* 0 SW=ro HW=na 0x0 */
            uint32_t d2h_pkt : 1;           /* 1 SW=ro HW=na 0x0 */
            uint32_t resv2 : 30;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_irq0_pending_irq;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            
            uint32_t resv2 : 30;
            uint32_t d2h_pkt : 1;           /* 1 SW=ro HW=wo 0x0 */
            uint32_t h2d_pkt : 1;           /* 0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t h2d_pkt : 1;           /* 0 SW=ro HW=wo 0x0 */
            uint32_t d2h_pkt : 1;           /* 1 SW=ro HW=wo 0x0 */
            uint32_t resv2 : 30;
        } bf;
        
    #endif
    uint32_t  dw;
} upp_irq0_raw;

typedef struct {
    upp_irq0_enable  enable;
    upp_irq0_pending  pending;
    upp_irq0_pending_irq  pending_irq;
    upp_irq0_raw  raw;
    
    
    
} upp_irq0;


/*section : irq1 */

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            uint32_t ping_not_respond : 16;           /* 31:16 SW=rw HW=na 0x0 */
            uint32_t iso_not_respond : 16;           /* 15:0 SW=rw HW=na 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t iso_not_respond : 16;           /* 0:15 SW=rw HW=na 0x0 */
            uint32_t ping_not_respond : 16;           /* 16:31 SW=rw HW=na 0x0 */
        } bf;
        
    #endif
    uint32_t  dw;
} upp_irq1_enable;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            uint32_t ping_not_respond : 16;           /* 31:16 SW=r/w1c HW=wo 0x0 */
            uint32_t iso_not_respond : 16;           /* 15:0 SW=r/w1c HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t iso_not_respond : 16;           /* 0:15 SW=r/w1c HW=wo 0x0 */
            uint32_t ping_not_respond : 16;           /* 16:31 SW=r/w1c HW=wo 0x0 */
        } bf;
        
    #endif
    uint32_t  dw;
} upp_irq1_pending;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            uint32_t ping_not_respond : 16;           /* 31:16 SW=ro HW=na 0x0 */
            uint32_t iso_not_respond : 16;           /* 15:0 SW=ro HW=na 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t iso_not_respond : 16;           /* 0:15 SW=ro HW=na 0x0 */
            uint32_t ping_not_respond : 16;           /* 16:31 SW=ro HW=na 0x0 */
        } bf;
        
    #endif
    uint32_t  dw;
} upp_irq1_pending_irq;

typedef union {
    #ifdef IDS_BIG_ENDIAN
        struct {
            uint32_t ping_not_respond : 16;           /* 31:16 SW=ro HW=wo 0x0 */
            uint32_t iso_not_respond : 16;           /* 15:0 SW=ro HW=wo 0x0 */
        } bf;
        
    #else     /* IDS_LITTLE_ENDIAN */
        struct {
            uint32_t iso_not_respond : 16;           /* 0:15 SW=ro HW=wo 0x0 */
            uint32_t ping_not_respond : 16;           /* 16:31 SW=ro HW=wo 0x0 */
        } bf;
        
    #endif
    uint32_t  dw;
} upp_irq1_raw;

typedef struct {
    upp_irq1_enable  enable;
    upp_irq1_pending  pending;
    upp_irq1_pending_irq  pending_irq;
    upp_irq1_raw  raw;
    
    
    
} upp_irq1;


typedef struct {
    upp_version  version;
    upp_config0  config0;
    upp_control  control;
    
    union {
        upp_id_mgr_fifo s;
        uint8_t filler[0x50];
    } id_mgr_fifo;
    
    union {
        upp_id_mgr_fifo s;
        uint8_t filler[0x50];
    } iso_lex_fifo_0;
    
    union {
        upp_id_mgr_fifo s;
        uint8_t filler[0x50];
    } iso_lex_fifo_1;
    
    union {
        upp_id_mgr_fifo s;
        uint8_t filler[0x50];
    } iso_lex_fifo_2;
    
    union {
        upp_id_mgr_fifo s;
        uint8_t filler[0x50];
    } iso_lex_fifo_3;
    
    union {
        upp_id_mgr_fifo s;
        uint8_t filler[0x50];
    } iso_rex_fifo;
    
    union {
        upp_id_mgr_fifo s;
        uint8_t filler[0x50];
    } ctrl_trfr_h2d_fifo;
    
    union {
        upp_id_mgr_fifo s;
        uint8_t filler[0x50];
    } ctrl_trfr_d2h_fifo;
    
    union {
        upp_ctrl_trfr s;
        uint8_t filler[0x24];
    } ctrl_trfr;
    
    union {
        upp_endpoint_tbl s;
        uint8_t filler[0x10];
    } endpoint_tbl;
    
    union {
        upp_stats0 s;
        uint8_t filler[0x8];
    } stats0;
    
    union {
        upp_irq0 s;
        uint8_t filler[0x10];
    } irq0;
    
    union {
        upp_irq1 s;
        uint8_t filler[0x10];
    } irq1;
    
    
    uint8_t filler11[0x18];
    
    
} upp_s;


#endif   //__ASSEMBLER__


#endif // __ASSEMBLER__
#define upp_version_READMASK 0xFFFFFF
#define upp_version_WRITEMASK 0x0
#define upp_version_VOLATILEMASK 0x0
#define upp_version_RESETMASK 0xFFFFFF
#define upp_version_DEFAULT 0x00040400

#define upp_config0_READMASK 0xFFFFF
#define upp_config0_WRITEMASK 0xFFFFF
#define upp_config0_VOLATILEMASK 0x0
#define upp_config0_RESETMASK 0xFFFFF
#define upp_config0_DEFAULT 0x00037508

#define upp_control_READMASK 0x7FFFFFFF
#define upp_control_WRITEMASK 0x7FFFFFFF
#define upp_control_VOLATILEMASK 0x0
#define upp_control_RESETMASK 0x7FFFFFFF
#define upp_control_DEFAULT 0x4ED10180

#define upp_id_mgr_fifo_version_READMASK 0xFFFFFF
#define upp_id_mgr_fifo_version_WRITEMASK 0x0
#define upp_id_mgr_fifo_version_VOLATILEMASK 0x0
#define upp_id_mgr_fifo_version_RESETMASK 0xFFFFFF
#define upp_id_mgr_fifo_version_DEFAULT 0x00010100

#define upp_id_mgr_fifo_write_engine_config0_clear_READMASK 0x1
#define upp_id_mgr_fifo_write_engine_config0_clear_WRITEMASK 0x1
#define upp_id_mgr_fifo_write_engine_config0_clear_VOLATILEMASK 0x0
#define upp_id_mgr_fifo_write_engine_config0_clear_RESETMASK 0x1
#define upp_id_mgr_fifo_write_engine_config0_clear_DEFAULT 0x00000000

#define upp_id_mgr_fifo_write_engine_config0_mode_READMASK 0xF
#define upp_id_mgr_fifo_write_engine_config0_mode_WRITEMASK 0xF
#define upp_id_mgr_fifo_write_engine_config0_mode_VOLATILEMASK 0x0
#define upp_id_mgr_fifo_write_engine_config0_mode_RESETMASK 0xF
#define upp_id_mgr_fifo_write_engine_config0_mode_DEFAULT 0x00000005

#define upp_id_mgr_fifo_write_engine_config0_notify_limit_READMASK 0xFFFFFFFF
#define upp_id_mgr_fifo_write_engine_config0_notify_limit_WRITEMASK 0xFFFFFFFF
#define upp_id_mgr_fifo_write_engine_config0_notify_limit_VOLATILEMASK 0x0
#define upp_id_mgr_fifo_write_engine_config0_notify_limit_RESETMASK 0xFFFFFFFF
#define upp_id_mgr_fifo_write_engine_config0_notify_limit_DEFAULT 0x00000000

#define upp_id_mgr_fifo_write_engine_stats0_rd2clr_config_READMASK 0x3FF
#define upp_id_mgr_fifo_write_engine_stats0_rd2clr_config_WRITEMASK 0x3FF
#define upp_id_mgr_fifo_write_engine_stats0_rd2clr_config_VOLATILEMASK 0x0
#define upp_id_mgr_fifo_write_engine_stats0_rd2clr_config_RESETMASK 0x3FF
#define upp_id_mgr_fifo_write_engine_stats0_rd2clr_config_DEFAULT 0x00000000

#define upp_id_mgr_fifo_write_engine_stats0_nfifo_dcount_READMASK 0xFFFF
#define upp_id_mgr_fifo_write_engine_stats0_nfifo_dcount_WRITEMASK 0x0
#define upp_id_mgr_fifo_write_engine_stats0_nfifo_dcount_VOLATILEMASK 0xFFFF
#define upp_id_mgr_fifo_write_engine_stats0_nfifo_dcount_RESETMASK 0xFFFF
#define upp_id_mgr_fifo_write_engine_stats0_nfifo_dcount_DEFAULT 0x00000000

#define upp_id_mgr_fifo_write_engine_stats0_pfifo_dcount_READMASK 0xFFFF
#define upp_id_mgr_fifo_write_engine_stats0_pfifo_dcount_WRITEMASK 0x0
#define upp_id_mgr_fifo_write_engine_stats0_pfifo_dcount_VOLATILEMASK 0xFFFF
#define upp_id_mgr_fifo_write_engine_stats0_pfifo_dcount_RESETMASK 0xFFFF
#define upp_id_mgr_fifo_write_engine_stats0_pfifo_dcount_DEFAULT 0x00000000

#define upp_id_mgr_fifo_write_engine_stats0_pkt_max_byte_cnt_err_READMASK 0xFF
#define upp_id_mgr_fifo_write_engine_stats0_pkt_max_byte_cnt_err_WRITEMASK 0x0
#define upp_id_mgr_fifo_write_engine_stats0_pkt_max_byte_cnt_err_VOLATILEMASK 0xFF
#define upp_id_mgr_fifo_write_engine_stats0_pkt_max_byte_cnt_err_RESETMASK 0xFF
#define upp_id_mgr_fifo_write_engine_stats0_pkt_max_byte_cnt_err_DEFAULT 0x00000000

#define upp_id_mgr_fifo_write_engine_stats0_fifo_full_err_READMASK 0xFF
#define upp_id_mgr_fifo_write_engine_stats0_fifo_full_err_WRITEMASK 0x0
#define upp_id_mgr_fifo_write_engine_stats0_fifo_full_err_VOLATILEMASK 0xFF
#define upp_id_mgr_fifo_write_engine_stats0_fifo_full_err_RESETMASK 0xFF
#define upp_id_mgr_fifo_write_engine_stats0_fifo_full_err_DEFAULT 0x00000000

#define upp_id_mgr_fifo_write_engine_stats0_pkt_err_READMASK 0xFF
#define upp_id_mgr_fifo_write_engine_stats0_pkt_err_WRITEMASK 0x0
#define upp_id_mgr_fifo_write_engine_stats0_pkt_err_VOLATILEMASK 0xFF
#define upp_id_mgr_fifo_write_engine_stats0_pkt_err_RESETMASK 0xFF
#define upp_id_mgr_fifo_write_engine_stats0_pkt_err_DEFAULT 0x00000000

#define upp_id_mgr_fifo_write_engine_stats0_pkt_sop_err_READMASK 0xFF
#define upp_id_mgr_fifo_write_engine_stats0_pkt_sop_err_WRITEMASK 0x0
#define upp_id_mgr_fifo_write_engine_stats0_pkt_sop_err_VOLATILEMASK 0xFF
#define upp_id_mgr_fifo_write_engine_stats0_pkt_sop_err_RESETMASK 0xFF
#define upp_id_mgr_fifo_write_engine_stats0_pkt_sop_err_DEFAULT 0x00000000

#define upp_id_mgr_fifo_write_engine_stats0_wflush_act_READMASK 0xFF
#define upp_id_mgr_fifo_write_engine_stats0_wflush_act_WRITEMASK 0x0
#define upp_id_mgr_fifo_write_engine_stats0_wflush_act_VOLATILEMASK 0xFF
#define upp_id_mgr_fifo_write_engine_stats0_wflush_act_RESETMASK 0xFF
#define upp_id_mgr_fifo_write_engine_stats0_wflush_act_DEFAULT 0x00000000

#define upp_id_mgr_fifo_write_engine_stats0_drp_pkt_rd_READMASK 0xFF
#define upp_id_mgr_fifo_write_engine_stats0_drp_pkt_rd_WRITEMASK 0x0
#define upp_id_mgr_fifo_write_engine_stats0_drp_pkt_rd_VOLATILEMASK 0xFF
#define upp_id_mgr_fifo_write_engine_stats0_drp_pkt_rd_RESETMASK 0xFF
#define upp_id_mgr_fifo_write_engine_stats0_drp_pkt_rd_DEFAULT 0x00000000

#define upp_id_mgr_fifo_write_engine_stats0_drp_pkt_wr_READMASK 0xFF
#define upp_id_mgr_fifo_write_engine_stats0_drp_pkt_wr_WRITEMASK 0x0
#define upp_id_mgr_fifo_write_engine_stats0_drp_pkt_wr_VOLATILEMASK 0xFF
#define upp_id_mgr_fifo_write_engine_stats0_drp_pkt_wr_RESETMASK 0xFF
#define upp_id_mgr_fifo_write_engine_stats0_drp_pkt_wr_DEFAULT 0x00000000

#define upp_id_mgr_fifo_write_engine_stats0_flow_ctrl_READMASK 0xFFFF
#define upp_id_mgr_fifo_write_engine_stats0_flow_ctrl_WRITEMASK 0x0
#define upp_id_mgr_fifo_write_engine_stats0_flow_ctrl_VOLATILEMASK 0xFFFF
#define upp_id_mgr_fifo_write_engine_stats0_flow_ctrl_RESETMASK 0xFFFF
#define upp_id_mgr_fifo_write_engine_stats0_flow_ctrl_DEFAULT 0x00000000

#define upp_id_mgr_fifo_read_engine_config0_clear_READMASK 0x1
#define upp_id_mgr_fifo_read_engine_config0_clear_WRITEMASK 0x1
#define upp_id_mgr_fifo_read_engine_config0_clear_VOLATILEMASK 0x0
#define upp_id_mgr_fifo_read_engine_config0_clear_RESETMASK 0x1
#define upp_id_mgr_fifo_read_engine_config0_clear_DEFAULT 0x00000000

#define upp_id_mgr_fifo_read_engine_stats0_rd2clr_config_READMASK 0x7
#define upp_id_mgr_fifo_read_engine_stats0_rd2clr_config_WRITEMASK 0x7
#define upp_id_mgr_fifo_read_engine_stats0_rd2clr_config_VOLATILEMASK 0x0
#define upp_id_mgr_fifo_read_engine_stats0_rd2clr_config_RESETMASK 0x7
#define upp_id_mgr_fifo_read_engine_stats0_rd2clr_config_DEFAULT 0x00000000

#define upp_id_mgr_fifo_read_engine_stats0_rflush_act_READMASK 0xFF
#define upp_id_mgr_fifo_read_engine_stats0_rflush_act_WRITEMASK 0x0
#define upp_id_mgr_fifo_read_engine_stats0_rflush_act_VOLATILEMASK 0xFF
#define upp_id_mgr_fifo_read_engine_stats0_rflush_act_RESETMASK 0xFF
#define upp_id_mgr_fifo_read_engine_stats0_rflush_act_DEFAULT 0x00000000

#define upp_id_mgr_fifo_read_engine_stats0_drp_pkt_READMASK 0xFF
#define upp_id_mgr_fifo_read_engine_stats0_drp_pkt_WRITEMASK 0x0
#define upp_id_mgr_fifo_read_engine_stats0_drp_pkt_VOLATILEMASK 0xFF
#define upp_id_mgr_fifo_read_engine_stats0_drp_pkt_RESETMASK 0xFF
#define upp_id_mgr_fifo_read_engine_stats0_drp_pkt_DEFAULT 0x00000000

#define upp_id_mgr_fifo_read_engine_stats0_flow_ctrl_READMASK 0xFFFF
#define upp_id_mgr_fifo_read_engine_stats0_flow_ctrl_WRITEMASK 0x0
#define upp_id_mgr_fifo_read_engine_stats0_flow_ctrl_VOLATILEMASK 0xFFFF
#define upp_id_mgr_fifo_read_engine_stats0_flow_ctrl_RESETMASK 0xFFFF
#define upp_id_mgr_fifo_read_engine_stats0_flow_ctrl_DEFAULT 0x00000000

#define upp_iso_lex_fifo_0_version_READMASK 0xFFFFFF
#define upp_iso_lex_fifo_0_version_WRITEMASK 0x0
#define upp_iso_lex_fifo_0_version_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_0_version_RESETMASK 0xFFFFFF
#define upp_iso_lex_fifo_0_version_DEFAULT 0x00010100

#define upp_iso_lex_fifo_0_write_engine_config0_clear_READMASK 0x1
#define upp_iso_lex_fifo_0_write_engine_config0_clear_WRITEMASK 0x1
#define upp_iso_lex_fifo_0_write_engine_config0_clear_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_0_write_engine_config0_clear_RESETMASK 0x1
#define upp_iso_lex_fifo_0_write_engine_config0_clear_DEFAULT 0x00000000

#define upp_iso_lex_fifo_0_write_engine_config0_mode_READMASK 0xF
#define upp_iso_lex_fifo_0_write_engine_config0_mode_WRITEMASK 0xF
#define upp_iso_lex_fifo_0_write_engine_config0_mode_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_0_write_engine_config0_mode_RESETMASK 0xF
#define upp_iso_lex_fifo_0_write_engine_config0_mode_DEFAULT 0x00000005

#define upp_iso_lex_fifo_0_write_engine_config0_notify_limit_READMASK 0xFFFFFFFF
#define upp_iso_lex_fifo_0_write_engine_config0_notify_limit_WRITEMASK 0xFFFFFFFF
#define upp_iso_lex_fifo_0_write_engine_config0_notify_limit_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_0_write_engine_config0_notify_limit_RESETMASK 0xFFFFFFFF
#define upp_iso_lex_fifo_0_write_engine_config0_notify_limit_DEFAULT 0x00000000

#define upp_iso_lex_fifo_0_write_engine_stats0_rd2clr_config_READMASK 0x3FF
#define upp_iso_lex_fifo_0_write_engine_stats0_rd2clr_config_WRITEMASK 0x3FF
#define upp_iso_lex_fifo_0_write_engine_stats0_rd2clr_config_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_0_write_engine_stats0_rd2clr_config_RESETMASK 0x3FF
#define upp_iso_lex_fifo_0_write_engine_stats0_rd2clr_config_DEFAULT 0x00000000

#define upp_iso_lex_fifo_0_write_engine_stats0_nfifo_dcount_READMASK 0xFFFF
#define upp_iso_lex_fifo_0_write_engine_stats0_nfifo_dcount_WRITEMASK 0x0
#define upp_iso_lex_fifo_0_write_engine_stats0_nfifo_dcount_VOLATILEMASK 0xFFFF
#define upp_iso_lex_fifo_0_write_engine_stats0_nfifo_dcount_RESETMASK 0xFFFF
#define upp_iso_lex_fifo_0_write_engine_stats0_nfifo_dcount_DEFAULT 0x00000000

#define upp_iso_lex_fifo_0_write_engine_stats0_pfifo_dcount_READMASK 0xFFFF
#define upp_iso_lex_fifo_0_write_engine_stats0_pfifo_dcount_WRITEMASK 0x0
#define upp_iso_lex_fifo_0_write_engine_stats0_pfifo_dcount_VOLATILEMASK 0xFFFF
#define upp_iso_lex_fifo_0_write_engine_stats0_pfifo_dcount_RESETMASK 0xFFFF
#define upp_iso_lex_fifo_0_write_engine_stats0_pfifo_dcount_DEFAULT 0x00000000

#define upp_iso_lex_fifo_0_write_engine_stats0_pkt_max_byte_cnt_err_READMASK 0xFF
#define upp_iso_lex_fifo_0_write_engine_stats0_pkt_max_byte_cnt_err_WRITEMASK 0x0
#define upp_iso_lex_fifo_0_write_engine_stats0_pkt_max_byte_cnt_err_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_0_write_engine_stats0_pkt_max_byte_cnt_err_RESETMASK 0xFF
#define upp_iso_lex_fifo_0_write_engine_stats0_pkt_max_byte_cnt_err_DEFAULT 0x00000000

#define upp_iso_lex_fifo_0_write_engine_stats0_fifo_full_err_READMASK 0xFF
#define upp_iso_lex_fifo_0_write_engine_stats0_fifo_full_err_WRITEMASK 0x0
#define upp_iso_lex_fifo_0_write_engine_stats0_fifo_full_err_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_0_write_engine_stats0_fifo_full_err_RESETMASK 0xFF
#define upp_iso_lex_fifo_0_write_engine_stats0_fifo_full_err_DEFAULT 0x00000000

#define upp_iso_lex_fifo_0_write_engine_stats0_pkt_err_READMASK 0xFF
#define upp_iso_lex_fifo_0_write_engine_stats0_pkt_err_WRITEMASK 0x0
#define upp_iso_lex_fifo_0_write_engine_stats0_pkt_err_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_0_write_engine_stats0_pkt_err_RESETMASK 0xFF
#define upp_iso_lex_fifo_0_write_engine_stats0_pkt_err_DEFAULT 0x00000000

#define upp_iso_lex_fifo_0_write_engine_stats0_pkt_sop_err_READMASK 0xFF
#define upp_iso_lex_fifo_0_write_engine_stats0_pkt_sop_err_WRITEMASK 0x0
#define upp_iso_lex_fifo_0_write_engine_stats0_pkt_sop_err_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_0_write_engine_stats0_pkt_sop_err_RESETMASK 0xFF
#define upp_iso_lex_fifo_0_write_engine_stats0_pkt_sop_err_DEFAULT 0x00000000

#define upp_iso_lex_fifo_0_write_engine_stats0_wflush_act_READMASK 0xFF
#define upp_iso_lex_fifo_0_write_engine_stats0_wflush_act_WRITEMASK 0x0
#define upp_iso_lex_fifo_0_write_engine_stats0_wflush_act_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_0_write_engine_stats0_wflush_act_RESETMASK 0xFF
#define upp_iso_lex_fifo_0_write_engine_stats0_wflush_act_DEFAULT 0x00000000

#define upp_iso_lex_fifo_0_write_engine_stats0_drp_pkt_rd_READMASK 0xFF
#define upp_iso_lex_fifo_0_write_engine_stats0_drp_pkt_rd_WRITEMASK 0x0
#define upp_iso_lex_fifo_0_write_engine_stats0_drp_pkt_rd_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_0_write_engine_stats0_drp_pkt_rd_RESETMASK 0xFF
#define upp_iso_lex_fifo_0_write_engine_stats0_drp_pkt_rd_DEFAULT 0x00000000

#define upp_iso_lex_fifo_0_write_engine_stats0_drp_pkt_wr_READMASK 0xFF
#define upp_iso_lex_fifo_0_write_engine_stats0_drp_pkt_wr_WRITEMASK 0x0
#define upp_iso_lex_fifo_0_write_engine_stats0_drp_pkt_wr_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_0_write_engine_stats0_drp_pkt_wr_RESETMASK 0xFF
#define upp_iso_lex_fifo_0_write_engine_stats0_drp_pkt_wr_DEFAULT 0x00000000

#define upp_iso_lex_fifo_0_write_engine_stats0_flow_ctrl_READMASK 0xFFFF
#define upp_iso_lex_fifo_0_write_engine_stats0_flow_ctrl_WRITEMASK 0x0
#define upp_iso_lex_fifo_0_write_engine_stats0_flow_ctrl_VOLATILEMASK 0xFFFF
#define upp_iso_lex_fifo_0_write_engine_stats0_flow_ctrl_RESETMASK 0xFFFF
#define upp_iso_lex_fifo_0_write_engine_stats0_flow_ctrl_DEFAULT 0x00000000

#define upp_iso_lex_fifo_0_read_engine_config0_clear_READMASK 0x1
#define upp_iso_lex_fifo_0_read_engine_config0_clear_WRITEMASK 0x1
#define upp_iso_lex_fifo_0_read_engine_config0_clear_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_0_read_engine_config0_clear_RESETMASK 0x1
#define upp_iso_lex_fifo_0_read_engine_config0_clear_DEFAULT 0x00000000

#define upp_iso_lex_fifo_0_read_engine_stats0_rd2clr_config_READMASK 0x7
#define upp_iso_lex_fifo_0_read_engine_stats0_rd2clr_config_WRITEMASK 0x7
#define upp_iso_lex_fifo_0_read_engine_stats0_rd2clr_config_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_0_read_engine_stats0_rd2clr_config_RESETMASK 0x7
#define upp_iso_lex_fifo_0_read_engine_stats0_rd2clr_config_DEFAULT 0x00000000

#define upp_iso_lex_fifo_0_read_engine_stats0_rflush_act_READMASK 0xFF
#define upp_iso_lex_fifo_0_read_engine_stats0_rflush_act_WRITEMASK 0x0
#define upp_iso_lex_fifo_0_read_engine_stats0_rflush_act_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_0_read_engine_stats0_rflush_act_RESETMASK 0xFF
#define upp_iso_lex_fifo_0_read_engine_stats0_rflush_act_DEFAULT 0x00000000

#define upp_iso_lex_fifo_0_read_engine_stats0_drp_pkt_READMASK 0xFF
#define upp_iso_lex_fifo_0_read_engine_stats0_drp_pkt_WRITEMASK 0x0
#define upp_iso_lex_fifo_0_read_engine_stats0_drp_pkt_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_0_read_engine_stats0_drp_pkt_RESETMASK 0xFF
#define upp_iso_lex_fifo_0_read_engine_stats0_drp_pkt_DEFAULT 0x00000000

#define upp_iso_lex_fifo_0_read_engine_stats0_flow_ctrl_READMASK 0xFFFF
#define upp_iso_lex_fifo_0_read_engine_stats0_flow_ctrl_WRITEMASK 0x0
#define upp_iso_lex_fifo_0_read_engine_stats0_flow_ctrl_VOLATILEMASK 0xFFFF
#define upp_iso_lex_fifo_0_read_engine_stats0_flow_ctrl_RESETMASK 0xFFFF
#define upp_iso_lex_fifo_0_read_engine_stats0_flow_ctrl_DEFAULT 0x00000000

#define upp_iso_lex_fifo_1_version_READMASK 0xFFFFFF
#define upp_iso_lex_fifo_1_version_WRITEMASK 0x0
#define upp_iso_lex_fifo_1_version_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_1_version_RESETMASK 0xFFFFFF
#define upp_iso_lex_fifo_1_version_DEFAULT 0x00010100

#define upp_iso_lex_fifo_1_write_engine_config0_clear_READMASK 0x1
#define upp_iso_lex_fifo_1_write_engine_config0_clear_WRITEMASK 0x1
#define upp_iso_lex_fifo_1_write_engine_config0_clear_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_1_write_engine_config0_clear_RESETMASK 0x1
#define upp_iso_lex_fifo_1_write_engine_config0_clear_DEFAULT 0x00000000

#define upp_iso_lex_fifo_1_write_engine_config0_mode_READMASK 0xF
#define upp_iso_lex_fifo_1_write_engine_config0_mode_WRITEMASK 0xF
#define upp_iso_lex_fifo_1_write_engine_config0_mode_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_1_write_engine_config0_mode_RESETMASK 0xF
#define upp_iso_lex_fifo_1_write_engine_config0_mode_DEFAULT 0x00000005

#define upp_iso_lex_fifo_1_write_engine_config0_notify_limit_READMASK 0xFFFFFFFF
#define upp_iso_lex_fifo_1_write_engine_config0_notify_limit_WRITEMASK 0xFFFFFFFF
#define upp_iso_lex_fifo_1_write_engine_config0_notify_limit_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_1_write_engine_config0_notify_limit_RESETMASK 0xFFFFFFFF
#define upp_iso_lex_fifo_1_write_engine_config0_notify_limit_DEFAULT 0x00000000

#define upp_iso_lex_fifo_1_write_engine_stats0_rd2clr_config_READMASK 0x3FF
#define upp_iso_lex_fifo_1_write_engine_stats0_rd2clr_config_WRITEMASK 0x3FF
#define upp_iso_lex_fifo_1_write_engine_stats0_rd2clr_config_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_1_write_engine_stats0_rd2clr_config_RESETMASK 0x3FF
#define upp_iso_lex_fifo_1_write_engine_stats0_rd2clr_config_DEFAULT 0x00000000

#define upp_iso_lex_fifo_1_write_engine_stats0_nfifo_dcount_READMASK 0xFFFF
#define upp_iso_lex_fifo_1_write_engine_stats0_nfifo_dcount_WRITEMASK 0x0
#define upp_iso_lex_fifo_1_write_engine_stats0_nfifo_dcount_VOLATILEMASK 0xFFFF
#define upp_iso_lex_fifo_1_write_engine_stats0_nfifo_dcount_RESETMASK 0xFFFF
#define upp_iso_lex_fifo_1_write_engine_stats0_nfifo_dcount_DEFAULT 0x00000000

#define upp_iso_lex_fifo_1_write_engine_stats0_pfifo_dcount_READMASK 0xFFFF
#define upp_iso_lex_fifo_1_write_engine_stats0_pfifo_dcount_WRITEMASK 0x0
#define upp_iso_lex_fifo_1_write_engine_stats0_pfifo_dcount_VOLATILEMASK 0xFFFF
#define upp_iso_lex_fifo_1_write_engine_stats0_pfifo_dcount_RESETMASK 0xFFFF
#define upp_iso_lex_fifo_1_write_engine_stats0_pfifo_dcount_DEFAULT 0x00000000

#define upp_iso_lex_fifo_1_write_engine_stats0_pkt_max_byte_cnt_err_READMASK 0xFF
#define upp_iso_lex_fifo_1_write_engine_stats0_pkt_max_byte_cnt_err_WRITEMASK 0x0
#define upp_iso_lex_fifo_1_write_engine_stats0_pkt_max_byte_cnt_err_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_1_write_engine_stats0_pkt_max_byte_cnt_err_RESETMASK 0xFF
#define upp_iso_lex_fifo_1_write_engine_stats0_pkt_max_byte_cnt_err_DEFAULT 0x00000000

#define upp_iso_lex_fifo_1_write_engine_stats0_fifo_full_err_READMASK 0xFF
#define upp_iso_lex_fifo_1_write_engine_stats0_fifo_full_err_WRITEMASK 0x0
#define upp_iso_lex_fifo_1_write_engine_stats0_fifo_full_err_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_1_write_engine_stats0_fifo_full_err_RESETMASK 0xFF
#define upp_iso_lex_fifo_1_write_engine_stats0_fifo_full_err_DEFAULT 0x00000000

#define upp_iso_lex_fifo_1_write_engine_stats0_pkt_err_READMASK 0xFF
#define upp_iso_lex_fifo_1_write_engine_stats0_pkt_err_WRITEMASK 0x0
#define upp_iso_lex_fifo_1_write_engine_stats0_pkt_err_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_1_write_engine_stats0_pkt_err_RESETMASK 0xFF
#define upp_iso_lex_fifo_1_write_engine_stats0_pkt_err_DEFAULT 0x00000000

#define upp_iso_lex_fifo_1_write_engine_stats0_pkt_sop_err_READMASK 0xFF
#define upp_iso_lex_fifo_1_write_engine_stats0_pkt_sop_err_WRITEMASK 0x0
#define upp_iso_lex_fifo_1_write_engine_stats0_pkt_sop_err_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_1_write_engine_stats0_pkt_sop_err_RESETMASK 0xFF
#define upp_iso_lex_fifo_1_write_engine_stats0_pkt_sop_err_DEFAULT 0x00000000

#define upp_iso_lex_fifo_1_write_engine_stats0_wflush_act_READMASK 0xFF
#define upp_iso_lex_fifo_1_write_engine_stats0_wflush_act_WRITEMASK 0x0
#define upp_iso_lex_fifo_1_write_engine_stats0_wflush_act_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_1_write_engine_stats0_wflush_act_RESETMASK 0xFF
#define upp_iso_lex_fifo_1_write_engine_stats0_wflush_act_DEFAULT 0x00000000

#define upp_iso_lex_fifo_1_write_engine_stats0_drp_pkt_rd_READMASK 0xFF
#define upp_iso_lex_fifo_1_write_engine_stats0_drp_pkt_rd_WRITEMASK 0x0
#define upp_iso_lex_fifo_1_write_engine_stats0_drp_pkt_rd_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_1_write_engine_stats0_drp_pkt_rd_RESETMASK 0xFF
#define upp_iso_lex_fifo_1_write_engine_stats0_drp_pkt_rd_DEFAULT 0x00000000

#define upp_iso_lex_fifo_1_write_engine_stats0_drp_pkt_wr_READMASK 0xFF
#define upp_iso_lex_fifo_1_write_engine_stats0_drp_pkt_wr_WRITEMASK 0x0
#define upp_iso_lex_fifo_1_write_engine_stats0_drp_pkt_wr_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_1_write_engine_stats0_drp_pkt_wr_RESETMASK 0xFF
#define upp_iso_lex_fifo_1_write_engine_stats0_drp_pkt_wr_DEFAULT 0x00000000

#define upp_iso_lex_fifo_1_write_engine_stats0_flow_ctrl_READMASK 0xFFFF
#define upp_iso_lex_fifo_1_write_engine_stats0_flow_ctrl_WRITEMASK 0x0
#define upp_iso_lex_fifo_1_write_engine_stats0_flow_ctrl_VOLATILEMASK 0xFFFF
#define upp_iso_lex_fifo_1_write_engine_stats0_flow_ctrl_RESETMASK 0xFFFF
#define upp_iso_lex_fifo_1_write_engine_stats0_flow_ctrl_DEFAULT 0x00000000

#define upp_iso_lex_fifo_1_read_engine_config0_clear_READMASK 0x1
#define upp_iso_lex_fifo_1_read_engine_config0_clear_WRITEMASK 0x1
#define upp_iso_lex_fifo_1_read_engine_config0_clear_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_1_read_engine_config0_clear_RESETMASK 0x1
#define upp_iso_lex_fifo_1_read_engine_config0_clear_DEFAULT 0x00000000

#define upp_iso_lex_fifo_1_read_engine_stats0_rd2clr_config_READMASK 0x7
#define upp_iso_lex_fifo_1_read_engine_stats0_rd2clr_config_WRITEMASK 0x7
#define upp_iso_lex_fifo_1_read_engine_stats0_rd2clr_config_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_1_read_engine_stats0_rd2clr_config_RESETMASK 0x7
#define upp_iso_lex_fifo_1_read_engine_stats0_rd2clr_config_DEFAULT 0x00000000

#define upp_iso_lex_fifo_1_read_engine_stats0_rflush_act_READMASK 0xFF
#define upp_iso_lex_fifo_1_read_engine_stats0_rflush_act_WRITEMASK 0x0
#define upp_iso_lex_fifo_1_read_engine_stats0_rflush_act_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_1_read_engine_stats0_rflush_act_RESETMASK 0xFF
#define upp_iso_lex_fifo_1_read_engine_stats0_rflush_act_DEFAULT 0x00000000

#define upp_iso_lex_fifo_1_read_engine_stats0_drp_pkt_READMASK 0xFF
#define upp_iso_lex_fifo_1_read_engine_stats0_drp_pkt_WRITEMASK 0x0
#define upp_iso_lex_fifo_1_read_engine_stats0_drp_pkt_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_1_read_engine_stats0_drp_pkt_RESETMASK 0xFF
#define upp_iso_lex_fifo_1_read_engine_stats0_drp_pkt_DEFAULT 0x00000000

#define upp_iso_lex_fifo_1_read_engine_stats0_flow_ctrl_READMASK 0xFFFF
#define upp_iso_lex_fifo_1_read_engine_stats0_flow_ctrl_WRITEMASK 0x0
#define upp_iso_lex_fifo_1_read_engine_stats0_flow_ctrl_VOLATILEMASK 0xFFFF
#define upp_iso_lex_fifo_1_read_engine_stats0_flow_ctrl_RESETMASK 0xFFFF
#define upp_iso_lex_fifo_1_read_engine_stats0_flow_ctrl_DEFAULT 0x00000000

#define upp_iso_lex_fifo_2_version_READMASK 0xFFFFFF
#define upp_iso_lex_fifo_2_version_WRITEMASK 0x0
#define upp_iso_lex_fifo_2_version_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_2_version_RESETMASK 0xFFFFFF
#define upp_iso_lex_fifo_2_version_DEFAULT 0x00010100

#define upp_iso_lex_fifo_2_write_engine_config0_clear_READMASK 0x1
#define upp_iso_lex_fifo_2_write_engine_config0_clear_WRITEMASK 0x1
#define upp_iso_lex_fifo_2_write_engine_config0_clear_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_2_write_engine_config0_clear_RESETMASK 0x1
#define upp_iso_lex_fifo_2_write_engine_config0_clear_DEFAULT 0x00000000

#define upp_iso_lex_fifo_2_write_engine_config0_mode_READMASK 0xF
#define upp_iso_lex_fifo_2_write_engine_config0_mode_WRITEMASK 0xF
#define upp_iso_lex_fifo_2_write_engine_config0_mode_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_2_write_engine_config0_mode_RESETMASK 0xF
#define upp_iso_lex_fifo_2_write_engine_config0_mode_DEFAULT 0x00000005

#define upp_iso_lex_fifo_2_write_engine_config0_notify_limit_READMASK 0xFFFFFFFF
#define upp_iso_lex_fifo_2_write_engine_config0_notify_limit_WRITEMASK 0xFFFFFFFF
#define upp_iso_lex_fifo_2_write_engine_config0_notify_limit_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_2_write_engine_config0_notify_limit_RESETMASK 0xFFFFFFFF
#define upp_iso_lex_fifo_2_write_engine_config0_notify_limit_DEFAULT 0x00000000

#define upp_iso_lex_fifo_2_write_engine_stats0_rd2clr_config_READMASK 0x3FF
#define upp_iso_lex_fifo_2_write_engine_stats0_rd2clr_config_WRITEMASK 0x3FF
#define upp_iso_lex_fifo_2_write_engine_stats0_rd2clr_config_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_2_write_engine_stats0_rd2clr_config_RESETMASK 0x3FF
#define upp_iso_lex_fifo_2_write_engine_stats0_rd2clr_config_DEFAULT 0x00000000

#define upp_iso_lex_fifo_2_write_engine_stats0_nfifo_dcount_READMASK 0xFFFF
#define upp_iso_lex_fifo_2_write_engine_stats0_nfifo_dcount_WRITEMASK 0x0
#define upp_iso_lex_fifo_2_write_engine_stats0_nfifo_dcount_VOLATILEMASK 0xFFFF
#define upp_iso_lex_fifo_2_write_engine_stats0_nfifo_dcount_RESETMASK 0xFFFF
#define upp_iso_lex_fifo_2_write_engine_stats0_nfifo_dcount_DEFAULT 0x00000000

#define upp_iso_lex_fifo_2_write_engine_stats0_pfifo_dcount_READMASK 0xFFFF
#define upp_iso_lex_fifo_2_write_engine_stats0_pfifo_dcount_WRITEMASK 0x0
#define upp_iso_lex_fifo_2_write_engine_stats0_pfifo_dcount_VOLATILEMASK 0xFFFF
#define upp_iso_lex_fifo_2_write_engine_stats0_pfifo_dcount_RESETMASK 0xFFFF
#define upp_iso_lex_fifo_2_write_engine_stats0_pfifo_dcount_DEFAULT 0x00000000

#define upp_iso_lex_fifo_2_write_engine_stats0_pkt_max_byte_cnt_err_READMASK 0xFF
#define upp_iso_lex_fifo_2_write_engine_stats0_pkt_max_byte_cnt_err_WRITEMASK 0x0
#define upp_iso_lex_fifo_2_write_engine_stats0_pkt_max_byte_cnt_err_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_2_write_engine_stats0_pkt_max_byte_cnt_err_RESETMASK 0xFF
#define upp_iso_lex_fifo_2_write_engine_stats0_pkt_max_byte_cnt_err_DEFAULT 0x00000000

#define upp_iso_lex_fifo_2_write_engine_stats0_fifo_full_err_READMASK 0xFF
#define upp_iso_lex_fifo_2_write_engine_stats0_fifo_full_err_WRITEMASK 0x0
#define upp_iso_lex_fifo_2_write_engine_stats0_fifo_full_err_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_2_write_engine_stats0_fifo_full_err_RESETMASK 0xFF
#define upp_iso_lex_fifo_2_write_engine_stats0_fifo_full_err_DEFAULT 0x00000000

#define upp_iso_lex_fifo_2_write_engine_stats0_pkt_err_READMASK 0xFF
#define upp_iso_lex_fifo_2_write_engine_stats0_pkt_err_WRITEMASK 0x0
#define upp_iso_lex_fifo_2_write_engine_stats0_pkt_err_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_2_write_engine_stats0_pkt_err_RESETMASK 0xFF
#define upp_iso_lex_fifo_2_write_engine_stats0_pkt_err_DEFAULT 0x00000000

#define upp_iso_lex_fifo_2_write_engine_stats0_pkt_sop_err_READMASK 0xFF
#define upp_iso_lex_fifo_2_write_engine_stats0_pkt_sop_err_WRITEMASK 0x0
#define upp_iso_lex_fifo_2_write_engine_stats0_pkt_sop_err_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_2_write_engine_stats0_pkt_sop_err_RESETMASK 0xFF
#define upp_iso_lex_fifo_2_write_engine_stats0_pkt_sop_err_DEFAULT 0x00000000

#define upp_iso_lex_fifo_2_write_engine_stats0_wflush_act_READMASK 0xFF
#define upp_iso_lex_fifo_2_write_engine_stats0_wflush_act_WRITEMASK 0x0
#define upp_iso_lex_fifo_2_write_engine_stats0_wflush_act_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_2_write_engine_stats0_wflush_act_RESETMASK 0xFF
#define upp_iso_lex_fifo_2_write_engine_stats0_wflush_act_DEFAULT 0x00000000

#define upp_iso_lex_fifo_2_write_engine_stats0_drp_pkt_rd_READMASK 0xFF
#define upp_iso_lex_fifo_2_write_engine_stats0_drp_pkt_rd_WRITEMASK 0x0
#define upp_iso_lex_fifo_2_write_engine_stats0_drp_pkt_rd_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_2_write_engine_stats0_drp_pkt_rd_RESETMASK 0xFF
#define upp_iso_lex_fifo_2_write_engine_stats0_drp_pkt_rd_DEFAULT 0x00000000

#define upp_iso_lex_fifo_2_write_engine_stats0_drp_pkt_wr_READMASK 0xFF
#define upp_iso_lex_fifo_2_write_engine_stats0_drp_pkt_wr_WRITEMASK 0x0
#define upp_iso_lex_fifo_2_write_engine_stats0_drp_pkt_wr_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_2_write_engine_stats0_drp_pkt_wr_RESETMASK 0xFF
#define upp_iso_lex_fifo_2_write_engine_stats0_drp_pkt_wr_DEFAULT 0x00000000

#define upp_iso_lex_fifo_2_write_engine_stats0_flow_ctrl_READMASK 0xFFFF
#define upp_iso_lex_fifo_2_write_engine_stats0_flow_ctrl_WRITEMASK 0x0
#define upp_iso_lex_fifo_2_write_engine_stats0_flow_ctrl_VOLATILEMASK 0xFFFF
#define upp_iso_lex_fifo_2_write_engine_stats0_flow_ctrl_RESETMASK 0xFFFF
#define upp_iso_lex_fifo_2_write_engine_stats0_flow_ctrl_DEFAULT 0x00000000

#define upp_iso_lex_fifo_2_read_engine_config0_clear_READMASK 0x1
#define upp_iso_lex_fifo_2_read_engine_config0_clear_WRITEMASK 0x1
#define upp_iso_lex_fifo_2_read_engine_config0_clear_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_2_read_engine_config0_clear_RESETMASK 0x1
#define upp_iso_lex_fifo_2_read_engine_config0_clear_DEFAULT 0x00000000

#define upp_iso_lex_fifo_2_read_engine_stats0_rd2clr_config_READMASK 0x7
#define upp_iso_lex_fifo_2_read_engine_stats0_rd2clr_config_WRITEMASK 0x7
#define upp_iso_lex_fifo_2_read_engine_stats0_rd2clr_config_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_2_read_engine_stats0_rd2clr_config_RESETMASK 0x7
#define upp_iso_lex_fifo_2_read_engine_stats0_rd2clr_config_DEFAULT 0x00000000

#define upp_iso_lex_fifo_2_read_engine_stats0_rflush_act_READMASK 0xFF
#define upp_iso_lex_fifo_2_read_engine_stats0_rflush_act_WRITEMASK 0x0
#define upp_iso_lex_fifo_2_read_engine_stats0_rflush_act_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_2_read_engine_stats0_rflush_act_RESETMASK 0xFF
#define upp_iso_lex_fifo_2_read_engine_stats0_rflush_act_DEFAULT 0x00000000

#define upp_iso_lex_fifo_2_read_engine_stats0_drp_pkt_READMASK 0xFF
#define upp_iso_lex_fifo_2_read_engine_stats0_drp_pkt_WRITEMASK 0x0
#define upp_iso_lex_fifo_2_read_engine_stats0_drp_pkt_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_2_read_engine_stats0_drp_pkt_RESETMASK 0xFF
#define upp_iso_lex_fifo_2_read_engine_stats0_drp_pkt_DEFAULT 0x00000000

#define upp_iso_lex_fifo_2_read_engine_stats0_flow_ctrl_READMASK 0xFFFF
#define upp_iso_lex_fifo_2_read_engine_stats0_flow_ctrl_WRITEMASK 0x0
#define upp_iso_lex_fifo_2_read_engine_stats0_flow_ctrl_VOLATILEMASK 0xFFFF
#define upp_iso_lex_fifo_2_read_engine_stats0_flow_ctrl_RESETMASK 0xFFFF
#define upp_iso_lex_fifo_2_read_engine_stats0_flow_ctrl_DEFAULT 0x00000000

#define upp_iso_lex_fifo_3_version_READMASK 0xFFFFFF
#define upp_iso_lex_fifo_3_version_WRITEMASK 0x0
#define upp_iso_lex_fifo_3_version_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_3_version_RESETMASK 0xFFFFFF
#define upp_iso_lex_fifo_3_version_DEFAULT 0x00010100

#define upp_iso_lex_fifo_3_write_engine_config0_clear_READMASK 0x1
#define upp_iso_lex_fifo_3_write_engine_config0_clear_WRITEMASK 0x1
#define upp_iso_lex_fifo_3_write_engine_config0_clear_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_3_write_engine_config0_clear_RESETMASK 0x1
#define upp_iso_lex_fifo_3_write_engine_config0_clear_DEFAULT 0x00000000

#define upp_iso_lex_fifo_3_write_engine_config0_mode_READMASK 0xF
#define upp_iso_lex_fifo_3_write_engine_config0_mode_WRITEMASK 0xF
#define upp_iso_lex_fifo_3_write_engine_config0_mode_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_3_write_engine_config0_mode_RESETMASK 0xF
#define upp_iso_lex_fifo_3_write_engine_config0_mode_DEFAULT 0x00000005

#define upp_iso_lex_fifo_3_write_engine_config0_notify_limit_READMASK 0xFFFFFFFF
#define upp_iso_lex_fifo_3_write_engine_config0_notify_limit_WRITEMASK 0xFFFFFFFF
#define upp_iso_lex_fifo_3_write_engine_config0_notify_limit_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_3_write_engine_config0_notify_limit_RESETMASK 0xFFFFFFFF
#define upp_iso_lex_fifo_3_write_engine_config0_notify_limit_DEFAULT 0x00000000

#define upp_iso_lex_fifo_3_write_engine_stats0_rd2clr_config_READMASK 0x3FF
#define upp_iso_lex_fifo_3_write_engine_stats0_rd2clr_config_WRITEMASK 0x3FF
#define upp_iso_lex_fifo_3_write_engine_stats0_rd2clr_config_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_3_write_engine_stats0_rd2clr_config_RESETMASK 0x3FF
#define upp_iso_lex_fifo_3_write_engine_stats0_rd2clr_config_DEFAULT 0x00000000

#define upp_iso_lex_fifo_3_write_engine_stats0_nfifo_dcount_READMASK 0xFFFF
#define upp_iso_lex_fifo_3_write_engine_stats0_nfifo_dcount_WRITEMASK 0x0
#define upp_iso_lex_fifo_3_write_engine_stats0_nfifo_dcount_VOLATILEMASK 0xFFFF
#define upp_iso_lex_fifo_3_write_engine_stats0_nfifo_dcount_RESETMASK 0xFFFF
#define upp_iso_lex_fifo_3_write_engine_stats0_nfifo_dcount_DEFAULT 0x00000000

#define upp_iso_lex_fifo_3_write_engine_stats0_pfifo_dcount_READMASK 0xFFFF
#define upp_iso_lex_fifo_3_write_engine_stats0_pfifo_dcount_WRITEMASK 0x0
#define upp_iso_lex_fifo_3_write_engine_stats0_pfifo_dcount_VOLATILEMASK 0xFFFF
#define upp_iso_lex_fifo_3_write_engine_stats0_pfifo_dcount_RESETMASK 0xFFFF
#define upp_iso_lex_fifo_3_write_engine_stats0_pfifo_dcount_DEFAULT 0x00000000

#define upp_iso_lex_fifo_3_write_engine_stats0_pkt_max_byte_cnt_err_READMASK 0xFF
#define upp_iso_lex_fifo_3_write_engine_stats0_pkt_max_byte_cnt_err_WRITEMASK 0x0
#define upp_iso_lex_fifo_3_write_engine_stats0_pkt_max_byte_cnt_err_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_3_write_engine_stats0_pkt_max_byte_cnt_err_RESETMASK 0xFF
#define upp_iso_lex_fifo_3_write_engine_stats0_pkt_max_byte_cnt_err_DEFAULT 0x00000000

#define upp_iso_lex_fifo_3_write_engine_stats0_fifo_full_err_READMASK 0xFF
#define upp_iso_lex_fifo_3_write_engine_stats0_fifo_full_err_WRITEMASK 0x0
#define upp_iso_lex_fifo_3_write_engine_stats0_fifo_full_err_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_3_write_engine_stats0_fifo_full_err_RESETMASK 0xFF
#define upp_iso_lex_fifo_3_write_engine_stats0_fifo_full_err_DEFAULT 0x00000000

#define upp_iso_lex_fifo_3_write_engine_stats0_pkt_err_READMASK 0xFF
#define upp_iso_lex_fifo_3_write_engine_stats0_pkt_err_WRITEMASK 0x0
#define upp_iso_lex_fifo_3_write_engine_stats0_pkt_err_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_3_write_engine_stats0_pkt_err_RESETMASK 0xFF
#define upp_iso_lex_fifo_3_write_engine_stats0_pkt_err_DEFAULT 0x00000000

#define upp_iso_lex_fifo_3_write_engine_stats0_pkt_sop_err_READMASK 0xFF
#define upp_iso_lex_fifo_3_write_engine_stats0_pkt_sop_err_WRITEMASK 0x0
#define upp_iso_lex_fifo_3_write_engine_stats0_pkt_sop_err_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_3_write_engine_stats0_pkt_sop_err_RESETMASK 0xFF
#define upp_iso_lex_fifo_3_write_engine_stats0_pkt_sop_err_DEFAULT 0x00000000

#define upp_iso_lex_fifo_3_write_engine_stats0_wflush_act_READMASK 0xFF
#define upp_iso_lex_fifo_3_write_engine_stats0_wflush_act_WRITEMASK 0x0
#define upp_iso_lex_fifo_3_write_engine_stats0_wflush_act_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_3_write_engine_stats0_wflush_act_RESETMASK 0xFF
#define upp_iso_lex_fifo_3_write_engine_stats0_wflush_act_DEFAULT 0x00000000

#define upp_iso_lex_fifo_3_write_engine_stats0_drp_pkt_rd_READMASK 0xFF
#define upp_iso_lex_fifo_3_write_engine_stats0_drp_pkt_rd_WRITEMASK 0x0
#define upp_iso_lex_fifo_3_write_engine_stats0_drp_pkt_rd_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_3_write_engine_stats0_drp_pkt_rd_RESETMASK 0xFF
#define upp_iso_lex_fifo_3_write_engine_stats0_drp_pkt_rd_DEFAULT 0x00000000

#define upp_iso_lex_fifo_3_write_engine_stats0_drp_pkt_wr_READMASK 0xFF
#define upp_iso_lex_fifo_3_write_engine_stats0_drp_pkt_wr_WRITEMASK 0x0
#define upp_iso_lex_fifo_3_write_engine_stats0_drp_pkt_wr_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_3_write_engine_stats0_drp_pkt_wr_RESETMASK 0xFF
#define upp_iso_lex_fifo_3_write_engine_stats0_drp_pkt_wr_DEFAULT 0x00000000

#define upp_iso_lex_fifo_3_write_engine_stats0_flow_ctrl_READMASK 0xFFFF
#define upp_iso_lex_fifo_3_write_engine_stats0_flow_ctrl_WRITEMASK 0x0
#define upp_iso_lex_fifo_3_write_engine_stats0_flow_ctrl_VOLATILEMASK 0xFFFF
#define upp_iso_lex_fifo_3_write_engine_stats0_flow_ctrl_RESETMASK 0xFFFF
#define upp_iso_lex_fifo_3_write_engine_stats0_flow_ctrl_DEFAULT 0x00000000

#define upp_iso_lex_fifo_3_read_engine_config0_clear_READMASK 0x1
#define upp_iso_lex_fifo_3_read_engine_config0_clear_WRITEMASK 0x1
#define upp_iso_lex_fifo_3_read_engine_config0_clear_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_3_read_engine_config0_clear_RESETMASK 0x1
#define upp_iso_lex_fifo_3_read_engine_config0_clear_DEFAULT 0x00000000

#define upp_iso_lex_fifo_3_read_engine_stats0_rd2clr_config_READMASK 0x7
#define upp_iso_lex_fifo_3_read_engine_stats0_rd2clr_config_WRITEMASK 0x7
#define upp_iso_lex_fifo_3_read_engine_stats0_rd2clr_config_VOLATILEMASK 0x0
#define upp_iso_lex_fifo_3_read_engine_stats0_rd2clr_config_RESETMASK 0x7
#define upp_iso_lex_fifo_3_read_engine_stats0_rd2clr_config_DEFAULT 0x00000000

#define upp_iso_lex_fifo_3_read_engine_stats0_rflush_act_READMASK 0xFF
#define upp_iso_lex_fifo_3_read_engine_stats0_rflush_act_WRITEMASK 0x0
#define upp_iso_lex_fifo_3_read_engine_stats0_rflush_act_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_3_read_engine_stats0_rflush_act_RESETMASK 0xFF
#define upp_iso_lex_fifo_3_read_engine_stats0_rflush_act_DEFAULT 0x00000000

#define upp_iso_lex_fifo_3_read_engine_stats0_drp_pkt_READMASK 0xFF
#define upp_iso_lex_fifo_3_read_engine_stats0_drp_pkt_WRITEMASK 0x0
#define upp_iso_lex_fifo_3_read_engine_stats0_drp_pkt_VOLATILEMASK 0xFF
#define upp_iso_lex_fifo_3_read_engine_stats0_drp_pkt_RESETMASK 0xFF
#define upp_iso_lex_fifo_3_read_engine_stats0_drp_pkt_DEFAULT 0x00000000

#define upp_iso_lex_fifo_3_read_engine_stats0_flow_ctrl_READMASK 0xFFFF
#define upp_iso_lex_fifo_3_read_engine_stats0_flow_ctrl_WRITEMASK 0x0
#define upp_iso_lex_fifo_3_read_engine_stats0_flow_ctrl_VOLATILEMASK 0xFFFF
#define upp_iso_lex_fifo_3_read_engine_stats0_flow_ctrl_RESETMASK 0xFFFF
#define upp_iso_lex_fifo_3_read_engine_stats0_flow_ctrl_DEFAULT 0x00000000

#define upp_iso_rex_fifo_version_READMASK 0xFFFFFF
#define upp_iso_rex_fifo_version_WRITEMASK 0x0
#define upp_iso_rex_fifo_version_VOLATILEMASK 0x0
#define upp_iso_rex_fifo_version_RESETMASK 0xFFFFFF
#define upp_iso_rex_fifo_version_DEFAULT 0x00010100

#define upp_iso_rex_fifo_write_engine_config0_clear_READMASK 0x1
#define upp_iso_rex_fifo_write_engine_config0_clear_WRITEMASK 0x1
#define upp_iso_rex_fifo_write_engine_config0_clear_VOLATILEMASK 0x0
#define upp_iso_rex_fifo_write_engine_config0_clear_RESETMASK 0x1
#define upp_iso_rex_fifo_write_engine_config0_clear_DEFAULT 0x00000000

#define upp_iso_rex_fifo_write_engine_config0_mode_READMASK 0xF
#define upp_iso_rex_fifo_write_engine_config0_mode_WRITEMASK 0xF
#define upp_iso_rex_fifo_write_engine_config0_mode_VOLATILEMASK 0x0
#define upp_iso_rex_fifo_write_engine_config0_mode_RESETMASK 0xF
#define upp_iso_rex_fifo_write_engine_config0_mode_DEFAULT 0x00000005

#define upp_iso_rex_fifo_write_engine_config0_notify_limit_READMASK 0xFFFFFFFF
#define upp_iso_rex_fifo_write_engine_config0_notify_limit_WRITEMASK 0xFFFFFFFF
#define upp_iso_rex_fifo_write_engine_config0_notify_limit_VOLATILEMASK 0x0
#define upp_iso_rex_fifo_write_engine_config0_notify_limit_RESETMASK 0xFFFFFFFF
#define upp_iso_rex_fifo_write_engine_config0_notify_limit_DEFAULT 0x00000000

#define upp_iso_rex_fifo_write_engine_stats0_rd2clr_config_READMASK 0x3FF
#define upp_iso_rex_fifo_write_engine_stats0_rd2clr_config_WRITEMASK 0x3FF
#define upp_iso_rex_fifo_write_engine_stats0_rd2clr_config_VOLATILEMASK 0x0
#define upp_iso_rex_fifo_write_engine_stats0_rd2clr_config_RESETMASK 0x3FF
#define upp_iso_rex_fifo_write_engine_stats0_rd2clr_config_DEFAULT 0x00000000

#define upp_iso_rex_fifo_write_engine_stats0_nfifo_dcount_READMASK 0xFFFF
#define upp_iso_rex_fifo_write_engine_stats0_nfifo_dcount_WRITEMASK 0x0
#define upp_iso_rex_fifo_write_engine_stats0_nfifo_dcount_VOLATILEMASK 0xFFFF
#define upp_iso_rex_fifo_write_engine_stats0_nfifo_dcount_RESETMASK 0xFFFF
#define upp_iso_rex_fifo_write_engine_stats0_nfifo_dcount_DEFAULT 0x00000000

#define upp_iso_rex_fifo_write_engine_stats0_pfifo_dcount_READMASK 0xFFFF
#define upp_iso_rex_fifo_write_engine_stats0_pfifo_dcount_WRITEMASK 0x0
#define upp_iso_rex_fifo_write_engine_stats0_pfifo_dcount_VOLATILEMASK 0xFFFF
#define upp_iso_rex_fifo_write_engine_stats0_pfifo_dcount_RESETMASK 0xFFFF
#define upp_iso_rex_fifo_write_engine_stats0_pfifo_dcount_DEFAULT 0x00000000

#define upp_iso_rex_fifo_write_engine_stats0_pkt_max_byte_cnt_err_READMASK 0xFF
#define upp_iso_rex_fifo_write_engine_stats0_pkt_max_byte_cnt_err_WRITEMASK 0x0
#define upp_iso_rex_fifo_write_engine_stats0_pkt_max_byte_cnt_err_VOLATILEMASK 0xFF
#define upp_iso_rex_fifo_write_engine_stats0_pkt_max_byte_cnt_err_RESETMASK 0xFF
#define upp_iso_rex_fifo_write_engine_stats0_pkt_max_byte_cnt_err_DEFAULT 0x00000000

#define upp_iso_rex_fifo_write_engine_stats0_fifo_full_err_READMASK 0xFF
#define upp_iso_rex_fifo_write_engine_stats0_fifo_full_err_WRITEMASK 0x0
#define upp_iso_rex_fifo_write_engine_stats0_fifo_full_err_VOLATILEMASK 0xFF
#define upp_iso_rex_fifo_write_engine_stats0_fifo_full_err_RESETMASK 0xFF
#define upp_iso_rex_fifo_write_engine_stats0_fifo_full_err_DEFAULT 0x00000000

#define upp_iso_rex_fifo_write_engine_stats0_pkt_err_READMASK 0xFF
#define upp_iso_rex_fifo_write_engine_stats0_pkt_err_WRITEMASK 0x0
#define upp_iso_rex_fifo_write_engine_stats0_pkt_err_VOLATILEMASK 0xFF
#define upp_iso_rex_fifo_write_engine_stats0_pkt_err_RESETMASK 0xFF
#define upp_iso_rex_fifo_write_engine_stats0_pkt_err_DEFAULT 0x00000000

#define upp_iso_rex_fifo_write_engine_stats0_pkt_sop_err_READMASK 0xFF
#define upp_iso_rex_fifo_write_engine_stats0_pkt_sop_err_WRITEMASK 0x0
#define upp_iso_rex_fifo_write_engine_stats0_pkt_sop_err_VOLATILEMASK 0xFF
#define upp_iso_rex_fifo_write_engine_stats0_pkt_sop_err_RESETMASK 0xFF
#define upp_iso_rex_fifo_write_engine_stats0_pkt_sop_err_DEFAULT 0x00000000

#define upp_iso_rex_fifo_write_engine_stats0_wflush_act_READMASK 0xFF
#define upp_iso_rex_fifo_write_engine_stats0_wflush_act_WRITEMASK 0x0
#define upp_iso_rex_fifo_write_engine_stats0_wflush_act_VOLATILEMASK 0xFF
#define upp_iso_rex_fifo_write_engine_stats0_wflush_act_RESETMASK 0xFF
#define upp_iso_rex_fifo_write_engine_stats0_wflush_act_DEFAULT 0x00000000

#define upp_iso_rex_fifo_write_engine_stats0_drp_pkt_rd_READMASK 0xFF
#define upp_iso_rex_fifo_write_engine_stats0_drp_pkt_rd_WRITEMASK 0x0
#define upp_iso_rex_fifo_write_engine_stats0_drp_pkt_rd_VOLATILEMASK 0xFF
#define upp_iso_rex_fifo_write_engine_stats0_drp_pkt_rd_RESETMASK 0xFF
#define upp_iso_rex_fifo_write_engine_stats0_drp_pkt_rd_DEFAULT 0x00000000

#define upp_iso_rex_fifo_write_engine_stats0_drp_pkt_wr_READMASK 0xFF
#define upp_iso_rex_fifo_write_engine_stats0_drp_pkt_wr_WRITEMASK 0x0
#define upp_iso_rex_fifo_write_engine_stats0_drp_pkt_wr_VOLATILEMASK 0xFF
#define upp_iso_rex_fifo_write_engine_stats0_drp_pkt_wr_RESETMASK 0xFF
#define upp_iso_rex_fifo_write_engine_stats0_drp_pkt_wr_DEFAULT 0x00000000

#define upp_iso_rex_fifo_write_engine_stats0_flow_ctrl_READMASK 0xFFFF
#define upp_iso_rex_fifo_write_engine_stats0_flow_ctrl_WRITEMASK 0x0
#define upp_iso_rex_fifo_write_engine_stats0_flow_ctrl_VOLATILEMASK 0xFFFF
#define upp_iso_rex_fifo_write_engine_stats0_flow_ctrl_RESETMASK 0xFFFF
#define upp_iso_rex_fifo_write_engine_stats0_flow_ctrl_DEFAULT 0x00000000

#define upp_iso_rex_fifo_read_engine_config0_clear_READMASK 0x1
#define upp_iso_rex_fifo_read_engine_config0_clear_WRITEMASK 0x1
#define upp_iso_rex_fifo_read_engine_config0_clear_VOLATILEMASK 0x0
#define upp_iso_rex_fifo_read_engine_config0_clear_RESETMASK 0x1
#define upp_iso_rex_fifo_read_engine_config0_clear_DEFAULT 0x00000000

#define upp_iso_rex_fifo_read_engine_stats0_rd2clr_config_READMASK 0x7
#define upp_iso_rex_fifo_read_engine_stats0_rd2clr_config_WRITEMASK 0x7
#define upp_iso_rex_fifo_read_engine_stats0_rd2clr_config_VOLATILEMASK 0x0
#define upp_iso_rex_fifo_read_engine_stats0_rd2clr_config_RESETMASK 0x7
#define upp_iso_rex_fifo_read_engine_stats0_rd2clr_config_DEFAULT 0x00000000

#define upp_iso_rex_fifo_read_engine_stats0_rflush_act_READMASK 0xFF
#define upp_iso_rex_fifo_read_engine_stats0_rflush_act_WRITEMASK 0x0
#define upp_iso_rex_fifo_read_engine_stats0_rflush_act_VOLATILEMASK 0xFF
#define upp_iso_rex_fifo_read_engine_stats0_rflush_act_RESETMASK 0xFF
#define upp_iso_rex_fifo_read_engine_stats0_rflush_act_DEFAULT 0x00000000

#define upp_iso_rex_fifo_read_engine_stats0_drp_pkt_READMASK 0xFF
#define upp_iso_rex_fifo_read_engine_stats0_drp_pkt_WRITEMASK 0x0
#define upp_iso_rex_fifo_read_engine_stats0_drp_pkt_VOLATILEMASK 0xFF
#define upp_iso_rex_fifo_read_engine_stats0_drp_pkt_RESETMASK 0xFF
#define upp_iso_rex_fifo_read_engine_stats0_drp_pkt_DEFAULT 0x00000000

#define upp_iso_rex_fifo_read_engine_stats0_flow_ctrl_READMASK 0xFFFF
#define upp_iso_rex_fifo_read_engine_stats0_flow_ctrl_WRITEMASK 0x0
#define upp_iso_rex_fifo_read_engine_stats0_flow_ctrl_VOLATILEMASK 0xFFFF
#define upp_iso_rex_fifo_read_engine_stats0_flow_ctrl_RESETMASK 0xFFFF
#define upp_iso_rex_fifo_read_engine_stats0_flow_ctrl_DEFAULT 0x00000000

#define upp_ctrl_trfr_h2d_fifo_version_READMASK 0xFFFFFF
#define upp_ctrl_trfr_h2d_fifo_version_WRITEMASK 0x0
#define upp_ctrl_trfr_h2d_fifo_version_VOLATILEMASK 0x0
#define upp_ctrl_trfr_h2d_fifo_version_RESETMASK 0xFFFFFF
#define upp_ctrl_trfr_h2d_fifo_version_DEFAULT 0x00010100

#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_clear_READMASK 0x1
#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_clear_WRITEMASK 0x1
#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_clear_VOLATILEMASK 0x0
#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_clear_RESETMASK 0x1
#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_clear_DEFAULT 0x00000000

#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_mode_READMASK 0xF
#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_mode_WRITEMASK 0xF
#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_mode_VOLATILEMASK 0x0
#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_mode_RESETMASK 0xF
#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_mode_DEFAULT 0x00000005

#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_notify_limit_READMASK 0xFFFFFFFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_notify_limit_WRITEMASK 0xFFFFFFFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_notify_limit_VOLATILEMASK 0x0
#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_notify_limit_RESETMASK 0xFFFFFFFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_notify_limit_DEFAULT 0x00000000

#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_rd2clr_config_READMASK 0x3FF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_rd2clr_config_WRITEMASK 0x3FF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_rd2clr_config_VOLATILEMASK 0x0
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_rd2clr_config_RESETMASK 0x3FF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_rd2clr_config_DEFAULT 0x00000000

#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_nfifo_dcount_READMASK 0xFFFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_nfifo_dcount_WRITEMASK 0x0
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_nfifo_dcount_VOLATILEMASK 0xFFFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_nfifo_dcount_RESETMASK 0xFFFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_nfifo_dcount_DEFAULT 0x00000000

#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pfifo_dcount_READMASK 0xFFFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pfifo_dcount_WRITEMASK 0x0
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pfifo_dcount_VOLATILEMASK 0xFFFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pfifo_dcount_RESETMASK 0xFFFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pfifo_dcount_DEFAULT 0x00000000

#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pkt_max_byte_cnt_err_READMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pkt_max_byte_cnt_err_WRITEMASK 0x0
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pkt_max_byte_cnt_err_VOLATILEMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pkt_max_byte_cnt_err_RESETMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pkt_max_byte_cnt_err_DEFAULT 0x00000000

#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_fifo_full_err_READMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_fifo_full_err_WRITEMASK 0x0
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_fifo_full_err_VOLATILEMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_fifo_full_err_RESETMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_fifo_full_err_DEFAULT 0x00000000

#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pkt_err_READMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pkt_err_WRITEMASK 0x0
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pkt_err_VOLATILEMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pkt_err_RESETMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pkt_err_DEFAULT 0x00000000

#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pkt_sop_err_READMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pkt_sop_err_WRITEMASK 0x0
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pkt_sop_err_VOLATILEMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pkt_sop_err_RESETMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pkt_sop_err_DEFAULT 0x00000000

#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_wflush_act_READMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_wflush_act_WRITEMASK 0x0
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_wflush_act_VOLATILEMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_wflush_act_RESETMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_wflush_act_DEFAULT 0x00000000

#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_drp_pkt_rd_READMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_drp_pkt_rd_WRITEMASK 0x0
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_drp_pkt_rd_VOLATILEMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_drp_pkt_rd_RESETMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_drp_pkt_rd_DEFAULT 0x00000000

#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_drp_pkt_wr_READMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_drp_pkt_wr_WRITEMASK 0x0
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_drp_pkt_wr_VOLATILEMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_drp_pkt_wr_RESETMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_drp_pkt_wr_DEFAULT 0x00000000

#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_flow_ctrl_READMASK 0xFFFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_flow_ctrl_WRITEMASK 0x0
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_flow_ctrl_VOLATILEMASK 0xFFFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_flow_ctrl_RESETMASK 0xFFFF
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_flow_ctrl_DEFAULT 0x00000000

#define upp_ctrl_trfr_h2d_fifo_read_engine_config0_clear_READMASK 0x1
#define upp_ctrl_trfr_h2d_fifo_read_engine_config0_clear_WRITEMASK 0x1
#define upp_ctrl_trfr_h2d_fifo_read_engine_config0_clear_VOLATILEMASK 0x0
#define upp_ctrl_trfr_h2d_fifo_read_engine_config0_clear_RESETMASK 0x1
#define upp_ctrl_trfr_h2d_fifo_read_engine_config0_clear_DEFAULT 0x00000000

#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_rd2clr_config_READMASK 0x7
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_rd2clr_config_WRITEMASK 0x7
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_rd2clr_config_VOLATILEMASK 0x0
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_rd2clr_config_RESETMASK 0x7
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_rd2clr_config_DEFAULT 0x00000000

#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_rflush_act_READMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_rflush_act_WRITEMASK 0x0
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_rflush_act_VOLATILEMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_rflush_act_RESETMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_rflush_act_DEFAULT 0x00000000

#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_drp_pkt_READMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_drp_pkt_WRITEMASK 0x0
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_drp_pkt_VOLATILEMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_drp_pkt_RESETMASK 0xFF
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_drp_pkt_DEFAULT 0x00000000

#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_flow_ctrl_READMASK 0xFFFF
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_flow_ctrl_WRITEMASK 0x0
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_flow_ctrl_VOLATILEMASK 0xFFFF
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_flow_ctrl_RESETMASK 0xFFFF
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_flow_ctrl_DEFAULT 0x00000000

#define upp_ctrl_trfr_d2h_fifo_version_READMASK 0xFFFFFF
#define upp_ctrl_trfr_d2h_fifo_version_WRITEMASK 0x0
#define upp_ctrl_trfr_d2h_fifo_version_VOLATILEMASK 0x0
#define upp_ctrl_trfr_d2h_fifo_version_RESETMASK 0xFFFFFF
#define upp_ctrl_trfr_d2h_fifo_version_DEFAULT 0x00010100

#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_clear_READMASK 0x1
#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_clear_WRITEMASK 0x1
#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_clear_VOLATILEMASK 0x0
#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_clear_RESETMASK 0x1
#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_clear_DEFAULT 0x00000000

#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_mode_READMASK 0xF
#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_mode_WRITEMASK 0xF
#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_mode_VOLATILEMASK 0x0
#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_mode_RESETMASK 0xF
#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_mode_DEFAULT 0x00000005

#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_notify_limit_READMASK 0xFFFFFFFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_notify_limit_WRITEMASK 0xFFFFFFFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_notify_limit_VOLATILEMASK 0x0
#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_notify_limit_RESETMASK 0xFFFFFFFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_notify_limit_DEFAULT 0x00000000

#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_rd2clr_config_READMASK 0x3FF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_rd2clr_config_WRITEMASK 0x3FF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_rd2clr_config_VOLATILEMASK 0x0
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_rd2clr_config_RESETMASK 0x3FF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_rd2clr_config_DEFAULT 0x00000000

#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_nfifo_dcount_READMASK 0xFFFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_nfifo_dcount_WRITEMASK 0x0
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_nfifo_dcount_VOLATILEMASK 0xFFFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_nfifo_dcount_RESETMASK 0xFFFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_nfifo_dcount_DEFAULT 0x00000000

#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pfifo_dcount_READMASK 0xFFFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pfifo_dcount_WRITEMASK 0x0
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pfifo_dcount_VOLATILEMASK 0xFFFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pfifo_dcount_RESETMASK 0xFFFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pfifo_dcount_DEFAULT 0x00000000

#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pkt_max_byte_cnt_err_READMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pkt_max_byte_cnt_err_WRITEMASK 0x0
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pkt_max_byte_cnt_err_VOLATILEMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pkt_max_byte_cnt_err_RESETMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pkt_max_byte_cnt_err_DEFAULT 0x00000000

#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_fifo_full_err_READMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_fifo_full_err_WRITEMASK 0x0
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_fifo_full_err_VOLATILEMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_fifo_full_err_RESETMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_fifo_full_err_DEFAULT 0x00000000

#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pkt_err_READMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pkt_err_WRITEMASK 0x0
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pkt_err_VOLATILEMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pkt_err_RESETMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pkt_err_DEFAULT 0x00000000

#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pkt_sop_err_READMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pkt_sop_err_WRITEMASK 0x0
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pkt_sop_err_VOLATILEMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pkt_sop_err_RESETMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pkt_sop_err_DEFAULT 0x00000000

#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_wflush_act_READMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_wflush_act_WRITEMASK 0x0
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_wflush_act_VOLATILEMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_wflush_act_RESETMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_wflush_act_DEFAULT 0x00000000

#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_drp_pkt_rd_READMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_drp_pkt_rd_WRITEMASK 0x0
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_drp_pkt_rd_VOLATILEMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_drp_pkt_rd_RESETMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_drp_pkt_rd_DEFAULT 0x00000000

#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_drp_pkt_wr_READMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_drp_pkt_wr_WRITEMASK 0x0
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_drp_pkt_wr_VOLATILEMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_drp_pkt_wr_RESETMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_drp_pkt_wr_DEFAULT 0x00000000

#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_flow_ctrl_READMASK 0xFFFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_flow_ctrl_WRITEMASK 0x0
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_flow_ctrl_VOLATILEMASK 0xFFFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_flow_ctrl_RESETMASK 0xFFFF
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_flow_ctrl_DEFAULT 0x00000000

#define upp_ctrl_trfr_d2h_fifo_read_engine_config0_clear_READMASK 0x1
#define upp_ctrl_trfr_d2h_fifo_read_engine_config0_clear_WRITEMASK 0x1
#define upp_ctrl_trfr_d2h_fifo_read_engine_config0_clear_VOLATILEMASK 0x0
#define upp_ctrl_trfr_d2h_fifo_read_engine_config0_clear_RESETMASK 0x1
#define upp_ctrl_trfr_d2h_fifo_read_engine_config0_clear_DEFAULT 0x00000000

#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_rd2clr_config_READMASK 0x7
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_rd2clr_config_WRITEMASK 0x7
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_rd2clr_config_VOLATILEMASK 0x0
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_rd2clr_config_RESETMASK 0x7
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_rd2clr_config_DEFAULT 0x00000000

#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_rflush_act_READMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_rflush_act_WRITEMASK 0x0
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_rflush_act_VOLATILEMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_rflush_act_RESETMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_rflush_act_DEFAULT 0x00000000

#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_drp_pkt_READMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_drp_pkt_WRITEMASK 0x0
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_drp_pkt_VOLATILEMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_drp_pkt_RESETMASK 0xFF
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_drp_pkt_DEFAULT 0x00000000

#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_flow_ctrl_READMASK 0xFFFF
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_flow_ctrl_WRITEMASK 0x0
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_flow_ctrl_VOLATILEMASK 0xFFFF
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_flow_ctrl_RESETMASK 0xFFFF
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_flow_ctrl_DEFAULT 0x00000000

#define upp_ctrl_trfr_h2d_data_READMASK 0xFFFFFFFF
#define upp_ctrl_trfr_h2d_data_WRITEMASK 0x0
#define upp_ctrl_trfr_h2d_data_VOLATILEMASK 0xFFFFFFFF
#define upp_ctrl_trfr_h2d_data_RESETMASK 0xFFFFFFFF
#define upp_ctrl_trfr_h2d_data_DEFAULT 0x00000000

#define upp_ctrl_trfr_h2d_ctrl_READMASK 0x1FFFF
#define upp_ctrl_trfr_h2d_ctrl_WRITEMASK 0x0
#define upp_ctrl_trfr_h2d_ctrl_VOLATILEMASK 0x1FFFF
#define upp_ctrl_trfr_h2d_ctrl_RESETMASK 0x1FFFF
#define upp_ctrl_trfr_h2d_ctrl_DEFAULT 0x00000000

#define upp_ctrl_trfr_h2d_skip_READMASK 0xFF
#define upp_ctrl_trfr_h2d_skip_WRITEMASK 0xFF
#define upp_ctrl_trfr_h2d_skip_VOLATILEMASK 0x0
#define upp_ctrl_trfr_h2d_skip_RESETMASK 0xFF
#define upp_ctrl_trfr_h2d_skip_DEFAULT 0x00000000

#define upp_ctrl_trfr_h2d_dbg_READMASK 0xFFF
#define upp_ctrl_trfr_h2d_dbg_WRITEMASK 0xFFF
#define upp_ctrl_trfr_h2d_dbg_VOLATILEMASK 0x0
#define upp_ctrl_trfr_h2d_dbg_RESETMASK 0xFFF
#define upp_ctrl_trfr_h2d_dbg_DEFAULT 0x00000802

#define upp_ctrl_trfr_d2h_data_READMASK 0xFFFFFFFF
#define upp_ctrl_trfr_d2h_data_WRITEMASK 0x0
#define upp_ctrl_trfr_d2h_data_VOLATILEMASK 0xFFFFFFFF
#define upp_ctrl_trfr_d2h_data_RESETMASK 0xFFFFFFFF
#define upp_ctrl_trfr_d2h_data_DEFAULT 0x00000000

#define upp_ctrl_trfr_d2h_ctrl_READMASK 0x1FFFF
#define upp_ctrl_trfr_d2h_ctrl_WRITEMASK 0x0
#define upp_ctrl_trfr_d2h_ctrl_VOLATILEMASK 0x1FFFF
#define upp_ctrl_trfr_d2h_ctrl_RESETMASK 0x1FFFF
#define upp_ctrl_trfr_d2h_ctrl_DEFAULT 0x00000000

#define upp_ctrl_trfr_d2h_skip_READMASK 0xFF
#define upp_ctrl_trfr_d2h_skip_WRITEMASK 0xFF
#define upp_ctrl_trfr_d2h_skip_VOLATILEMASK 0x0
#define upp_ctrl_trfr_d2h_skip_RESETMASK 0xFF
#define upp_ctrl_trfr_d2h_skip_DEFAULT 0x00000000

#define upp_ctrl_trfr_d2h_dbg_READMASK 0xFFF
#define upp_ctrl_trfr_d2h_dbg_WRITEMASK 0xFFF
#define upp_ctrl_trfr_d2h_dbg_VOLATILEMASK 0x0
#define upp_ctrl_trfr_d2h_dbg_RESETMASK 0xFFF
#define upp_ctrl_trfr_d2h_dbg_DEFAULT 0x00000802

#define upp_ctrl_trfr_cmpltd_READMASK 0x7F
#define upp_ctrl_trfr_cmpltd_WRITEMASK 0x7F
#define upp_ctrl_trfr_cmpltd_VOLATILEMASK 0x0
#define upp_ctrl_trfr_cmpltd_RESETMASK 0x7F
#define upp_ctrl_trfr_cmpltd_DEFAULT 0x00000000

#define upp_endpoint_tbl_config0_READMASK 0x3FFFFF
#define upp_endpoint_tbl_config0_WRITEMASK 0x3FFFFF
#define upp_endpoint_tbl_config0_VOLATILEMASK 0x0
#define upp_endpoint_tbl_config0_RESETMASK 0x3FFFFF
#define upp_endpoint_tbl_config0_DEFAULT 0x00000000

#define upp_endpoint_tbl_config1_READMASK 0x3FFFFF
#define upp_endpoint_tbl_config1_WRITEMASK 0x3FFFFF
#define upp_endpoint_tbl_config1_VOLATILEMASK 0x0
#define upp_endpoint_tbl_config1_RESETMASK 0x3FFFFF
#define upp_endpoint_tbl_config1_DEFAULT 0x00000001

#define upp_endpoint_tbl_total_qid_READMASK 0xFF
#define upp_endpoint_tbl_total_qid_WRITEMASK 0x0
#define upp_endpoint_tbl_total_qid_VOLATILEMASK 0xFF
#define upp_endpoint_tbl_total_qid_RESETMASK 0xFF
#define upp_endpoint_tbl_total_qid_DEFAULT 0x00000001

#define upp_endpoint_tbl_qid_assigned0_READMASK 0xFFFFFFFF
#define upp_endpoint_tbl_qid_assigned0_WRITEMASK 0x0
#define upp_endpoint_tbl_qid_assigned0_VOLATILEMASK 0xFFFFFFFF
#define upp_endpoint_tbl_qid_assigned0_RESETMASK 0xFFFFFFFF
#define upp_endpoint_tbl_qid_assigned0_DEFAULT 0x00000001

#define upp_stats0_rd2clr_config_READMASK 0x1
#define upp_stats0_rd2clr_config_WRITEMASK 0x1
#define upp_stats0_rd2clr_config_VOLATILEMASK 0x0
#define upp_stats0_rd2clr_config_RESETMASK 0x1
#define upp_stats0_rd2clr_config_DEFAULT 0x00000000

#define upp_stats0_missing_itp_READMASK 0xFFFF
#define upp_stats0_missing_itp_WRITEMASK 0x0
#define upp_stats0_missing_itp_VOLATILEMASK 0xFFFF
#define upp_stats0_missing_itp_RESETMASK 0xFFFF
#define upp_stats0_missing_itp_DEFAULT 0x00000000

#define upp_irq0_enable_READMASK 0x3
#define upp_irq0_enable_WRITEMASK 0x3
#define upp_irq0_enable_VOLATILEMASK 0x0
#define upp_irq0_enable_RESETMASK 0x3
#define upp_irq0_enable_DEFAULT 0x00000000

#define upp_irq0_pending_READMASK 0x3
#define upp_irq0_pending_WRITEMASK 0x3
#define upp_irq0_pending_VOLATILEMASK 0x3
#define upp_irq0_pending_RESETMASK 0x3
#define upp_irq0_pending_DEFAULT 0x00000000

#define upp_irq0_pending_irq_READMASK 0x3
#define upp_irq0_pending_irq_WRITEMASK 0x0
#define upp_irq0_pending_irq_VOLATILEMASK 0x0
#define upp_irq0_pending_irq_RESETMASK 0x3
#define upp_irq0_pending_irq_DEFAULT 0x00000000

#define upp_irq0_raw_READMASK 0x3
#define upp_irq0_raw_WRITEMASK 0x0
#define upp_irq0_raw_VOLATILEMASK 0x3
#define upp_irq0_raw_RESETMASK 0x3
#define upp_irq0_raw_DEFAULT 0x00000000

#define upp_irq1_enable_READMASK 0xFFFFFFFF
#define upp_irq1_enable_WRITEMASK 0xFFFFFFFF
#define upp_irq1_enable_VOLATILEMASK 0x0
#define upp_irq1_enable_RESETMASK 0xFFFFFFFF
#define upp_irq1_enable_DEFAULT 0x00000000

#define upp_irq1_pending_READMASK 0xFFFFFFFF
#define upp_irq1_pending_WRITEMASK 0xFFFFFFFF
#define upp_irq1_pending_VOLATILEMASK 0xFFFFFFFF
#define upp_irq1_pending_RESETMASK 0xFFFFFFFF
#define upp_irq1_pending_DEFAULT 0x00000000

#define upp_irq1_pending_irq_READMASK 0xFFFFFFFF
#define upp_irq1_pending_irq_WRITEMASK 0x0
#define upp_irq1_pending_irq_VOLATILEMASK 0x0
#define upp_irq1_pending_irq_RESETMASK 0xFFFFFFFF
#define upp_irq1_pending_irq_DEFAULT 0x00000000

#define upp_irq1_raw_READMASK 0xFFFFFFFF
#define upp_irq1_raw_WRITEMASK 0x0
#define upp_irq1_raw_VOLATILEMASK 0xFFFFFFFF
#define upp_irq1_raw_RESETMASK 0xFFFFFFFF
#define upp_irq1_raw_DEFAULT 0x00000000

#define upp_s_SIZE 0x300
#define upp_version_SIZE 0x4
#define upp_config0_SIZE 0x4
#define upp_control_SIZE 0x4
#define upp_id_mgr_fifo_SIZE 0x50
#define upp_id_mgr_fifo_version_SIZE 0x4
#define upp_id_mgr_fifo_write_engine_SIZE 0x38
#define upp_id_mgr_fifo_write_engine_config0_SIZE 0xC
#define upp_id_mgr_fifo_write_engine_config0_clear_SIZE 0x4
#define upp_id_mgr_fifo_write_engine_config0_mode_SIZE 0x4
#define upp_id_mgr_fifo_write_engine_config0_notify_limit_SIZE 0x4
#define upp_id_mgr_fifo_write_engine_stats0_SIZE 0x2C
#define upp_id_mgr_fifo_write_engine_stats0_rd2clr_config_SIZE 0x4
#define upp_id_mgr_fifo_write_engine_stats0_nfifo_dcount_SIZE 0x4
#define upp_id_mgr_fifo_write_engine_stats0_pfifo_dcount_SIZE 0x4
#define upp_id_mgr_fifo_write_engine_stats0_pkt_max_byte_cnt_err_SIZE 0x4
#define upp_id_mgr_fifo_write_engine_stats0_fifo_full_err_SIZE 0x4
#define upp_id_mgr_fifo_write_engine_stats0_pkt_err_SIZE 0x4
#define upp_id_mgr_fifo_write_engine_stats0_pkt_sop_err_SIZE 0x4
#define upp_id_mgr_fifo_write_engine_stats0_wflush_act_SIZE 0x4
#define upp_id_mgr_fifo_write_engine_stats0_drp_pkt_rd_SIZE 0x4
#define upp_id_mgr_fifo_write_engine_stats0_drp_pkt_wr_SIZE 0x4
#define upp_id_mgr_fifo_write_engine_stats0_flow_ctrl_SIZE 0x4
#define upp_id_mgr_fifo_read_engine_SIZE 0x14
#define upp_id_mgr_fifo_read_engine_config0_SIZE 0x4
#define upp_id_mgr_fifo_read_engine_config0_clear_SIZE 0x4
#define upp_id_mgr_fifo_read_engine_stats0_SIZE 0x10
#define upp_id_mgr_fifo_read_engine_stats0_rd2clr_config_SIZE 0x4
#define upp_id_mgr_fifo_read_engine_stats0_rflush_act_SIZE 0x4
#define upp_id_mgr_fifo_read_engine_stats0_drp_pkt_SIZE 0x4
#define upp_id_mgr_fifo_read_engine_stats0_flow_ctrl_SIZE 0x4
#define upp_iso_lex_fifo_0_SIZE 0x50
#define upp_iso_lex_fifo_0_version_SIZE 0x4
#define upp_iso_lex_fifo_0_write_engine_SIZE 0x38
#define upp_iso_lex_fifo_0_write_engine_config0_SIZE 0xC
#define upp_iso_lex_fifo_0_write_engine_config0_clear_SIZE 0x4
#define upp_iso_lex_fifo_0_write_engine_config0_mode_SIZE 0x4
#define upp_iso_lex_fifo_0_write_engine_config0_notify_limit_SIZE 0x4
#define upp_iso_lex_fifo_0_write_engine_stats0_SIZE 0x2C
#define upp_iso_lex_fifo_0_write_engine_stats0_rd2clr_config_SIZE 0x4
#define upp_iso_lex_fifo_0_write_engine_stats0_nfifo_dcount_SIZE 0x4
#define upp_iso_lex_fifo_0_write_engine_stats0_pfifo_dcount_SIZE 0x4
#define upp_iso_lex_fifo_0_write_engine_stats0_pkt_max_byte_cnt_err_SIZE 0x4
#define upp_iso_lex_fifo_0_write_engine_stats0_fifo_full_err_SIZE 0x4
#define upp_iso_lex_fifo_0_write_engine_stats0_pkt_err_SIZE 0x4
#define upp_iso_lex_fifo_0_write_engine_stats0_pkt_sop_err_SIZE 0x4
#define upp_iso_lex_fifo_0_write_engine_stats0_wflush_act_SIZE 0x4
#define upp_iso_lex_fifo_0_write_engine_stats0_drp_pkt_rd_SIZE 0x4
#define upp_iso_lex_fifo_0_write_engine_stats0_drp_pkt_wr_SIZE 0x4
#define upp_iso_lex_fifo_0_write_engine_stats0_flow_ctrl_SIZE 0x4
#define upp_iso_lex_fifo_0_read_engine_SIZE 0x14
#define upp_iso_lex_fifo_0_read_engine_config0_SIZE 0x4
#define upp_iso_lex_fifo_0_read_engine_config0_clear_SIZE 0x4
#define upp_iso_lex_fifo_0_read_engine_stats0_SIZE 0x10
#define upp_iso_lex_fifo_0_read_engine_stats0_rd2clr_config_SIZE 0x4
#define upp_iso_lex_fifo_0_read_engine_stats0_rflush_act_SIZE 0x4
#define upp_iso_lex_fifo_0_read_engine_stats0_drp_pkt_SIZE 0x4
#define upp_iso_lex_fifo_0_read_engine_stats0_flow_ctrl_SIZE 0x4
#define upp_iso_lex_fifo_1_SIZE 0x50
#define upp_iso_lex_fifo_1_version_SIZE 0x4
#define upp_iso_lex_fifo_1_write_engine_SIZE 0x38
#define upp_iso_lex_fifo_1_write_engine_config0_SIZE 0xC
#define upp_iso_lex_fifo_1_write_engine_config0_clear_SIZE 0x4
#define upp_iso_lex_fifo_1_write_engine_config0_mode_SIZE 0x4
#define upp_iso_lex_fifo_1_write_engine_config0_notify_limit_SIZE 0x4
#define upp_iso_lex_fifo_1_write_engine_stats0_SIZE 0x2C
#define upp_iso_lex_fifo_1_write_engine_stats0_rd2clr_config_SIZE 0x4
#define upp_iso_lex_fifo_1_write_engine_stats0_nfifo_dcount_SIZE 0x4
#define upp_iso_lex_fifo_1_write_engine_stats0_pfifo_dcount_SIZE 0x4
#define upp_iso_lex_fifo_1_write_engine_stats0_pkt_max_byte_cnt_err_SIZE 0x4
#define upp_iso_lex_fifo_1_write_engine_stats0_fifo_full_err_SIZE 0x4
#define upp_iso_lex_fifo_1_write_engine_stats0_pkt_err_SIZE 0x4
#define upp_iso_lex_fifo_1_write_engine_stats0_pkt_sop_err_SIZE 0x4
#define upp_iso_lex_fifo_1_write_engine_stats0_wflush_act_SIZE 0x4
#define upp_iso_lex_fifo_1_write_engine_stats0_drp_pkt_rd_SIZE 0x4
#define upp_iso_lex_fifo_1_write_engine_stats0_drp_pkt_wr_SIZE 0x4
#define upp_iso_lex_fifo_1_write_engine_stats0_flow_ctrl_SIZE 0x4
#define upp_iso_lex_fifo_1_read_engine_SIZE 0x14
#define upp_iso_lex_fifo_1_read_engine_config0_SIZE 0x4
#define upp_iso_lex_fifo_1_read_engine_config0_clear_SIZE 0x4
#define upp_iso_lex_fifo_1_read_engine_stats0_SIZE 0x10
#define upp_iso_lex_fifo_1_read_engine_stats0_rd2clr_config_SIZE 0x4
#define upp_iso_lex_fifo_1_read_engine_stats0_rflush_act_SIZE 0x4
#define upp_iso_lex_fifo_1_read_engine_stats0_drp_pkt_SIZE 0x4
#define upp_iso_lex_fifo_1_read_engine_stats0_flow_ctrl_SIZE 0x4
#define upp_iso_lex_fifo_2_SIZE 0x50
#define upp_iso_lex_fifo_2_version_SIZE 0x4
#define upp_iso_lex_fifo_2_write_engine_SIZE 0x38
#define upp_iso_lex_fifo_2_write_engine_config0_SIZE 0xC
#define upp_iso_lex_fifo_2_write_engine_config0_clear_SIZE 0x4
#define upp_iso_lex_fifo_2_write_engine_config0_mode_SIZE 0x4
#define upp_iso_lex_fifo_2_write_engine_config0_notify_limit_SIZE 0x4
#define upp_iso_lex_fifo_2_write_engine_stats0_SIZE 0x2C
#define upp_iso_lex_fifo_2_write_engine_stats0_rd2clr_config_SIZE 0x4
#define upp_iso_lex_fifo_2_write_engine_stats0_nfifo_dcount_SIZE 0x4
#define upp_iso_lex_fifo_2_write_engine_stats0_pfifo_dcount_SIZE 0x4
#define upp_iso_lex_fifo_2_write_engine_stats0_pkt_max_byte_cnt_err_SIZE 0x4
#define upp_iso_lex_fifo_2_write_engine_stats0_fifo_full_err_SIZE 0x4
#define upp_iso_lex_fifo_2_write_engine_stats0_pkt_err_SIZE 0x4
#define upp_iso_lex_fifo_2_write_engine_stats0_pkt_sop_err_SIZE 0x4
#define upp_iso_lex_fifo_2_write_engine_stats0_wflush_act_SIZE 0x4
#define upp_iso_lex_fifo_2_write_engine_stats0_drp_pkt_rd_SIZE 0x4
#define upp_iso_lex_fifo_2_write_engine_stats0_drp_pkt_wr_SIZE 0x4
#define upp_iso_lex_fifo_2_write_engine_stats0_flow_ctrl_SIZE 0x4
#define upp_iso_lex_fifo_2_read_engine_SIZE 0x14
#define upp_iso_lex_fifo_2_read_engine_config0_SIZE 0x4
#define upp_iso_lex_fifo_2_read_engine_config0_clear_SIZE 0x4
#define upp_iso_lex_fifo_2_read_engine_stats0_SIZE 0x10
#define upp_iso_lex_fifo_2_read_engine_stats0_rd2clr_config_SIZE 0x4
#define upp_iso_lex_fifo_2_read_engine_stats0_rflush_act_SIZE 0x4
#define upp_iso_lex_fifo_2_read_engine_stats0_drp_pkt_SIZE 0x4
#define upp_iso_lex_fifo_2_read_engine_stats0_flow_ctrl_SIZE 0x4
#define upp_iso_lex_fifo_3_SIZE 0x50
#define upp_iso_lex_fifo_3_version_SIZE 0x4
#define upp_iso_lex_fifo_3_write_engine_SIZE 0x38
#define upp_iso_lex_fifo_3_write_engine_config0_SIZE 0xC
#define upp_iso_lex_fifo_3_write_engine_config0_clear_SIZE 0x4
#define upp_iso_lex_fifo_3_write_engine_config0_mode_SIZE 0x4
#define upp_iso_lex_fifo_3_write_engine_config0_notify_limit_SIZE 0x4
#define upp_iso_lex_fifo_3_write_engine_stats0_SIZE 0x2C
#define upp_iso_lex_fifo_3_write_engine_stats0_rd2clr_config_SIZE 0x4
#define upp_iso_lex_fifo_3_write_engine_stats0_nfifo_dcount_SIZE 0x4
#define upp_iso_lex_fifo_3_write_engine_stats0_pfifo_dcount_SIZE 0x4
#define upp_iso_lex_fifo_3_write_engine_stats0_pkt_max_byte_cnt_err_SIZE 0x4
#define upp_iso_lex_fifo_3_write_engine_stats0_fifo_full_err_SIZE 0x4
#define upp_iso_lex_fifo_3_write_engine_stats0_pkt_err_SIZE 0x4
#define upp_iso_lex_fifo_3_write_engine_stats0_pkt_sop_err_SIZE 0x4
#define upp_iso_lex_fifo_3_write_engine_stats0_wflush_act_SIZE 0x4
#define upp_iso_lex_fifo_3_write_engine_stats0_drp_pkt_rd_SIZE 0x4
#define upp_iso_lex_fifo_3_write_engine_stats0_drp_pkt_wr_SIZE 0x4
#define upp_iso_lex_fifo_3_write_engine_stats0_flow_ctrl_SIZE 0x4
#define upp_iso_lex_fifo_3_read_engine_SIZE 0x14
#define upp_iso_lex_fifo_3_read_engine_config0_SIZE 0x4
#define upp_iso_lex_fifo_3_read_engine_config0_clear_SIZE 0x4
#define upp_iso_lex_fifo_3_read_engine_stats0_SIZE 0x10
#define upp_iso_lex_fifo_3_read_engine_stats0_rd2clr_config_SIZE 0x4
#define upp_iso_lex_fifo_3_read_engine_stats0_rflush_act_SIZE 0x4
#define upp_iso_lex_fifo_3_read_engine_stats0_drp_pkt_SIZE 0x4
#define upp_iso_lex_fifo_3_read_engine_stats0_flow_ctrl_SIZE 0x4
#define upp_iso_rex_fifo_SIZE 0x50
#define upp_iso_rex_fifo_version_SIZE 0x4
#define upp_iso_rex_fifo_write_engine_SIZE 0x38
#define upp_iso_rex_fifo_write_engine_config0_SIZE 0xC
#define upp_iso_rex_fifo_write_engine_config0_clear_SIZE 0x4
#define upp_iso_rex_fifo_write_engine_config0_mode_SIZE 0x4
#define upp_iso_rex_fifo_write_engine_config0_notify_limit_SIZE 0x4
#define upp_iso_rex_fifo_write_engine_stats0_SIZE 0x2C
#define upp_iso_rex_fifo_write_engine_stats0_rd2clr_config_SIZE 0x4
#define upp_iso_rex_fifo_write_engine_stats0_nfifo_dcount_SIZE 0x4
#define upp_iso_rex_fifo_write_engine_stats0_pfifo_dcount_SIZE 0x4
#define upp_iso_rex_fifo_write_engine_stats0_pkt_max_byte_cnt_err_SIZE 0x4
#define upp_iso_rex_fifo_write_engine_stats0_fifo_full_err_SIZE 0x4
#define upp_iso_rex_fifo_write_engine_stats0_pkt_err_SIZE 0x4
#define upp_iso_rex_fifo_write_engine_stats0_pkt_sop_err_SIZE 0x4
#define upp_iso_rex_fifo_write_engine_stats0_wflush_act_SIZE 0x4
#define upp_iso_rex_fifo_write_engine_stats0_drp_pkt_rd_SIZE 0x4
#define upp_iso_rex_fifo_write_engine_stats0_drp_pkt_wr_SIZE 0x4
#define upp_iso_rex_fifo_write_engine_stats0_flow_ctrl_SIZE 0x4
#define upp_iso_rex_fifo_read_engine_SIZE 0x14
#define upp_iso_rex_fifo_read_engine_config0_SIZE 0x4
#define upp_iso_rex_fifo_read_engine_config0_clear_SIZE 0x4
#define upp_iso_rex_fifo_read_engine_stats0_SIZE 0x10
#define upp_iso_rex_fifo_read_engine_stats0_rd2clr_config_SIZE 0x4
#define upp_iso_rex_fifo_read_engine_stats0_rflush_act_SIZE 0x4
#define upp_iso_rex_fifo_read_engine_stats0_drp_pkt_SIZE 0x4
#define upp_iso_rex_fifo_read_engine_stats0_flow_ctrl_SIZE 0x4
#define upp_ctrl_trfr_h2d_fifo_SIZE 0x50
#define upp_ctrl_trfr_h2d_fifo_version_SIZE 0x4
#define upp_ctrl_trfr_h2d_fifo_write_engine_SIZE 0x38
#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_SIZE 0xC
#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_clear_SIZE 0x4
#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_mode_SIZE 0x4
#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_notify_limit_SIZE 0x4
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_SIZE 0x2C
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_rd2clr_config_SIZE 0x4
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_nfifo_dcount_SIZE 0x4
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pfifo_dcount_SIZE 0x4
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pkt_max_byte_cnt_err_SIZE 0x4
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_fifo_full_err_SIZE 0x4
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pkt_err_SIZE 0x4
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pkt_sop_err_SIZE 0x4
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_wflush_act_SIZE 0x4
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_drp_pkt_rd_SIZE 0x4
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_drp_pkt_wr_SIZE 0x4
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_flow_ctrl_SIZE 0x4
#define upp_ctrl_trfr_h2d_fifo_read_engine_SIZE 0x14
#define upp_ctrl_trfr_h2d_fifo_read_engine_config0_SIZE 0x4
#define upp_ctrl_trfr_h2d_fifo_read_engine_config0_clear_SIZE 0x4
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_SIZE 0x10
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_rd2clr_config_SIZE 0x4
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_rflush_act_SIZE 0x4
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_drp_pkt_SIZE 0x4
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_flow_ctrl_SIZE 0x4
#define upp_ctrl_trfr_d2h_fifo_SIZE 0x50
#define upp_ctrl_trfr_d2h_fifo_version_SIZE 0x4
#define upp_ctrl_trfr_d2h_fifo_write_engine_SIZE 0x38
#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_SIZE 0xC
#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_clear_SIZE 0x4
#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_mode_SIZE 0x4
#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_notify_limit_SIZE 0x4
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_SIZE 0x2C
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_rd2clr_config_SIZE 0x4
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_nfifo_dcount_SIZE 0x4
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pfifo_dcount_SIZE 0x4
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pkt_max_byte_cnt_err_SIZE 0x4
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_fifo_full_err_SIZE 0x4
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pkt_err_SIZE 0x4
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pkt_sop_err_SIZE 0x4
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_wflush_act_SIZE 0x4
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_drp_pkt_rd_SIZE 0x4
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_drp_pkt_wr_SIZE 0x4
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_flow_ctrl_SIZE 0x4
#define upp_ctrl_trfr_d2h_fifo_read_engine_SIZE 0x14
#define upp_ctrl_trfr_d2h_fifo_read_engine_config0_SIZE 0x4
#define upp_ctrl_trfr_d2h_fifo_read_engine_config0_clear_SIZE 0x4
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_SIZE 0x10
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_rd2clr_config_SIZE 0x4
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_rflush_act_SIZE 0x4
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_drp_pkt_SIZE 0x4
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_flow_ctrl_SIZE 0x4
#define upp_ctrl_trfr_SIZE 0x24
#define upp_ctrl_trfr_h2d_data_SIZE 0x4
#define upp_ctrl_trfr_h2d_ctrl_SIZE 0x4
#define upp_ctrl_trfr_h2d_skip_SIZE 0x4
#define upp_ctrl_trfr_h2d_dbg_SIZE 0x4
#define upp_ctrl_trfr_d2h_data_SIZE 0x4
#define upp_ctrl_trfr_d2h_ctrl_SIZE 0x4
#define upp_ctrl_trfr_d2h_skip_SIZE 0x4
#define upp_ctrl_trfr_d2h_dbg_SIZE 0x4
#define upp_ctrl_trfr_cmpltd_SIZE 0x4
#define upp_endpoint_tbl_SIZE 0x10
#define upp_endpoint_tbl_config0_SIZE 0x4
#define upp_endpoint_tbl_config1_SIZE 0x4
#define upp_endpoint_tbl_total_qid_SIZE 0x4
#define upp_endpoint_tbl_qid_assigned0_SIZE 0x4
#define upp_stats0_SIZE 0x8
#define upp_stats0_rd2clr_config_SIZE 0x4
#define upp_stats0_missing_itp_SIZE 0x4
#define upp_irq0_SIZE 0x10
#define upp_irq0_enable_SIZE 0x4
#define upp_irq0_pending_SIZE 0x4
#define upp_irq0_pending_irq_SIZE 0x4
#define upp_irq0_raw_SIZE 0x4
#define upp_irq1_SIZE 0x10
#define upp_irq1_enable_SIZE 0x4
#define upp_irq1_pending_SIZE 0x4
#define upp_irq1_pending_irq_SIZE 0x4
#define upp_irq1_raw_SIZE 0x4

#define upp_s_OFFSET 0x0
#define upp_version_OFFSET 0x0
#define upp_config0_OFFSET 0x4
#define upp_control_OFFSET 0x8
#define upp_id_mgr_fifo_OFFSET 0xC
#define upp_id_mgr_fifo_version_OFFSET 0x0
#define upp_id_mgr_fifo_write_engine_OFFSET 0x4
#define upp_id_mgr_fifo_write_engine_config0_OFFSET 0x0
#define upp_id_mgr_fifo_write_engine_config0_clear_OFFSET 0x0
#define upp_id_mgr_fifo_write_engine_config0_mode_OFFSET 0x4
#define upp_id_mgr_fifo_write_engine_config0_notify_limit_OFFSET 0x8
#define upp_id_mgr_fifo_write_engine_stats0_OFFSET 0xC
#define upp_id_mgr_fifo_write_engine_stats0_rd2clr_config_OFFSET 0x0
#define upp_id_mgr_fifo_write_engine_stats0_nfifo_dcount_OFFSET 0x4
#define upp_id_mgr_fifo_write_engine_stats0_pfifo_dcount_OFFSET 0x8
#define upp_id_mgr_fifo_write_engine_stats0_pkt_max_byte_cnt_err_OFFSET 0xC
#define upp_id_mgr_fifo_write_engine_stats0_fifo_full_err_OFFSET 0x10
#define upp_id_mgr_fifo_write_engine_stats0_pkt_err_OFFSET 0x14
#define upp_id_mgr_fifo_write_engine_stats0_pkt_sop_err_OFFSET 0x18
#define upp_id_mgr_fifo_write_engine_stats0_wflush_act_OFFSET 0x1C
#define upp_id_mgr_fifo_write_engine_stats0_drp_pkt_rd_OFFSET 0x20
#define upp_id_mgr_fifo_write_engine_stats0_drp_pkt_wr_OFFSET 0x24
#define upp_id_mgr_fifo_write_engine_stats0_flow_ctrl_OFFSET 0x28
#define upp_id_mgr_fifo_read_engine_OFFSET 0x3C
#define upp_id_mgr_fifo_read_engine_config0_OFFSET 0x0
#define upp_id_mgr_fifo_read_engine_config0_clear_OFFSET 0x0
#define upp_id_mgr_fifo_read_engine_stats0_OFFSET 0x4
#define upp_id_mgr_fifo_read_engine_stats0_rd2clr_config_OFFSET 0x0
#define upp_id_mgr_fifo_read_engine_stats0_rflush_act_OFFSET 0x4
#define upp_id_mgr_fifo_read_engine_stats0_drp_pkt_OFFSET 0x8
#define upp_id_mgr_fifo_read_engine_stats0_flow_ctrl_OFFSET 0xC
#define upp_iso_lex_fifo_0_OFFSET 0x5C
#define upp_iso_lex_fifo_0_version_OFFSET 0x0
#define upp_iso_lex_fifo_0_write_engine_OFFSET 0x4
#define upp_iso_lex_fifo_0_write_engine_config0_OFFSET 0x0
#define upp_iso_lex_fifo_0_write_engine_config0_clear_OFFSET 0x0
#define upp_iso_lex_fifo_0_write_engine_config0_mode_OFFSET 0x4
#define upp_iso_lex_fifo_0_write_engine_config0_notify_limit_OFFSET 0x8
#define upp_iso_lex_fifo_0_write_engine_stats0_OFFSET 0xC
#define upp_iso_lex_fifo_0_write_engine_stats0_rd2clr_config_OFFSET 0x0
#define upp_iso_lex_fifo_0_write_engine_stats0_nfifo_dcount_OFFSET 0x4
#define upp_iso_lex_fifo_0_write_engine_stats0_pfifo_dcount_OFFSET 0x8
#define upp_iso_lex_fifo_0_write_engine_stats0_pkt_max_byte_cnt_err_OFFSET 0xC
#define upp_iso_lex_fifo_0_write_engine_stats0_fifo_full_err_OFFSET 0x10
#define upp_iso_lex_fifo_0_write_engine_stats0_pkt_err_OFFSET 0x14
#define upp_iso_lex_fifo_0_write_engine_stats0_pkt_sop_err_OFFSET 0x18
#define upp_iso_lex_fifo_0_write_engine_stats0_wflush_act_OFFSET 0x1C
#define upp_iso_lex_fifo_0_write_engine_stats0_drp_pkt_rd_OFFSET 0x20
#define upp_iso_lex_fifo_0_write_engine_stats0_drp_pkt_wr_OFFSET 0x24
#define upp_iso_lex_fifo_0_write_engine_stats0_flow_ctrl_OFFSET 0x28
#define upp_iso_lex_fifo_0_read_engine_OFFSET 0x3C
#define upp_iso_lex_fifo_0_read_engine_config0_OFFSET 0x0
#define upp_iso_lex_fifo_0_read_engine_config0_clear_OFFSET 0x0
#define upp_iso_lex_fifo_0_read_engine_stats0_OFFSET 0x4
#define upp_iso_lex_fifo_0_read_engine_stats0_rd2clr_config_OFFSET 0x0
#define upp_iso_lex_fifo_0_read_engine_stats0_rflush_act_OFFSET 0x4
#define upp_iso_lex_fifo_0_read_engine_stats0_drp_pkt_OFFSET 0x8
#define upp_iso_lex_fifo_0_read_engine_stats0_flow_ctrl_OFFSET 0xC
#define upp_iso_lex_fifo_1_OFFSET 0xAC
#define upp_iso_lex_fifo_1_version_OFFSET 0x0
#define upp_iso_lex_fifo_1_write_engine_OFFSET 0x4
#define upp_iso_lex_fifo_1_write_engine_config0_OFFSET 0x0
#define upp_iso_lex_fifo_1_write_engine_config0_clear_OFFSET 0x0
#define upp_iso_lex_fifo_1_write_engine_config0_mode_OFFSET 0x4
#define upp_iso_lex_fifo_1_write_engine_config0_notify_limit_OFFSET 0x8
#define upp_iso_lex_fifo_1_write_engine_stats0_OFFSET 0xC
#define upp_iso_lex_fifo_1_write_engine_stats0_rd2clr_config_OFFSET 0x0
#define upp_iso_lex_fifo_1_write_engine_stats0_nfifo_dcount_OFFSET 0x4
#define upp_iso_lex_fifo_1_write_engine_stats0_pfifo_dcount_OFFSET 0x8
#define upp_iso_lex_fifo_1_write_engine_stats0_pkt_max_byte_cnt_err_OFFSET 0xC
#define upp_iso_lex_fifo_1_write_engine_stats0_fifo_full_err_OFFSET 0x10
#define upp_iso_lex_fifo_1_write_engine_stats0_pkt_err_OFFSET 0x14
#define upp_iso_lex_fifo_1_write_engine_stats0_pkt_sop_err_OFFSET 0x18
#define upp_iso_lex_fifo_1_write_engine_stats0_wflush_act_OFFSET 0x1C
#define upp_iso_lex_fifo_1_write_engine_stats0_drp_pkt_rd_OFFSET 0x20
#define upp_iso_lex_fifo_1_write_engine_stats0_drp_pkt_wr_OFFSET 0x24
#define upp_iso_lex_fifo_1_write_engine_stats0_flow_ctrl_OFFSET 0x28
#define upp_iso_lex_fifo_1_read_engine_OFFSET 0x3C
#define upp_iso_lex_fifo_1_read_engine_config0_OFFSET 0x0
#define upp_iso_lex_fifo_1_read_engine_config0_clear_OFFSET 0x0
#define upp_iso_lex_fifo_1_read_engine_stats0_OFFSET 0x4
#define upp_iso_lex_fifo_1_read_engine_stats0_rd2clr_config_OFFSET 0x0
#define upp_iso_lex_fifo_1_read_engine_stats0_rflush_act_OFFSET 0x4
#define upp_iso_lex_fifo_1_read_engine_stats0_drp_pkt_OFFSET 0x8
#define upp_iso_lex_fifo_1_read_engine_stats0_flow_ctrl_OFFSET 0xC
#define upp_iso_lex_fifo_2_OFFSET 0xFC
#define upp_iso_lex_fifo_2_version_OFFSET 0x0
#define upp_iso_lex_fifo_2_write_engine_OFFSET 0x4
#define upp_iso_lex_fifo_2_write_engine_config0_OFFSET 0x0
#define upp_iso_lex_fifo_2_write_engine_config0_clear_OFFSET 0x0
#define upp_iso_lex_fifo_2_write_engine_config0_mode_OFFSET 0x4
#define upp_iso_lex_fifo_2_write_engine_config0_notify_limit_OFFSET 0x8
#define upp_iso_lex_fifo_2_write_engine_stats0_OFFSET 0xC
#define upp_iso_lex_fifo_2_write_engine_stats0_rd2clr_config_OFFSET 0x0
#define upp_iso_lex_fifo_2_write_engine_stats0_nfifo_dcount_OFFSET 0x4
#define upp_iso_lex_fifo_2_write_engine_stats0_pfifo_dcount_OFFSET 0x8
#define upp_iso_lex_fifo_2_write_engine_stats0_pkt_max_byte_cnt_err_OFFSET 0xC
#define upp_iso_lex_fifo_2_write_engine_stats0_fifo_full_err_OFFSET 0x10
#define upp_iso_lex_fifo_2_write_engine_stats0_pkt_err_OFFSET 0x14
#define upp_iso_lex_fifo_2_write_engine_stats0_pkt_sop_err_OFFSET 0x18
#define upp_iso_lex_fifo_2_write_engine_stats0_wflush_act_OFFSET 0x1C
#define upp_iso_lex_fifo_2_write_engine_stats0_drp_pkt_rd_OFFSET 0x20
#define upp_iso_lex_fifo_2_write_engine_stats0_drp_pkt_wr_OFFSET 0x24
#define upp_iso_lex_fifo_2_write_engine_stats0_flow_ctrl_OFFSET 0x28
#define upp_iso_lex_fifo_2_read_engine_OFFSET 0x3C
#define upp_iso_lex_fifo_2_read_engine_config0_OFFSET 0x0
#define upp_iso_lex_fifo_2_read_engine_config0_clear_OFFSET 0x0
#define upp_iso_lex_fifo_2_read_engine_stats0_OFFSET 0x4
#define upp_iso_lex_fifo_2_read_engine_stats0_rd2clr_config_OFFSET 0x0
#define upp_iso_lex_fifo_2_read_engine_stats0_rflush_act_OFFSET 0x4
#define upp_iso_lex_fifo_2_read_engine_stats0_drp_pkt_OFFSET 0x8
#define upp_iso_lex_fifo_2_read_engine_stats0_flow_ctrl_OFFSET 0xC
#define upp_iso_lex_fifo_3_OFFSET 0x14C
#define upp_iso_lex_fifo_3_version_OFFSET 0x0
#define upp_iso_lex_fifo_3_write_engine_OFFSET 0x4
#define upp_iso_lex_fifo_3_write_engine_config0_OFFSET 0x0
#define upp_iso_lex_fifo_3_write_engine_config0_clear_OFFSET 0x0
#define upp_iso_lex_fifo_3_write_engine_config0_mode_OFFSET 0x4
#define upp_iso_lex_fifo_3_write_engine_config0_notify_limit_OFFSET 0x8
#define upp_iso_lex_fifo_3_write_engine_stats0_OFFSET 0xC
#define upp_iso_lex_fifo_3_write_engine_stats0_rd2clr_config_OFFSET 0x0
#define upp_iso_lex_fifo_3_write_engine_stats0_nfifo_dcount_OFFSET 0x4
#define upp_iso_lex_fifo_3_write_engine_stats0_pfifo_dcount_OFFSET 0x8
#define upp_iso_lex_fifo_3_write_engine_stats0_pkt_max_byte_cnt_err_OFFSET 0xC
#define upp_iso_lex_fifo_3_write_engine_stats0_fifo_full_err_OFFSET 0x10
#define upp_iso_lex_fifo_3_write_engine_stats0_pkt_err_OFFSET 0x14
#define upp_iso_lex_fifo_3_write_engine_stats0_pkt_sop_err_OFFSET 0x18
#define upp_iso_lex_fifo_3_write_engine_stats0_wflush_act_OFFSET 0x1C
#define upp_iso_lex_fifo_3_write_engine_stats0_drp_pkt_rd_OFFSET 0x20
#define upp_iso_lex_fifo_3_write_engine_stats0_drp_pkt_wr_OFFSET 0x24
#define upp_iso_lex_fifo_3_write_engine_stats0_flow_ctrl_OFFSET 0x28
#define upp_iso_lex_fifo_3_read_engine_OFFSET 0x3C
#define upp_iso_lex_fifo_3_read_engine_config0_OFFSET 0x0
#define upp_iso_lex_fifo_3_read_engine_config0_clear_OFFSET 0x0
#define upp_iso_lex_fifo_3_read_engine_stats0_OFFSET 0x4
#define upp_iso_lex_fifo_3_read_engine_stats0_rd2clr_config_OFFSET 0x0
#define upp_iso_lex_fifo_3_read_engine_stats0_rflush_act_OFFSET 0x4
#define upp_iso_lex_fifo_3_read_engine_stats0_drp_pkt_OFFSET 0x8
#define upp_iso_lex_fifo_3_read_engine_stats0_flow_ctrl_OFFSET 0xC
#define upp_iso_rex_fifo_OFFSET 0x19C
#define upp_iso_rex_fifo_version_OFFSET 0x0
#define upp_iso_rex_fifo_write_engine_OFFSET 0x4
#define upp_iso_rex_fifo_write_engine_config0_OFFSET 0x0
#define upp_iso_rex_fifo_write_engine_config0_clear_OFFSET 0x0
#define upp_iso_rex_fifo_write_engine_config0_mode_OFFSET 0x4
#define upp_iso_rex_fifo_write_engine_config0_notify_limit_OFFSET 0x8
#define upp_iso_rex_fifo_write_engine_stats0_OFFSET 0xC
#define upp_iso_rex_fifo_write_engine_stats0_rd2clr_config_OFFSET 0x0
#define upp_iso_rex_fifo_write_engine_stats0_nfifo_dcount_OFFSET 0x4
#define upp_iso_rex_fifo_write_engine_stats0_pfifo_dcount_OFFSET 0x8
#define upp_iso_rex_fifo_write_engine_stats0_pkt_max_byte_cnt_err_OFFSET 0xC
#define upp_iso_rex_fifo_write_engine_stats0_fifo_full_err_OFFSET 0x10
#define upp_iso_rex_fifo_write_engine_stats0_pkt_err_OFFSET 0x14
#define upp_iso_rex_fifo_write_engine_stats0_pkt_sop_err_OFFSET 0x18
#define upp_iso_rex_fifo_write_engine_stats0_wflush_act_OFFSET 0x1C
#define upp_iso_rex_fifo_write_engine_stats0_drp_pkt_rd_OFFSET 0x20
#define upp_iso_rex_fifo_write_engine_stats0_drp_pkt_wr_OFFSET 0x24
#define upp_iso_rex_fifo_write_engine_stats0_flow_ctrl_OFFSET 0x28
#define upp_iso_rex_fifo_read_engine_OFFSET 0x3C
#define upp_iso_rex_fifo_read_engine_config0_OFFSET 0x0
#define upp_iso_rex_fifo_read_engine_config0_clear_OFFSET 0x0
#define upp_iso_rex_fifo_read_engine_stats0_OFFSET 0x4
#define upp_iso_rex_fifo_read_engine_stats0_rd2clr_config_OFFSET 0x0
#define upp_iso_rex_fifo_read_engine_stats0_rflush_act_OFFSET 0x4
#define upp_iso_rex_fifo_read_engine_stats0_drp_pkt_OFFSET 0x8
#define upp_iso_rex_fifo_read_engine_stats0_flow_ctrl_OFFSET 0xC
#define upp_ctrl_trfr_h2d_fifo_OFFSET 0x1EC
#define upp_ctrl_trfr_h2d_fifo_version_OFFSET 0x0
#define upp_ctrl_trfr_h2d_fifo_write_engine_OFFSET 0x4
#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_OFFSET 0x0
#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_clear_OFFSET 0x0
#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_mode_OFFSET 0x4
#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_notify_limit_OFFSET 0x8
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_OFFSET 0xC
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_rd2clr_config_OFFSET 0x0
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_nfifo_dcount_OFFSET 0x4
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pfifo_dcount_OFFSET 0x8
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pkt_max_byte_cnt_err_OFFSET 0xC
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_fifo_full_err_OFFSET 0x10
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pkt_err_OFFSET 0x14
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pkt_sop_err_OFFSET 0x18
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_wflush_act_OFFSET 0x1C
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_drp_pkt_rd_OFFSET 0x20
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_drp_pkt_wr_OFFSET 0x24
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_flow_ctrl_OFFSET 0x28
#define upp_ctrl_trfr_h2d_fifo_read_engine_OFFSET 0x3C
#define upp_ctrl_trfr_h2d_fifo_read_engine_config0_OFFSET 0x0
#define upp_ctrl_trfr_h2d_fifo_read_engine_config0_clear_OFFSET 0x0
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_OFFSET 0x4
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_rd2clr_config_OFFSET 0x0
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_rflush_act_OFFSET 0x4
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_drp_pkt_OFFSET 0x8
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_flow_ctrl_OFFSET 0xC
#define upp_ctrl_trfr_d2h_fifo_OFFSET 0x23C
#define upp_ctrl_trfr_d2h_fifo_version_OFFSET 0x0
#define upp_ctrl_trfr_d2h_fifo_write_engine_OFFSET 0x4
#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_OFFSET 0x0
#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_clear_OFFSET 0x0
#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_mode_OFFSET 0x4
#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_notify_limit_OFFSET 0x8
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_OFFSET 0xC
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_rd2clr_config_OFFSET 0x0
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_nfifo_dcount_OFFSET 0x4
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pfifo_dcount_OFFSET 0x8
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pkt_max_byte_cnt_err_OFFSET 0xC
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_fifo_full_err_OFFSET 0x10
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pkt_err_OFFSET 0x14
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pkt_sop_err_OFFSET 0x18
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_wflush_act_OFFSET 0x1C
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_drp_pkt_rd_OFFSET 0x20
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_drp_pkt_wr_OFFSET 0x24
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_flow_ctrl_OFFSET 0x28
#define upp_ctrl_trfr_d2h_fifo_read_engine_OFFSET 0x3C
#define upp_ctrl_trfr_d2h_fifo_read_engine_config0_OFFSET 0x0
#define upp_ctrl_trfr_d2h_fifo_read_engine_config0_clear_OFFSET 0x0
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_OFFSET 0x4
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_rd2clr_config_OFFSET 0x0
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_rflush_act_OFFSET 0x4
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_drp_pkt_OFFSET 0x8
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_flow_ctrl_OFFSET 0xC
#define upp_ctrl_trfr_OFFSET 0x28C
#define upp_ctrl_trfr_h2d_data_OFFSET 0x0
#define upp_ctrl_trfr_h2d_ctrl_OFFSET 0x4
#define upp_ctrl_trfr_h2d_skip_OFFSET 0x8
#define upp_ctrl_trfr_h2d_dbg_OFFSET 0xC
#define upp_ctrl_trfr_d2h_data_OFFSET 0x10
#define upp_ctrl_trfr_d2h_ctrl_OFFSET 0x14
#define upp_ctrl_trfr_d2h_skip_OFFSET 0x18
#define upp_ctrl_trfr_d2h_dbg_OFFSET 0x1C
#define upp_ctrl_trfr_cmpltd_OFFSET 0x20
#define upp_endpoint_tbl_OFFSET 0x2B0
#define upp_endpoint_tbl_config0_OFFSET 0x0
#define upp_endpoint_tbl_config1_OFFSET 0x4
#define upp_endpoint_tbl_total_qid_OFFSET 0x8
#define upp_endpoint_tbl_qid_assigned0_OFFSET 0xC
#define upp_stats0_OFFSET 0x2C0
#define upp_stats0_rd2clr_config_OFFSET 0x0
#define upp_stats0_missing_itp_OFFSET 0x4
#define upp_irq0_OFFSET 0x2C8
#define upp_irq0_enable_OFFSET 0x0
#define upp_irq0_pending_OFFSET 0x4
#define upp_irq0_pending_irq_OFFSET 0x8
#define upp_irq0_raw_OFFSET 0xC
#define upp_irq1_OFFSET 0x2D8
#define upp_irq1_enable_OFFSET 0x0
#define upp_irq1_pending_OFFSET 0x4
#define upp_irq1_pending_irq_OFFSET 0x8
#define upp_irq1_raw_OFFSET 0xC

#define upp_s_ADDRESS 0x000
#define upp_version_ADDRESS 0x000
#define upp_config0_ADDRESS 0x004
#define upp_control_ADDRESS 0x008
#define upp_id_mgr_fifo_ADDRESS 0x00C
#define upp_id_mgr_fifo_version_ADDRESS 0x00C
#define upp_id_mgr_fifo_write_engine_ADDRESS 0x010
#define upp_id_mgr_fifo_write_engine_config0_ADDRESS 0x010
#define upp_id_mgr_fifo_write_engine_config0_clear_ADDRESS 0x010
#define upp_id_mgr_fifo_write_engine_config0_mode_ADDRESS 0x014
#define upp_id_mgr_fifo_write_engine_config0_notify_limit_ADDRESS 0x018
#define upp_id_mgr_fifo_write_engine_stats0_ADDRESS 0x01C
#define upp_id_mgr_fifo_write_engine_stats0_rd2clr_config_ADDRESS 0x01C
#define upp_id_mgr_fifo_write_engine_stats0_nfifo_dcount_ADDRESS 0x020
#define upp_id_mgr_fifo_write_engine_stats0_pfifo_dcount_ADDRESS 0x024
#define upp_id_mgr_fifo_write_engine_stats0_pkt_max_byte_cnt_err_ADDRESS 0x028
#define upp_id_mgr_fifo_write_engine_stats0_fifo_full_err_ADDRESS 0x02C
#define upp_id_mgr_fifo_write_engine_stats0_pkt_err_ADDRESS 0x030
#define upp_id_mgr_fifo_write_engine_stats0_pkt_sop_err_ADDRESS 0x034
#define upp_id_mgr_fifo_write_engine_stats0_wflush_act_ADDRESS 0x038
#define upp_id_mgr_fifo_write_engine_stats0_drp_pkt_rd_ADDRESS 0x03C
#define upp_id_mgr_fifo_write_engine_stats0_drp_pkt_wr_ADDRESS 0x040
#define upp_id_mgr_fifo_write_engine_stats0_flow_ctrl_ADDRESS 0x044
#define upp_id_mgr_fifo_read_engine_ADDRESS 0x048
#define upp_id_mgr_fifo_read_engine_config0_ADDRESS 0x048
#define upp_id_mgr_fifo_read_engine_config0_clear_ADDRESS 0x048
#define upp_id_mgr_fifo_read_engine_stats0_ADDRESS 0x04C
#define upp_id_mgr_fifo_read_engine_stats0_rd2clr_config_ADDRESS 0x04C
#define upp_id_mgr_fifo_read_engine_stats0_rflush_act_ADDRESS 0x050
#define upp_id_mgr_fifo_read_engine_stats0_drp_pkt_ADDRESS 0x054
#define upp_id_mgr_fifo_read_engine_stats0_flow_ctrl_ADDRESS 0x058
#define upp_iso_lex_fifo_0_ADDRESS 0x05C
#define upp_iso_lex_fifo_0_version_ADDRESS 0x05C
#define upp_iso_lex_fifo_0_write_engine_ADDRESS 0x060
#define upp_iso_lex_fifo_0_write_engine_config0_ADDRESS 0x060
#define upp_iso_lex_fifo_0_write_engine_config0_clear_ADDRESS 0x060
#define upp_iso_lex_fifo_0_write_engine_config0_mode_ADDRESS 0x064
#define upp_iso_lex_fifo_0_write_engine_config0_notify_limit_ADDRESS 0x068
#define upp_iso_lex_fifo_0_write_engine_stats0_ADDRESS 0x06C
#define upp_iso_lex_fifo_0_write_engine_stats0_rd2clr_config_ADDRESS 0x06C
#define upp_iso_lex_fifo_0_write_engine_stats0_nfifo_dcount_ADDRESS 0x070
#define upp_iso_lex_fifo_0_write_engine_stats0_pfifo_dcount_ADDRESS 0x074
#define upp_iso_lex_fifo_0_write_engine_stats0_pkt_max_byte_cnt_err_ADDRESS 0x078
#define upp_iso_lex_fifo_0_write_engine_stats0_fifo_full_err_ADDRESS 0x07C
#define upp_iso_lex_fifo_0_write_engine_stats0_pkt_err_ADDRESS 0x080
#define upp_iso_lex_fifo_0_write_engine_stats0_pkt_sop_err_ADDRESS 0x084
#define upp_iso_lex_fifo_0_write_engine_stats0_wflush_act_ADDRESS 0x088
#define upp_iso_lex_fifo_0_write_engine_stats0_drp_pkt_rd_ADDRESS 0x08C
#define upp_iso_lex_fifo_0_write_engine_stats0_drp_pkt_wr_ADDRESS 0x090
#define upp_iso_lex_fifo_0_write_engine_stats0_flow_ctrl_ADDRESS 0x094
#define upp_iso_lex_fifo_0_read_engine_ADDRESS 0x098
#define upp_iso_lex_fifo_0_read_engine_config0_ADDRESS 0x098
#define upp_iso_lex_fifo_0_read_engine_config0_clear_ADDRESS 0x098
#define upp_iso_lex_fifo_0_read_engine_stats0_ADDRESS 0x09C
#define upp_iso_lex_fifo_0_read_engine_stats0_rd2clr_config_ADDRESS 0x09C
#define upp_iso_lex_fifo_0_read_engine_stats0_rflush_act_ADDRESS 0x0A0
#define upp_iso_lex_fifo_0_read_engine_stats0_drp_pkt_ADDRESS 0x0A4
#define upp_iso_lex_fifo_0_read_engine_stats0_flow_ctrl_ADDRESS 0x0A8
#define upp_iso_lex_fifo_1_ADDRESS 0x0AC
#define upp_iso_lex_fifo_1_version_ADDRESS 0x0AC
#define upp_iso_lex_fifo_1_write_engine_ADDRESS 0x0B0
#define upp_iso_lex_fifo_1_write_engine_config0_ADDRESS 0x0B0
#define upp_iso_lex_fifo_1_write_engine_config0_clear_ADDRESS 0x0B0
#define upp_iso_lex_fifo_1_write_engine_config0_mode_ADDRESS 0x0B4
#define upp_iso_lex_fifo_1_write_engine_config0_notify_limit_ADDRESS 0x0B8
#define upp_iso_lex_fifo_1_write_engine_stats0_ADDRESS 0x0BC
#define upp_iso_lex_fifo_1_write_engine_stats0_rd2clr_config_ADDRESS 0x0BC
#define upp_iso_lex_fifo_1_write_engine_stats0_nfifo_dcount_ADDRESS 0x0C0
#define upp_iso_lex_fifo_1_write_engine_stats0_pfifo_dcount_ADDRESS 0x0C4
#define upp_iso_lex_fifo_1_write_engine_stats0_pkt_max_byte_cnt_err_ADDRESS 0x0C8
#define upp_iso_lex_fifo_1_write_engine_stats0_fifo_full_err_ADDRESS 0x0CC
#define upp_iso_lex_fifo_1_write_engine_stats0_pkt_err_ADDRESS 0x0D0
#define upp_iso_lex_fifo_1_write_engine_stats0_pkt_sop_err_ADDRESS 0x0D4
#define upp_iso_lex_fifo_1_write_engine_stats0_wflush_act_ADDRESS 0x0D8
#define upp_iso_lex_fifo_1_write_engine_stats0_drp_pkt_rd_ADDRESS 0x0DC
#define upp_iso_lex_fifo_1_write_engine_stats0_drp_pkt_wr_ADDRESS 0x0E0
#define upp_iso_lex_fifo_1_write_engine_stats0_flow_ctrl_ADDRESS 0x0E4
#define upp_iso_lex_fifo_1_read_engine_ADDRESS 0x0E8
#define upp_iso_lex_fifo_1_read_engine_config0_ADDRESS 0x0E8
#define upp_iso_lex_fifo_1_read_engine_config0_clear_ADDRESS 0x0E8
#define upp_iso_lex_fifo_1_read_engine_stats0_ADDRESS 0x0EC
#define upp_iso_lex_fifo_1_read_engine_stats0_rd2clr_config_ADDRESS 0x0EC
#define upp_iso_lex_fifo_1_read_engine_stats0_rflush_act_ADDRESS 0x0F0
#define upp_iso_lex_fifo_1_read_engine_stats0_drp_pkt_ADDRESS 0x0F4
#define upp_iso_lex_fifo_1_read_engine_stats0_flow_ctrl_ADDRESS 0x0F8
#define upp_iso_lex_fifo_2_ADDRESS 0x0FC
#define upp_iso_lex_fifo_2_version_ADDRESS 0x0FC
#define upp_iso_lex_fifo_2_write_engine_ADDRESS 0x100
#define upp_iso_lex_fifo_2_write_engine_config0_ADDRESS 0x100
#define upp_iso_lex_fifo_2_write_engine_config0_clear_ADDRESS 0x100
#define upp_iso_lex_fifo_2_write_engine_config0_mode_ADDRESS 0x104
#define upp_iso_lex_fifo_2_write_engine_config0_notify_limit_ADDRESS 0x108
#define upp_iso_lex_fifo_2_write_engine_stats0_ADDRESS 0x10C
#define upp_iso_lex_fifo_2_write_engine_stats0_rd2clr_config_ADDRESS 0x10C
#define upp_iso_lex_fifo_2_write_engine_stats0_nfifo_dcount_ADDRESS 0x110
#define upp_iso_lex_fifo_2_write_engine_stats0_pfifo_dcount_ADDRESS 0x114
#define upp_iso_lex_fifo_2_write_engine_stats0_pkt_max_byte_cnt_err_ADDRESS 0x118
#define upp_iso_lex_fifo_2_write_engine_stats0_fifo_full_err_ADDRESS 0x11C
#define upp_iso_lex_fifo_2_write_engine_stats0_pkt_err_ADDRESS 0x120
#define upp_iso_lex_fifo_2_write_engine_stats0_pkt_sop_err_ADDRESS 0x124
#define upp_iso_lex_fifo_2_write_engine_stats0_wflush_act_ADDRESS 0x128
#define upp_iso_lex_fifo_2_write_engine_stats0_drp_pkt_rd_ADDRESS 0x12C
#define upp_iso_lex_fifo_2_write_engine_stats0_drp_pkt_wr_ADDRESS 0x130
#define upp_iso_lex_fifo_2_write_engine_stats0_flow_ctrl_ADDRESS 0x134
#define upp_iso_lex_fifo_2_read_engine_ADDRESS 0x138
#define upp_iso_lex_fifo_2_read_engine_config0_ADDRESS 0x138
#define upp_iso_lex_fifo_2_read_engine_config0_clear_ADDRESS 0x138
#define upp_iso_lex_fifo_2_read_engine_stats0_ADDRESS 0x13C
#define upp_iso_lex_fifo_2_read_engine_stats0_rd2clr_config_ADDRESS 0x13C
#define upp_iso_lex_fifo_2_read_engine_stats0_rflush_act_ADDRESS 0x140
#define upp_iso_lex_fifo_2_read_engine_stats0_drp_pkt_ADDRESS 0x144
#define upp_iso_lex_fifo_2_read_engine_stats0_flow_ctrl_ADDRESS 0x148
#define upp_iso_lex_fifo_3_ADDRESS 0x14C
#define upp_iso_lex_fifo_3_version_ADDRESS 0x14C
#define upp_iso_lex_fifo_3_write_engine_ADDRESS 0x150
#define upp_iso_lex_fifo_3_write_engine_config0_ADDRESS 0x150
#define upp_iso_lex_fifo_3_write_engine_config0_clear_ADDRESS 0x150
#define upp_iso_lex_fifo_3_write_engine_config0_mode_ADDRESS 0x154
#define upp_iso_lex_fifo_3_write_engine_config0_notify_limit_ADDRESS 0x158
#define upp_iso_lex_fifo_3_write_engine_stats0_ADDRESS 0x15C
#define upp_iso_lex_fifo_3_write_engine_stats0_rd2clr_config_ADDRESS 0x15C
#define upp_iso_lex_fifo_3_write_engine_stats0_nfifo_dcount_ADDRESS 0x160
#define upp_iso_lex_fifo_3_write_engine_stats0_pfifo_dcount_ADDRESS 0x164
#define upp_iso_lex_fifo_3_write_engine_stats0_pkt_max_byte_cnt_err_ADDRESS 0x168
#define upp_iso_lex_fifo_3_write_engine_stats0_fifo_full_err_ADDRESS 0x16C
#define upp_iso_lex_fifo_3_write_engine_stats0_pkt_err_ADDRESS 0x170
#define upp_iso_lex_fifo_3_write_engine_stats0_pkt_sop_err_ADDRESS 0x174
#define upp_iso_lex_fifo_3_write_engine_stats0_wflush_act_ADDRESS 0x178
#define upp_iso_lex_fifo_3_write_engine_stats0_drp_pkt_rd_ADDRESS 0x17C
#define upp_iso_lex_fifo_3_write_engine_stats0_drp_pkt_wr_ADDRESS 0x180
#define upp_iso_lex_fifo_3_write_engine_stats0_flow_ctrl_ADDRESS 0x184
#define upp_iso_lex_fifo_3_read_engine_ADDRESS 0x188
#define upp_iso_lex_fifo_3_read_engine_config0_ADDRESS 0x188
#define upp_iso_lex_fifo_3_read_engine_config0_clear_ADDRESS 0x188
#define upp_iso_lex_fifo_3_read_engine_stats0_ADDRESS 0x18C
#define upp_iso_lex_fifo_3_read_engine_stats0_rd2clr_config_ADDRESS 0x18C
#define upp_iso_lex_fifo_3_read_engine_stats0_rflush_act_ADDRESS 0x190
#define upp_iso_lex_fifo_3_read_engine_stats0_drp_pkt_ADDRESS 0x194
#define upp_iso_lex_fifo_3_read_engine_stats0_flow_ctrl_ADDRESS 0x198
#define upp_iso_rex_fifo_ADDRESS 0x19C
#define upp_iso_rex_fifo_version_ADDRESS 0x19C
#define upp_iso_rex_fifo_write_engine_ADDRESS 0x1A0
#define upp_iso_rex_fifo_write_engine_config0_ADDRESS 0x1A0
#define upp_iso_rex_fifo_write_engine_config0_clear_ADDRESS 0x1A0
#define upp_iso_rex_fifo_write_engine_config0_mode_ADDRESS 0x1A4
#define upp_iso_rex_fifo_write_engine_config0_notify_limit_ADDRESS 0x1A8
#define upp_iso_rex_fifo_write_engine_stats0_ADDRESS 0x1AC
#define upp_iso_rex_fifo_write_engine_stats0_rd2clr_config_ADDRESS 0x1AC
#define upp_iso_rex_fifo_write_engine_stats0_nfifo_dcount_ADDRESS 0x1B0
#define upp_iso_rex_fifo_write_engine_stats0_pfifo_dcount_ADDRESS 0x1B4
#define upp_iso_rex_fifo_write_engine_stats0_pkt_max_byte_cnt_err_ADDRESS 0x1B8
#define upp_iso_rex_fifo_write_engine_stats0_fifo_full_err_ADDRESS 0x1BC
#define upp_iso_rex_fifo_write_engine_stats0_pkt_err_ADDRESS 0x1C0
#define upp_iso_rex_fifo_write_engine_stats0_pkt_sop_err_ADDRESS 0x1C4
#define upp_iso_rex_fifo_write_engine_stats0_wflush_act_ADDRESS 0x1C8
#define upp_iso_rex_fifo_write_engine_stats0_drp_pkt_rd_ADDRESS 0x1CC
#define upp_iso_rex_fifo_write_engine_stats0_drp_pkt_wr_ADDRESS 0x1D0
#define upp_iso_rex_fifo_write_engine_stats0_flow_ctrl_ADDRESS 0x1D4
#define upp_iso_rex_fifo_read_engine_ADDRESS 0x1D8
#define upp_iso_rex_fifo_read_engine_config0_ADDRESS 0x1D8
#define upp_iso_rex_fifo_read_engine_config0_clear_ADDRESS 0x1D8
#define upp_iso_rex_fifo_read_engine_stats0_ADDRESS 0x1DC
#define upp_iso_rex_fifo_read_engine_stats0_rd2clr_config_ADDRESS 0x1DC
#define upp_iso_rex_fifo_read_engine_stats0_rflush_act_ADDRESS 0x1E0
#define upp_iso_rex_fifo_read_engine_stats0_drp_pkt_ADDRESS 0x1E4
#define upp_iso_rex_fifo_read_engine_stats0_flow_ctrl_ADDRESS 0x1E8
#define upp_ctrl_trfr_h2d_fifo_ADDRESS 0x1EC
#define upp_ctrl_trfr_h2d_fifo_version_ADDRESS 0x1EC
#define upp_ctrl_trfr_h2d_fifo_write_engine_ADDRESS 0x1F0
#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_ADDRESS 0x1F0
#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_clear_ADDRESS 0x1F0
#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_mode_ADDRESS 0x1F4
#define upp_ctrl_trfr_h2d_fifo_write_engine_config0_notify_limit_ADDRESS 0x1F8
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_ADDRESS 0x1FC
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_rd2clr_config_ADDRESS 0x1FC
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_nfifo_dcount_ADDRESS 0x200
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pfifo_dcount_ADDRESS 0x204
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pkt_max_byte_cnt_err_ADDRESS 0x208
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_fifo_full_err_ADDRESS 0x20C
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pkt_err_ADDRESS 0x210
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_pkt_sop_err_ADDRESS 0x214
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_wflush_act_ADDRESS 0x218
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_drp_pkt_rd_ADDRESS 0x21C
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_drp_pkt_wr_ADDRESS 0x220
#define upp_ctrl_trfr_h2d_fifo_write_engine_stats0_flow_ctrl_ADDRESS 0x224
#define upp_ctrl_trfr_h2d_fifo_read_engine_ADDRESS 0x228
#define upp_ctrl_trfr_h2d_fifo_read_engine_config0_ADDRESS 0x228
#define upp_ctrl_trfr_h2d_fifo_read_engine_config0_clear_ADDRESS 0x228
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_ADDRESS 0x22C
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_rd2clr_config_ADDRESS 0x22C
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_rflush_act_ADDRESS 0x230
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_drp_pkt_ADDRESS 0x234
#define upp_ctrl_trfr_h2d_fifo_read_engine_stats0_flow_ctrl_ADDRESS 0x238
#define upp_ctrl_trfr_d2h_fifo_ADDRESS 0x23C
#define upp_ctrl_trfr_d2h_fifo_version_ADDRESS 0x23C
#define upp_ctrl_trfr_d2h_fifo_write_engine_ADDRESS 0x240
#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_ADDRESS 0x240
#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_clear_ADDRESS 0x240
#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_mode_ADDRESS 0x244
#define upp_ctrl_trfr_d2h_fifo_write_engine_config0_notify_limit_ADDRESS 0x248
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_ADDRESS 0x24C
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_rd2clr_config_ADDRESS 0x24C
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_nfifo_dcount_ADDRESS 0x250
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pfifo_dcount_ADDRESS 0x254
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pkt_max_byte_cnt_err_ADDRESS 0x258
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_fifo_full_err_ADDRESS 0x25C
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pkt_err_ADDRESS 0x260
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_pkt_sop_err_ADDRESS 0x264
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_wflush_act_ADDRESS 0x268
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_drp_pkt_rd_ADDRESS 0x26C
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_drp_pkt_wr_ADDRESS 0x270
#define upp_ctrl_trfr_d2h_fifo_write_engine_stats0_flow_ctrl_ADDRESS 0x274
#define upp_ctrl_trfr_d2h_fifo_read_engine_ADDRESS 0x278
#define upp_ctrl_trfr_d2h_fifo_read_engine_config0_ADDRESS 0x278
#define upp_ctrl_trfr_d2h_fifo_read_engine_config0_clear_ADDRESS 0x278
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_ADDRESS 0x27C
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_rd2clr_config_ADDRESS 0x27C
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_rflush_act_ADDRESS 0x280
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_drp_pkt_ADDRESS 0x284
#define upp_ctrl_trfr_d2h_fifo_read_engine_stats0_flow_ctrl_ADDRESS 0x288
#define upp_ctrl_trfr_ADDRESS 0x28C
#define upp_ctrl_trfr_h2d_data_ADDRESS 0x28C
#define upp_ctrl_trfr_h2d_ctrl_ADDRESS 0x290
#define upp_ctrl_trfr_h2d_skip_ADDRESS 0x294
#define upp_ctrl_trfr_h2d_dbg_ADDRESS 0x298
#define upp_ctrl_trfr_d2h_data_ADDRESS 0x29C
#define upp_ctrl_trfr_d2h_ctrl_ADDRESS 0x2A0
#define upp_ctrl_trfr_d2h_skip_ADDRESS 0x2A4
#define upp_ctrl_trfr_d2h_dbg_ADDRESS 0x2A8
#define upp_ctrl_trfr_cmpltd_ADDRESS 0x2AC
#define upp_endpoint_tbl_ADDRESS 0x2B0
#define upp_endpoint_tbl_config0_ADDRESS 0x2B0
#define upp_endpoint_tbl_config1_ADDRESS 0x2B4
#define upp_endpoint_tbl_total_qid_ADDRESS 0x2B8
#define upp_endpoint_tbl_qid_assigned0_ADDRESS 0x2BC
#define upp_stats0_ADDRESS 0x2C0
#define upp_stats0_rd2clr_config_ADDRESS 0x2C0
#define upp_stats0_missing_itp_ADDRESS 0x2C4
#define upp_irq0_ADDRESS 0x2C8
#define upp_irq0_enable_ADDRESS 0x2C8
#define upp_irq0_pending_ADDRESS 0x2CC
#define upp_irq0_pending_irq_ADDRESS 0x2D0
#define upp_irq0_raw_ADDRESS 0x2D4
#define upp_irq1_ADDRESS 0x2D8
#define upp_irq1_enable_ADDRESS 0x2D8
#define upp_irq1_pending_ADDRESS 0x2DC
#define upp_irq1_pending_irq_ADDRESS 0x2E0
#define upp_irq1_raw_ADDRESS 0x2E4
#define UPP_VERSION_MAJOR_OFFSET 16
#define UPP_VERSION_MAJOR_MASK 0xFF0000
#define UPP_VERSION_MINOR_OFFSET 8
#define UPP_VERSION_MINOR_MASK 0xFF00
#define UPP_VERSION_PATCH_OFFSET 0
#define UPP_VERSION_PATCH_MASK 0xFF
#define UPP_CONFIG0_PING_NON_RSPNS_CNT_OFFSET 16
#define UPP_CONFIG0_PING_NON_RSPNS_CNT_MASK 0xF0000
#define UPP_CONFIG0_DP_MAX_NUMB_CNT_OFFSET 9
#define UPP_CONFIG0_DP_MAX_NUMB_CNT_MASK 0xFE00
#define UPP_CONFIG0_DP_MAX_TIME_CNT_OFFSET 0
#define UPP_CONFIG0_DP_MAX_TIME_CNT_MASK 0x1FF
#define UPP_CONTROL_LIMIT_NUM_PINGS_SNT_OFFSET 30
#define UPP_CONTROL_LIMIT_NUM_PINGS_SNT_MASK 0x40000000
#define UPP_CONTROL_LIMIT_NUM_PINGS_SNT 0x40000000
#define UPP_CONTROL_ISO_DEV_NON_RSPNS_CNT_OFFSET 26
#define UPP_CONTROL_ISO_DEV_NON_RSPNS_CNT_MASK 0x3C000000
#define UPP_CONTROL_LEX_BUFF_MAX_CNT_OFFSET 20
#define UPP_CONTROL_LEX_BUFF_MAX_CNT_MASK 0x3F00000
#define UPP_CONTROL_DISABLE_ITP_DELTA_OFFSET 19
#define UPP_CONTROL_DISABLE_ITP_DELTA_MASK 0x80000
#define UPP_CONTROL_DISABLE_ITP_DELTA 0x80000
#define UPP_CONTROL_MAX_ITP_DEVIATION_2FIX_OFFSET 9
#define UPP_CONTROL_MAX_ITP_DEVIATION_2FIX_MASK 0x7FE00
#define UPP_CONTROL_LIMIT_MAX_BURST_OFFSET 8
#define UPP_CONTROL_LIMIT_MAX_BURST_MASK 0x100
#define UPP_CONTROL_LIMIT_MAX_BURST 0x100
#define UPP_CONTROL_BULK_TERM_EN_OFFSET 7
#define UPP_CONTROL_BULK_TERM_EN_MASK 0x80
#define UPP_CONTROL_BULK_TERM_EN 0x80
#define UPP_CONTROL_PING_TERM_EN_OFFSET 6
#define UPP_CONTROL_PING_TERM_EN_MASK 0x40
#define UPP_CONTROL_PING_TERM_EN 0x40
#define UPP_CONTROL_CTRL_TRFR_INT_MODE_OFFSET 5
#define UPP_CONTROL_CTRL_TRFR_INT_MODE_MASK 0x20
#define UPP_CONTROL_CTRL_TRFR_INT_MODE 0x20
#define UPP_CONTROL_INIT_EPT_OFFSET 4
#define UPP_CONTROL_INIT_EPT_MASK 0x10
#define UPP_CONTROL_INIT_EPT 0x10
#define UPP_CONTROL_ITP_GEN_OFFSET 3
#define UPP_CONTROL_ITP_GEN_MASK 0x8
#define UPP_CONTROL_ITP_GEN 0x8
#define UPP_CONTROL_ITP_MANAGER_EN_OFFSET 2
#define UPP_CONTROL_ITP_MANAGER_EN_MASK 0x4
#define UPP_CONTROL_ITP_MANAGER_EN 0x4
#define UPP_CONTROL_CTRL_MANAGER_EN_OFFSET 1
#define UPP_CONTROL_CTRL_MANAGER_EN_MASK 0x2
#define UPP_CONTROL_CTRL_MANAGER_EN 0x2
#define UPP_CONTROL_CLR_CTRL_TRFR_MGR_OFFSET 0
#define UPP_CONTROL_CLR_CTRL_TRFR_MGR_MASK 0x1
#define UPP_CONTROL_CLR_CTRL_TRFR_MGR 0x1
#define UPP_ID_MGR_FIFO_VERSION_MAJOR_OFFSET 16
#define UPP_ID_MGR_FIFO_VERSION_MAJOR_MASK 0xFF0000
#define UPP_ID_MGR_FIFO_VERSION_MINOR_OFFSET 8
#define UPP_ID_MGR_FIFO_VERSION_MINOR_MASK 0xFF00
#define UPP_ID_MGR_FIFO_VERSION_PATCH_OFFSET 0
#define UPP_ID_MGR_FIFO_VERSION_PATCH_MASK 0xFF
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_CONFIG0_CLEAR_WCLR_OFFSET 0
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_CONFIG0_CLEAR_WCLR_MASK 0x1
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_CONFIG0_CLEAR_WCLR 0x1
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP_OFFSET 3
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP_MASK 0x8
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP 0x8
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR_OFFSET 2
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR_MASK 0x4
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR 0x4
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM_OFFSET 1
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM_MASK 0x2
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM 0x2
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN_OFFSET 0
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN_MASK 0x1
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN 0x1
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_CONFIG0_NOTIFY_LIMIT_NTFY_LMT_OFFSET 0
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_CONFIG0_NOTIFY_LIMIT_NTFY_LMT_MASK 0xFFFFFFFF
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_OFFSET 9
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_MASK 0x200
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL 0x200
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR_OFFSET 8
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR_MASK 0x100
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR 0x100
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD_OFFSET 7
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD_MASK 0x80
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD 0x80
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT_OFFSET 6
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT_MASK 0x40
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT 0x40
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR_OFFSET 5
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR_MASK 0x20
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR 0x20
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR_OFFSET 4
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR_MASK 0x10
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR 0x10
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR_OFFSET 3
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR_MASK 0x8
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR 0x8
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR_OFFSET 2
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR_MASK 0x4
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR 0x4
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT_OFFSET 1
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT_MASK 0x2
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT 0x2
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT_OFFSET 0
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT_MASK 0x1
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT 0x1
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_NFIFO_DCOUNT_OFFSET 0
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_NFIFO_DCOUNT_MASK 0xFFFF
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_PFIFO_DCOUNT_OFFSET 0
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_PFIFO_DCOUNT_MASK 0xFFFF
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_PKT_MAX_BYTE_CNT_ERR_OFFSET 0
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_PKT_MAX_BYTE_CNT_ERR_MASK 0xFF
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_FIFO_FULL_ERR_OFFSET 0
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_FIFO_FULL_ERR_MASK 0xFF
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_PKT_ERR_PKT_ERR_OFFSET 0
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_PKT_ERR_PKT_ERR_MASK 0xFF
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_PKT_SOP_ERR_PKT_SOP_ERR_OFFSET 0
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_PKT_SOP_ERR_PKT_SOP_ERR_MASK 0xFF
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_WFLUSH_ACT_WFLUSH_ACT_OFFSET 0
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_WFLUSH_ACT_WFLUSH_ACT_MASK 0xFF
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_DRP_PKT_RD_DRP_PKT_RD_OFFSET 0
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_DRP_PKT_RD_DRP_PKT_RD_MASK 0xFF
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_DRP_PKT_WR_DRP_PKT_WR_OFFSET 0
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_DRP_PKT_WR_DRP_PKT_WR_MASK 0xFF
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_OFFSET 0
#define UPP_ID_MGR_FIFO_WRITE_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_MASK 0xFFFF
#define UPP_ID_MGR_FIFO_READ_ENGINE_CONFIG0_CLEAR_RCLR_OFFSET 0
#define UPP_ID_MGR_FIFO_READ_ENGINE_CONFIG0_CLEAR_RCLR_MASK 0x1
#define UPP_ID_MGR_FIFO_READ_ENGINE_CONFIG0_CLEAR_RCLR 0x1
#define UPP_ID_MGR_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_OFFSET 2
#define UPP_ID_MGR_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_MASK 0x4
#define UPP_ID_MGR_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL 0x4
#define UPP_ID_MGR_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_OFFSET 1
#define UPP_ID_MGR_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_MASK 0x2
#define UPP_ID_MGR_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT 0x2
#define UPP_ID_MGR_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT_OFFSET 0
#define UPP_ID_MGR_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT_MASK 0x1
#define UPP_ID_MGR_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT 0x1
#define UPP_ID_MGR_FIFO_READ_ENGINE_STATS0_RFLUSH_ACT_RFLUSH_ACT_OFFSET 0
#define UPP_ID_MGR_FIFO_READ_ENGINE_STATS0_RFLUSH_ACT_RFLUSH_ACT_MASK 0xFF
#define UPP_ID_MGR_FIFO_READ_ENGINE_STATS0_DRP_PKT_DRP_PKT_OFFSET 0
#define UPP_ID_MGR_FIFO_READ_ENGINE_STATS0_DRP_PKT_DRP_PKT_MASK 0xFF
#define UPP_ID_MGR_FIFO_READ_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_OFFSET 0
#define UPP_ID_MGR_FIFO_READ_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_MASK 0xFFFF
#define UPP_ISO_LEX_FIFO_0_VERSION_MAJOR_OFFSET 16
#define UPP_ISO_LEX_FIFO_0_VERSION_MAJOR_MASK 0xFF0000
#define UPP_ISO_LEX_FIFO_0_VERSION_MINOR_OFFSET 8
#define UPP_ISO_LEX_FIFO_0_VERSION_MINOR_MASK 0xFF00
#define UPP_ISO_LEX_FIFO_0_VERSION_PATCH_OFFSET 0
#define UPP_ISO_LEX_FIFO_0_VERSION_PATCH_MASK 0xFF
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_CONFIG0_CLEAR_WCLR_OFFSET 0
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_CONFIG0_CLEAR_WCLR_MASK 0x1
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_CONFIG0_CLEAR_WCLR 0x1
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP_OFFSET 3
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP_MASK 0x8
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP 0x8
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR_OFFSET 2
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR_MASK 0x4
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR 0x4
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM_OFFSET 1
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM_MASK 0x2
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM 0x2
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN_OFFSET 0
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN_MASK 0x1
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN 0x1
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_CONFIG0_NOTIFY_LIMIT_NTFY_LMT_OFFSET 0
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_CONFIG0_NOTIFY_LIMIT_NTFY_LMT_MASK 0xFFFFFFFF
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_OFFSET 9
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_MASK 0x200
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL 0x200
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR_OFFSET 8
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR_MASK 0x100
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR 0x100
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD_OFFSET 7
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD_MASK 0x80
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD 0x80
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT_OFFSET 6
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT_MASK 0x40
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT 0x40
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR_OFFSET 5
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR_MASK 0x20
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR 0x20
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR_OFFSET 4
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR_MASK 0x10
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR 0x10
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR_OFFSET 3
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR_MASK 0x8
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR 0x8
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR_OFFSET 2
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR_MASK 0x4
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR 0x4
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT_OFFSET 1
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT_MASK 0x2
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT 0x2
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT_OFFSET 0
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT_MASK 0x1
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT 0x1
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_NFIFO_DCOUNT_OFFSET 0
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_NFIFO_DCOUNT_MASK 0xFFFF
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_PFIFO_DCOUNT_OFFSET 0
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_PFIFO_DCOUNT_MASK 0xFFFF
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_PKT_MAX_BYTE_CNT_ERR_OFFSET 0
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_PKT_MAX_BYTE_CNT_ERR_MASK 0xFF
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_FIFO_FULL_ERR_OFFSET 0
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_FIFO_FULL_ERR_MASK 0xFF
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_PKT_ERR_PKT_ERR_OFFSET 0
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_PKT_ERR_PKT_ERR_MASK 0xFF
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_PKT_SOP_ERR_PKT_SOP_ERR_OFFSET 0
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_PKT_SOP_ERR_PKT_SOP_ERR_MASK 0xFF
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_WFLUSH_ACT_WFLUSH_ACT_OFFSET 0
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_WFLUSH_ACT_WFLUSH_ACT_MASK 0xFF
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_DRP_PKT_RD_DRP_PKT_RD_OFFSET 0
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_DRP_PKT_RD_DRP_PKT_RD_MASK 0xFF
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_DRP_PKT_WR_DRP_PKT_WR_OFFSET 0
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_DRP_PKT_WR_DRP_PKT_WR_MASK 0xFF
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_OFFSET 0
#define UPP_ISO_LEX_FIFO_0_WRITE_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_MASK 0xFFFF
#define UPP_ISO_LEX_FIFO_0_READ_ENGINE_CONFIG0_CLEAR_RCLR_OFFSET 0
#define UPP_ISO_LEX_FIFO_0_READ_ENGINE_CONFIG0_CLEAR_RCLR_MASK 0x1
#define UPP_ISO_LEX_FIFO_0_READ_ENGINE_CONFIG0_CLEAR_RCLR 0x1
#define UPP_ISO_LEX_FIFO_0_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_OFFSET 2
#define UPP_ISO_LEX_FIFO_0_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_MASK 0x4
#define UPP_ISO_LEX_FIFO_0_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL 0x4
#define UPP_ISO_LEX_FIFO_0_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_OFFSET 1
#define UPP_ISO_LEX_FIFO_0_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_MASK 0x2
#define UPP_ISO_LEX_FIFO_0_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT 0x2
#define UPP_ISO_LEX_FIFO_0_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT_OFFSET 0
#define UPP_ISO_LEX_FIFO_0_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT_MASK 0x1
#define UPP_ISO_LEX_FIFO_0_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT 0x1
#define UPP_ISO_LEX_FIFO_0_READ_ENGINE_STATS0_RFLUSH_ACT_RFLUSH_ACT_OFFSET 0
#define UPP_ISO_LEX_FIFO_0_READ_ENGINE_STATS0_RFLUSH_ACT_RFLUSH_ACT_MASK 0xFF
#define UPP_ISO_LEX_FIFO_0_READ_ENGINE_STATS0_DRP_PKT_DRP_PKT_OFFSET 0
#define UPP_ISO_LEX_FIFO_0_READ_ENGINE_STATS0_DRP_PKT_DRP_PKT_MASK 0xFF
#define UPP_ISO_LEX_FIFO_0_READ_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_OFFSET 0
#define UPP_ISO_LEX_FIFO_0_READ_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_MASK 0xFFFF
#define UPP_ISO_LEX_FIFO_1_VERSION_MAJOR_OFFSET 16
#define UPP_ISO_LEX_FIFO_1_VERSION_MAJOR_MASK 0xFF0000
#define UPP_ISO_LEX_FIFO_1_VERSION_MINOR_OFFSET 8
#define UPP_ISO_LEX_FIFO_1_VERSION_MINOR_MASK 0xFF00
#define UPP_ISO_LEX_FIFO_1_VERSION_PATCH_OFFSET 0
#define UPP_ISO_LEX_FIFO_1_VERSION_PATCH_MASK 0xFF
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_CONFIG0_CLEAR_WCLR_OFFSET 0
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_CONFIG0_CLEAR_WCLR_MASK 0x1
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_CONFIG0_CLEAR_WCLR 0x1
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP_OFFSET 3
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP_MASK 0x8
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP 0x8
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR_OFFSET 2
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR_MASK 0x4
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR 0x4
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM_OFFSET 1
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM_MASK 0x2
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM 0x2
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN_OFFSET 0
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN_MASK 0x1
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN 0x1
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_CONFIG0_NOTIFY_LIMIT_NTFY_LMT_OFFSET 0
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_CONFIG0_NOTIFY_LIMIT_NTFY_LMT_MASK 0xFFFFFFFF
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_OFFSET 9
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_MASK 0x200
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL 0x200
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR_OFFSET 8
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR_MASK 0x100
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR 0x100
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD_OFFSET 7
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD_MASK 0x80
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD 0x80
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT_OFFSET 6
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT_MASK 0x40
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT 0x40
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR_OFFSET 5
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR_MASK 0x20
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR 0x20
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR_OFFSET 4
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR_MASK 0x10
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR 0x10
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR_OFFSET 3
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR_MASK 0x8
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR 0x8
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR_OFFSET 2
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR_MASK 0x4
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR 0x4
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT_OFFSET 1
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT_MASK 0x2
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT 0x2
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT_OFFSET 0
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT_MASK 0x1
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT 0x1
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_NFIFO_DCOUNT_OFFSET 0
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_NFIFO_DCOUNT_MASK 0xFFFF
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_PFIFO_DCOUNT_OFFSET 0
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_PFIFO_DCOUNT_MASK 0xFFFF
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_PKT_MAX_BYTE_CNT_ERR_OFFSET 0
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_PKT_MAX_BYTE_CNT_ERR_MASK 0xFF
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_FIFO_FULL_ERR_OFFSET 0
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_FIFO_FULL_ERR_MASK 0xFF
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_PKT_ERR_PKT_ERR_OFFSET 0
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_PKT_ERR_PKT_ERR_MASK 0xFF
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_PKT_SOP_ERR_PKT_SOP_ERR_OFFSET 0
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_PKT_SOP_ERR_PKT_SOP_ERR_MASK 0xFF
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_WFLUSH_ACT_WFLUSH_ACT_OFFSET 0
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_WFLUSH_ACT_WFLUSH_ACT_MASK 0xFF
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_DRP_PKT_RD_DRP_PKT_RD_OFFSET 0
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_DRP_PKT_RD_DRP_PKT_RD_MASK 0xFF
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_DRP_PKT_WR_DRP_PKT_WR_OFFSET 0
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_DRP_PKT_WR_DRP_PKT_WR_MASK 0xFF
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_OFFSET 0
#define UPP_ISO_LEX_FIFO_1_WRITE_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_MASK 0xFFFF
#define UPP_ISO_LEX_FIFO_1_READ_ENGINE_CONFIG0_CLEAR_RCLR_OFFSET 0
#define UPP_ISO_LEX_FIFO_1_READ_ENGINE_CONFIG0_CLEAR_RCLR_MASK 0x1
#define UPP_ISO_LEX_FIFO_1_READ_ENGINE_CONFIG0_CLEAR_RCLR 0x1
#define UPP_ISO_LEX_FIFO_1_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_OFFSET 2
#define UPP_ISO_LEX_FIFO_1_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_MASK 0x4
#define UPP_ISO_LEX_FIFO_1_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL 0x4
#define UPP_ISO_LEX_FIFO_1_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_OFFSET 1
#define UPP_ISO_LEX_FIFO_1_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_MASK 0x2
#define UPP_ISO_LEX_FIFO_1_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT 0x2
#define UPP_ISO_LEX_FIFO_1_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT_OFFSET 0
#define UPP_ISO_LEX_FIFO_1_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT_MASK 0x1
#define UPP_ISO_LEX_FIFO_1_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT 0x1
#define UPP_ISO_LEX_FIFO_1_READ_ENGINE_STATS0_RFLUSH_ACT_RFLUSH_ACT_OFFSET 0
#define UPP_ISO_LEX_FIFO_1_READ_ENGINE_STATS0_RFLUSH_ACT_RFLUSH_ACT_MASK 0xFF
#define UPP_ISO_LEX_FIFO_1_READ_ENGINE_STATS0_DRP_PKT_DRP_PKT_OFFSET 0
#define UPP_ISO_LEX_FIFO_1_READ_ENGINE_STATS0_DRP_PKT_DRP_PKT_MASK 0xFF
#define UPP_ISO_LEX_FIFO_1_READ_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_OFFSET 0
#define UPP_ISO_LEX_FIFO_1_READ_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_MASK 0xFFFF
#define UPP_ISO_LEX_FIFO_2_VERSION_MAJOR_OFFSET 16
#define UPP_ISO_LEX_FIFO_2_VERSION_MAJOR_MASK 0xFF0000
#define UPP_ISO_LEX_FIFO_2_VERSION_MINOR_OFFSET 8
#define UPP_ISO_LEX_FIFO_2_VERSION_MINOR_MASK 0xFF00
#define UPP_ISO_LEX_FIFO_2_VERSION_PATCH_OFFSET 0
#define UPP_ISO_LEX_FIFO_2_VERSION_PATCH_MASK 0xFF
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_CONFIG0_CLEAR_WCLR_OFFSET 0
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_CONFIG0_CLEAR_WCLR_MASK 0x1
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_CONFIG0_CLEAR_WCLR 0x1
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP_OFFSET 3
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP_MASK 0x8
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP 0x8
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR_OFFSET 2
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR_MASK 0x4
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR 0x4
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM_OFFSET 1
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM_MASK 0x2
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM 0x2
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN_OFFSET 0
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN_MASK 0x1
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN 0x1
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_CONFIG0_NOTIFY_LIMIT_NTFY_LMT_OFFSET 0
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_CONFIG0_NOTIFY_LIMIT_NTFY_LMT_MASK 0xFFFFFFFF
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_OFFSET 9
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_MASK 0x200
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL 0x200
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR_OFFSET 8
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR_MASK 0x100
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR 0x100
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD_OFFSET 7
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD_MASK 0x80
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD 0x80
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT_OFFSET 6
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT_MASK 0x40
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT 0x40
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR_OFFSET 5
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR_MASK 0x20
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR 0x20
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR_OFFSET 4
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR_MASK 0x10
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR 0x10
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR_OFFSET 3
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR_MASK 0x8
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR 0x8
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR_OFFSET 2
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR_MASK 0x4
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR 0x4
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT_OFFSET 1
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT_MASK 0x2
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT 0x2
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT_OFFSET 0
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT_MASK 0x1
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT 0x1
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_NFIFO_DCOUNT_OFFSET 0
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_NFIFO_DCOUNT_MASK 0xFFFF
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_PFIFO_DCOUNT_OFFSET 0
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_PFIFO_DCOUNT_MASK 0xFFFF
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_PKT_MAX_BYTE_CNT_ERR_OFFSET 0
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_PKT_MAX_BYTE_CNT_ERR_MASK 0xFF
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_FIFO_FULL_ERR_OFFSET 0
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_FIFO_FULL_ERR_MASK 0xFF
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_PKT_ERR_PKT_ERR_OFFSET 0
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_PKT_ERR_PKT_ERR_MASK 0xFF
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_PKT_SOP_ERR_PKT_SOP_ERR_OFFSET 0
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_PKT_SOP_ERR_PKT_SOP_ERR_MASK 0xFF
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_WFLUSH_ACT_WFLUSH_ACT_OFFSET 0
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_WFLUSH_ACT_WFLUSH_ACT_MASK 0xFF
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_DRP_PKT_RD_DRP_PKT_RD_OFFSET 0
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_DRP_PKT_RD_DRP_PKT_RD_MASK 0xFF
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_DRP_PKT_WR_DRP_PKT_WR_OFFSET 0
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_DRP_PKT_WR_DRP_PKT_WR_MASK 0xFF
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_OFFSET 0
#define UPP_ISO_LEX_FIFO_2_WRITE_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_MASK 0xFFFF
#define UPP_ISO_LEX_FIFO_2_READ_ENGINE_CONFIG0_CLEAR_RCLR_OFFSET 0
#define UPP_ISO_LEX_FIFO_2_READ_ENGINE_CONFIG0_CLEAR_RCLR_MASK 0x1
#define UPP_ISO_LEX_FIFO_2_READ_ENGINE_CONFIG0_CLEAR_RCLR 0x1
#define UPP_ISO_LEX_FIFO_2_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_OFFSET 2
#define UPP_ISO_LEX_FIFO_2_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_MASK 0x4
#define UPP_ISO_LEX_FIFO_2_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL 0x4
#define UPP_ISO_LEX_FIFO_2_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_OFFSET 1
#define UPP_ISO_LEX_FIFO_2_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_MASK 0x2
#define UPP_ISO_LEX_FIFO_2_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT 0x2
#define UPP_ISO_LEX_FIFO_2_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT_OFFSET 0
#define UPP_ISO_LEX_FIFO_2_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT_MASK 0x1
#define UPP_ISO_LEX_FIFO_2_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT 0x1
#define UPP_ISO_LEX_FIFO_2_READ_ENGINE_STATS0_RFLUSH_ACT_RFLUSH_ACT_OFFSET 0
#define UPP_ISO_LEX_FIFO_2_READ_ENGINE_STATS0_RFLUSH_ACT_RFLUSH_ACT_MASK 0xFF
#define UPP_ISO_LEX_FIFO_2_READ_ENGINE_STATS0_DRP_PKT_DRP_PKT_OFFSET 0
#define UPP_ISO_LEX_FIFO_2_READ_ENGINE_STATS0_DRP_PKT_DRP_PKT_MASK 0xFF
#define UPP_ISO_LEX_FIFO_2_READ_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_OFFSET 0
#define UPP_ISO_LEX_FIFO_2_READ_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_MASK 0xFFFF
#define UPP_ISO_LEX_FIFO_3_VERSION_MAJOR_OFFSET 16
#define UPP_ISO_LEX_FIFO_3_VERSION_MAJOR_MASK 0xFF0000
#define UPP_ISO_LEX_FIFO_3_VERSION_MINOR_OFFSET 8
#define UPP_ISO_LEX_FIFO_3_VERSION_MINOR_MASK 0xFF00
#define UPP_ISO_LEX_FIFO_3_VERSION_PATCH_OFFSET 0
#define UPP_ISO_LEX_FIFO_3_VERSION_PATCH_MASK 0xFF
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_CONFIG0_CLEAR_WCLR_OFFSET 0
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_CONFIG0_CLEAR_WCLR_MASK 0x1
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_CONFIG0_CLEAR_WCLR 0x1
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP_OFFSET 3
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP_MASK 0x8
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP 0x8
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR_OFFSET 2
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR_MASK 0x4
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR 0x4
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM_OFFSET 1
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM_MASK 0x2
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM 0x2
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN_OFFSET 0
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN_MASK 0x1
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN 0x1
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_CONFIG0_NOTIFY_LIMIT_NTFY_LMT_OFFSET 0
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_CONFIG0_NOTIFY_LIMIT_NTFY_LMT_MASK 0xFFFFFFFF
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_OFFSET 9
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_MASK 0x200
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL 0x200
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR_OFFSET 8
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR_MASK 0x100
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR 0x100
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD_OFFSET 7
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD_MASK 0x80
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD 0x80
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT_OFFSET 6
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT_MASK 0x40
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT 0x40
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR_OFFSET 5
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR_MASK 0x20
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR 0x20
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR_OFFSET 4
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR_MASK 0x10
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR 0x10
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR_OFFSET 3
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR_MASK 0x8
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR 0x8
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR_OFFSET 2
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR_MASK 0x4
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR 0x4
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT_OFFSET 1
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT_MASK 0x2
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT 0x2
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT_OFFSET 0
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT_MASK 0x1
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT 0x1
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_NFIFO_DCOUNT_OFFSET 0
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_NFIFO_DCOUNT_MASK 0xFFFF
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_PFIFO_DCOUNT_OFFSET 0
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_PFIFO_DCOUNT_MASK 0xFFFF
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_PKT_MAX_BYTE_CNT_ERR_OFFSET 0
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_PKT_MAX_BYTE_CNT_ERR_MASK 0xFF
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_FIFO_FULL_ERR_OFFSET 0
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_FIFO_FULL_ERR_MASK 0xFF
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_PKT_ERR_PKT_ERR_OFFSET 0
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_PKT_ERR_PKT_ERR_MASK 0xFF
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_PKT_SOP_ERR_PKT_SOP_ERR_OFFSET 0
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_PKT_SOP_ERR_PKT_SOP_ERR_MASK 0xFF
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_WFLUSH_ACT_WFLUSH_ACT_OFFSET 0
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_WFLUSH_ACT_WFLUSH_ACT_MASK 0xFF
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_DRP_PKT_RD_DRP_PKT_RD_OFFSET 0
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_DRP_PKT_RD_DRP_PKT_RD_MASK 0xFF
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_DRP_PKT_WR_DRP_PKT_WR_OFFSET 0
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_DRP_PKT_WR_DRP_PKT_WR_MASK 0xFF
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_OFFSET 0
#define UPP_ISO_LEX_FIFO_3_WRITE_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_MASK 0xFFFF
#define UPP_ISO_LEX_FIFO_3_READ_ENGINE_CONFIG0_CLEAR_RCLR_OFFSET 0
#define UPP_ISO_LEX_FIFO_3_READ_ENGINE_CONFIG0_CLEAR_RCLR_MASK 0x1
#define UPP_ISO_LEX_FIFO_3_READ_ENGINE_CONFIG0_CLEAR_RCLR 0x1
#define UPP_ISO_LEX_FIFO_3_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_OFFSET 2
#define UPP_ISO_LEX_FIFO_3_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_MASK 0x4
#define UPP_ISO_LEX_FIFO_3_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL 0x4
#define UPP_ISO_LEX_FIFO_3_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_OFFSET 1
#define UPP_ISO_LEX_FIFO_3_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_MASK 0x2
#define UPP_ISO_LEX_FIFO_3_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT 0x2
#define UPP_ISO_LEX_FIFO_3_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT_OFFSET 0
#define UPP_ISO_LEX_FIFO_3_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT_MASK 0x1
#define UPP_ISO_LEX_FIFO_3_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT 0x1
#define UPP_ISO_LEX_FIFO_3_READ_ENGINE_STATS0_RFLUSH_ACT_RFLUSH_ACT_OFFSET 0
#define UPP_ISO_LEX_FIFO_3_READ_ENGINE_STATS0_RFLUSH_ACT_RFLUSH_ACT_MASK 0xFF
#define UPP_ISO_LEX_FIFO_3_READ_ENGINE_STATS0_DRP_PKT_DRP_PKT_OFFSET 0
#define UPP_ISO_LEX_FIFO_3_READ_ENGINE_STATS0_DRP_PKT_DRP_PKT_MASK 0xFF
#define UPP_ISO_LEX_FIFO_3_READ_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_OFFSET 0
#define UPP_ISO_LEX_FIFO_3_READ_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_MASK 0xFFFF
#define UPP_ISO_REX_FIFO_VERSION_MAJOR_OFFSET 16
#define UPP_ISO_REX_FIFO_VERSION_MAJOR_MASK 0xFF0000
#define UPP_ISO_REX_FIFO_VERSION_MINOR_OFFSET 8
#define UPP_ISO_REX_FIFO_VERSION_MINOR_MASK 0xFF00
#define UPP_ISO_REX_FIFO_VERSION_PATCH_OFFSET 0
#define UPP_ISO_REX_FIFO_VERSION_PATCH_MASK 0xFF
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_CONFIG0_CLEAR_WCLR_OFFSET 0
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_CONFIG0_CLEAR_WCLR_MASK 0x1
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_CONFIG0_CLEAR_WCLR 0x1
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP_OFFSET 3
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP_MASK 0x8
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP 0x8
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR_OFFSET 2
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR_MASK 0x4
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR 0x4
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM_OFFSET 1
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM_MASK 0x2
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM 0x2
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN_OFFSET 0
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN_MASK 0x1
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN 0x1
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_CONFIG0_NOTIFY_LIMIT_NTFY_LMT_OFFSET 0
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_CONFIG0_NOTIFY_LIMIT_NTFY_LMT_MASK 0xFFFFFFFF
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_OFFSET 9
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_MASK 0x200
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL 0x200
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR_OFFSET 8
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR_MASK 0x100
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR 0x100
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD_OFFSET 7
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD_MASK 0x80
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD 0x80
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT_OFFSET 6
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT_MASK 0x40
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT 0x40
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR_OFFSET 5
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR_MASK 0x20
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR 0x20
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR_OFFSET 4
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR_MASK 0x10
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR 0x10
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR_OFFSET 3
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR_MASK 0x8
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR 0x8
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR_OFFSET 2
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR_MASK 0x4
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR 0x4
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT_OFFSET 1
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT_MASK 0x2
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT 0x2
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT_OFFSET 0
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT_MASK 0x1
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT 0x1
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_NFIFO_DCOUNT_OFFSET 0
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_NFIFO_DCOUNT_MASK 0xFFFF
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_PFIFO_DCOUNT_OFFSET 0
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_PFIFO_DCOUNT_MASK 0xFFFF
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_PKT_MAX_BYTE_CNT_ERR_OFFSET 0
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_PKT_MAX_BYTE_CNT_ERR_MASK 0xFF
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_FIFO_FULL_ERR_OFFSET 0
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_FIFO_FULL_ERR_MASK 0xFF
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_PKT_ERR_PKT_ERR_OFFSET 0
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_PKT_ERR_PKT_ERR_MASK 0xFF
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_PKT_SOP_ERR_PKT_SOP_ERR_OFFSET 0
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_PKT_SOP_ERR_PKT_SOP_ERR_MASK 0xFF
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_WFLUSH_ACT_WFLUSH_ACT_OFFSET 0
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_WFLUSH_ACT_WFLUSH_ACT_MASK 0xFF
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_DRP_PKT_RD_DRP_PKT_RD_OFFSET 0
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_DRP_PKT_RD_DRP_PKT_RD_MASK 0xFF
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_DRP_PKT_WR_DRP_PKT_WR_OFFSET 0
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_DRP_PKT_WR_DRP_PKT_WR_MASK 0xFF
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_OFFSET 0
#define UPP_ISO_REX_FIFO_WRITE_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_MASK 0xFFFF
#define UPP_ISO_REX_FIFO_READ_ENGINE_CONFIG0_CLEAR_RCLR_OFFSET 0
#define UPP_ISO_REX_FIFO_READ_ENGINE_CONFIG0_CLEAR_RCLR_MASK 0x1
#define UPP_ISO_REX_FIFO_READ_ENGINE_CONFIG0_CLEAR_RCLR 0x1
#define UPP_ISO_REX_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_OFFSET 2
#define UPP_ISO_REX_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_MASK 0x4
#define UPP_ISO_REX_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL 0x4
#define UPP_ISO_REX_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_OFFSET 1
#define UPP_ISO_REX_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_MASK 0x2
#define UPP_ISO_REX_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT 0x2
#define UPP_ISO_REX_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT_OFFSET 0
#define UPP_ISO_REX_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT_MASK 0x1
#define UPP_ISO_REX_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT 0x1
#define UPP_ISO_REX_FIFO_READ_ENGINE_STATS0_RFLUSH_ACT_RFLUSH_ACT_OFFSET 0
#define UPP_ISO_REX_FIFO_READ_ENGINE_STATS0_RFLUSH_ACT_RFLUSH_ACT_MASK 0xFF
#define UPP_ISO_REX_FIFO_READ_ENGINE_STATS0_DRP_PKT_DRP_PKT_OFFSET 0
#define UPP_ISO_REX_FIFO_READ_ENGINE_STATS0_DRP_PKT_DRP_PKT_MASK 0xFF
#define UPP_ISO_REX_FIFO_READ_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_OFFSET 0
#define UPP_ISO_REX_FIFO_READ_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_MASK 0xFFFF
#define UPP_CTRL_TRFR_H2D_FIFO_VERSION_MAJOR_OFFSET 16
#define UPP_CTRL_TRFR_H2D_FIFO_VERSION_MAJOR_MASK 0xFF0000
#define UPP_CTRL_TRFR_H2D_FIFO_VERSION_MINOR_OFFSET 8
#define UPP_CTRL_TRFR_H2D_FIFO_VERSION_MINOR_MASK 0xFF00
#define UPP_CTRL_TRFR_H2D_FIFO_VERSION_PATCH_OFFSET 0
#define UPP_CTRL_TRFR_H2D_FIFO_VERSION_PATCH_MASK 0xFF
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_CONFIG0_CLEAR_WCLR_OFFSET 0
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_CONFIG0_CLEAR_WCLR_MASK 0x1
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_CONFIG0_CLEAR_WCLR 0x1
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP_OFFSET 3
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP_MASK 0x8
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP 0x8
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR_OFFSET 2
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR_MASK 0x4
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR 0x4
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM_OFFSET 1
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM_MASK 0x2
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM 0x2
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN_OFFSET 0
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN_MASK 0x1
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN 0x1
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_CONFIG0_NOTIFY_LIMIT_NTFY_LMT_OFFSET 0
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_CONFIG0_NOTIFY_LIMIT_NTFY_LMT_MASK 0xFFFFFFFF
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_OFFSET 9
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_MASK 0x200
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL 0x200
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR_OFFSET 8
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR_MASK 0x100
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR 0x100
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD_OFFSET 7
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD_MASK 0x80
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD 0x80
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT_OFFSET 6
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT_MASK 0x40
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT 0x40
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR_OFFSET 5
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR_MASK 0x20
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR 0x20
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR_OFFSET 4
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR_MASK 0x10
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR 0x10
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR_OFFSET 3
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR_MASK 0x8
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR 0x8
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR_OFFSET 2
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR_MASK 0x4
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR 0x4
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT_OFFSET 1
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT_MASK 0x2
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT 0x2
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT_OFFSET 0
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT_MASK 0x1
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT 0x1
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_NFIFO_DCOUNT_OFFSET 0
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_NFIFO_DCOUNT_MASK 0xFFFF
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_PFIFO_DCOUNT_OFFSET 0
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_PFIFO_DCOUNT_MASK 0xFFFF
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_PKT_MAX_BYTE_CNT_ERR_OFFSET 0
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_PKT_MAX_BYTE_CNT_ERR_MASK 0xFF
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_FIFO_FULL_ERR_OFFSET 0
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_FIFO_FULL_ERR_MASK 0xFF
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_PKT_ERR_PKT_ERR_OFFSET 0
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_PKT_ERR_PKT_ERR_MASK 0xFF
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_PKT_SOP_ERR_PKT_SOP_ERR_OFFSET 0
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_PKT_SOP_ERR_PKT_SOP_ERR_MASK 0xFF
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_WFLUSH_ACT_WFLUSH_ACT_OFFSET 0
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_WFLUSH_ACT_WFLUSH_ACT_MASK 0xFF
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_DRP_PKT_RD_DRP_PKT_RD_OFFSET 0
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_DRP_PKT_RD_DRP_PKT_RD_MASK 0xFF
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_DRP_PKT_WR_DRP_PKT_WR_OFFSET 0
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_DRP_PKT_WR_DRP_PKT_WR_MASK 0xFF
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_OFFSET 0
#define UPP_CTRL_TRFR_H2D_FIFO_WRITE_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_MASK 0xFFFF
#define UPP_CTRL_TRFR_H2D_FIFO_READ_ENGINE_CONFIG0_CLEAR_RCLR_OFFSET 0
#define UPP_CTRL_TRFR_H2D_FIFO_READ_ENGINE_CONFIG0_CLEAR_RCLR_MASK 0x1
#define UPP_CTRL_TRFR_H2D_FIFO_READ_ENGINE_CONFIG0_CLEAR_RCLR 0x1
#define UPP_CTRL_TRFR_H2D_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_OFFSET 2
#define UPP_CTRL_TRFR_H2D_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_MASK 0x4
#define UPP_CTRL_TRFR_H2D_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL 0x4
#define UPP_CTRL_TRFR_H2D_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_OFFSET 1
#define UPP_CTRL_TRFR_H2D_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_MASK 0x2
#define UPP_CTRL_TRFR_H2D_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT 0x2
#define UPP_CTRL_TRFR_H2D_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT_OFFSET 0
#define UPP_CTRL_TRFR_H2D_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT_MASK 0x1
#define UPP_CTRL_TRFR_H2D_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT 0x1
#define UPP_CTRL_TRFR_H2D_FIFO_READ_ENGINE_STATS0_RFLUSH_ACT_RFLUSH_ACT_OFFSET 0
#define UPP_CTRL_TRFR_H2D_FIFO_READ_ENGINE_STATS0_RFLUSH_ACT_RFLUSH_ACT_MASK 0xFF
#define UPP_CTRL_TRFR_H2D_FIFO_READ_ENGINE_STATS0_DRP_PKT_DRP_PKT_OFFSET 0
#define UPP_CTRL_TRFR_H2D_FIFO_READ_ENGINE_STATS0_DRP_PKT_DRP_PKT_MASK 0xFF
#define UPP_CTRL_TRFR_H2D_FIFO_READ_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_OFFSET 0
#define UPP_CTRL_TRFR_H2D_FIFO_READ_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_MASK 0xFFFF
#define UPP_CTRL_TRFR_D2H_FIFO_VERSION_MAJOR_OFFSET 16
#define UPP_CTRL_TRFR_D2H_FIFO_VERSION_MAJOR_MASK 0xFF0000
#define UPP_CTRL_TRFR_D2H_FIFO_VERSION_MINOR_OFFSET 8
#define UPP_CTRL_TRFR_D2H_FIFO_VERSION_MINOR_MASK 0xFF00
#define UPP_CTRL_TRFR_D2H_FIFO_VERSION_PATCH_OFFSET 0
#define UPP_CTRL_TRFR_D2H_FIFO_VERSION_PATCH_MASK 0xFF
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_CONFIG0_CLEAR_WCLR_OFFSET 0
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_CONFIG0_CLEAR_WCLR_MASK 0x1
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_CONFIG0_CLEAR_WCLR 0x1
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP_OFFSET 3
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP_MASK 0x8
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_SOP 0x8
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR_OFFSET 2
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR_MASK 0x4
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_CONFIG0_MODE_DRP_ON_PKT_ERR 0x4
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM_OFFSET 1
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM_MASK 0x2
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_CONFIG0_MODE_PKT_STRM 0x2
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN_OFFSET 0
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN_MASK 0x1
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_CONFIG0_MODE_FLW_CTRL_EN 0x1
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_CONFIG0_NOTIFY_LIMIT_NTFY_LMT_OFFSET 0
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_CONFIG0_NOTIFY_LIMIT_NTFY_LMT_MASK 0xFFFFFFFF
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_OFFSET 9
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_MASK 0x200
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL 0x200
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR_OFFSET 8
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR_MASK 0x100
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_WR 0x100
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD_OFFSET 7
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD_MASK 0x80
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_RD 0x80
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT_OFFSET 6
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT_MASK 0x40
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_WFLUSH_ACT 0x40
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR_OFFSET 5
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR_MASK 0x20
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_SOP_ERR 0x20
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR_OFFSET 4
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR_MASK 0x10
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_ERR 0x10
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR_OFFSET 3
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR_MASK 0x8
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_FIFO_FULL_ERR 0x8
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR_OFFSET 2
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR_MASK 0x4
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PKT_MAX_BYTE_CNT_ERR 0x4
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT_OFFSET 1
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT_MASK 0x2
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_PFIFO_DCOUNT 0x2
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT_OFFSET 0
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT_MASK 0x1
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_RD2CLR_CONFIG_NFIFO_DCOUNT 0x1
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_NFIFO_DCOUNT_OFFSET 0
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_NFIFO_DCOUNT_NFIFO_DCOUNT_MASK 0xFFFF
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_PFIFO_DCOUNT_OFFSET 0
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_PFIFO_DCOUNT_PFIFO_DCOUNT_MASK 0xFFFF
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_PKT_MAX_BYTE_CNT_ERR_OFFSET 0
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_PKT_MAX_BYTE_CNT_ERR_PKT_MAX_BYTE_CNT_ERR_MASK 0xFF
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_FIFO_FULL_ERR_OFFSET 0
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_FIFO_FULL_ERR_FIFO_FULL_ERR_MASK 0xFF
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_PKT_ERR_PKT_ERR_OFFSET 0
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_PKT_ERR_PKT_ERR_MASK 0xFF
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_PKT_SOP_ERR_PKT_SOP_ERR_OFFSET 0
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_PKT_SOP_ERR_PKT_SOP_ERR_MASK 0xFF
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_WFLUSH_ACT_WFLUSH_ACT_OFFSET 0
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_WFLUSH_ACT_WFLUSH_ACT_MASK 0xFF
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_DRP_PKT_RD_DRP_PKT_RD_OFFSET 0
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_DRP_PKT_RD_DRP_PKT_RD_MASK 0xFF
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_DRP_PKT_WR_DRP_PKT_WR_OFFSET 0
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_DRP_PKT_WR_DRP_PKT_WR_MASK 0xFF
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_OFFSET 0
#define UPP_CTRL_TRFR_D2H_FIFO_WRITE_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_MASK 0xFFFF
#define UPP_CTRL_TRFR_D2H_FIFO_READ_ENGINE_CONFIG0_CLEAR_RCLR_OFFSET 0
#define UPP_CTRL_TRFR_D2H_FIFO_READ_ENGINE_CONFIG0_CLEAR_RCLR_MASK 0x1
#define UPP_CTRL_TRFR_D2H_FIFO_READ_ENGINE_CONFIG0_CLEAR_RCLR 0x1
#define UPP_CTRL_TRFR_D2H_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_OFFSET 2
#define UPP_CTRL_TRFR_D2H_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL_MASK 0x4
#define UPP_CTRL_TRFR_D2H_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_FLOW_CTRL 0x4
#define UPP_CTRL_TRFR_D2H_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_OFFSET 1
#define UPP_CTRL_TRFR_D2H_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT_MASK 0x2
#define UPP_CTRL_TRFR_D2H_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_DRP_PKT 0x2
#define UPP_CTRL_TRFR_D2H_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT_OFFSET 0
#define UPP_CTRL_TRFR_D2H_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT_MASK 0x1
#define UPP_CTRL_TRFR_D2H_FIFO_READ_ENGINE_STATS0_RD2CLR_CONFIG_RFLUSH_ACT 0x1
#define UPP_CTRL_TRFR_D2H_FIFO_READ_ENGINE_STATS0_RFLUSH_ACT_RFLUSH_ACT_OFFSET 0
#define UPP_CTRL_TRFR_D2H_FIFO_READ_ENGINE_STATS0_RFLUSH_ACT_RFLUSH_ACT_MASK 0xFF
#define UPP_CTRL_TRFR_D2H_FIFO_READ_ENGINE_STATS0_DRP_PKT_DRP_PKT_OFFSET 0
#define UPP_CTRL_TRFR_D2H_FIFO_READ_ENGINE_STATS0_DRP_PKT_DRP_PKT_MASK 0xFF
#define UPP_CTRL_TRFR_D2H_FIFO_READ_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_OFFSET 0
#define UPP_CTRL_TRFR_D2H_FIFO_READ_ENGINE_STATS0_FLOW_CTRL_FLOW_CTRL_MASK 0xFFFF
#define UPP_CTRL_TRFR_H2D_DATA_H2D_DATA_OFFSET 0
#define UPP_CTRL_TRFR_H2D_DATA_H2D_DATA_MASK 0xFFFFFFFF
#define UPP_CTRL_TRFR_H2D_CTRL_SRDY_OFFSET 16
#define UPP_CTRL_TRFR_H2D_CTRL_SRDY_MASK 0x10000
#define UPP_CTRL_TRFR_H2D_CTRL_SRDY 0x10000
#define UPP_CTRL_TRFR_H2D_CTRL_TIME_TAG_OFFSET 4
#define UPP_CTRL_TRFR_H2D_CTRL_TIME_TAG_MASK 0xFFF0
#define UPP_CTRL_TRFR_H2D_CTRL_VLANE_OFFSET 2
#define UPP_CTRL_TRFR_H2D_CTRL_VLANE_MASK 0xC
#define UPP_CTRL_TRFR_H2D_CTRL_EOP_OFFSET 1
#define UPP_CTRL_TRFR_H2D_CTRL_EOP_MASK 0x2
#define UPP_CTRL_TRFR_H2D_CTRL_EOP 0x2
#define UPP_CTRL_TRFR_H2D_CTRL_SOP_OFFSET 0
#define UPP_CTRL_TRFR_H2D_CTRL_SOP_MASK 0x1
#define UPP_CTRL_TRFR_H2D_CTRL_SOP 0x1
#define UPP_CTRL_TRFR_H2D_SKIP_CYCLES_OFFSET 0
#define UPP_CTRL_TRFR_H2D_SKIP_CYCLES_MASK 0xFF
#define UPP_CTRL_TRFR_H2D_DBG_SQUELCH_EN_OFFSET 11
#define UPP_CTRL_TRFR_H2D_DBG_SQUELCH_EN_MASK 0x800
#define UPP_CTRL_TRFR_H2D_DBG_SQUELCH_EN 0x800
#define UPP_CTRL_TRFR_H2D_DBG_CRC32_TERM_VALUE_OFFSET 1
#define UPP_CTRL_TRFR_H2D_DBG_CRC32_TERM_VALUE_MASK 0x7FE
#define UPP_CTRL_TRFR_H2D_DBG_CRC32_ERR_INJ_EN_OFFSET 0
#define UPP_CTRL_TRFR_H2D_DBG_CRC32_ERR_INJ_EN_MASK 0x1
#define UPP_CTRL_TRFR_H2D_DBG_CRC32_ERR_INJ_EN 0x1
#define UPP_CTRL_TRFR_D2H_DATA_D2H_DATA_OFFSET 0
#define UPP_CTRL_TRFR_D2H_DATA_D2H_DATA_MASK 0xFFFFFFFF
#define UPP_CTRL_TRFR_D2H_CTRL_SRDY_OFFSET 16
#define UPP_CTRL_TRFR_D2H_CTRL_SRDY_MASK 0x10000
#define UPP_CTRL_TRFR_D2H_CTRL_SRDY 0x10000
#define UPP_CTRL_TRFR_D2H_CTRL_TIME_TAG_OFFSET 4
#define UPP_CTRL_TRFR_D2H_CTRL_TIME_TAG_MASK 0xFFF0
#define UPP_CTRL_TRFR_D2H_CTRL_VLANE_OFFSET 2
#define UPP_CTRL_TRFR_D2H_CTRL_VLANE_MASK 0xC
#define UPP_CTRL_TRFR_D2H_CTRL_EOP_OFFSET 1
#define UPP_CTRL_TRFR_D2H_CTRL_EOP_MASK 0x2
#define UPP_CTRL_TRFR_D2H_CTRL_EOP 0x2
#define UPP_CTRL_TRFR_D2H_CTRL_SOP_OFFSET 0
#define UPP_CTRL_TRFR_D2H_CTRL_SOP_MASK 0x1
#define UPP_CTRL_TRFR_D2H_CTRL_SOP 0x1
#define UPP_CTRL_TRFR_D2H_SKIP_CYCLES_OFFSET 0
#define UPP_CTRL_TRFR_D2H_SKIP_CYCLES_MASK 0xFF
#define UPP_CTRL_TRFR_D2H_DBG_SQUELCH_EN_OFFSET 11
#define UPP_CTRL_TRFR_D2H_DBG_SQUELCH_EN_MASK 0x800
#define UPP_CTRL_TRFR_D2H_DBG_SQUELCH_EN 0x800
#define UPP_CTRL_TRFR_D2H_DBG_CRC32_TERM_VALUE_OFFSET 1
#define UPP_CTRL_TRFR_D2H_DBG_CRC32_TERM_VALUE_MASK 0x7FE
#define UPP_CTRL_TRFR_D2H_DBG_CRC32_ERR_INJ_EN_OFFSET 0
#define UPP_CTRL_TRFR_D2H_DBG_CRC32_ERR_INJ_EN_MASK 0x1
#define UPP_CTRL_TRFR_D2H_DBG_CRC32_ERR_INJ_EN 0x1
#define UPP_CTRL_TRFR_CMPLTD_DEVICE_ADDR_OFFSET 0
#define UPP_CTRL_TRFR_CMPLTD_DEVICE_ADDR_MASK 0x7F
#define UPP_ENDPOINT_TBL_CONFIG0_NULL_EN_OFFSET 21
#define UPP_ENDPOINT_TBL_CONFIG0_NULL_EN_MASK 0x200000
#define UPP_ENDPOINT_TBL_CONFIG0_NULL_EN 0x200000
#define UPP_ENDPOINT_TBL_CONFIG0_BM_ATTRIBUTES_TT_OFFSET 19
#define UPP_ENDPOINT_TBL_CONFIG0_BM_ATTRIBUTES_TT_MASK 0x180000
#define UPP_ENDPOINT_TBL_CONFIG0_QID_OFFSET 11
#define UPP_ENDPOINT_TBL_CONFIG0_QID_MASK 0x7F800
#define UPP_ENDPOINT_TBL_CONFIG0_DEVICE_ADDR_OFFSET 4
#define UPP_ENDPOINT_TBL_CONFIG0_DEVICE_ADDR_MASK 0x7F0
#define UPP_ENDPOINT_TBL_CONFIG0_EPT_NUM_OFFSET 0
#define UPP_ENDPOINT_TBL_CONFIG0_EPT_NUM_MASK 0xF
#define UPP_ENDPOINT_TBL_CONFIG1_CRDT_CHK_VALUE_OFFSET 20
#define UPP_ENDPOINT_TBL_CONFIG1_CRDT_CHK_VALUE_MASK 0x300000
#define UPP_ENDPOINT_TBL_CONFIG1_MAX_BURST_OFFSET 16
#define UPP_ENDPOINT_TBL_CONFIG1_MAX_BURST_MASK 0xF0000
#define UPP_ENDPOINT_TBL_CONFIG1_CODED_BINTERVAL_OFFSET 0
#define UPP_ENDPOINT_TBL_CONFIG1_CODED_BINTERVAL_MASK 0xFFFF
#define UPP_ENDPOINT_TBL_TOTAL_QID_TOTAL_QID_OFFSET 0
#define UPP_ENDPOINT_TBL_TOTAL_QID_TOTAL_QID_MASK 0xFF
#define UPP_ENDPOINT_TBL_QID_ASSIGNED0_QID_ASSIGNED0_OFFSET 0
#define UPP_ENDPOINT_TBL_QID_ASSIGNED0_QID_ASSIGNED0_MASK 0xFFFFFFFF
#define UPP_STATS0_RD2CLR_CONFIG_MISSING_ITP_OFFSET 0
#define UPP_STATS0_RD2CLR_CONFIG_MISSING_ITP_MASK 0x1
#define UPP_STATS0_RD2CLR_CONFIG_MISSING_ITP 0x1
#define UPP_STATS0_MISSING_ITP_MISSING_ITP_OFFSET 0
#define UPP_STATS0_MISSING_ITP_MISSING_ITP_MASK 0xFFFF
#define UPP_IRQ0_ENABLE_D2H_PKT_OFFSET 1
#define UPP_IRQ0_ENABLE_D2H_PKT_MASK 0x2
#define UPP_IRQ0_ENABLE_D2H_PKT 0x2
#define UPP_IRQ0_ENABLE_H2D_PKT_OFFSET 0
#define UPP_IRQ0_ENABLE_H2D_PKT_MASK 0x1
#define UPP_IRQ0_ENABLE_H2D_PKT 0x1
#define UPP_IRQ0_PENDING_D2H_PKT_OFFSET 1
#define UPP_IRQ0_PENDING_D2H_PKT_MASK 0x2
#define UPP_IRQ0_PENDING_D2H_PKT 0x2
#define UPP_IRQ0_PENDING_H2D_PKT_OFFSET 0
#define UPP_IRQ0_PENDING_H2D_PKT_MASK 0x1
#define UPP_IRQ0_PENDING_H2D_PKT 0x1
#define UPP_IRQ0_PENDING_IRQ_D2H_PKT_OFFSET 1
#define UPP_IRQ0_PENDING_IRQ_D2H_PKT_MASK 0x2
#define UPP_IRQ0_PENDING_IRQ_D2H_PKT 0x2
#define UPP_IRQ0_PENDING_IRQ_H2D_PKT_OFFSET 0
#define UPP_IRQ0_PENDING_IRQ_H2D_PKT_MASK 0x1
#define UPP_IRQ0_PENDING_IRQ_H2D_PKT 0x1
#define UPP_IRQ0_RAW_D2H_PKT_OFFSET 1
#define UPP_IRQ0_RAW_D2H_PKT_MASK 0x2
#define UPP_IRQ0_RAW_D2H_PKT 0x2
#define UPP_IRQ0_RAW_H2D_PKT_OFFSET 0
#define UPP_IRQ0_RAW_H2D_PKT_MASK 0x1
#define UPP_IRQ0_RAW_H2D_PKT 0x1
#define UPP_IRQ1_ENABLE_PING_NOT_RESPOND_OFFSET 16
#define UPP_IRQ1_ENABLE_PING_NOT_RESPOND_MASK 0xFFFF0000
#define UPP_IRQ1_ENABLE_ISO_NOT_RESPOND_OFFSET 0
#define UPP_IRQ1_ENABLE_ISO_NOT_RESPOND_MASK 0xFFFF
#define UPP_IRQ1_PENDING_PING_NOT_RESPOND_OFFSET 16
#define UPP_IRQ1_PENDING_PING_NOT_RESPOND_MASK 0xFFFF0000
#define UPP_IRQ1_PENDING_ISO_NOT_RESPOND_OFFSET 0
#define UPP_IRQ1_PENDING_ISO_NOT_RESPOND_MASK 0xFFFF
#define UPP_IRQ1_PENDING_IRQ_PING_NOT_RESPOND_OFFSET 16
#define UPP_IRQ1_PENDING_IRQ_PING_NOT_RESPOND_MASK 0xFFFF0000
#define UPP_IRQ1_PENDING_IRQ_ISO_NOT_RESPOND_OFFSET 0
#define UPP_IRQ1_PENDING_IRQ_ISO_NOT_RESPOND_MASK 0xFFFF
#define UPP_IRQ1_RAW_PING_NOT_RESPOND_OFFSET 16
#define UPP_IRQ1_RAW_PING_NOT_RESPOND_MASK 0xFFFF0000
#define UPP_IRQ1_RAW_ISO_NOT_RESPOND_OFFSET 0
#define UPP_IRQ1_RAW_ISO_NOT_RESPOND_MASK 0xFFFF
#endif /* _UPP_REGS_H_ */

/* end */
