#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55589e9adf60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55589e9be6f0 .scope module, "processor_top" "processor_top" 3 4;
 .timescale -7 -12;
    .port_info 0 /INPUT 1 "rst_t";
    .port_info 1 /INPUT 1 "clk_t";
    .port_info 2 /OUTPUT 64 "ALU_O_t";
    .port_info 3 /OUTPUT 64 "read_data_o_t";
P_0x55589e9a7780 .param/l "ADDRESS_WIDTH_inst_memory_t" 0 3 9, +C4<00000000000000000000000000100000>;
P_0x55589e9a77c0 .param/l "DATA_WIDTH_t" 0 3 6, +C4<00000000000000000000000001000000>;
P_0x55589e9a7800 .param/l "INSTRUC_WIDTH_t" 0 3 7, +C4<00000000000000000000000000100000>;
P_0x55589e9a7840 .param/l "IndexWidth_t" 0 3 13, +C4<00000000000000000000000000000101>;
P_0x55589e9a7880 .param/l "MEM_SIZE_t" 0 3 10, +C4<00000000000000000000000100000000>;
P_0x55589e9a78c0 .param/l "NumRegs_t" 0 3 12, +C4<00000000000000000000000000100000>;
P_0x55589e9a7900 .param/l "address_data_mem_t" 0 3 8, +C4<00000000000000000000000000000110>;
P_0x55589e9a7940 .param/l "const_sumador_pc_t" 0 3 14, +C4<00000000000000000000000000000100>;
P_0x55589e9a7980 .param/l "width_instruc_main_control_t" 0 3 11, +C4<00000000000000000000000000000111>;
L_0x55589e9e3620 .functor AND 1, v0x55589e9dcb10_0, v0x55589e9da490_0, C4<1>, C4<1>;
L_0x55589e9e3780 .functor BUFZ 64, v0x55589e9da0c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x55589e9e37f0 .functor BUFZ 64, v0x55589e9db000_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x55589e9e07d0_0 .net "ALU_O_t", 63 0, L_0x55589e9e3780;  1 drivers
o0x7f4f2257b078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55589e9e08b0_0 .net "clk_t", 0 0, o0x7f4f2257b078;  0 drivers
v0x55589e9e0970_0 .net "read_data_o_t", 63 0, L_0x55589e9e37f0;  1 drivers
o0x7f4f2257b0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55589e9e0a10_0 .net "rst_t", 0 0, o0x7f4f2257b0a8;  0 drivers
v0x55589e9e0ab0_0 .net "sel_mux_3", 0 0, L_0x55589e9e3620;  1 drivers
v0x55589e9e0ba0_0 .net "w_ALUOp", 1 0, v0x55589e9dc990_0;  1 drivers
v0x55589e9e0c90_0 .net "w_ALUSrc", 0 0, v0x55589e9dca70_0;  1 drivers
v0x55589e9e0d80_0 .net "w_ALU_RESULT", 63 0, v0x55589e9da0c0_0;  1 drivers
v0x55589e9e0e40_0 .net "w_Branch", 0 0, v0x55589e9dcb10_0;  1 drivers
v0x55589e9e0ee0_0 .net "w_INSTRUCTION", 31 0, L_0x55589e9e2210;  1 drivers
v0x55589e9e0f80_0 .net "w_MemRead", 0 0, v0x55589e9dcbe0_0;  1 drivers
v0x55589e9e1020_0 .net "w_MemWrite", 0 0, v0x55589e9dccb0_0;  1 drivers
v0x55589e9e1110_0 .net "w_MemtoReg", 0 0, v0x55589e9dcda0_0;  1 drivers
v0x55589e9e1200_0 .net "w_RegWrite", 0 0, v0x55589e9dce40_0;  1 drivers
v0x55589e9e12f0_0 .net "w_addBranch_out", 31 0, L_0x55589e9e2420;  1 drivers
v0x55589e9e1400_0 .net "w_addpc_out", 31 0, L_0x55589e9e2310;  1 drivers
v0x55589e9e1510_0 .net "w_alu_inst", 1 0, v0x55589e9d98c0_0;  1 drivers
v0x55589e9e1620_0 .net "w_data1", 63 0, L_0x55589e9e2a00;  1 drivers
v0x55589e9e16e0_0 .net "w_data2", 63 0, L_0x55589e9e2d70;  1 drivers
v0x55589e9e17f0_0 .net "w_data_in", 63 0, v0x55589e9dde30_0;  1 drivers
v0x55589e9e1900_0 .net "w_data_memory_read", 63 0, v0x55589e9db000_0;  1 drivers
v0x55589e9e1a10_0 .net "w_imm_to_shift", 63 0, v0x55589e9db940_0;  1 drivers
v0x55589e9e1ad0_0 .net "w_mux1_to_ALU", 63 0, v0x55589e9dd680_0;  1 drivers
v0x55589e9e1be0_0 .net "w_mux3_to_pc", 31 0, v0x55589e9de5e0_0;  1 drivers
v0x55589e9e1cf0_0 .net "w_pc_out", 31 0, v0x55589e97da40_0;  1 drivers
v0x55589e9e1db0_0 .net "w_shift_to_addbranch", 31 0, L_0x55589e9e34c0;  1 drivers
v0x55589e9e1e70_0 .net "w_zero", 0 0, v0x55589e9da490_0;  1 drivers
L_0x55589e9e2780 .part L_0x55589e9e2210, 0, 7;
L_0x55589e9e2e30 .part L_0x55589e9e2210, 7, 5;
L_0x55589e9e2fe0 .part L_0x55589e9e2210, 15, 5;
L_0x55589e9e30d0 .part L_0x55589e9e2210, 20, 5;
S_0x55589e9bbe80 .scope module, "PC" "pc_counter" 3 97, 4 3 0, S_0x55589e9be6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "PC_next";
    .port_info 3 /OUTPUT 32 "address_o";
P_0x55589e991d10 .param/l "ADDRESS_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v0x55589e97e650_0 .net "PC_next", 31 0, v0x55589e9de5e0_0;  alias, 1 drivers
v0x55589e97da40_0 .var "address_o", 31 0;
v0x55589e977bb0_0 .net "clk", 0 0, o0x7f4f2257b078;  alias, 0 drivers
v0x55589e976240_0 .net "rst", 0 0, o0x7f4f2257b0a8;  alias, 0 drivers
E_0x55589e9a3870 .event posedge, v0x55589e977bb0_0;
S_0x55589e9c0750 .scope module, "addBranch" "sumadorb" 3 117, 5 4 0, S_0x55589e9be6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a_i";
    .port_info 1 /INPUT 32 "b_i";
    .port_info 2 /OUTPUT 32 "sum_o";
P_0x55589e9d8b40 .param/l "N" 0 5 4, +C4<00000000000000000000000000100000>;
v0x55589e975d30_0 .net "a_i", 31 0, v0x55589e97da40_0;  alias, 1 drivers
v0x55589e9bdec0_0 .net "b_i", 31 0, L_0x55589e9e34c0;  alias, 1 drivers
v0x55589e9b4d90_0 .net "sum_o", 31 0, L_0x55589e9e2420;  alias, 1 drivers
L_0x55589e9e2420 .arith/sum 32, v0x55589e97da40_0, L_0x55589e9e34c0;
S_0x55589e9be420 .scope module, "addPC" "sumadorpc" 3 110, 6 4 0, S_0x55589e9be6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a_i";
    .port_info 1 /OUTPUT 32 "sum_o";
P_0x55589e9d8e10 .param/l "N" 0 6 4, +C4<00000000000000000000000000100000>;
v0x55589e9d8ee0_0 .net "a_i", 31 0, v0x55589e97da40_0;  alias, 1 drivers
v0x55589e9d8ff0_0 .var "b_i", 31 0;
v0x55589e9d90d0_0 .net "sum_o", 31 0, L_0x55589e9e2310;  alias, 1 drivers
L_0x55589e9e2310 .arith/sum 32, v0x55589e97da40_0, v0x55589e9d8ff0_0;
S_0x55589e9d91f0 .scope module, "alu_control_ins" "ALU_CONTROL" 3 133, 7 1 0, S_0x55589e9be6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruccion";
    .port_info 1 /INPUT 2 "ALU_OP";
    .port_info 2 /OUTPUT 2 "alu_inst";
P_0x55589e9d93d0 .param/l "width_instruc" 0 7 2, +C4<00000000000000000000000000100000>;
v0x55589e9d9530_0 .net "ALU_OP", 1 0, v0x55589e9dc990_0;  alias, 1 drivers
v0x55589e9d9630_0 .net "I_30", 0 0, L_0x55589e9e26e0;  1 drivers
v0x55589e9d96f0_0 .net *"_ivl_1", 2 0, L_0x55589e9e2550;  1 drivers
L_0x7f4f22532060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55589e9d97e0_0 .net *"_ivl_5", 0 0, L_0x7f4f22532060;  1 drivers
v0x55589e9d98c0_0 .var "alu_inst", 1 0;
v0x55589e9d99f0_0 .net "field_3", 3 0, L_0x55589e9e25f0;  1 drivers
v0x55589e9d9ad0_0 .net "instruccion", 31 0, L_0x55589e9e2210;  alias, 1 drivers
E_0x55589e9a4a30 .event edge, v0x55589e9d9530_0, v0x55589e9d9630_0, v0x55589e9d99f0_0;
L_0x55589e9e2550 .part L_0x55589e9e2210, 12, 3;
L_0x55589e9e25f0 .concat [ 3 1 0 0], L_0x55589e9e2550, L_0x7f4f22532060;
L_0x55589e9e26e0 .part L_0x55589e9e2210, 30, 1;
S_0x55589e9d9c30 .scope module, "alu_ins" "ALU" 3 125, 8 1 0, S_0x55589e9be6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "data_rs1";
    .port_info 1 /INPUT 64 "source_2";
    .port_info 2 /INPUT 2 "alu_inst";
    .port_info 3 /OUTPUT 64 "ALU_result";
    .port_info 4 /OUTPUT 1 "zero";
P_0x55589e9d9e60 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000001000000>;
L_0x55589e9e23b0 .functor BUFZ 64, v0x55589e9da0c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x55589e9d9fc0_0 .net "ALUResult", 63 0, L_0x55589e9e23b0;  1 drivers
v0x55589e9da0c0_0 .var "ALU_result", 63 0;
v0x55589e9da1a0_0 .net "alu_inst", 1 0, v0x55589e9d98c0_0;  alias, 1 drivers
v0x55589e9da2a0_0 .net "data_rs1", 63 0, L_0x55589e9e2a00;  alias, 1 drivers
v0x55589e9da360_0 .net "source_2", 63 0, v0x55589e9dd680_0;  alias, 1 drivers
v0x55589e9da490_0 .var "zero", 0 0;
E_0x55589e95e4b0 .event edge, v0x55589e9d98c0_0, v0x55589e9da2a0_0, v0x55589e9da360_0;
E_0x55589e9c0350 .event edge, v0x55589e9d9fc0_0;
S_0x55589e9da5f0 .scope module, "data_memory_ins" "data_memory" 3 139, 9 1 0, S_0x55589e9be6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 64 "address";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "MemRead";
    .port_info 4 /INPUT 1 "MemWrite";
    .port_info 5 /INPUT 64 "write_data";
    .port_info 6 /OUTPUT 64 "read_data";
P_0x55589e9bf750 .param/l "N" 0 9 3, +C4<00000000000000000000000000000110>;
P_0x55589e9bf790 .param/l "W" 0 9 2, +C4<00000000000000000000000001000000>;
v0x55589e9daba0_0 .net "MemRead", 0 0, v0x55589e9dcbe0_0;  alias, 1 drivers
v0x55589e9dac80_0 .net "MemWrite", 0 0, v0x55589e9dccb0_0;  alias, 1 drivers
v0x55589e9dad40_0 .net "address", 63 0, v0x55589e9da0c0_0;  alias, 1 drivers
v0x55589e9dae40_0 .net "clk", 0 0, o0x7f4f2257b078;  alias, 0 drivers
v0x55589e9daf10 .array "mem", 0 63, 63 0;
v0x55589e9db000_0 .var "read_data", 63 0;
v0x55589e9db0c0_0 .net "rst", 0 0, o0x7f4f2257b0a8;  alias, 0 drivers
v0x55589e9db160_0 .net "write_data", 63 0, L_0x55589e9e2a00;  alias, 1 drivers
S_0x55589e9da8a0 .scope begin, "$ivl_foreach1" "$ivl_foreach1" 9 22, 9 22 0, S_0x55589e9da5f0;
 .timescale -9 -12;
v0x55589e9daaa0_0 .var/2s "i", 31 0;
S_0x55589e9db330 .scope module, "immediate_g" "imm" 3 174, 10 1 0, S_0x55589e9be6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 64 "out";
P_0x55589e9db510 .param/l "N" 0 10 1, +C4<00000000000000000000000001000000>;
v0x55589e9db680_0 .net "in", 31 0, L_0x55589e9e2210;  alias, 1 drivers
v0x55589e9db790_0 .var "inmediato", 11 0;
v0x55589e9db850_0 .var "opcode", 6 0;
v0x55589e9db940_0 .var "out", 63 0;
E_0x55589e9db600 .event edge, v0x55589e9d9ad0_0, v0x55589e9db850_0, v0x55589e9db790_0;
S_0x55589e9dba80 .scope module, "instruction_mem" "inst_memory" 3 105, 11 1 0, S_0x55589e9be6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x55589e9dbc60 .param/l "ADDRESS_WIDTH" 0 11 3, +C4<00000000000000000000000000100000>;
P_0x55589e9dbca0 .param/l "DATA_WIDTH" 0 11 2, +C4<00000000000000000000000000100000>;
P_0x55589e9dbce0 .param/l "MEM_SIZE" 0 11 4, +C4<00000000000000000000000100000000>;
L_0x55589e9e2210 .functor BUFZ 32, L_0x55589e9e1f70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55589e9dbef0_0 .net *"_ivl_0", 31 0, L_0x55589e9e1f70;  1 drivers
v0x55589e9dbff0_0 .net *"_ivl_3", 7 0, L_0x55589e9e2030;  1 drivers
v0x55589e9dc0d0_0 .net *"_ivl_4", 9 0, L_0x55589e9e20d0;  1 drivers
L_0x7f4f22532018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55589e9dc1c0_0 .net *"_ivl_7", 1 0, L_0x7f4f22532018;  1 drivers
v0x55589e9dc2a0_0 .net "address", 31 0, v0x55589e97da40_0;  alias, 1 drivers
v0x55589e9dc3b0 .array "inst_memory", 0 255, 31 0;
v0x55589e9dc470_0 .net "instruction", 31 0, L_0x55589e9e2210;  alias, 1 drivers
L_0x55589e9e1f70 .array/port v0x55589e9dc3b0, L_0x55589e9e20d0;
L_0x55589e9e2030 .part v0x55589e97da40_0, 2, 8;
L_0x55589e9e20d0 .concat [ 8 2 0 0], L_0x55589e9e2030, L_0x7f4f22532018;
S_0x55589e9dc5e0 .scope module, "main_control" "main_control" 3 181, 12 1 0, S_0x55589e9be6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "ALUSrc";
    .port_info 2 /OUTPUT 1 "MemtoReg";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
P_0x55589e9d9e10 .param/l "width_instruc" 0 12 1, +C4<00000000000000000000000000000111>;
v0x55589e9dc990_0 .var "ALUOp", 1 0;
v0x55589e9dca70_0 .var "ALUSrc", 0 0;
v0x55589e9dcb10_0 .var "Branch", 0 0;
v0x55589e9dcbe0_0 .var "MemRead", 0 0;
v0x55589e9dccb0_0 .var "MemWrite", 0 0;
v0x55589e9dcda0_0 .var "MemtoReg", 0 0;
v0x55589e9dce40_0 .var "RegWrite", 0 0;
v0x55589e9dcee0_0 .net "opcode", 6 0, L_0x55589e9e2780;  1 drivers
E_0x55589e9dc930 .event edge, v0x55589e9dcee0_0;
S_0x55589e9dd110 .scope module, "mux_1" "mux" 3 153, 13 1 0, S_0x55589e9be6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 64 "in_1";
    .port_info 2 /INPUT 64 "in_2";
    .port_info 3 /OUTPUT 64 "salida";
P_0x55589e9dd2a0 .param/l "ancho" 0 13 1, +C4<00000000000000000000000001000000>;
v0x55589e9dd490_0 .net "in_1", 63 0, L_0x55589e9e2d70;  alias, 1 drivers
v0x55589e9dd590_0 .net "in_2", 63 0, v0x55589e9db940_0;  alias, 1 drivers
v0x55589e9dd680_0 .var "salida", 63 0;
v0x55589e9dd780_0 .net "sel", 0 0, v0x55589e9dca70_0;  alias, 1 drivers
E_0x55589e9dd410 .event edge, v0x55589e9dca70_0, v0x55589e9dd490_0, v0x55589e9db940_0;
S_0x55589e9dd8a0 .scope module, "mux_2" "mux" 3 160, 13 1 0, S_0x55589e9be6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 64 "in_1";
    .port_info 2 /INPUT 64 "in_2";
    .port_info 3 /OUTPUT 64 "salida";
P_0x55589e9dda80 .param/l "ancho" 0 13 1, +C4<00000000000000000000000001000000>;
v0x55589e9ddc40_0 .net "in_1", 63 0, v0x55589e9da0c0_0;  alias, 1 drivers
v0x55589e9ddd70_0 .net "in_2", 63 0, v0x55589e9db000_0;  alias, 1 drivers
v0x55589e9dde30_0 .var "salida", 63 0;
v0x55589e9ddf00_0 .net "sel", 0 0, v0x55589e9dcda0_0;  alias, 1 drivers
E_0x55589e9ddbc0 .event edge, v0x55589e9dcda0_0, v0x55589e9da0c0_0, v0x55589e9db000_0;
S_0x55589e9de060 .scope module, "mux_3" "mux" 3 167, 13 1 0, S_0x55589e9be6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_1";
    .port_info 2 /INPUT 32 "in_2";
    .port_info 3 /OUTPUT 32 "salida";
P_0x55589e9de240 .param/l "ancho" 0 13 1, +C4<00000000000000000000000000100000>;
v0x55589e9de400_0 .net "in_1", 31 0, L_0x55589e9e2310;  alias, 1 drivers
v0x55589e9de510_0 .net "in_2", 31 0, L_0x55589e9e2420;  alias, 1 drivers
v0x55589e9de5e0_0 .var "salida", 31 0;
v0x55589e9de6e0_0 .net "sel", 0 0, L_0x55589e9e3620;  alias, 1 drivers
E_0x55589e9de380 .event edge, v0x55589e9de6e0_0, v0x55589e9d90d0_0, v0x55589e9b4d90_0;
S_0x55589e9de810 .scope module, "registers" "reg_file" 3 196, 14 6 0, S_0x55589e9be6f0;
 .timescale -7 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "writeEn";
    .port_info 3 /INPUT 64 "writeData";
    .port_info 4 /INPUT 5 "writeAddr";
    .port_info 5 /INPUT 5 "readAddr1";
    .port_info 6 /INPUT 5 "readAddr2";
    .port_info 7 /OUTPUT 64 "readData1";
    .port_info 8 /OUTPUT 64 "readData2";
P_0x55589e9de9f0 .param/l "DataWidth" 0 14 7, +C4<00000000000000000000000001000000>;
P_0x55589e9dea30 .param/l "IndexWidth" 0 14 9, +C4<00000000000000000000000000000101>;
P_0x55589e9dea70 .param/l "NumRegs" 0 14 8, +C4<00000000000000000000000000100000>;
L_0x55589e9e2a00 .functor BUFZ 64, L_0x55589e9e2820, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x55589e9e2d70 .functor BUFZ 64, L_0x55589e9e2b00, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x55589e9df040_0 .net *"_ivl_0", 63 0, L_0x55589e9e2820;  1 drivers
v0x55589e9df140_0 .net *"_ivl_10", 6 0, L_0x55589e9e2bd0;  1 drivers
L_0x7f4f225320f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55589e9df220_0 .net *"_ivl_13", 1 0, L_0x7f4f225320f0;  1 drivers
v0x55589e9df310_0 .net *"_ivl_2", 6 0, L_0x55589e9e28c0;  1 drivers
L_0x7f4f225320a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55589e9df3f0_0 .net *"_ivl_5", 1 0, L_0x7f4f225320a8;  1 drivers
v0x55589e9df520_0 .net *"_ivl_8", 63 0, L_0x55589e9e2b00;  1 drivers
v0x55589e9df600_0 .net "clk", 0 0, o0x7f4f2257b078;  alias, 0 drivers
v0x55589e9df6f0_0 .net "readAddr1", 4 0, L_0x55589e9e2fe0;  1 drivers
v0x55589e9df7d0_0 .net "readAddr2", 4 0, L_0x55589e9e30d0;  1 drivers
v0x55589e9df8b0_0 .net "readData1", 63 0, L_0x55589e9e2a00;  alias, 1 drivers
v0x55589e9df970_0 .net "readData2", 63 0, L_0x55589e9e2d70;  alias, 1 drivers
v0x55589e9dfa30 .array "regs", 0 31, 63 0;
v0x55589e9dfad0_0 .net "rst", 0 0, o0x7f4f2257b0a8;  alias, 0 drivers
v0x55589e9dfbc0_0 .net "writeAddr", 4 0, L_0x55589e9e2e30;  1 drivers
v0x55589e9dfca0_0 .net "writeData", 63 0, v0x55589e9dde30_0;  alias, 1 drivers
v0x55589e9dfd60_0 .net "writeEn", 0 0, v0x55589e9dce40_0;  alias, 1 drivers
L_0x55589e9e2820 .array/port v0x55589e9dfa30, L_0x55589e9e28c0;
L_0x55589e9e28c0 .concat [ 5 2 0 0], L_0x55589e9e2fe0, L_0x7f4f225320a8;
L_0x55589e9e2b00 .array/port v0x55589e9dfa30, L_0x55589e9e2bd0;
L_0x55589e9e2bd0 .concat [ 5 2 0 0], L_0x55589e9e30d0, L_0x7f4f225320f0;
S_0x55589e9ded40 .scope begin, "$ivl_foreach0" "$ivl_foreach0" 14 29, 14 29 0, S_0x55589e9de810;
 .timescale -7 -12;
v0x55589e9def40_0 .var/2s "i", 31 0;
S_0x55589e9dff30 .scope module, "shifter" "shift" 3 209, 15 1 0, S_0x55589e9be6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x55589e9e00c0 .param/l "N" 0 15 1, +C4<00000000000000000000000001000000>;
v0x55589e9e01c0_0 .net *"_ivl_2", 62 0, L_0x55589e9e31f0;  1 drivers
L_0x7f4f22532138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55589e9e02c0_0 .net *"_ivl_4", 0 0, L_0x7f4f22532138;  1 drivers
v0x55589e9e03a0_0 .net *"_ivl_7", 31 0, L_0x55589e9e33d0;  1 drivers
v0x55589e9e0490_0 .net "in", 63 0, v0x55589e9db940_0;  alias, 1 drivers
v0x55589e9e05a0_0 .net "intermedio", 63 0, L_0x55589e9e3290;  1 drivers
v0x55589e9e06d0_0 .net "out", 31 0, L_0x55589e9e34c0;  alias, 1 drivers
L_0x55589e9e31f0 .part v0x55589e9db940_0, 0, 63;
L_0x55589e9e3290 .concat [ 1 63 0 0], L_0x7f4f22532138, L_0x55589e9e31f0;
L_0x55589e9e33d0 .part L_0x55589e9e3290, 0, 32;
L_0x55589e9e34c0 .concat [ 32 0 0 0], L_0x55589e9e33d0;
    .scope S_0x55589e9bbe80;
T_0 ;
    %wait E_0x55589e9a3870;
    %load/vec4 v0x55589e976240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55589e97da40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55589e97e650_0;
    %assign/vec4 v0x55589e97da40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55589e9dba80;
T_1 ;
    %vpi_call/w 11 16 "$readmemh", "programa.hex", v0x55589e9dc3b0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001001 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55589e9be420;
T_2 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55589e9d8ff0_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_0x55589e9d9c30;
T_3 ;
    %wait E_0x55589e9c0350;
    %load/vec4 v0x55589e9d9fc0_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55589e9da490_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55589e9da490_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55589e9d9c30;
T_4 ;
    %wait E_0x55589e95e4b0;
    %load/vec4 v0x55589e9da1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %load/vec4 v0x55589e9da2a0_0;
    %load/vec4 v0x55589e9da360_0;
    %add;
    %store/vec4 v0x55589e9da0c0_0, 0, 64;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x55589e9da2a0_0;
    %load/vec4 v0x55589e9da360_0;
    %add;
    %store/vec4 v0x55589e9da0c0_0, 0, 64;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x55589e9da2a0_0;
    %load/vec4 v0x55589e9da360_0;
    %sub;
    %store/vec4 v0x55589e9da0c0_0, 0, 64;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x55589e9da2a0_0;
    %load/vec4 v0x55589e9da360_0;
    %and;
    %store/vec4 v0x55589e9da0c0_0, 0, 64;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x55589e9da2a0_0;
    %load/vec4 v0x55589e9da360_0;
    %or;
    %store/vec4 v0x55589e9da0c0_0, 0, 64;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55589e9d91f0;
T_5 ;
    %wait E_0x55589e9a4a30;
    %load/vec4 v0x55589e9d9530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55589e9d98c0_0, 0, 2;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55589e9d98c0_0, 0, 2;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55589e9d98c0_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x55589e9d9630_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55589e9d99f0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55589e9d98c0_0, 0, 2;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x55589e9d9630_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55589e9d99f0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55589e9d98c0_0, 0, 2;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x55589e9d9630_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55589e9d99f0_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55589e9d98c0_0, 0, 2;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x55589e9d9630_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55589e9d99f0_0;
    %pushi/vec4 6, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55589e9d98c0_0, 0, 2;
T_5.11 ;
T_5.10 ;
T_5.8 ;
T_5.6 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55589e9da5f0;
T_6 ;
    %wait E_0x55589e9a3870;
    %load/vec4 v0x55589e9db0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_1, S_0x55589e9da8a0;
    %jmp t_0;
    .scope S_0x55589e9da8a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55589e9daaa0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x55589e9daaa0_0;
    %cmpi/s 63, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x55589e9daaa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55589e9daf10, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55589e9daaa0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55589e9daaa0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .scope S_0x55589e9da5f0;
t_0 %join;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55589e9db000_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55589e9dac80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x55589e9db160_0;
    %ix/getv 3, v0x55589e9dad40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55589e9daf10, 0, 4;
T_6.4 ;
    %load/vec4 v0x55589e9daba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %ix/getv 4, v0x55589e9dad40_0;
    %load/vec4a v0x55589e9daf10, 4;
    %assign/vec4 v0x55589e9db000_0, 0;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55589e9dd110;
T_7 ;
    %wait E_0x55589e9dd410;
    %load/vec4 v0x55589e9dd780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %load/vec4 v0x55589e9dd490_0;
    %store/vec4 v0x55589e9dd680_0, 0, 64;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x55589e9dd490_0;
    %store/vec4 v0x55589e9dd680_0, 0, 64;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0x55589e9dd590_0;
    %store/vec4 v0x55589e9dd680_0, 0, 64;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55589e9dd8a0;
T_8 ;
    %wait E_0x55589e9ddbc0;
    %load/vec4 v0x55589e9ddf00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %load/vec4 v0x55589e9ddc40_0;
    %store/vec4 v0x55589e9dde30_0, 0, 64;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x55589e9ddc40_0;
    %store/vec4 v0x55589e9dde30_0, 0, 64;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x55589e9ddd70_0;
    %store/vec4 v0x55589e9dde30_0, 0, 64;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55589e9de060;
T_9 ;
    %wait E_0x55589e9de380;
    %load/vec4 v0x55589e9de6e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %load/vec4 v0x55589e9de400_0;
    %store/vec4 v0x55589e9de5e0_0, 0, 32;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x55589e9de400_0;
    %store/vec4 v0x55589e9de5e0_0, 0, 32;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x55589e9de510_0;
    %store/vec4 v0x55589e9de5e0_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55589e9db330;
T_10 ;
    %wait E_0x55589e9db600;
    %load/vec4 v0x55589e9db680_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x55589e9db850_0, 0, 7;
    %load/vec4 v0x55589e9db850_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55589e9db790_0, 0, 12;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x55589e9db680_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x55589e9db790_0, 0, 12;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x55589e9db680_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x55589e9db680_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55589e9db790_0, 0, 12;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x55589e9db680_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55589e9db680_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55589e9db680_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55589e9db680_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55589e9db790_0, 0, 12;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %load/vec4 v0x55589e9db790_0;
    %pad/s 64;
    %store/vec4 v0x55589e9db940_0, 0, 64;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55589e9dc5e0;
T_11 ;
    %wait E_0x55589e9dc930;
    %load/vec4 v0x55589e9dcee0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55589e9dca70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55589e9dcda0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55589e9dce40_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55589e9dcbe0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55589e9dccb0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55589e9dcb10_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55589e9dc990_0, 0, 2;
    %jmp T_11.5;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55589e9dca70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55589e9dcda0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55589e9dce40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55589e9dcbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55589e9dccb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55589e9dcb10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55589e9dc990_0, 0, 2;
    %jmp T_11.5;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55589e9dca70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55589e9dcda0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55589e9dce40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55589e9dcbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55589e9dccb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55589e9dcb10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55589e9dc990_0, 0, 2;
    %jmp T_11.5;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55589e9dca70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55589e9dcda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55589e9dce40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55589e9dcbe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55589e9dccb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55589e9dcb10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55589e9dc990_0, 0, 2;
    %jmp T_11.5;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55589e9dca70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55589e9dcda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55589e9dce40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55589e9dcbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55589e9dccb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55589e9dcb10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55589e9dc990_0, 0, 2;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55589e9de810;
T_12 ;
    %wait E_0x55589e9a3870;
    %load/vec4 v0x55589e9dfad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %fork t_3, S_0x55589e9ded40;
    %jmp t_2;
    .scope S_0x55589e9ded40;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55589e9def40_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x55589e9def40_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x55589e9def40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55589e9dfa30, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55589e9def40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55589e9def40_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %end;
    .scope S_0x55589e9de810;
t_2 %join;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55589e9dfd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x55589e9dfca0_0;
    %load/vec4 v0x55589e9dfbc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55589e9dfa30, 0, 4;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "-";
    "processor_top.sv";
    "pc_counter.sv";
    "sumadorb.sv";
    "sumadorpc.sv";
    "ALU_CONTROL.sv";
    "ALU.sv";
    "data_memory.sv";
    "imm.sv";
    "inst_memory.sv";
    "main_control.sv";
    "mux.sv";
    "reg_file.sv";
    "shift.sv";
