INFO-FLOW: Workspace /primary/HLS/Alex_Net/Conv3 opened at Sat Jan 25 17:55:25 IST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command     open_solution done; 3.32 sec.
Execute     set_part xczu7ev-ffvc1156-2-i 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-i 
Execute       create_platform xczu7ev-ffvc1156-2-i -board  
Command       create_platform done; 0.19 sec.
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.36 sec.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 1.66 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 7.98 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:07; Allocated memory: 0.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.14 seconds; current allocated memory: 4.203 GB.
Execute         set_directive_top conv3 -name=conv3 
INFO: [HLS 200-10] Analyzing design file 'AlexNet-FPGA-implementation/Conv3/src/conv3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling AlexNet-FPGA-implementation/Conv3/src/conv3.cpp as C++
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang AlexNet-FPGA-implementation/Conv3/src/conv3.cpp -foptimization-record-file=/primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/work/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/primary/HLS/Alex_Net/Conv3/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Conv3/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.pp.0.cpp -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/HLS/Alex_Net/Conv3/.autopilot/db/clang.out.log 2> /primary/HLS/Alex_Net/Conv3/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Conv3/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/primary/HLS/Alex_Net/Conv3/.autopilot/db/.systemc_flag -fix-errors /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.07 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  -directive=/primary/HLS/Alex_Net/Conv3/.autopilot/db/all.directive.json 
INFO-FLOW: exec /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/primary/HLS/Alex_Net/Conv3/.autopilot/db/all.directive.json -fix-errors /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.53 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 1.85 sec.
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot -I /work/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i > /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.pp.0.cpp.clang.out.log 2> /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.78 seconds. CPU system time: 2.7 seconds. Elapsed time: 8.71 seconds; current allocated memory: 4.203 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.0.bc -args  "/primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.g.bc"  
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.g.bc -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.0.bc > /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.29 sec.
Execute         run_link_or_opt -opt -out /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.1.lower.bc -args /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.1.lower.bc > /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.39 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.2.m1.bc -args /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.1.lower.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.1.lower.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /work/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.2.m1.bc > /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 2.1 sec.
Execute         run_link_or_opt -opt -out /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.3.fpc.bc -args /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv3 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv3 -reflow-float-conversion -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.3.fpc.bc > /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.96 sec.
Execute         run_link_or_opt -out /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.4.m2.bc -args /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /work/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.4.m2.bc > /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.26 sec.
Execute         run_link_or_opt -opt -out /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.5.gdce.bc -args /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv3 
INFO-FLOW: run_clang exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv3 -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.5.gdce.bc > /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.26 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /work/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=conv3 -mllvm -hls-db-dir -mllvm /primary/HLS/Alex_Net/Conv3/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/primary/HLS/Alex_Net/Conv3/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/primary/HLS/Alex_Net/Conv3/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.5.gdce.bc -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-i 2> /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 350 Compile/Link /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 350 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 25,746 Unroll/Inline (step 1) /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 25,746 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,682 Unroll/Inline (step 2) /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,682 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,844 Unroll/Inline (step 3) /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,844 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,780 Unroll/Inline (step 4) /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,780 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 12,845 Array/Struct (step 1) /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,845 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,932 Array/Struct (step 2) /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,932 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,932 Array/Struct (step 3) /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,932 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,932 Array/Struct (step 4) /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,932 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,272 Array/Struct (step 5) /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,272 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,270 Performance /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,270 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,932 Performance (step 2) /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,932 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,932 Performance (step 3) /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,932 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,932 Performance (step 4) /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,932 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,958 HW Transforms (step 1) /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,958 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,953 HW Transforms (step 2) /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,953 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /primary/HLS/Alex_Net/Conv3/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'S11' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:98:6)
INFO: [HLS 214-291] Loop 'S12' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9)
INFO: [HLS 214-291] Loop 'F11' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:103:8)
INFO: [HLS 214-291] Loop 'F12' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:104:9)
INFO: [HLS 214-291] Loop 'L5' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:110:6)
INFO: [HLS 214-291] Loop 'L6' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8)
INFO: [HLS 214-291] Loop 'w1_2' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12)
INFO: [HLS 214-291] Loop 'w1_3' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_124_2' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_125_3' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_132_4' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_133_5' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_146_6' is marked as complete unroll implied by the pipeline pragma (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:146:20)
INFO: [HLS 214-186] Unrolling loop 'S11' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:98:6) in function 'conv3' completely with a factor of 15 (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'S12' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:99:9) in function 'conv3' completely with a factor of 15 (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'F11' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:103:8) in function 'conv3' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'F12' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:104:9) in function 'conv3' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:110:6) in function 'conv3' completely with a factor of 13 (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'L6' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:112:8) in function 'conv3' completely with a factor of 13 (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_132_4' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:132:24) in function 'conv3' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_133_5' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:133:25) in function 'conv3' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:124:24) in function 'conv3' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_125_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:125:25) in function 'conv3' has been removed because the loop is unrolled completely (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w1_2' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:117:12) in function 'conv3' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'w1_3' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:118:13) in function 'conv3' completely with a factor of 3 (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_146_6' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:146:20) in function 'conv3' completely with a factor of 13 (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:35:0)
INFO: [HLS 214-248] Applying array_partition to 'inp_image_local': Cyclic partitioning with factor 25 on dimension 1. (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50:11)
INFO: [HLS 214-248] Applying array_partition to 'filter_local': Cyclic partitioning with factor 9 on dimension 1. (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56:11)
INFO: [HLS 214-248] Applying array_partition to 'conv_out': Complete partitioning on dimension 1. (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:68:11)
INFO: [HLS 214-115] Multiple burst reads of length 57600 and bit width 32 in loop 'L1_1'(AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76:7) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76:7)
INFO: [HLS 214-115] Multiple burst writes of length 64896 and bit width 32 in loop 'L4'(AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83:5)
INFO: [HLS 214-115] Multiple burst reads of length 2304 and bit width 32 in loop 'F1_1'(AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85:8) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85:8)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /primary/HLS/Alex_Net/Conv3/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 36.37 seconds. CPU system time: 2.83 seconds. Elapsed time: 41.38 seconds; current allocated memory: 4.203 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 4.203 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top conv3 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.0.bc -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.92 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.93 seconds; current allocated memory: 4.203 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.1.bc -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.68 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.2.prechk.bc -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.85 seconds; current allocated memory: 4.203 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.g.1.bc to /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /primary/HLS/Alex_Net/Conv3/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.o.1.bc -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 3.62 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.o.1.tmp.bc -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.51 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.18 seconds. CPU system time: 0.27 seconds. Elapsed time: 4.13 seconds; current allocated memory: 4.203 GB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.o.2.bc -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 1.36 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.o.3.bc -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.85 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.98 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.21 seconds; current allocated memory: 4.203 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 8.14 sec.
Command       elaborate done; 58.23 sec.
Execute       ap_eval exec zip -j /primary/HLS/Alex_Net/Conv3/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.27 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'conv3' ...
Execute         ap_set_top_model conv3 
Execute         get_model_list conv3 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model conv3 
Execute         preproc_iomode -model conv3_Pipeline_M1 
Execute         preproc_iomode -model conv3_Pipeline_C1_1 
Execute         preproc_iomode -model conv3_Pipeline_VITIS_LOOP_91_1 
Execute         preproc_iomode -model conv3_Pipeline_F1_1 
Execute         preproc_iomode -model conv3_Pipeline_L1_1 
Execute         create_clock 
Execute           ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         get_model_list conv3 -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv3_Pipeline_L1_1 conv3_Pipeline_F1_1 conv3_Pipeline_VITIS_LOOP_91_1 conv3_Pipeline_C1_1 conv3_Pipeline_M1 conv3
INFO-FLOW: Configuring Module : conv3_Pipeline_L1_1 ...
Execute         set_default_model conv3_Pipeline_L1_1 
Execute         apply_spec_resource_limit conv3_Pipeline_L1_1 
INFO-FLOW: Configuring Module : conv3_Pipeline_F1_1 ...
Execute         set_default_model conv3_Pipeline_F1_1 
Execute         apply_spec_resource_limit conv3_Pipeline_F1_1 
INFO-FLOW: Configuring Module : conv3_Pipeline_VITIS_LOOP_91_1 ...
Execute         set_default_model conv3_Pipeline_VITIS_LOOP_91_1 
Execute         apply_spec_resource_limit conv3_Pipeline_VITIS_LOOP_91_1 
INFO-FLOW: Configuring Module : conv3_Pipeline_C1_1 ...
Execute         set_default_model conv3_Pipeline_C1_1 
Execute         apply_spec_resource_limit conv3_Pipeline_C1_1 
INFO-FLOW: Configuring Module : conv3_Pipeline_M1 ...
Execute         set_default_model conv3_Pipeline_M1 
Execute         apply_spec_resource_limit conv3_Pipeline_M1 
INFO-FLOW: Configuring Module : conv3 ...
Execute         set_default_model conv3 
Execute         apply_spec_resource_limit conv3 
INFO-FLOW: Model list for preprocess: conv3_Pipeline_L1_1 conv3_Pipeline_F1_1 conv3_Pipeline_VITIS_LOOP_91_1 conv3_Pipeline_C1_1 conv3_Pipeline_M1 conv3
INFO-FLOW: Preprocessing Module: conv3_Pipeline_L1_1 ...
Execute         set_default_model conv3_Pipeline_L1_1 
Execute         cdfg_preprocess -model conv3_Pipeline_L1_1 
Execute         rtl_gen_preprocess conv3_Pipeline_L1_1 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_F1_1 ...
Execute         set_default_model conv3_Pipeline_F1_1 
Execute         cdfg_preprocess -model conv3_Pipeline_F1_1 
Execute         rtl_gen_preprocess conv3_Pipeline_F1_1 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_VITIS_LOOP_91_1 ...
Execute         set_default_model conv3_Pipeline_VITIS_LOOP_91_1 
Execute         cdfg_preprocess -model conv3_Pipeline_VITIS_LOOP_91_1 
Command         cdfg_preprocess done; 0.35 sec.
Execute         rtl_gen_preprocess conv3_Pipeline_VITIS_LOOP_91_1 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_C1_1 ...
Execute         set_default_model conv3_Pipeline_C1_1 
Execute         cdfg_preprocess -model conv3_Pipeline_C1_1 
Command         cdfg_preprocess done; 0.49 sec.
Execute         rtl_gen_preprocess conv3_Pipeline_C1_1 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_M1 ...
Execute         set_default_model conv3_Pipeline_M1 
Execute         cdfg_preprocess -model conv3_Pipeline_M1 
Execute         rtl_gen_preprocess conv3_Pipeline_M1 
INFO-FLOW: Preprocessing Module: conv3 ...
Execute         set_default_model conv3 
Execute         cdfg_preprocess -model conv3 
Command         cdfg_preprocess done; 0.42 sec.
Execute         rtl_gen_preprocess conv3 
INFO-FLOW: Model list for synthesis: conv3_Pipeline_L1_1 conv3_Pipeline_F1_1 conv3_Pipeline_VITIS_LOOP_91_1 conv3_Pipeline_C1_1 conv3_Pipeline_M1 conv3
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_L1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv3_Pipeline_L1_1 
Execute         schedule -model conv3_Pipeline_L1_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_23'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'L1_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L1_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0.31 seconds. Elapsed time: 1.88 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_L1_1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_L1_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_L1_1.
Execute         set_default_model conv3_Pipeline_L1_1 
Execute         bind -model conv3_Pipeline_L1_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_L1_1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_L1_1.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_L1_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_F1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv3_Pipeline_F1_1 
Execute         schedule -model conv3_Pipeline_F1_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'F1_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'F1_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_F1_1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_F1_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_F1_1.
Execute         set_default_model conv3_Pipeline_F1_1 
Execute         bind -model conv3_Pipeline_F1_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_F1_1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_F1_1.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_F1_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_VITIS_LOOP_91_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv3_Pipeline_VITIS_LOOP_91_1 
Execute         schedule -model conv3_Pipeline_VITIS_LOOP_91_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_91_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.83 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_VITIS_LOOP_91_1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_VITIS_LOOP_91_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_VITIS_LOOP_91_1.
Execute         set_default_model conv3_Pipeline_VITIS_LOOP_91_1 
Execute         bind -model conv3_Pipeline_VITIS_LOOP_91_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_VITIS_LOOP_91_1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_VITIS_LOOP_91_1.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_VITIS_LOOP_91_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_C1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv3_Pipeline_C1_1 
Execute         schedule -model conv3_Pipeline_C1_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'inp_image_local'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'C1_1'.
WARNING: [HLS 200-880] The II Violation in module 'conv3_Pipeline_C1_1' (loop 'C1_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('add1804613_write_ln138', AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138) of variable 'conv_out', AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 on local variable 'add1804613' and 'load' operation 32 bit ('add1804613_load', AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138) on local variable 'add1804613'.
WARNING: [HLS 200-880] The II Violation in module 'conv3_Pipeline_C1_1' (loop 'C1_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('add1804613_write_ln138', AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138) of variable 'conv_out', AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 on local variable 'add1804613' and 'load' operation 32 bit ('add1804613_load', AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138) on local variable 'add1804613'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 47, loop 'C1_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 5.96 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.02 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.09 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_C1_1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.35 sec.
Execute         db_write -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_C1_1.sched.adb -f 
Command         db_write done; 0.24 sec.
INFO-FLOW: Finish scheduling conv3_Pipeline_C1_1.
Execute         set_default_model conv3_Pipeline_C1_1 
Execute         bind -model conv3_Pipeline_C1_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.68 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.27 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_C1_1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.41 sec.
Execute         db_write -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_C1_1.bind.adb -f 
Command         db_write done; 0.32 sec.
INFO-FLOW: Finish binding conv3_Pipeline_C1_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_M1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv3_Pipeline_M1 
Execute         schedule -model conv3_Pipeline_M1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'M1'.
WARNING: [HLS 200-880] The II Violation in module 'conv3_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln144', AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144) on port 'gmem0' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144) and bus write operation ('gmem0_addr_write_ln144', AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144) on port 'gmem0' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144).
WARNING: [HLS 200-880] The II Violation in module 'conv3_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln144', AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144) on port 'gmem0' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144) and bus write operation ('gmem0_addr_write_ln144', AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144) on port 'gmem0' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144).
WARNING: [HLS 200-880] The II Violation in module 'conv3_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln144', AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144) on port 'gmem0' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144) and bus write operation ('gmem0_addr_write_ln144', AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144) on port 'gmem0' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144).
WARNING: [HLS 200-880] The II Violation in module 'conv3_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln144', AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144) on port 'gmem0' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144) and bus write operation ('gmem0_addr_write_ln144', AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144) on port 'gmem0' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144).
WARNING: [HLS 200-880] The II Violation in module 'conv3_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln144', AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144) on port 'gmem0' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144) and bus write operation ('gmem0_addr_write_ln144', AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144) on port 'gmem0' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144).
WARNING: [HLS 200-880] The II Violation in module 'conv3_Pipeline_M1' (loop 'M1'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1) between bus write operation ('gmem0_addr_write_ln144', AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144) on port 'gmem0' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144) and bus write operation ('gmem0_addr_write_ln144', AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144) on port 'gmem0' (AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 20, loop 'M1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.01 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_M1.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_M1.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_M1.
Execute         set_default_model conv3_Pipeline_M1 
Execute         bind -model conv3_Pipeline_M1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_M1.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_M1.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_M1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv3 
Execute         schedule -model conv3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.76 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.sched.adb -f 
INFO-FLOW: Finish scheduling conv3.
Execute         set_default_model conv3 
Execute         bind -model conv3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 4.203 GB.
Execute         syn_report -verbosereport -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.bind.adb -f 
INFO-FLOW: Finish binding conv3.
Execute         get_model_list conv3 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess conv3_Pipeline_L1_1 
Execute         rtl_gen_preprocess conv3_Pipeline_F1_1 
Execute         rtl_gen_preprocess conv3_Pipeline_VITIS_LOOP_91_1 
Execute         rtl_gen_preprocess conv3_Pipeline_C1_1 
Execute         rtl_gen_preprocess conv3_Pipeline_M1 
Execute         rtl_gen_preprocess conv3 
INFO-FLOW: Model list for RTL generation: conv3_Pipeline_L1_1 conv3_Pipeline_F1_1 conv3_Pipeline_VITIS_LOOP_91_1 conv3_Pipeline_C1_1 conv3_Pipeline_M1 conv3
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_L1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv3_Pipeline_L1_1 -top_prefix conv3_ -sub_prefix conv3_ -mg_file /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_L1_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_L1_1' pipeline 'L1_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_L1_1/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_L1_1/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_L1_1/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_L1_1/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_L1_1/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_L1_1/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_L1_1/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_L1_1/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_L1_1/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_L1_1/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_L1_1/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_L1_1/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_L1_1'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 4.203 GB.
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv3_Pipeline_L1_1 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv3/syn/vhdl/conv3_conv3_Pipeline_L1_1 
Execute         gen_rtl conv3_Pipeline_L1_1 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv3/syn/verilog/conv3_conv3_Pipeline_L1_1 
Execute         syn_report -csynth -model conv3_Pipeline_L1_1 -o /primary/HLS/Alex_Net/Conv3/syn/report/conv3_Pipeline_L1_1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model conv3_Pipeline_L1_1 -o /primary/HLS/Alex_Net/Conv3/syn/report/conv3_Pipeline_L1_1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv3_Pipeline_L1_1 -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_L1_1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model conv3_Pipeline_L1_1 -f -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_L1_1.adb 
Execute         db_write -model conv3_Pipeline_L1_1 -bindview -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv3_Pipeline_L1_1 -p /primary/HLS/Alex_Net/Conv3/.autopilot/db -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_L1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_F1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv3_Pipeline_F1_1 -top_prefix conv3_ -sub_prefix conv3_ -mg_file /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_F1_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_F1_1' pipeline 'F1_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_F1_1/m_axi_gmem1_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_F1_1/m_axi_gmem1_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_F1_1/m_axi_gmem1_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_F1_1/m_axi_gmem1_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_F1_1/m_axi_gmem1_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_F1_1/m_axi_gmem1_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_F1_1/m_axi_gmem1_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_F1_1/m_axi_gmem1_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_F1_1/m_axi_gmem1_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_F1_1/m_axi_gmem1_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_F1_1/m_axi_gmem1_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_F1_1/m_axi_gmem1_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_F1_1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 4.203 GB.
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv3_Pipeline_F1_1 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv3/syn/vhdl/conv3_conv3_Pipeline_F1_1 
Execute         gen_rtl conv3_Pipeline_F1_1 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv3/syn/verilog/conv3_conv3_Pipeline_F1_1 
Execute         syn_report -csynth -model conv3_Pipeline_F1_1 -o /primary/HLS/Alex_Net/Conv3/syn/report/conv3_Pipeline_F1_1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model conv3_Pipeline_F1_1 -o /primary/HLS/Alex_Net/Conv3/syn/report/conv3_Pipeline_F1_1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv3_Pipeline_F1_1 -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_F1_1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model conv3_Pipeline_F1_1 -f -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_F1_1.adb 
Execute         db_write -model conv3_Pipeline_F1_1 -bindview -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv3_Pipeline_F1_1 -p /primary/HLS/Alex_Net/Conv3/.autopilot/db -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_F1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_VITIS_LOOP_91_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv3_Pipeline_VITIS_LOOP_91_1 -top_prefix conv3_ -sub_prefix conv3_ -mg_file /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_VITIS_LOOP_91_1.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'conv3_Pipeline_VITIS_LOOP_91_1' is 5577 from HDL expression: ((ap_loop_exit_ready == 1'b1) & (icmp_ln91_fu_4768_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_VITIS_LOOP_91_1'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 4.203 GB.
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv3_Pipeline_VITIS_LOOP_91_1 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv3/syn/vhdl/conv3_conv3_Pipeline_VITIS_LOOP_91_1 
Execute         gen_rtl conv3_Pipeline_VITIS_LOOP_91_1 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv3/syn/verilog/conv3_conv3_Pipeline_VITIS_LOOP_91_1 
Execute         syn_report -csynth -model conv3_Pipeline_VITIS_LOOP_91_1 -o /primary/HLS/Alex_Net/Conv3/syn/report/conv3_Pipeline_VITIS_LOOP_91_1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model conv3_Pipeline_VITIS_LOOP_91_1 -o /primary/HLS/Alex_Net/Conv3/syn/report/conv3_Pipeline_VITIS_LOOP_91_1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv3_Pipeline_VITIS_LOOP_91_1 -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_VITIS_LOOP_91_1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model conv3_Pipeline_VITIS_LOOP_91_1 -f -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_VITIS_LOOP_91_1.adb 
Execute         db_write -model conv3_Pipeline_VITIS_LOOP_91_1 -bindview -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv3_Pipeline_VITIS_LOOP_91_1 -p /primary/HLS/Alex_Net/Conv3/.autopilot/db -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_VITIS_LOOP_91_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_C1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv3_Pipeline_C1_1 -top_prefix conv3_ -sub_prefix conv3_ -mg_file /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_C1_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_C1_1' pipeline 'C1_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv3_Pipeline_C1_1' is 107268 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 564 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 507 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_C1_1'.
Command         create_rtl_model done; 8.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.76 seconds. CPU system time: 0.11 seconds. Elapsed time: 9.18 seconds; current allocated memory: 4.203 GB.
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv3_Pipeline_C1_1 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv3/syn/vhdl/conv3_conv3_Pipeline_C1_1 
Command         gen_rtl done; 0.22 sec.
Execute         gen_rtl conv3_Pipeline_C1_1 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv3/syn/verilog/conv3_conv3_Pipeline_C1_1 
Command         gen_rtl done; 0.36 sec.
Execute         syn_report -csynth -model conv3_Pipeline_C1_1 -o /primary/HLS/Alex_Net/Conv3/syn/report/conv3_Pipeline_C1_1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.74 sec.
Execute         syn_report -rtlxml -model conv3_Pipeline_C1_1 -o /primary/HLS/Alex_Net/Conv3/syn/report/conv3_Pipeline_C1_1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.32 sec.
Execute         syn_report -verbosereport -model conv3_Pipeline_C1_1 -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_C1_1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.87 sec.
Execute         db_write -model conv3_Pipeline_C1_1 -f -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_C1_1.adb 
Command         db_write done; 0.77 sec.
Execute         db_write -model conv3_Pipeline_C1_1 -bindview -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 4.32 sec.
Execute         gen_tb_info conv3_Pipeline_C1_1 -p /primary/HLS/Alex_Net/Conv3/.autopilot/db -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_C1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_M1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv3_Pipeline_M1 -top_prefix conv3_ -sub_prefix conv3_ -mg_file /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_M1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_M1' pipeline 'M1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_M1/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_M1/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_M1/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_M1/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_M1/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_M1/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_M1/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_M1/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_M1/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_M1/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_M1/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_M1/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_M1/m_axi_gmem0_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_27_4_32_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_M1'.
Command         create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.01 seconds. CPU system time: 0.2 seconds. Elapsed time: 9.33 seconds; current allocated memory: 4.203 GB.
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv3_Pipeline_M1 -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv3/syn/vhdl/conv3_conv3_Pipeline_M1 
Execute         gen_rtl conv3_Pipeline_M1 -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv3/syn/verilog/conv3_conv3_Pipeline_M1 
Execute         syn_report -csynth -model conv3_Pipeline_M1 -o /primary/HLS/Alex_Net/Conv3/syn/report/conv3_Pipeline_M1_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model conv3_Pipeline_M1 -o /primary/HLS/Alex_Net/Conv3/syn/report/conv3_Pipeline_M1_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv3_Pipeline_M1 -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_M1.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         db_write -model conv3_Pipeline_M1 -f -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_M1.adb 
Execute         db_write -model conv3_Pipeline_M1 -bindview -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv3_Pipeline_M1 -p /primary/HLS/Alex_Net/Conv3/.autopilot/db -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_M1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv3 -top_prefix  -sub_prefix conv3_ -mg_file /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv3/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv3/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv3/inp_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv3/out_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv3/filter' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv3/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv3' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inp_img', 'out_img', 'filter', 'bias' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv3' is 5441 from HDL expression: (1'b1 == ap_CS_fsm_state33)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3'.
INFO: [HLS 200-2167] Implementing memory 'conv3_inp_image_local_RAM_1WNR_AUTO_1R1W' using auto RAMs with 2 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [RTMG 210-278] Implementing memory 'conv3_filter_local_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 4.203 GB.
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv3 -istop -style xilinx -f -lang vhdl -o /primary/HLS/Alex_Net/Conv3/syn/vhdl/conv3 
Execute         gen_rtl conv3 -istop -style xilinx -f -lang vlog -o /primary/HLS/Alex_Net/Conv3/syn/verilog/conv3 
Execute         syn_report -csynth -model conv3 -o /primary/HLS/Alex_Net/Conv3/syn/report/conv3_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -rtlxml -model conv3 -o /primary/HLS/Alex_Net/Conv3/syn/report/conv3_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -verbosereport -model conv3 -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Command         syn_report done; 0.28 sec.
Execute         db_write -model conv3 -f -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.adb 
Execute         db_write -model conv3 -bindview -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv3 -p /primary/HLS/Alex_Net/Conv3/.autopilot/db -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3 
Execute         export_constraint_db -f -tool general -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.constraint.tcl 
Execute         syn_report -designview -model conv3 -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.design.xml 
Command         syn_report done; 0.68 sec.
Execute         syn_report -csynthDesign -model conv3 -o /primary/HLS/Alex_Net/Conv3/syn/report/csynth.rpt -MHOut /primary/HLS/Alex_Net/Conv3/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu7ev-ffvc1156-2-i 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-i -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-i -data family 
Execute         syn_report -wcfg -model conv3 -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model conv3 -o /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.protoinst 
Execute         sc_get_clocks conv3 
Execute         sc_get_portdomain conv3 
INFO-FLOW: Model list for RTL component generation: conv3_Pipeline_L1_1 conv3_Pipeline_F1_1 conv3_Pipeline_VITIS_LOOP_91_1 conv3_Pipeline_C1_1 conv3_Pipeline_M1 conv3
INFO-FLOW: Handling components in module [conv3_Pipeline_L1_1] ... 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_L1_1.compgen.tcl 
INFO-FLOW: Found component conv3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_F1_1] ... 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_F1_1.compgen.tcl 
INFO-FLOW: Found component conv3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_VITIS_LOOP_91_1] ... 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_VITIS_LOOP_91_1.compgen.tcl 
INFO-FLOW: Found component conv3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_C1_1] ... 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_C1_1.compgen.tcl 
INFO-FLOW: Found component conv3_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv3_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv3_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model conv3_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component conv3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_M1] ... 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_M1.compgen.tcl 
INFO-FLOW: Found component conv3_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model conv3_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component conv3_sparsemux_27_4_32_1_1.
INFO-FLOW: Append model conv3_sparsemux_27_4_32_1_1
INFO-FLOW: Found component conv3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3] ... 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.compgen.tcl 
INFO-FLOW: Found component conv3_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model conv3_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component conv3_inp_image_local_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model conv3_inp_image_local_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component conv3_filter_local_RAM_AUTO_1R1W.
INFO-FLOW: Append model conv3_filter_local_RAM_AUTO_1R1W
INFO-FLOW: Found component conv3_gmem0_m_axi.
INFO-FLOW: Append model conv3_gmem0_m_axi
INFO-FLOW: Found component conv3_gmem1_m_axi.
INFO-FLOW: Append model conv3_gmem1_m_axi
INFO-FLOW: Found component conv3_control_s_axi.
INFO-FLOW: Append model conv3_control_s_axi
INFO-FLOW: Append model conv3_Pipeline_L1_1
INFO-FLOW: Append model conv3_Pipeline_F1_1
INFO-FLOW: Append model conv3_Pipeline_VITIS_LOOP_91_1
INFO-FLOW: Append model conv3_Pipeline_C1_1
INFO-FLOW: Append model conv3_Pipeline_M1
INFO-FLOW: Append model conv3
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: conv3_flow_control_loop_pipe_sequential_init conv3_flow_control_loop_pipe_sequential_init conv3_flow_control_loop_pipe_sequential_init conv3_fadd_32ns_32ns_32_4_full_dsp_1 conv3_fmul_32ns_32ns_32_3_max_dsp_1 conv3_flow_control_loop_pipe_sequential_init conv3_fcmp_32ns_32ns_1_2_no_dsp_1 conv3_sparsemux_27_4_32_1_1 conv3_flow_control_loop_pipe_sequential_init conv3_fadd_32ns_32ns_32_4_full_dsp_1 conv3_inp_image_local_RAM_1WNR_AUTO_1R1W conv3_filter_local_RAM_AUTO_1R1W conv3_gmem0_m_axi conv3_gmem1_m_axi conv3_control_s_axi conv3_Pipeline_L1_1 conv3_Pipeline_F1_1 conv3_Pipeline_VITIS_LOOP_91_1 conv3_Pipeline_C1_1 conv3_Pipeline_M1 conv3
INFO-FLOW: Generating /primary/HLS/Alex_Net/Conv3/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model conv3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv3_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv3_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model conv3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv3_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model conv3_sparsemux_27_4_32_1_1
INFO-FLOW: To file: write model conv3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv3_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model conv3_inp_image_local_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model conv3_filter_local_RAM_AUTO_1R1W
INFO-FLOW: To file: write model conv3_gmem0_m_axi
INFO-FLOW: To file: write model conv3_gmem1_m_axi
INFO-FLOW: To file: write model conv3_control_s_axi
INFO-FLOW: To file: write model conv3_Pipeline_L1_1
INFO-FLOW: To file: write model conv3_Pipeline_F1_1
INFO-FLOW: To file: write model conv3_Pipeline_VITIS_LOOP_91_1
INFO-FLOW: To file: write model conv3_Pipeline_C1_1
INFO-FLOW: To file: write model conv3_Pipeline_M1
INFO-FLOW: To file: write model conv3
INFO-FLOW: Generating /primary/HLS/Alex_Net/Conv3/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/HLS/Alex_Net/Conv3/.autopilot/db/global.setting.tcl
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/global.setting.tcl 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='1' gen_for_export='1' dstSCDir='' dstVhdlDir='/primary/HLS/Alex_Net/Conv3/.autopilot/db/vhdl' dstVlogDir='/primary/HLS/Alex_Net/Conv3/.autopilot/db/vlog' tclDir='/primary/HLS/Alex_Net/Conv3/.autopilot/db' modelList='conv3_flow_control_loop_pipe_sequential_init
conv3_flow_control_loop_pipe_sequential_init
conv3_flow_control_loop_pipe_sequential_init
conv3_fadd_32ns_32ns_32_4_full_dsp_1
conv3_fmul_32ns_32ns_32_3_max_dsp_1
conv3_flow_control_loop_pipe_sequential_init
conv3_fcmp_32ns_32ns_1_2_no_dsp_1
conv3_sparsemux_27_4_32_1_1
conv3_flow_control_loop_pipe_sequential_init
conv3_fadd_32ns_32ns_32_4_full_dsp_1
conv3_inp_image_local_RAM_1WNR_AUTO_1R1W
conv3_filter_local_RAM_AUTO_1R1W
conv3_gmem0_m_axi
conv3_gmem1_m_axi
conv3_control_s_axi
conv3_Pipeline_L1_1
conv3_Pipeline_F1_1
conv3_Pipeline_VITIS_LOOP_91_1
conv3_Pipeline_C1_1
conv3_Pipeline_M1
conv3
' expOnly='0'
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_L1_1.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_F1_1.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_VITIS_LOOP_91_1.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_C1_1.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_M1.compgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.compgen.tcl 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           source ./control.slave.tcl 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute           ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Command         ap_source done; 0.22 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.83 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.92 seconds; current allocated memory: 4.203 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='conv3_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.5 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/primary/HLS/Alex_Net/Conv3/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='conv3_flow_control_loop_pipe_sequential_init
conv3_flow_control_loop_pipe_sequential_init
conv3_flow_control_loop_pipe_sequential_init
conv3_fadd_32ns_32ns_32_4_full_dsp_1
conv3_fmul_32ns_32ns_32_3_max_dsp_1
conv3_flow_control_loop_pipe_sequential_init
conv3_fcmp_32ns_32ns_1_2_no_dsp_1
conv3_sparsemux_27_4_32_1_1
conv3_flow_control_loop_pipe_sequential_init
conv3_fadd_32ns_32ns_32_4_full_dsp_1
conv3_inp_image_local_RAM_1WNR_AUTO_1R1W
conv3_filter_local_RAM_AUTO_1R1W
conv3_gmem0_m_axi
conv3_gmem1_m_axi
conv3_control_s_axi
conv3_Pipeline_L1_1
conv3_Pipeline_F1_1
conv3_Pipeline_VITIS_LOOP_91_1
conv3_Pipeline_C1_1
conv3_Pipeline_M1
conv3
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/top-io-be.tcl 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.compgen.dataonly.tcl 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.compgen.dataonly.tcl 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.rtl_wrap.cfg.tcl 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.compgen.dataonly.tcl 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_L1_1.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_F1_1.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_VITIS_LOOP_91_1.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_C1_1.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_M1.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.tbgen.tcl 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.constraint.tcl 
Execute         sc_get_clocks conv3 
Execute         source /primary/HLS/Alex_Net/Conv3/.autopilot/db/global.setting.tcl 
Execute         source /primary/HLS/Alex_Net/Conv3/impl/misc/conv3_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute         source /primary/HLS/Alex_Net/Conv3/impl/misc/conv3_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute         source /primary/HLS/Alex_Net/Conv3/impl/misc/conv3_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST conv3 MODULE2INSTS {conv3 conv3 conv3_Pipeline_L1_1 grp_conv3_Pipeline_L1_1_fu_2344 conv3_Pipeline_F1_1 grp_conv3_Pipeline_F1_1_fu_2376 conv3_Pipeline_VITIS_LOOP_91_1 grp_conv3_Pipeline_VITIS_LOOP_91_1_fu_2392 conv3_Pipeline_C1_1 grp_conv3_Pipeline_C1_1_fu_2734 conv3_Pipeline_M1 grp_conv3_Pipeline_M1_fu_3110} INST2MODULE {conv3 conv3 grp_conv3_Pipeline_L1_1_fu_2344 conv3_Pipeline_L1_1 grp_conv3_Pipeline_F1_1_fu_2376 conv3_Pipeline_F1_1 grp_conv3_Pipeline_VITIS_LOOP_91_1_fu_2392 conv3_Pipeline_VITIS_LOOP_91_1 grp_conv3_Pipeline_C1_1_fu_2734 conv3_Pipeline_C1_1 grp_conv3_Pipeline_M1_fu_3110 conv3_Pipeline_M1} INSTDATA {conv3 {DEPTH 1 CHILDREN {grp_conv3_Pipeline_L1_1_fu_2344 grp_conv3_Pipeline_F1_1_fu_2376 grp_conv3_Pipeline_VITIS_LOOP_91_1_fu_2392 grp_conv3_Pipeline_C1_1_fu_2734 grp_conv3_Pipeline_M1_fu_3110}} grp_conv3_Pipeline_L1_1_fu_2344 {DEPTH 2 CHILDREN {}} grp_conv3_Pipeline_F1_1_fu_2376 {DEPTH 2 CHILDREN {}} grp_conv3_Pipeline_VITIS_LOOP_91_1_fu_2392 {DEPTH 2 CHILDREN {}} grp_conv3_Pipeline_C1_1_fu_2734 {DEPTH 2 CHILDREN {}} grp_conv3_Pipeline_M1_fu_3110 {DEPTH 2 CHILDREN {}}} MODULEDATA {conv3_Pipeline_L1_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln76_fu_529_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76 VARIABLE icmp_ln76 LOOP L1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_535_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76 VARIABLE add_ln76 LOOP L1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_588_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76 VARIABLE add_ln76_1 LOOP L1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_2_fu_545_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76 VARIABLE add_ln76_2 LOOP L1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln76_1_fu_551_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76 VARIABLE icmp_ln76_1 LOOP L1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln76_fu_557_p3 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:76 VARIABLE select_ln76 LOOP L1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_F1_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_fu_255_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85 VARIABLE icmp_ln85 LOOP F1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_261_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85 VARIABLE add_ln85 LOOP F1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_1_fu_310_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85 VARIABLE add_ln85_1 LOOP F1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_2_fu_271_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85 VARIABLE add_ln85_2 LOOP F1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln85_1_fu_277_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85 VARIABLE icmp_ln85_1 LOOP F1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln85_fu_283_p3 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85 VARIABLE select_ln85 LOOP F1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_VITIS_LOOP_91_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln91_fu_4768_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:91 VARIABLE icmp_ln91 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_4774_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_C1_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln95_fu_11127_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:95 VARIABLE icmp_ln95 LOOP C1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_11133_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:95 VARIABLE add_ln95 LOOP C1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_8_fu_11164_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100 VARIABLE add_ln100_8 LOOP C1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_11197_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100 VARIABLE add_ln100 LOOP C1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_1_fu_11228_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100 VARIABLE add_ln100_1 LOOP C1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_2_fu_11259_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100 VARIABLE add_ln100_2 LOOP C1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_3_fu_11277_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100 VARIABLE add_ln100_3 LOOP C1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_4_fu_11294_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100 VARIABLE add_ln100_4 LOOP C1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_5_fu_11324_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100 VARIABLE add_ln100_5 LOOP C1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_6_fu_11341_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100 VARIABLE add_ln100_6 LOOP C1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_7_fu_11354_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:100 VARIABLE add_ln100_7 LOOP C1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U941 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U942 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U943 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_13 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U944 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_14 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U945 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_14347_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U946 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_14347_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U947 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_15 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U948 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_24353_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U949 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_24353_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U444 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U471 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_2 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U546 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_3 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U613 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_4 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U640 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_5 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U715 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_6 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U782 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_7 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U809 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_8 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U884 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U950 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_16 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U951 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_13870_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U952 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_13870_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U953 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_13870_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U954 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_13870_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U955 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_13870_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U956 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_13870_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U957 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_13870_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U958 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_13870_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U378 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_9 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U445 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_10 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U472 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_11 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U547 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_12 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U614 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_13 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U641 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_14 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U716 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_15 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U783 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_16 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U810 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_17 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U885 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_1 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U959 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_17 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U960 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_23887_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U961 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_23887_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U962 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_23887_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U963 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_23887_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U964 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_23887_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U965 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_23887_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U966 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_23887_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U967 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_23887_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U379 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_18 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U446 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_19 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U473 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_20 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U548 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_21 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U615 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_22 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U642 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_23 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U717 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_24 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U784 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_25 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U811 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_26 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U886 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_2 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U968 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_18 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U969 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_33904_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U970 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_33904_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U971 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_33904_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U972 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_33904_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U973 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_33904_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U974 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_33904_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U975 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_33904_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U976 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_33904_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U380 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_27 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U447 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_28 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U474 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_29 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U549 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_30 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U616 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_31 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U643 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_32 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U718 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_33 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U785 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_34 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U812 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_35 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U887 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_3 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U977 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_19 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U978 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_43921_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U979 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_43921_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U980 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_43921_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U981 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_43921_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U982 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_43921_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U983 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_43921_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U984 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_43921_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U985 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_43921_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U381 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_36 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U448 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_37 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U475 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_38 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U550 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_39 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U617 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_40 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U644 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_41 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U719 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_42 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U786 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_43 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U813 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_44 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U888 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_4 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U986 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_20 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U987 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_53938_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U988 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_53938_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U989 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_53938_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U990 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_53938_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U991 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_53938_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U992 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_53938_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U993 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_53938_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U994 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_53938_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U382 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_45 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U449 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_46 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U476 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_47 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U551 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_48 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U618 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_49 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U645 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_50 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U720 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_51 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U787 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_52 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U814 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_53 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U889 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_5 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U995 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_21 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U996 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_63955_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U997 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_63955_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U998 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_63955_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U999 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_63955_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1000 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_63955_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1001 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_63955_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1002 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_63955_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1003 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_63955_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U383 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_54 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U450 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_55 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U477 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_56 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U552 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_57 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U619 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_58 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U646 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_59 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U721 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_60 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U788 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_61 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U815 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_62 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U890 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_6 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1004 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_22 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1005 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_73972_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1006 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_73972_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1007 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_73972_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1008 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_73972_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1009 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_73972_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1010 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_73972_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1011 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_73972_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1012 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_73972_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U384 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_63 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U451 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_64 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U478 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_65 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U553 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_66 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U620 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_67 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U647 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_68 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U722 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_69 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U789 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_70 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U816 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_71 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U891 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_7 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1013 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_23 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1014 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_83989_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1015 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_83989_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1016 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_83989_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1017 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_83989_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1018 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_83989_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1019 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_83989_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1020 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_83989_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1021 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_83989_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U385 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_72 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U452 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_73 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U479 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_74 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U554 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_75 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U621 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_76 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U648 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_77 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U723 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_78 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U790 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_79 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U817 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_80 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U892 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_8 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1022 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_24 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1023 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_94006_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1024 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_94006_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1025 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_94006_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1026 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_94006_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1027 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_94006_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1028 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_94006_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1029 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_94006_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1030 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_94006_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U386 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_81 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U453 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_82 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U480 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_83 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U555 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_84 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U622 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_85 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U649 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_86 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U724 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_87 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U791 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_88 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U818 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_89 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U893 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_9 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1031 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_25 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1032 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_104023_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1033 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_104023_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1034 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_104023_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1035 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_104023_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1036 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_104023_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1037 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_104023_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1038 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_104023_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1039 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_104023_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U387 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_90 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U454 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_91 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U481 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_92 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U556 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_93 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U623 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_94 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U650 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_95 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U725 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_96 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U792 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_97 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U819 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_98 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U894 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_s LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1040 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_26 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1041 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_114040_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U941 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_114040_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1042 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_114040_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1043 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_114040_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U942 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_114040_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1044 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_114040_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1045 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_114040_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U941 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_114040_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U388 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_99 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U455 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_100 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U482 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_101 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U557 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_102 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U624 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_103 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U651 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_104 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U726 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_105 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U793 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_106 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U820 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_107 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U895 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_10 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1046 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_27 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U943 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_124057_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U944 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_124057_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1047 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_124057_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U945 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_124057_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U946 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_124057_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1048 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_124057_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U947 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_124057_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U942 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_124057_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U389 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_108 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U456 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_109 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U483 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_110 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U558 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_111 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U625 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_112 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U652 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_113 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U727 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_114 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U794 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_115 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U821 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_116 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U896 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_11 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1049 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1050 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1051 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_13 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1052 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_14 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1053 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_13829_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1054 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_13829_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1055 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_15 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1056 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_23835_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1057 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_23835_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U390 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_117 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U457 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_118 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U484 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_119 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U559 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_120 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U626 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_121 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U653 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_122 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U728 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_123 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U795 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_124 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U822 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_125 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U897 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_12 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1058 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1059 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_1_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1060 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_1_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1061 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1062 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_1_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1063 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_1_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1064 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1065 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_1_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1066 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_1_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U391 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_126 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U458 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_127 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U485 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_128 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U560 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_129 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U627 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_130 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U654 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_131 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U729 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_132 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U796 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_133 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U823 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_134 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U898 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_13 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1067 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1068 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_2_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1069 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_2_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1070 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1071 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_2_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1072 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_2_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1073 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1074 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_2_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1075 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_2_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U392 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_135 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U459 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_136 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U486 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_137 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U561 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_138 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U628 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_139 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U655 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_140 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U730 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_141 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U797 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_142 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U824 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_143 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U899 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_14 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1076 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1077 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_3_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1078 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_3_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1079 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_3_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1080 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_3_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1081 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_3_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1082 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_3_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1083 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_3_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1084 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_3_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U393 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_144 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U460 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_145 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U487 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_146 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U562 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_147 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U629 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_148 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U656 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_149 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U731 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_150 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U798 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_151 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U825 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_152 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U900 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_15 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1085 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_4 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1086 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_4_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1087 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_4_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1088 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_4_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1089 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_4_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1090 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_4_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1091 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_4_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1092 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_4_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1093 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_4_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U394 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_153 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U461 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_154 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U488 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_155 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U563 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_156 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U630 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_157 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U657 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_158 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U732 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_159 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U799 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_160 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U826 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_161 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U901 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_16 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1094 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_5 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1095 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_5_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1096 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_5_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1097 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_5_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1098 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_5_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1099 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_5_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1100 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_5_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1101 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_5_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1102 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_5_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U395 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_162 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U462 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_163 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U489 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_164 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U564 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_165 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U631 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_166 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U658 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_167 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U733 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_168 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U800 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_169 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U827 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_170 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U902 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_17 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1103 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_6 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1104 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_6_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1105 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_6_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1106 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_6_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1107 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_6_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1108 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_6_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1109 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_6_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1110 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_6_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1111 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_6_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U396 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_171 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U463 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_172 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U490 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_173 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U565 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_174 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U632 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_175 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U659 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_176 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U734 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_177 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U801 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_178 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U828 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_179 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U903 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_18 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1112 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_7 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1113 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_7_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1114 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_7_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1115 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_7_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1116 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_7_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1117 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_7_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1118 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_7_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1119 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_7_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1120 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_7_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U397 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_180 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U464 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_181 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U491 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_182 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U566 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_183 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U633 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_184 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U660 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_185 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U735 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_186 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U802 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_187 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U829 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_188 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U904 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_19 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1121 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_8 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1122 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_8_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1123 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_8_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1124 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_8_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1125 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_8_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1126 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_8_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1127 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_8_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1128 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_8_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1129 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_8_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U398 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_189 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U465 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_190 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U492 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_191 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U567 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_192 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U634 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_193 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U661 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_194 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U736 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_195 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U803 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_196 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U830 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_197 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U905 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_20 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1130 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_9 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1131 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_9_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1132 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_9_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1133 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_9_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1134 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_9_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1135 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_9_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1136 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_9_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1137 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_9_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1138 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_9_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U399 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_198 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U466 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_199 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U493 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_200 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U568 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_201 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U635 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_202 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U662 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_203 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U737 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_204 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U804 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_205 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U831 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_206 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U906 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_21 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1139 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_10 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1140 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_10_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1141 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_10_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1142 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_10_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1143 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_10_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1144 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_10_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1145 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_10_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1146 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_10_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1147 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_10_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U400 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_207 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U467 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_208 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U494 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_209 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U569 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_210 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U636 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_211 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U663 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_212 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U738 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_213 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U805 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_214 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U832 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_215 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U907 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_22 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1148 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_11 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1149 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_11_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U948 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_11_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1150 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_11_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1151 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_11_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U949 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_11_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1152 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_11_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1153 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_11_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U943 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_11_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U401 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_216 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U468 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_217 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U495 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_218 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U570 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_219 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U637 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_220 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U664 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_221 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U739 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_222 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U806 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_223 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U833 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_224 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U908 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_23 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1154 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_12 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U950 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_12_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U951 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_12_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1155 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_12_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U952 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_12_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U953 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_12_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1156 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_12_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U944 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_12_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U945 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_1_12_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U402 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_225 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U469 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_226 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U496 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_227 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U571 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_228 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U638 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_229 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U665 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_230 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U740 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_231 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U807 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_232 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U834 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_233 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U909 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_24 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1157 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1158 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1159 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_13 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1160 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_14 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1161 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_13515_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1162 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_13515_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1163 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_15 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1164 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_23521_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1165 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_23521_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U403 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_234 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U470 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_235 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U497 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_236 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U572 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_237 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U639 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_238 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U666 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_239 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U741 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_240 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U808 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_241 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U835 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_242 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U910 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_25 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1166 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1167 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_1_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1168 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_1_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1169 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1170 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_1_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1171 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_1_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1172 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1173 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_1_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1174 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_1_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U404 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_243 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U471 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_244 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U498 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_245 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U573 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_246 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U640 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_247 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U667 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_248 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U742 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_249 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U809 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_250 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U836 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_251 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U911 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_26 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1175 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1176 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_2_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1177 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_2_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1178 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1179 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_2_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1180 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_2_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1181 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1182 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_2_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1183 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_2_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U405 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_252 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U472 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_253 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U499 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_254 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U574 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_255 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U641 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_256 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U668 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_257 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U743 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_258 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U810 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_259 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U837 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_260 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U912 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_27 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1184 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1185 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_3_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1186 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_3_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1187 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_3_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1188 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_3_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1189 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_3_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1190 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_3_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1191 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_3_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1192 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_3_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U406 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_261 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U473 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_262 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U500 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_263 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U575 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_264 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U642 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_265 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U669 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_266 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U744 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_267 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U811 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_268 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U838 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_269 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U913 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_28 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1193 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_4 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1194 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_4_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1195 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_4_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1196 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_4_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1197 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_4_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1198 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_4_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1199 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_4_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1200 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_4_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1201 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_4_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U407 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_270 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U474 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_271 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U501 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_272 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U576 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_273 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U643 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_274 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U670 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_275 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U745 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_276 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U812 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_277 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U839 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_278 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U914 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_29 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1202 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_5 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1203 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_5_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1204 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_5_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1205 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_5_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1206 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_5_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1207 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_5_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1208 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_5_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1209 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_5_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1210 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_5_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U408 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_279 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U475 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_280 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U502 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_281 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U577 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_282 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U644 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_283 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U671 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_284 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U746 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_285 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U813 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_286 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U840 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_287 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U915 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_30 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1211 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_6 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1212 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_6_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1213 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_6_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1214 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_6_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1215 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_6_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1216 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_6_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1217 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_6_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1218 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_6_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U946 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_6_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U409 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_288 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U476 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_289 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U503 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_290 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U578 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_291 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U645 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_292 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U672 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_293 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U747 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_294 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U814 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_295 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U841 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_296 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U916 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_31 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1219 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_7 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1220 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_7_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1221 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_7_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1222 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_7_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1223 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_7_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1224 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_7_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1225 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_7_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1226 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_7_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U947 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_7_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U410 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_297 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U477 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_298 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U504 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_299 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U579 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_300 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U646 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_301 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U673 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_302 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U748 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_303 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U815 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_304 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U842 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_305 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U917 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_32 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1227 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_8 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1228 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_8_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1229 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_8_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1230 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_8_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1231 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_8_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1232 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_8_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1233 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_8_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1234 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_8_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U948 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_8_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U411 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_306 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U478 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_307 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_308 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U580 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_309 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U647 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_310 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U674 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_311 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U749 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_312 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U816 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_313 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U843 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_314 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U918 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_33 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1235 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_9 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1236 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_9_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1237 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_9_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1238 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_9_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1239 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_9_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1240 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_9_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1241 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_9_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1242 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_9_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U949 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_9_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U412 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_315 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U479 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_316 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U506 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_317 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U581 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_318 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U648 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_319 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U675 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_320 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U750 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_321 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U817 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_322 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U844 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_323 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U919 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_34 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1243 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_10 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1244 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_10_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1245 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_10_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1246 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_10_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1247 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_10_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1248 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_10_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1249 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_10_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1250 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_10_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U950 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_10_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U413 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_324 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U480 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_325 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U507 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_326 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U582 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_327 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U649 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_328 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U676 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_329 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U751 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_330 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U818 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_331 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U845 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_332 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U920 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_35 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1251 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_11 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1252 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_11_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U954 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_11_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1253 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_11_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1254 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_11_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U951 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_11_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1255 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_11_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1256 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_11_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U952 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_11_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U414 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_333 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U481 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_334 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U508 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_335 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U583 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_336 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U650 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_337 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U677 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_338 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U752 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_339 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U819 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_340 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U846 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_341 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U921 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_36 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1257 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_12 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U955 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_12_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U956 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_12_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1258 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_12_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U953 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_12_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U954 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_12_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1259 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_12_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U957 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_12_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U955 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_2_12_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U415 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_342 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U482 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_343 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U509 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_344 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U584 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_345 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U651 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_346 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U678 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_347 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U753 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_348 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U820 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_349 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U847 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_350 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U922 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_37 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1260 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1261 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1262 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_13 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1263 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_14 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1264 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_13201_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1265 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_13201_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U958 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_15 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U959 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_23207_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U956 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_23207_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U416 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_351 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U483 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_352 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U510 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_353 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U585 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_354 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U652 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_355 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U679 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_356 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U754 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_357 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U821 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_358 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U848 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_359 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U923 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_38 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1266 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1267 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_1_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1268 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_1_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1269 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1270 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_1_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1271 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_1_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U960 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U961 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_1_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U957 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_1_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U417 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_360 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U484 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_361 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U511 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_362 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U586 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_363 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U653 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_364 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U680 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_365 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U755 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_366 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U822 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_367 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U849 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_368 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U924 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_39 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1272 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1273 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_2_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1274 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_2_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1275 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1276 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_2_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1277 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_2_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U962 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1278 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_2_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U958 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_2_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U418 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_369 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U485 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_370 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U512 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_371 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U587 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_372 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U654 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_373 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U681 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_374 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U756 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_375 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U823 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_376 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U850 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_377 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U925 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_40 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1279 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1280 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_3_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1281 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_3_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1282 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_3_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1283 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_3_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1284 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_3_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1285 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_3_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1286 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_3_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U959 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_3_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U419 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_378 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U486 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_379 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U513 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_380 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U588 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_381 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U655 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_382 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U682 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_383 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U757 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_384 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U824 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_385 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U851 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_386 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U926 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_41 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1287 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_4 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1288 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_4_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1289 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_4_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1290 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_4_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1291 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_4_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1292 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_4_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1293 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_4_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U963 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_4_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U960 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_4_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U420 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_387 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U487 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_388 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U514 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_389 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U589 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_390 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U656 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_391 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U683 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_392 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U758 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_393 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U825 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_394 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U852 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_395 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U927 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_42 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1294 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_5 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1295 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_5_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1296 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_5_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1297 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_5_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1298 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_5_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1299 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_5_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U964 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_5_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U965 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_5_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U961 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_5_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U421 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_396 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U488 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_397 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U515 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_398 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U590 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_399 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U657 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_400 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U684 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_401 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U759 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_402 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U826 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_403 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U853 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_404 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U928 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_43 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1300 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_6 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1301 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_6_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1302 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_6_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1303 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_6_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1304 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_6_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1305 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_6_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U966 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_6_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U967 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_6_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U962 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_6_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U422 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_405 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U489 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_406 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U516 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_407 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U591 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_408 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U658 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_409 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U685 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_410 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U760 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_411 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U827 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_412 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U854 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_413 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U929 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_44 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1306 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_7 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1307 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_7_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1308 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_7_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1309 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_7_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1310 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_7_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1311 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_7_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U968 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_7_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1312 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_7_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U963 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_7_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U423 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_414 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U490 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_415 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U517 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_416 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U592 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_417 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U659 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_418 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U686 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_419 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U761 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_420 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U828 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_421 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U855 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_422 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U930 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_45 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1313 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_8 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1314 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_8_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1315 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_8_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1316 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_8_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1317 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_8_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1318 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_8_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1319 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_8_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1320 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_8_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U964 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_8_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U424 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_423 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U491 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_424 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U518 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_425 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U593 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_426 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U660 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_427 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U687 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_428 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U762 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_429 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U829 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_430 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U856 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_431 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U931 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_46 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1321 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_9 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1322 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_9_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1323 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_9_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1324 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_9_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1325 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_9_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1326 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_9_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1327 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_9_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U969 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_9_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U965 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_9_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U425 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_432 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U492 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_433 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U519 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_434 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U594 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_435 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U661 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_436 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U688 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_437 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U763 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_438 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U830 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_439 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U857 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_440 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U932 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_47 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1328 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_10 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1329 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_10_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1330 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_10_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1331 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_10_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1332 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_10_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1333 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_10_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U970 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_10_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U971 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_10_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U966 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_10_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U426 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_441 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U493 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_442 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U520 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_443 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U595 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_444 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U662 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_445 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U689 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_446 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U764 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_447 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U831 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_448 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U858 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_449 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U933 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_48 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1334 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_11 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1335 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_11_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U967 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_11_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1336 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_11_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1337 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_11_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U972 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_11_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U973 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_11_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U974 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_11_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U968 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_11_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U427 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_450 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U494 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_451 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U521 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_452 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U596 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_453 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U663 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_454 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U690 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_455 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U765 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_456 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U832 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_457 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U859 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_458 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U934 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_49 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1338 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_12 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U969 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_12_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U970 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_12_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1339 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_12_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U975 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_12_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U976 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_12_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U977 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_12_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U971 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_12_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U972 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_3_12_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U428 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_459 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U495 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_460 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U522 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_461 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U597 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_462 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U664 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_463 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U691 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_464 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U766 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_465 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U833 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_466 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U860 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_467 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U935 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_50 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1340 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1341 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1342 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_13 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U978 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_14 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U979 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_12887_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U980 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_12887_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U981 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_15 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U982 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_22893_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U973 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_22893_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U429 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_468 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U496 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_469 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U523 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_470 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U598 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_471 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U665 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_472 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U692 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_473 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U767 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_474 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U834 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_475 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U861 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_476 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U936 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_51 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1343 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1344 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_1_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1345 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_1_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U983 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U984 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_1_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1346 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_1_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U985 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U986 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_1_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U974 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_1_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U430 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_477 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U497 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_478 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U524 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_479 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U599 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_480 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U666 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_481 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U693 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_482 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U768 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_483 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U835 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_484 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U862 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_485 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U937 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_52 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1347 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1348 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_2_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1349 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_2_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U987 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1350 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_2_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1351 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_2_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U988 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1352 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_2_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U975 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_2_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U431 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_486 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U498 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_487 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U525 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_488 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U600 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_489 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U667 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_490 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U694 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_491 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U769 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_492 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U836 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_493 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U863 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_494 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U938 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_53 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1353 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1354 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_3_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1355 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_3_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1356 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_3_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1357 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_3_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U989 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_3_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1358 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_3_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1359 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_3_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U976 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_3_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U432 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_495 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U499 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_496 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U526 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_497 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U601 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_498 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U668 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_499 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U695 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_500 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U770 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_501 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U837 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_502 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U864 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_503 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U939 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_54 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1360 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_4 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1361 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_4_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1362 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_4_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1363 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_4_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U990 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_4_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U991 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_4_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1364 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_4_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U992 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_4_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U977 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_4_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U433 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_504 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U500 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_505 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U527 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_506 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U602 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_507 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U669 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_508 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U696 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_509 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U771 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_510 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U838 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_511 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U865 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_512 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U940 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_55 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1365 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_5 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1366 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_5_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1367 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_5_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U993 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_5_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U994 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_5_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U995 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_5_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U996 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_5_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U997 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_5_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U978 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_5_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U434 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_513 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U501 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_514 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U528 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_515 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U603 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_516 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U670 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_517 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U697 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_518 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U772 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_519 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U839 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_520 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U866 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_521 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U884 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_56 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1368 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_6 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1369 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_6_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1370 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_6_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U998 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_6_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U999 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_6_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1371 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_6_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1000 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_6_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1001 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_6_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U979 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_6_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U435 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_522 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U502 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_523 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U529 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_524 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U604 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_525 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U671 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_526 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U698 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_527 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U773 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_528 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U840 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_529 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U867 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_530 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U885 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_57 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1372 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_7 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1373 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_7_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1374 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_7_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1002 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_7_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1375 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_7_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1376 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_7_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1003 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_7_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1377 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_7_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U980 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_7_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U436 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_531 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U503 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_532 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U530 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_533 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U605 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_534 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U672 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_535 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U699 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_536 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U774 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_537 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U841 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_538 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U868 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_539 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U886 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_58 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1378 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_8 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1379 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_8_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1380 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_8_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1381 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_8_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1382 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_8_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1004 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_8_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1383 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_8_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1384 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_8_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U981 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_8_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U437 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_540 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U504 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_541 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U531 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_542 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U606 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_543 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U673 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_544 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U700 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_545 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U775 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_546 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U842 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_547 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U869 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_548 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U887 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_59 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1385 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_9 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1386 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_9_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1387 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_9_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1388 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_9_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1005 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_9_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1006 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_9_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1389 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_9_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1007 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_9_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U982 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_9_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U438 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_549 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_550 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U532 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_551 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U607 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_552 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U674 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_553 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U701 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_554 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U776 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_555 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U843 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_556 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U870 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_557 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U888 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_60 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1390 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_10 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1391 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_10_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1392 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_10_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1008 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_10_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1009 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_10_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1010 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_10_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1011 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_10_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1012 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_10_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U983 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_10_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U439 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_558 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U506 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_559 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U533 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_560 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U608 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_561 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U675 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_562 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U702 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_563 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U777 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_564 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U844 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_565 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U871 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_566 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U889 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_61 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1393 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_11 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1394 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_11_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1013 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_11_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1014 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_11_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1015 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_11_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U984 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_11_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1016 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_11_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1017 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_11_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U985 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_11_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U440 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_567 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U507 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_568 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U534 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_569 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U609 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_570 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U676 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_571 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U703 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_572 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U778 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_573 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U845 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_574 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U872 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_575 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U890 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_62 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1395 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_12 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1018 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_12_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1019 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_12_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1020 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_12_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U986 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_12_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U987 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_12_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1021 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_12_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U988 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_12_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U989 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_4_12_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U441 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_576 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U508 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_577 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U535 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_578 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U610 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_579 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U677 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_580 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U704 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_581 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U779 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_582 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U846 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_583 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U873 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_584 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U891 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_63 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1022 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1023 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1024 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_13 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1025 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_14 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1026 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_12573_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1027 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_12573_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1028 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_15 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1029 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_22579_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U990 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_22579_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U404 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_586 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U479 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_587 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U546 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_588 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U573 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_589 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U648 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_590 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U715 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_591 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U742 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_592 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U817 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_593 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U892 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_64 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1030 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1031 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_1_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1396 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_1_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1032 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1033 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_1_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1397 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_1_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1034 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1035 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_1_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U991 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_1_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U378 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_594 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U405 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_595 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U480 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_596 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U547 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_597 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U574 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_598 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U649 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_599 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U716 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_600 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U743 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_601 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U818 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_602 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U893 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_65 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1036 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1398 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_2_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1399 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_2_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1037 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1400 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_2_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1401 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_2_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1038 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1039 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_2_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U992 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_2_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U379 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_603 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U406 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_604 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U481 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_605 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U548 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_606 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U575 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_607 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U650 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_608 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U717 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_609 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U744 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_610 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U819 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_611 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U894 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_66 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1402 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1403 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_3_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1040 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_3_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1404 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_3_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1405 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_3_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1041 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_3_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1042 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_3_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1043 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_3_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U993 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_3_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U442 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_612 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U509 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_613 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U536 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_614 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U611 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_615 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U678 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_616 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U705 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_617 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U780 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_618 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U847 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_619 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U874 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_620 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U895 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_67 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1406 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_4 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1044 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_4_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1045 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_4_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1407 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_4_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1046 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_4_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1047 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_4_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1048 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_4_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1049 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_4_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U994 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_4_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U443 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_621 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U510 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_622 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U537 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_623 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U612 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_624 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U679 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_625 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U706 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_626 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U781 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_627 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U848 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_628 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U875 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_629 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U896 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_68 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1050 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_5 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1051 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_5_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1052 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_5_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1053 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_5_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1054 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_5_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1055 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_5_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1056 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_5_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1057 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_5_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U995 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_5_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U380 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_630 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U407 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_631 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U482 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_632 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U549 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_633 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U576 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_634 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U651 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_635 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U718 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_636 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U745 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_637 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U820 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_638 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U897 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_69 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1058 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_6 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1059 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_6_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1408 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_6_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1060 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_6_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1061 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_6_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1409 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_6_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1062 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_6_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1063 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_6_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U996 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_6_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U381 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_639 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U408 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_640 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U483 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_641 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U550 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_642 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U577 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_643 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U652 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_644 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U719 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_645 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U746 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_646 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U821 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_647 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U898 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_70 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1064 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_7 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1410 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_7_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1411 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_7_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1065 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_7_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1412 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_7_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1413 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_7_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1066 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_7_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1414 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_7_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U997 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_7_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U382 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_648 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U409 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_649 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U484 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_650 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U551 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_651 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U578 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_652 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U653 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_653 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U720 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_654 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U747 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_655 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U822 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_656 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U899 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_71 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1415 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_8 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1416 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_8_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1067 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_8_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1417 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_8_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1418 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_8_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1068 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_8_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1419 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_8_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1420 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_8_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U998 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_8_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U444 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_657 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U511 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_658 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U538 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_659 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U613 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_660 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U680 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_661 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U707 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_662 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U782 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_663 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U849 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_664 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U876 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_665 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U900 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_72 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1421 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_9 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1069 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_9_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1070 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_9_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1422 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_9_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1071 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_9_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1072 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_9_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1423 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_9_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1073 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_9_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U999 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_9_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U445 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_666 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U512 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_667 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U539 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_668 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U614 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_669 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U681 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_670 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U708 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_671 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U783 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_672 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U850 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_673 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U877 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_674 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U901 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_73 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1074 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_10 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1075 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_10_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1076 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_10_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1077 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_10_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1078 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_10_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1079 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_10_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1080 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_10_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1081 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_10_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1000 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_10_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U383 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_675 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U410 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_676 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U485 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_677 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U552 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_678 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U579 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_679 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U654 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_680 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U721 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_681 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U748 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_682 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U823 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_683 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U902 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_74 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1082 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_11 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1083 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_11_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1001 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_11_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1084 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_11_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1085 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_11_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1002 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_11_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1086 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_11_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1087 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_11_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1003 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_11_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U384 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_684 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U411 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_685 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U486 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_686 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U553 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_687 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U580 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_688 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U655 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_689 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U722 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_690 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U749 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_691 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U824 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_692 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U903 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_75 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1088 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_12 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1004 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_12_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1005 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_12_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1089 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_12_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1006 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_12_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1007 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_12_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1090 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_12_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1008 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_12_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1009 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_5_12_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U385 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_693 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U412 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_694 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U487 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_695 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U554 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_696 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U581 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_697 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U656 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_698 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U723 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_699 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U750 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_700 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U825 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_701 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U904 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_76 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1091 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1092 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1093 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_13 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1094 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_14 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1095 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_12259_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1096 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_12259_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1097 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_15 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1098 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_22265_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1010 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_22265_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U386 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_702 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U413 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_703 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U488 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_704 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U555 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_705 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U582 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_706 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U657 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_707 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U724 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_708 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U751 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_709 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U826 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_710 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U905 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_77 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1099 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1100 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_1_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1424 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_1_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1101 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1102 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_1_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1103 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_1_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1104 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1105 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_1_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1011 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_1_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U387 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_711 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U414 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_712 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U489 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_713 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U556 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_714 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U583 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_715 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U658 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_716 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U725 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_717 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U752 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_718 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U827 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_719 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U906 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_78 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1106 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1425 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_2_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1426 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_2_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1107 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1108 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_2_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1109 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_2_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1110 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1111 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_2_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1012 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_2_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U388 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_720 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U415 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_721 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U490 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_722 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U557 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_723 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U584 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_724 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U659 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_725 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U726 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_726 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U753 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_727 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U828 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_728 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U907 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_79 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1427 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1428 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_3_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1112 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_3_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1113 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_3_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1114 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_3_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1115 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_3_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1116 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_3_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1117 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_3_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1013 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_3_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U446 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_729 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U513 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_730 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U540 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_731 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U615 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_732 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U682 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_733 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U709 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_734 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U784 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_735 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U851 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_736 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U878 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_737 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U908 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_80 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1429 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_4 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1118 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_4_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1119 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_4_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1120 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_4_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1121 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_4_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1122 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_4_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1123 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_4_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1124 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_4_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1014 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_4_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U447 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_738 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U514 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_739 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U541 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_740 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U616 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_741 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U683 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_742 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U710 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_743 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U785 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_744 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U852 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_745 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U879 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_746 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U909 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_81 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1125 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_5 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1126 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_5_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1127 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_5_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1128 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_5_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1129 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_5_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1130 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_5_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1131 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_5_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1132 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_5_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1015 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_5_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U389 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_747 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U416 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_748 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U491 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_749 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U558 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_750 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U585 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_751 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U660 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_752 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U727 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_753 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U754 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_754 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U829 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_755 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U910 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_82 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1133 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_6 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1134 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_6_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1430 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_6_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1135 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_6_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1136 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_6_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1431 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_6_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1137 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_6_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1138 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_6_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1016 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_6_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U390 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_756 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U417 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_757 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U492 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_758 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U559 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_759 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U586 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_760 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U661 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_761 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U728 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_762 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U755 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_763 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U830 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_764 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U911 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_83 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1139 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_7 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1432 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_7_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1433 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_7_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1140 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_7_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1434 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_7_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1435 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_7_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1141 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_7_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1142 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_7_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1017 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_7_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U391 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_765 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U418 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_766 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U493 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_767 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U560 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_768 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U587 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_769 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U662 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_770 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U729 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_771 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U756 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_772 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U831 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_773 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U912 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_84 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1436 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_8 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1437 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_8_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1143 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_8_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1438 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_8_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1439 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_8_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1144 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_8_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1145 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_8_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1146 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_8_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1018 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_8_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U448 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_774 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U515 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_775 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U542 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_776 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U617 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_777 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U684 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_778 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U711 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_779 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U786 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_780 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U853 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_781 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U880 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_782 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U913 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_85 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1440 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_9 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1147 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_9_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1148 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_9_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1441 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_9_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1149 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_9_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1150 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_9_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1151 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_9_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1152 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_9_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1019 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_9_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U449 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_783 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U516 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_784 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U543 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_785 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U618 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_786 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U685 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_787 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U712 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_788 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U787 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_789 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U854 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_790 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U881 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_791 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U914 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_86 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1153 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_10 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1154 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_10_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1155 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_10_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1156 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_10_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1157 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_10_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1158 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_10_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1159 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_10_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1160 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_10_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1020 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_10_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U392 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_792 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U419 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_793 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U494 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_794 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U561 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_795 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U588 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_796 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U663 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_797 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U730 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_798 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U757 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_799 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U832 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_800 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U915 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_87 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1161 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_11 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1162 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_11_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1021 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_11_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1163 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_11_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1164 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_11_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1022 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_11_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1165 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_11_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1166 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_11_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1023 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_11_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U393 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_801 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U420 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_802 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U495 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_803 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U562 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_804 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U589 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_805 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U664 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_806 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U731 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_807 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U758 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_808 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U833 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_809 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U916 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_88 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1167 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_12 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1024 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_12_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1025 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_12_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1168 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_12_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1026 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_12_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1027 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_12_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1169 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_12_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1028 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_12_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1029 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_6_12_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U394 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_810 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U421 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_811 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U496 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_812 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U563 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_813 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U590 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_814 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U665 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_815 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U732 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_816 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U759 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_817 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U834 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_818 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U917 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_89 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1170 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1171 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1172 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_13 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1173 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_14 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1174 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_11945_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1175 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_11945_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1176 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_15 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1177 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_21951_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1030 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_21951_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U395 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_819 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U422 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_820 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U497 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_821 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U564 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_822 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U591 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_823 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U666 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_824 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U733 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_825 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U760 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_826 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U835 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_827 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U918 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_90 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1178 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1179 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_1_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1180 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_1_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1181 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1182 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_1_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1183 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_1_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1184 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1185 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_1_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1031 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_1_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U396 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_828 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U423 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_829 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U498 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_830 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U565 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_831 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U592 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_832 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U667 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_833 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U734 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_834 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U761 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_835 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U836 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_836 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U919 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_91 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1186 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1187 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_2_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1188 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_2_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1189 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1190 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_2_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1191 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_2_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1192 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1193 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_2_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1032 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_2_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U397 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_837 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U424 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_838 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U499 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_839 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U566 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_840 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U593 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_841 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U668 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_842 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U735 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_843 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U762 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_844 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U837 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_845 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U920 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_92 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1194 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1195 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_3_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1196 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_3_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1197 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_3_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1198 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_3_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1199 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_3_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1200 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_3_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1201 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_3_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1033 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_3_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U398 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_846 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U425 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_847 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U500 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_848 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U567 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_849 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U594 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_850 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U669 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_851 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U736 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_852 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U763 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_853 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U838 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_854 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U921 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_93 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1202 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_4 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1203 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_4_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1204 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_4_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1205 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_4_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1206 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_4_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1207 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_4_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1208 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_4_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1209 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_4_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1034 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_4_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U399 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_855 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U426 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_856 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U501 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_857 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U568 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_858 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U595 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_859 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U670 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_860 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U737 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_861 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U764 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_862 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U839 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_863 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U922 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_94 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1210 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_5 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1211 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_5_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1212 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_5_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1213 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_5_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1214 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_5_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1215 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_5_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1216 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_5_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1217 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_5_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1035 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_5_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U400 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_864 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U427 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_865 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U502 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_866 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U569 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_867 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U596 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_868 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U671 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_869 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U738 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_870 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U765 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_871 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U840 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_872 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U923 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_95 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1218 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_6 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1219 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_6_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1442 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_6_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1220 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_6_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1221 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_6_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1222 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_6_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1223 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_6_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1224 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_6_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1036 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_6_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U401 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_873 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U428 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_874 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U503 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_875 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U570 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_876 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U597 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_877 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U672 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_878 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U739 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_879 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U766 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_880 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U841 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_881 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U924 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_96 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1225 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_7 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1443 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_7_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1444 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_7_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1226 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_7_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1227 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_7_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1228 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_7_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1229 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_7_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1037 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_7_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1038 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_7_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U402 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_882 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U429 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_883 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U504 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_884 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U571 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_885 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U598 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_886 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U673 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_887 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U740 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_888 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U767 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_889 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U842 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_890 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U925 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_97 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1445 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_8 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1446 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_8_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1230 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_8_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1231 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_8_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1232 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_8_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1233 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_8_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1234 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_8_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1039 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_8_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1040 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_8_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U450 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_891 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U517 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_892 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U544 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_893 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U619 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_894 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U686 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_895 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U713 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_896 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U788 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_897 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U855 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_898 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U882 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_899 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U926 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_98 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1447 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_9 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1235 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_9_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1236 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_9_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1237 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_9_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1238 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_9_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1239 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_9_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1240 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_9_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1041 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_9_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1042 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_9_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U451 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_900 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U518 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_901 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U545 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_902 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U620 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_903 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U687 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_904 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U714 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_905 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U789 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_906 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U856 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_907 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U883 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_908 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U927 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_99 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1241 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_10 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1242 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_10_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1243 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_10_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1244 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_10_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1245 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_10_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1246 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_10_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1247 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_10_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1043 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_10_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1044 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_10_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U403 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_909 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U430 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_910 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_911 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U572 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_912 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U599 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_913 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U674 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_914 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U741 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_915 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U768 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_916 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U843 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_917 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U928 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_100 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1248 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_11 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1249 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_11_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1045 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_11_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1250 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_11_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1251 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_11_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1046 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_11_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1252 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_11_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1047 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_11_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1048 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_11_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U404 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_918 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U431 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_919 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U506 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_920 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U573 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_921 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U600 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_922 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U675 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_923 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U742 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_924 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U769 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_925 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U844 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_926 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U929 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_101 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1253 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_12 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1049 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_12_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1050 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_12_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1254 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_12_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1051 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_12_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1052 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_12_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1255 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_12_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1053 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_12_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1054 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_7_12_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U405 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_927 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U432 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_928 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U507 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_929 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U574 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_930 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U601 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_931 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U676 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_932 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U743 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_933 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U770 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_934 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U845 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_935 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U930 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_102 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1256 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1257 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1258 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_13 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1259 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_14 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1260 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_11631_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1261 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_11631_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1055 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_15 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1056 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_21637_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1057 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_21637_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U406 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_936 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U433 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_937 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U508 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_938 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U575 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_939 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U602 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_940 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U677 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_941 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U744 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_942 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U771 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_943 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U846 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_944 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U931 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_103 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1262 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1263 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_1_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1264 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_1_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1265 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1266 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_1_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1267 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_1_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1058 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1059 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_1_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1060 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_1_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U407 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_945 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U434 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_946 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U509 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_947 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U576 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_948 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U603 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_949 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U678 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_950 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U745 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_951 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U772 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_952 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U847 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_953 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U932 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_104 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1268 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1269 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_2_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1270 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_2_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1271 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1272 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_2_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1273 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_2_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1061 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1062 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_2_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1063 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_2_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U408 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_954 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U435 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_955 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U510 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_956 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U577 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_957 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U604 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_958 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U679 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_959 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U746 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_960 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U773 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_961 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U848 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_962 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U933 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_105 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1274 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1275 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_3_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1276 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_3_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1277 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_3_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1278 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_3_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1279 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_3_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1280 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_3_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1064 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_3_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1065 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_3_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U409 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_963 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U436 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_964 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U511 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_965 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U578 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_966 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U605 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_967 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U680 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_968 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U747 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_969 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U774 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_970 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U849 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_971 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U934 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_106 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1281 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_4 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1282 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_4_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1283 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_4_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1284 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_4_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1285 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_4_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1286 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_4_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1287 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_4_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1066 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_4_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1067 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_4_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U410 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_972 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U437 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_973 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U512 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_974 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U579 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_975 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U606 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_976 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U681 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_977 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U748 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_978 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U775 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_979 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U850 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_980 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U935 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_107 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1288 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_5 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1289 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_5_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1290 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_5_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1291 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_5_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1292 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_5_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1293 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_5_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1068 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_5_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1069 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_5_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1070 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_5_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U411 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_981 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U438 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_982 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U513 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_983 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U580 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_984 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U607 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_985 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U682 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_986 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U749 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_987 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U776 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_988 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U851 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_989 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U936 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_108 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1294 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_6 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1295 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_6_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1296 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_6_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1297 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_6_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1298 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_6_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1299 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_6_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1071 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_6_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1072 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_6_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1073 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_6_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U412 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_990 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U439 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_991 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U514 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_992 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U581 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_993 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U608 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_994 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U683 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_995 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U750 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_996 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U777 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_997 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U852 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_998 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U937 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_109 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1300 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_7 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1301 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_7_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1302 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_7_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1303 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_7_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1304 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_7_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1305 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_7_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1074 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_7_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1075 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_7_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1076 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_7_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U413 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_999 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U440 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1000 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U515 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1001 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U582 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1002 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U609 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1003 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U684 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1004 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U751 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1005 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U778 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1006 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U853 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1007 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U938 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_110 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1306 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_8 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1307 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_8_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1308 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_8_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1309 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_8_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1310 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_8_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1311 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_8_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1312 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_8_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1077 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_8_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1078 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_8_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U414 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1008 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U441 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1009 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U516 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1010 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U583 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1011 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U610 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1012 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U685 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1013 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U752 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1014 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U779 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1015 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U854 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1016 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U939 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_111 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1313 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_9 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1314 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_9_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1315 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_9_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1316 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_9_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1317 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_9_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1318 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_9_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1319 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_9_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1079 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_9_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1080 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_9_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U415 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1017 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U442 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1018 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U517 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1019 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U584 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1020 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U611 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1021 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U686 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1022 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U753 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1023 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U780 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1024 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U855 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1025 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U940 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_112 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1320 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_10 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1321 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_10_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1322 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_10_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1323 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_10_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1324 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_10_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1325 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_10_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1081 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_10_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1082 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_10_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1083 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_10_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U416 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1026 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U443 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1027 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U518 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1028 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U585 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1029 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U612 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1030 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U687 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1031 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U754 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1032 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U781 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1033 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U856 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1034 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U884 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_113 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1326 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_11 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1327 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_11_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1084 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_11_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1328 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_11_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1329 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_11_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1085 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_11_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1086 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_11_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1087 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_11_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1088 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_11_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U417 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1035 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U444 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1036 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U519 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1037 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U586 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1038 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U613 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1039 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U688 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1040 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U755 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1041 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U782 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1042 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U857 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1043 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U885 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_114 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1330 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_12 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1089 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_12_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1090 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_12_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1331 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_12_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1091 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_12_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1092 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_12_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1093 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_12_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1094 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_12_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1095 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_8_12_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U418 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1044 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U445 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1045 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U520 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1046 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U587 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1047 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U614 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1048 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U689 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1049 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U756 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1050 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U783 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1051 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U858 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1052 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U886 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_115 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1332 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1333 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1334 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_13 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1096 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_14 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1097 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_11317_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1098 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_11317_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1099 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_15 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1100 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_21323_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1101 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_21323_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U419 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1053 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U446 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1054 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U521 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1055 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U588 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1056 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U615 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1057 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U690 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1058 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U757 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1059 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U784 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1060 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U859 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1061 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U887 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_116 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1335 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1336 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_1_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1337 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_1_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1102 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1103 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_1_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1338 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_1_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1104 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1105 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_1_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1106 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_1_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U420 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1062 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U447 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1063 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U522 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1064 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U589 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1065 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U616 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1066 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U691 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1067 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U758 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1068 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U785 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1069 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U860 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1070 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U888 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_117 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1339 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1340 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_2_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1341 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_2_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1107 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1342 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_2_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1343 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_2_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1108 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1109 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_2_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1110 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_2_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U421 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1071 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U448 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1072 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U523 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1073 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U590 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1074 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U617 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1075 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U692 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1076 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U759 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1077 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U786 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1078 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U861 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1079 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U889 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_118 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1344 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1345 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_3_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1346 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_3_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1347 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_3_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1348 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_3_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1111 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_3_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1349 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_3_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1112 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_3_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1113 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_3_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U422 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1080 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U449 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1081 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U524 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1082 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U591 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1083 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U618 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1084 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U693 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1085 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U760 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1086 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U787 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1087 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U862 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1088 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U890 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_119 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1350 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_4 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1351 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_4_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1352 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_4_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1353 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_4_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1114 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_4_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1115 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_4_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1354 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_4_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1116 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_4_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1117 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_4_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U423 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1089 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U450 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1090 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U525 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1091 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U592 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1092 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U619 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1093 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U694 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1094 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U761 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1095 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U788 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1096 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U863 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1097 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U891 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_120 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1355 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_5 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1356 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_5_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1357 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_5_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1118 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_5_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1119 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_5_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1120 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_5_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1121 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_5_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1122 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_5_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1123 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_5_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U424 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1098 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U451 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1099 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U526 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1100 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U593 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1101 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U620 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1102 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U695 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1103 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U762 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1104 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U789 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1105 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U864 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1106 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U892 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_121 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1358 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_6 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1359 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_6_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1360 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_6_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1124 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_6_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1125 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_6_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1361 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_6_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1126 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_6_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1127 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_6_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1128 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_6_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U425 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1107 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U452 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1108 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U527 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1109 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U594 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1110 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U621 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1111 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U696 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1112 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U763 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1113 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U790 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1114 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U865 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1115 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U893 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_122 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1362 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_7 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1363 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_7_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1364 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_7_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1129 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_7_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1365 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_7_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1366 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_7_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1130 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_7_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1131 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_7_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1132 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_7_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U426 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1116 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U453 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1117 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U528 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1118 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U595 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1119 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U622 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1120 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U697 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1121 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U764 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1122 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U791 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1123 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U866 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1124 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U894 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_123 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1367 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_8 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1368 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_8_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1369 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_8_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1370 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_8_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1371 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_8_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1133 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_8_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1372 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_8_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1134 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_8_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1135 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_8_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U427 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1125 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U454 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1126 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U529 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1127 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U596 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1128 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U623 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1129 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U698 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1130 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U765 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1131 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U792 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1132 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U867 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1133 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U895 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_124 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1373 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_9 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1374 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_9_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1375 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_9_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1376 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_9_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1136 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_9_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1137 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_9_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1377 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_9_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1138 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_9_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1139 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_9_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U428 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1134 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U455 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1135 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U530 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1136 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U597 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1137 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U624 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1138 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U699 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1139 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U766 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1140 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U793 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1141 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U868 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1142 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U896 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_125 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1378 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_10 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1379 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_10_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1380 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_10_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1140 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_10_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1141 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_10_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1142 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_10_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1143 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_10_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1144 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_10_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1145 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_10_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U429 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1143 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U456 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1144 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U531 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1145 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U598 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1146 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U625 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1147 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U700 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1148 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U767 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1149 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U794 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1150 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U869 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1151 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U897 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_126 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1381 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_11 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1382 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_11_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1146 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_11_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1147 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_11_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1148 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_11_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1149 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_11_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1150 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_11_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1151 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_11_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1152 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_11_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U430 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1152 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U457 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1153 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U532 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1154 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U599 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1155 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U626 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1156 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U701 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1157 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U768 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1158 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U795 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1159 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U870 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1160 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U898 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_127 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1383 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_12 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1153 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_12_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1154 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_12_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1155 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_12_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1156 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_12_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1157 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_12_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1158 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_12_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1159 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_12_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1160 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_9_12_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U431 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1161 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U458 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1162 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U533 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1163 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U600 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1164 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U627 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1165 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U702 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1166 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U769 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1167 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U796 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1168 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U871 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1169 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U899 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_128 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1161 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1162 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1163 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_13 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1164 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_14 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1165 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_11003_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1166 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_11003_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1167 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_15 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1168 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_21009_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1169 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_21009_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U452 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1171 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U519 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1172 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U546 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1173 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U621 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1174 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U688 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1175 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U715 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1176 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U790 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1177 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U857 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1178 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U900 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_129 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1170 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1171 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_1_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1384 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_1_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1172 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1173 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_1_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1385 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_1_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1174 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1175 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_1_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1176 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_1_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U378 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1179 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U453 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1180 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U520 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1181 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U547 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1182 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U622 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1183 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U689 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1184 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U716 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1185 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U791 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1186 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U858 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1187 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U901 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_130 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1177 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1386 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_2_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1387 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_2_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1178 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1388 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_2_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1389 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_2_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1179 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1180 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_2_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1181 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_2_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U379 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1188 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U454 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1189 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U521 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1190 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U548 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1191 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U623 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1192 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U690 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1193 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U717 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1194 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U792 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1195 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U859 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1196 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U902 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_131 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1390 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1391 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_3_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1182 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_3_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1392 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_3_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1393 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_3_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1183 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_3_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1394 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_3_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1184 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_3_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1185 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_3_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U432 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1197 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U459 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1198 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U534 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1199 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U601 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1200 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U628 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1201 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U703 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1202 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U770 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1203 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U797 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1204 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U872 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1205 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U903 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_132 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1395 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_4 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1186 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_4_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1187 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_4_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1396 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_4_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1188 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_4_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1189 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_4_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1397 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_4_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1190 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_4_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1191 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_4_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U433 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1206 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U460 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1207 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U535 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1208 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U602 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1209 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U629 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1210 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U704 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1211 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U771 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1212 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U798 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1213 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U873 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1214 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U904 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_133 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1192 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_5 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1193 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_5_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1194 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_5_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1195 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_5_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1196 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_5_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1197 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_5_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1198 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_5_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1199 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_5_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1200 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_5_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U380 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1215 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U455 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1216 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U522 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1217 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U549 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1218 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U624 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1219 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U691 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1220 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U718 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1221 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U793 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1222 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U860 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1223 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U905 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_134 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1201 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_6 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1202 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_6_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1398 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_6_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1203 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_6_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1204 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_6_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1399 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_6_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1205 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_6_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1206 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_6_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1207 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_6_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U381 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1224 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U456 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1225 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U523 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1226 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U550 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1227 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U625 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1228 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U692 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1229 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U719 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1230 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U794 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1231 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U861 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1232 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U906 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_135 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1208 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_7 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1400 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_7_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1401 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_7_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1209 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_7_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1402 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_7_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1403 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_7_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1210 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_7_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1211 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_7_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1212 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_7_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U382 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1233 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U457 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1234 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U524 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1235 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U551 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1236 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U626 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1237 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U693 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1238 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U720 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1239 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U795 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1240 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U862 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1241 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U907 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_136 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1404 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_8 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1405 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_8_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1213 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_8_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1406 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_8_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1407 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_8_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1214 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_8_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1408 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_8_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1215 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_8_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1216 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_8_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U434 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1242 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U461 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1243 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U536 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1244 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U603 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1245 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U630 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1246 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U705 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1247 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U772 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1248 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U799 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1249 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U874 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1250 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U908 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_137 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1409 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_9 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1217 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_9_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1218 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_9_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1410 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_9_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1219 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_9_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1220 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_9_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1411 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_9_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1221 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_9_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1222 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_9_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U435 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1251 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U462 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1252 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U537 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1253 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U604 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1254 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U631 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1255 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U706 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1256 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U773 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1257 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U800 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1258 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U875 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1259 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U909 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_138 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1223 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_10 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1224 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_10_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1225 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_10_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1226 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_10_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1227 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_10_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1228 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_10_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1229 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_10_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1230 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_10_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1231 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_10_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U383 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1260 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U458 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1261 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U525 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1262 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U552 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1263 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U627 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1264 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U694 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1265 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U721 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1266 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U796 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1267 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U863 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1268 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U910 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_139 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1232 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_11 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1233 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_11_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1234 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_11_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1235 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_11_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1236 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_11_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1237 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_11_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1238 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_11_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1239 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_11_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1240 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_11_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U384 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1269 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U459 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1270 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U526 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1271 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U553 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1272 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U628 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1273 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U695 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1274 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U722 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1275 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U797 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1276 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U864 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1277 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U911 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_140 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1241 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_12 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1242 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_12_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1243 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_12_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1244 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_12_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1245 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_12_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1246 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_12_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1247 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_12_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1248 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_12_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1249 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_10_12_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U385 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1278 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U460 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1279 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U527 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1280 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U554 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1281 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U629 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1282 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U696 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1283 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U723 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1284 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U798 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1285 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U865 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1286 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U912 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_141 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1250 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1251 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1252 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_13 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1253 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_14 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1254 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_1689_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1255 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_1689_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1256 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_15 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1257 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_2695_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1258 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_2695_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U386 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1287 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U461 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1288 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U528 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1289 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U555 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1290 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U630 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1291 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U697 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1292 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U724 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1293 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U799 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1294 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U866 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1295 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U913 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_142 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1259 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1260 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_1_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1412 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_1_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1261 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1262 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_1_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1413 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_1_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1263 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1264 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_1_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1265 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_1_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U387 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1296 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U462 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1297 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U529 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1298 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U556 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1299 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U631 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1300 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U698 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1301 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U725 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1302 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U800 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1303 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U867 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1304 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U914 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_143 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1266 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1414 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_2_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1415 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_2_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1267 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1416 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_2_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1417 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_2_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1268 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1269 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_2_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1270 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_2_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U388 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1305 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U463 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1306 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U530 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1307 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U557 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1308 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U632 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1309 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U699 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1310 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U726 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1311 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U801 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1312 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U868 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1313 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U915 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_144 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1418 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1419 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_3_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1271 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_3_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1420 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_3_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1421 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_3_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1272 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_3_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1273 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_3_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1274 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_3_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1275 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_3_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U436 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1314 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U463 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1315 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U538 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1316 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U605 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1317 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U632 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1318 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U707 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1319 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U774 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1320 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U801 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1321 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U876 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1322 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U916 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_145 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1422 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_4 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1276 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_4_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1277 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_4_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1423 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_4_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1278 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_4_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1279 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_4_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1280 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_4_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1281 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_4_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1282 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_4_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U437 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1323 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U464 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1324 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U539 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1325 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U606 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1326 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U633 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1327 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U708 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1328 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U775 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1329 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U802 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1330 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U877 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1331 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U917 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_146 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1283 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_5 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1284 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_5_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1285 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_5_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1286 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_5_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1287 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_5_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1288 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_5_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1289 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_5_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1290 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_5_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1291 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_5_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U389 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1332 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U464 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1333 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U531 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1334 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U558 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1335 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U633 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1336 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U700 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1337 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U727 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1338 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U802 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1339 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U869 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1340 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U918 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_147 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1292 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_6 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1293 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_6_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1424 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_6_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1294 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_6_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1295 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_6_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1425 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_6_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1296 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_6_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1297 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_6_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1298 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_6_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U390 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1341 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U465 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1342 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U532 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1343 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U559 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1344 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U634 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1345 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U701 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1346 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U728 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1347 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U803 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1348 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U870 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1349 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U919 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_148 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1299 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_7 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1426 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_7_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1427 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_7_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1300 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_7_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1428 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_7_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1429 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_7_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1301 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_7_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1302 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_7_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1303 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_7_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U391 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1350 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U466 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1351 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U533 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1352 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U560 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1353 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U635 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1354 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U702 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1355 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U729 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1356 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U804 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1357 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U871 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1358 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U920 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_149 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1430 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_8 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1431 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_8_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1304 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_8_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1432 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_8_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1433 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_8_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1305 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_8_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1306 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_8_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1307 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_8_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1308 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_8_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U438 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1359 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U465 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1360 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U540 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1361 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U607 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1362 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U634 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1363 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U709 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1364 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U776 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1365 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U803 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1366 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U878 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1367 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U921 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_150 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1434 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_9 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1309 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_9_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1310 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_9_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1435 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_9_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1311 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_9_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1312 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_9_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1313 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_9_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1314 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_9_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1315 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_9_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U439 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1368 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U466 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1369 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U541 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1370 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U608 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1371 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U635 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1372 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U710 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1373 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U777 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1374 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U804 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1375 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U879 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1376 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U922 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_151 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1316 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_10 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1317 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_10_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1318 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_10_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1319 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_10_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1320 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_10_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1321 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_10_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1322 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_10_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1323 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_10_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1324 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_10_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U392 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1377 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U467 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1378 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U534 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1379 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U561 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1380 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U636 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1381 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U703 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1382 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U730 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1383 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U805 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1384 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U872 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1385 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U923 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_152 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1325 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_11 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1326 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_11_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1327 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_11_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1328 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_11_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1329 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_11_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1330 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_11_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1331 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_11_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1332 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_11_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1333 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_11_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U393 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1386 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U468 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1387 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U535 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1388 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U562 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1389 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U637 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1390 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U704 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1391 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U731 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1392 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U806 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1393 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U873 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1394 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U924 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_153 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1334 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_12 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1335 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_12_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1336 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_12_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1337 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_12_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1338 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_12_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1339 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_12_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1340 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_12_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1341 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_12_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1342 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_11_12_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U394 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1395 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U469 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1396 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U536 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1397 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U563 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1398 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U638 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1399 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U705 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1400 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U732 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1401 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U807 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1402 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U874 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1403 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U925 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_154 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1343 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1344 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1345 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_13 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1346 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_14 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1347 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_1375_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1348 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_1375_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1349 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_15 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1350 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_2381_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1351 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_2381_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U395 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1404 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U470 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1405 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U537 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1406 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U564 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1407 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U639 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1408 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U706 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1409 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U733 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1410 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U808 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1411 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U875 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1412 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U926 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_155 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1352 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1353 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_1_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1436 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_1_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1354 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1355 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_1_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1356 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_1_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1357 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1358 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_1_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1359 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_1_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U396 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1413 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U471 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1414 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U538 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1415 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U565 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1416 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U640 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1417 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U707 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1418 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U734 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1419 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U809 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1420 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U876 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1421 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U927 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_156 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1360 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1437 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_2_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1438 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_2_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1361 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1362 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_2_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1363 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_2_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1364 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1365 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_2_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1366 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_2_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U397 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1422 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U472 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1423 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U539 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1424 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U566 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1425 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U641 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1426 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U708 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1427 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U735 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1428 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U810 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1429 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U877 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1430 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U928 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_157 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1439 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1440 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_3_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1367 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_3_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1368 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_3_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1369 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_3_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1370 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_3_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1371 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_3_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1372 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_3_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1373 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_3_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U440 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1431 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U467 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1432 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U542 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1433 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U609 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1434 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U636 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1435 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U711 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1436 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U778 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1437 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U805 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1438 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U880 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1439 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U929 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_158 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1441 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_4 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1374 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_4_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1375 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_4_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1376 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_4_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1377 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_4_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1378 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_4_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1379 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_4_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1380 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_4_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1381 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_4_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U441 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1440 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U468 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1441 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U543 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1442 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U610 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1443 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U637 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1444 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U712 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1445 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U779 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1446 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U806 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1447 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U881 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1448 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U930 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_159 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1382 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_5 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1383 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_5_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1384 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_5_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1385 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_5_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1386 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_5_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1387 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_5_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1388 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_5_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1389 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_5_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1390 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_5_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U398 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1449 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U473 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1450 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U540 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1451 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U567 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1452 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U642 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1453 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U709 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1454 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U736 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1455 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U811 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1456 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U878 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1457 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U931 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_160 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1391 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_6 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1392 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_6_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1442 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_6_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1393 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_6_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1394 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_6_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1395 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_6_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1396 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_6_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1397 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_6_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1398 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_6_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U399 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1458 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U474 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1459 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U541 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1460 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U568 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1461 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U643 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1462 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U710 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1463 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U737 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1464 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U812 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1465 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U879 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1466 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U932 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_161 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1399 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_7 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1443 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_7_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1444 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_7_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1400 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_7_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1401 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_7_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1402 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_7_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1403 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_7_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1404 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_7_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1405 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_7_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U400 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1467 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U475 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1468 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U542 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1469 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U569 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1470 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U644 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1471 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U711 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1472 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U738 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1473 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U813 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1474 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U880 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1475 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U933 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_162 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1445 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_8 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1446 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_8_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1406 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_8_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1407 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_8_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1408 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_8_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1409 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_8_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1410 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_8_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1411 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_8_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1412 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_8_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U442 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1476 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U469 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1477 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U544 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1478 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U611 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1479 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U638 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1480 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U713 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1481 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U780 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1482 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U807 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1483 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U882 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1484 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U934 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_163 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1447 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_9 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1413 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_9_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1414 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_9_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1415 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_9_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1416 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_9_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1417 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_9_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1418 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_9_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1419 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_9_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1420 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_9_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U443 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1485 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U470 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1486 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U545 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1487 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U612 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1488 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U639 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1489 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U714 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1490 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U781 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1491 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U808 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1492 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U883 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1493 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U935 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_164 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1421 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_10 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1422 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_10_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1423 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_10_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1424 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_10_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1425 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_10_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1426 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_10_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1427 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_10_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1428 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_10_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1429 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_10_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U401 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1494 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U476 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1495 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U543 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1496 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U570 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1497 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U645 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1498 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U712 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1499 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U739 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1500 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U814 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1501 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U881 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1502 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U936 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_165 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1430 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_11 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1431 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_11_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1432 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_11_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1433 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_11_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1434 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_11_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1435 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_11_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1436 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_11_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1437 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_11_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1438 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_11_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U402 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1503 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U477 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1504 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U544 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1505 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U571 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1506 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U646 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1507 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U713 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1508 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U740 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1509 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U815 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1510 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U882 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1511 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U937 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_166 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1439 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_12 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1440 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_12_s LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1441 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_12_3 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1442 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_12_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1443 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_12_1_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1444 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_12_1_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1445 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_12_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1446 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_12_2_1 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1447 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:128 VARIABLE mul139_12_12_2_2 LOOP C1_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U403 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1512 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U478 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1513 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U545 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1514 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U572 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1515 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U647 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1516 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U714 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1517 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U741 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1518 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U816 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1519 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U883 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:134 VARIABLE lm_1520 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U938 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:138 VARIABLE conv_out_167 LOOP C1_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true}} AREA {DSP 2647 BRAM 0 URAM 0}} conv3_Pipeline_M1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln144_fu_1591_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144 VARIABLE icmp_ln144 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_fu_1597_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144 VARIABLE add_ln144 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U1824 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148 VARIABLE tmp LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln151_fu_2412_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE icmp_ln151 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln151_1_fu_2418_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE icmp_ln151_1 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln151_fu_2424_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE or_ln151 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U1823 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE tmp_13 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln151_fu_2430_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE and_ln151 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U1825 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148 VARIABLE tmp_1 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln151_2_fu_2462_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE icmp_ln151_2 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln151_3_fu_2468_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE icmp_ln151_3 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln151_1_fu_2474_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE or_ln151_1 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U1823 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE tmp_15 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln151_1_fu_2480_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE and_ln151_1 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U1826 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148 VARIABLE tmp_2 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln151_4_fu_2512_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE icmp_ln151_4 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln151_5_fu_2518_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE icmp_ln151_5 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln151_2_fu_2524_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE or_ln151_2 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U1823 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE tmp_17 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln151_2_fu_2530_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE and_ln151_2 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U1827 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148 VARIABLE tmp_3 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln151_6_fu_2562_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE icmp_ln151_6 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln151_7_fu_2568_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE icmp_ln151_7 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln151_3_fu_2574_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE or_ln151_3 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U1823 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE tmp_19 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln151_3_fu_2580_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE and_ln151_3 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U1828 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148 VARIABLE tmp_4 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln151_8_fu_2612_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE icmp_ln151_8 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln151_9_fu_2618_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE icmp_ln151_9 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln151_4_fu_2624_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE or_ln151_4 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U1823 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE tmp_21 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln151_4_fu_2630_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE and_ln151_4 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U1829 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148 VARIABLE tmp_5 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln151_10_fu_2662_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE icmp_ln151_10 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln151_11_fu_2668_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE icmp_ln151_11 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln151_5_fu_2674_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE or_ln151_5 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U1823 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE tmp_23 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln151_5_fu_2680_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE and_ln151_5 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U1830 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148 VARIABLE tmp_6 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln151_12_fu_2712_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE icmp_ln151_12 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln151_13_fu_2718_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE icmp_ln151_13 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln151_6_fu_2724_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE or_ln151_6 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U1823 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE tmp_25 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln151_6_fu_2730_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE and_ln151_6 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U1831 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148 VARIABLE tmp_7 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln151_14_fu_2762_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE icmp_ln151_14 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln151_15_fu_2768_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE icmp_ln151_15 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln151_7_fu_2774_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE or_ln151_7 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U1823 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE tmp_27 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln151_7_fu_2780_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE and_ln151_7 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U1832 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148 VARIABLE tmp_8 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln151_16_fu_2812_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE icmp_ln151_16 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln151_17_fu_2818_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE icmp_ln151_17 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln151_8_fu_2824_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE or_ln151_8 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U1823 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE tmp_29 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln151_8_fu_2830_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE and_ln151_8 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U1833 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148 VARIABLE tmp_9 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln151_18_fu_2862_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE icmp_ln151_18 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln151_19_fu_2868_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE icmp_ln151_19 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln151_9_fu_2874_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE or_ln151_9 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U1823 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE tmp_31 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln151_9_fu_2880_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE and_ln151_9 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U1834 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148 VARIABLE tmp_s LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln151_20_fu_2912_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE icmp_ln151_20 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln151_21_fu_2918_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE icmp_ln151_21 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln151_10_fu_2924_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE or_ln151_10 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U1823 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE tmp_33 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln151_10_fu_2930_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE and_ln151_10 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U1835 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148 VARIABLE tmp_10 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln151_22_fu_2962_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE icmp_ln151_22 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln151_23_fu_2968_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE icmp_ln151_23 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln151_11_fu_2974_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE or_ln151_11 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U1823 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE tmp_35 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln151_11_fu_2980_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE and_ln151_11 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_27_4_32_1_1_U1836 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148 VARIABLE tmp_11 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln151_24_fu_3011_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE icmp_ln151_24 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln151_25_fu_3017_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE icmp_ln151_25 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln151_12_fu_3023_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE or_ln151_12 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U1823 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE tmp_37 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln151_12_fu_3029_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 VARIABLE and_ln151_12 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln144_fu_2436_p3 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144 VARIABLE select_ln144 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln144_1_fu_2486_p3 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144 VARIABLE select_ln144_1 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln144_2_fu_2536_p3 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144 VARIABLE select_ln144_2 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln144_3_fu_2586_p3 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144 VARIABLE select_ln144_3 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln144_4_fu_2636_p3 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144 VARIABLE select_ln144_4 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln144_5_fu_2686_p3 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144 VARIABLE select_ln144_5 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln144_6_fu_2736_p3 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144 VARIABLE select_ln144_6 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln144_7_fu_2786_p3 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144 VARIABLE select_ln144_7 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln144_8_fu_2836_p3 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144 VARIABLE select_ln144_8 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln144_9_fu_2886_p3 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144 VARIABLE select_ln144_9 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln144_10_fu_2936_p3 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144 VARIABLE select_ln144_10 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln144_11_fu_2986_p3 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144 VARIABLE select_ln144_11 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln144_12_fu_3035_p3 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144 VARIABLE select_ln144_12 LOOP M1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv3 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50 VARIABLE inp_image_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_1_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50 VARIABLE inp_image_local_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_2_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50 VARIABLE inp_image_local_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_3_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50 VARIABLE inp_image_local_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_4_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50 VARIABLE inp_image_local_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_5_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50 VARIABLE inp_image_local_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_6_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50 VARIABLE inp_image_local_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_7_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50 VARIABLE inp_image_local_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_8_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50 VARIABLE inp_image_local_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_9_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50 VARIABLE inp_image_local_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_10_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50 VARIABLE inp_image_local_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_11_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50 VARIABLE inp_image_local_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_12_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50 VARIABLE inp_image_local_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_13_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50 VARIABLE inp_image_local_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_14_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50 VARIABLE inp_image_local_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_15_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50 VARIABLE inp_image_local_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_16_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50 VARIABLE inp_image_local_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_17_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50 VARIABLE inp_image_local_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_18_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50 VARIABLE inp_image_local_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_19_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50 VARIABLE inp_image_local_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_20_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50 VARIABLE inp_image_local_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_21_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50 VARIABLE inp_image_local_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_22_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50 VARIABLE inp_image_local_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_23_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50 VARIABLE inp_image_local_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME inp_image_local_24_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:50 VARIABLE inp_image_local_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2304 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56 VARIABLE filter_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_1_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56 VARIABLE filter_local_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_2_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56 VARIABLE filter_local_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_3_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56 VARIABLE filter_local_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_4_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56 VARIABLE filter_local_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_5_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56 VARIABLE filter_local_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_6_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56 VARIABLE filter_local_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_7_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56 VARIABLE filter_local_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filter_local_8_U SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:56 VARIABLE filter_local_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_3335_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83 VARIABLE icmp_ln83 LOOP L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_3341_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83 VARIABLE add_ln83 LOOP L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_32_fu_3371_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83 VARIABLE empty_32 LOOP L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_33_fu_3381_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83 VARIABLE empty_33 LOOP L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_35_fu_3408_p2 SOURCE AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:83 VARIABLE empty_35 LOOP L4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 2649 BRAM 415 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5.59 seconds. CPU system time: 0.07 seconds. Elapsed time: 5.71 seconds; current allocated memory: 4.203 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv3.
INFO: [VLOG 209-307] Generating Verilog RTL for conv3.
Execute         syn_report -model conv3 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 43.65 sec.
Command     csynth_design done; 102.29 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:42; Allocated memory: 0.000 MB.
Execute     export_design 
INFO: [HLS 200-1510] Running: export_design 
Execute       ::AP::init_summary_file package-ip 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -tool vivado -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -tool vivado -rtl verilog'
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/HLS/Alex_Net/Conv3/.autopilot/db/global.setting.tcl
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/global.setting.tcl 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=conv3 xml_exists=0
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to conv3
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=21 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='conv3_flow_control_loop_pipe_sequential_init
conv3_flow_control_loop_pipe_sequential_init
conv3_flow_control_loop_pipe_sequential_init
conv3_fadd_32ns_32ns_32_4_full_dsp_1
conv3_fmul_32ns_32ns_32_3_max_dsp_1
conv3_flow_control_loop_pipe_sequential_init
conv3_fcmp_32ns_32ns_1_2_no_dsp_1
conv3_sparsemux_27_4_32_1_1
conv3_flow_control_loop_pipe_sequential_init
conv3_fadd_32ns_32ns_32_4_full_dsp_1
conv3_inp_image_local_RAM_1WNR_AUTO_1R1W
conv3_filter_local_RAM_AUTO_1R1W
conv3_gmem0_m_axi
conv3_gmem1_m_axi
conv3_control_s_axi
conv3_Pipeline_L1_1
conv3_Pipeline_F1_1
conv3_Pipeline_VITIS_LOOP_91_1
conv3_Pipeline_C1_1
conv3_Pipeline_M1
conv3
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/top-io-be.tcl 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.compgen.dataonly.tcl 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.compgen.dataonly.tcl 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.rtl_wrap.cfg.tcl 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.compgen.dataonly.tcl 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_L1_1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_F1_1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_VITIS_LOOP_91_1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_C1_1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3_Pipeline_M1.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.tbgen.tcl 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.constraint.tcl 
Execute       sc_get_clocks conv3 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/global.setting.tcl 
Execute       source /primary/HLS/Alex_Net/Conv3/impl/misc/conv3_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /primary/HLS/Alex_Net/Conv3/impl/misc/conv3_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /primary/HLS/Alex_Net/Conv3/impl/misc/conv3_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.constraint.tcl 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/conv3.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-i -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /primary/HLS/Alex_Net/Conv3/.autopilot/db/global.setting.tcl
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /primary/HLS/Alex_Net/Conv3/.autopilot/db/global.setting.tcl 
Execute       source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /work/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /primary/HLS/Alex_Net/Conv3/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /primary/HLS/Alex_Net/Conv3/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s Alex_Net/Conv3/impl/export.zip 
INFO: [HLS 200-802] Generated output file Alex_Net/Conv3/impl/export.zip
Command     export_design done; 75.01 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:01:15; Allocated memory: 0.000 MB.
Execute     remove_files AlexNet-FPGA-implementation/Conv3/src/conv3.cpp AlexNet-FPGA-implementation/Conv3/src/conv3.h 
INFO: [HLS 200-1510] Running: remove_files AlexNet-FPGA-implementation/Conv3/src/conv3.cpp AlexNet-FPGA-implementation/Conv3/src/conv3.h 
Execute     remove_files /primary/HLS/AlexNet-FPGA-implementation/Conv3/src/testbench.cpp 
INFO: [HLS 200-1510] Running: remove_files /primary/HLS/AlexNet-FPGA-implementation/Conv3/src/testbench.cpp 
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp 
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.cpp' to the project
Execute     add_files /primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.h 
INFO: [HLS 200-1510] Running: add_files /primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.h 
INFO: [HLS 200-10] Adding design file '/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.h' to the project
Execute     add_files -tb /primary/HLS/AlexNet-FPGA-implementation/Conv4/src/testbench.cpp 
INFO: [HLS 200-1510] Running: add_files -tb /primary/HLS/AlexNet-FPGA-implementation/Conv4/src/testbench.cpp 
INFO: [HLS 200-10] Adding test bench file '/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/testbench.cpp' to the project
Execute     set_top conv4 
INFO: [HLS 200-1510] Running: set_top conv4 
Execute     open_solution -reset Conv4 
INFO: [HLS 200-1510] Running: open_solution -reset Conv4 
Execute       cleanup_all 
Command       cleanup_all done; 0.62 sec.
Execute       cleanup_all 
