<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>DOSBox-X: src/cpu/core_dynrec/decoder_basic.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />

<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">DOSBox-X
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.8.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">src/cpu/core_dynrec/decoder_basic.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> *  Copyright (C) 2002-2019  The DOSBox Team</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> *  This program is free software; you can redistribute it and/or modify</span>
<a name="l00005"></a>00005 <span class="comment"> *  it under the terms of the GNU General Public License as published by</span>
<a name="l00006"></a>00006 <span class="comment"> *  the Free Software Foundation; either version 2 of the License, or</span>
<a name="l00007"></a>00007 <span class="comment"> *  (at your option) any later version.</span>
<a name="l00008"></a>00008 <span class="comment"> *</span>
<a name="l00009"></a>00009 <span class="comment"> *  This program is distributed in the hope that it will be useful,</span>
<a name="l00010"></a>00010 <span class="comment"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<a name="l00011"></a>00011 <span class="comment"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<a name="l00012"></a>00012 <span class="comment"> *  GNU General Public License for more details.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> *  You should have received a copy of the GNU General Public License</span>
<a name="l00015"></a>00015 <span class="comment"> *  along with this program; if not, write to the Free Software</span>
<a name="l00016"></a>00016 <span class="comment"> *  Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1335, USA.</span>
<a name="l00017"></a>00017 <span class="comment"> */</span>
<a name="l00018"></a>00018 
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 
<a name="l00021"></a>00021 <span class="comment">/*</span>
<a name="l00022"></a>00022 <span class="comment">        This file provides some definitions and basic level functions</span>
<a name="l00023"></a>00023 <span class="comment">        that use code generating functions from risc_?.h</span>
<a name="l00024"></a>00024 <span class="comment">        Important is the function call generation including parameter</span>
<a name="l00025"></a>00025 <span class="comment">        loading, the effective address calculation and the memory</span>
<a name="l00026"></a>00026 <span class="comment">        access functions.</span>
<a name="l00027"></a>00027 <span class="comment">*/</span>
<a name="l00028"></a>00028 
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="comment">// instructions that use one operand</span>
<a name="l00031"></a>00031 <span class="keyword">enum</span> SingleOps {
<a name="l00032"></a>00032         SOP_INC,SOP_DEC,
<a name="l00033"></a>00033         SOP_NOT,SOP_NEG
<a name="l00034"></a>00034 };
<a name="l00035"></a>00035 
<a name="l00036"></a>00036 <span class="comment">// instructions that use two operand</span>
<a name="l00037"></a>00037 <span class="keyword">enum</span> DualOps {
<a name="l00038"></a>00038         DOP_ADD,DOP_ADC,
<a name="l00039"></a>00039         DOP_SUB,DOP_SBB,
<a name="l00040"></a>00040         DOP_CMP,DOP_XOR,
<a name="l00041"></a>00041         DOP_AND,DOP_OR,
<a name="l00042"></a>00042         DOP_TEST,
<a name="l00043"></a>00043         DOP_MOV,
<a name="l00044"></a>00044         DOP_XCHG
<a name="l00045"></a>00045 };
<a name="l00046"></a>00046 
<a name="l00047"></a>00047 <span class="comment">// shift and rotate functions</span>
<a name="l00048"></a>00048 <span class="keyword">enum</span> ShiftOps {
<a name="l00049"></a>00049         SHIFT_ROL,SHIFT_ROR,
<a name="l00050"></a>00050         SHIFT_RCL,SHIFT_RCR,
<a name="l00051"></a>00051         SHIFT_SHL,SHIFT_SHR,
<a name="l00052"></a>00052         SHIFT_SAL,SHIFT_SAR
<a name="l00053"></a>00053 };
<a name="l00054"></a>00054 
<a name="l00055"></a>00055 <span class="comment">// branch conditions</span>
<a name="l00056"></a>00056 <span class="keyword">enum</span> BranchTypes {
<a name="l00057"></a>00057         BR_O,BR_NO,BR_B,BR_NB,
<a name="l00058"></a>00058         BR_Z,BR_NZ,BR_BE,BR_NBE,
<a name="l00059"></a>00059         BR_S,BR_NS,BR_P,BR_NP,
<a name="l00060"></a>00060         BR_L,BR_NL,BR_LE,BR_NLE
<a name="l00061"></a>00061 };
<a name="l00062"></a>00062 
<a name="l00063"></a>00063 <span class="comment">// string instructions</span>
<a name="l00064"></a>00064 <span class="keyword">enum</span> StringOps {
<a name="l00065"></a>00065         STR_OUTSB=0,STR_OUTSW,STR_OUTSD,
<a name="l00066"></a>00066         STR_INSB=4,STR_INSW,STR_INSD,
<a name="l00067"></a>00067         STR_MOVSB=8,STR_MOVSW,STR_MOVSD,
<a name="l00068"></a>00068         STR_LODSB=12,STR_LODSW,STR_LODSD,
<a name="l00069"></a>00069         STR_STOSB=16,STR_STOSW,STR_STOSD,
<a name="l00070"></a>00070         STR_SCASB=20,STR_SCASW,STR_SCASD,
<a name="l00071"></a>00071         STR_CMPSB=24,STR_CMPSW,STR_CMPSD
<a name="l00072"></a>00072 };
<a name="l00073"></a>00073 
<a name="l00074"></a>00074 <span class="comment">// repeat prefix type (for string operations)</span>
<a name="l00075"></a>00075 <span class="keyword">enum</span> REP_Type {
<a name="l00076"></a>00076         REP_NONE=0,REP_NZ,REP_Z
<a name="l00077"></a>00077 };
<a name="l00078"></a>00078 
<a name="l00079"></a>00079 <span class="comment">// loop type</span>
<a name="l00080"></a>00080 <span class="keyword">enum</span> LoopTypes {
<a name="l00081"></a>00081         LOOP_NONE,LOOP_NE,LOOP_E,LOOP_JCXZ
<a name="l00082"></a>00082 };
<a name="l00083"></a>00083 
<a name="l00084"></a>00084 <span class="comment">// rotate operand type</span>
<a name="l00085"></a>00085 <span class="keyword">enum</span> grp2_types {
<a name="l00086"></a>00086         grp2_1,grp2_imm,grp2_cl
<a name="l00087"></a>00087 };
<a name="l00088"></a>00088 
<a name="l00089"></a>00089 <span class="comment">// opcode mapping for group1 instructions</span>
<a name="l00090"></a>00090 <span class="keyword">static</span> DualOps grp1_table[8]={
<a name="l00091"></a>00091         DOP_ADD,DOP_OR,DOP_ADC,DOP_SBB,DOP_AND,DOP_SUB,DOP_XOR,DOP_CMP
<a name="l00092"></a>00092 };
<a name="l00093"></a>00093 
<a name="l00094"></a>00094 
<a name="l00095"></a>00095 <span class="comment">// decoding information used during translation of a code block</span>
<a name="l00096"></a>00096 <span class="keyword">static</span> <span class="keyword">struct </span>DynDecode {
<a name="l00097"></a>00097         PhysPt code;                    <span class="comment">// pointer to next byte in the instruction stream</span>
<a name="l00098"></a>00098         PhysPt code_start;              <span class="comment">// pointer to the start of the current code block</span>
<a name="l00099"></a>00099         PhysPt op_start;                <span class="comment">// pointer to the start of the current instruction</span>
<a name="l00100"></a>00100         <span class="keywordtype">bool</span> big_op;                    <span class="comment">// operand modifier</span>
<a name="l00101"></a>00101         <span class="keywordtype">bool</span> big_addr;                  <span class="comment">// address modifier</span>
<a name="l00102"></a>00102         REP_Type rep;                   <span class="comment">// current repeat prefix</span>
<a name="l00103"></a>00103         Bitu cycles;                    <span class="comment">// number cycles used by currently translated code</span>
<a name="l00104"></a>00104         <span class="keywordtype">bool</span> seg_prefix_used;   <span class="comment">// segment overridden</span>
<a name="l00105"></a>00105         Bit8u seg_prefix;               <span class="comment">// segment prefix (if seg_prefix_used==true)</span>
<a name="l00106"></a>00106 
<a name="l00107"></a>00107         <span class="comment">// block that contains the first instruction translated</span>
<a name="l00108"></a>00108         <a class="code" href="classCacheBlockDynRec.html">CacheBlockDynRec</a> * block;
<a name="l00109"></a>00109         <span class="comment">// block that contains the current byte of the instruction stream</span>
<a name="l00110"></a>00110         <a class="code" href="classCacheBlockDynRec.html">CacheBlockDynRec</a> * active_block;
<a name="l00111"></a>00111 
<a name="l00112"></a>00112         <span class="comment">// the active page (containing the current byte of the instruction stream)</span>
<a name="l00113"></a>00113         <span class="keyword">struct </span>{
<a name="l00114"></a>00114                 <a class="code" href="classCodePageHandlerDynRec.html">CodePageHandlerDynRec</a> * code;
<a name="l00115"></a>00115                 Bitu index;             <span class="comment">// index to the current byte of the instruction stream</span>
<a name="l00116"></a>00116                 Bit8u * wmap;   <span class="comment">// write map that indicates code presence for every byte of this page</span>
<a name="l00117"></a>00117                 Bit8u * invmap; <span class="comment">// invalidation map</span>
<a name="l00118"></a>00118                 Bitu first;             <span class="comment">// page number </span>
<a name="l00119"></a>00119         } page;
<a name="l00120"></a>00120 
<a name="l00121"></a>00121         <span class="comment">// modrm state of the current instruction (if used)</span>
<a name="l00122"></a>00122         <span class="keyword">struct </span>{
<a name="l00123"></a>00123 <span class="comment">//              Bitu val;</span>
<a name="l00124"></a>00124                 Bitu mod;
<a name="l00125"></a>00125                 Bit8u rm;
<a name="l00126"></a>00126                 Bitu reg;
<a name="l00127"></a>00127         } modrm;
<a name="l00128"></a>00128 } decode;
<a name="l00129"></a>00129 
<a name="l00130"></a>00130 
<a name="l00131"></a>00131 <span class="keyword">static</span> <span class="keywordtype">bool</span> MakeCodePage(Bitu lin_addr,<a class="code" href="classCodePageHandlerDynRec.html">CodePageHandlerDynRec</a> * &amp;cph) {
<a name="l00132"></a>00132         Bit8u rdval;
<a name="l00133"></a>00133         <span class="comment">//Ensure page contains memory:</span>
<a name="l00134"></a>00134         <span class="keywordflow">if</span> (GCC_UNLIKELY(mem_readb_checked((PhysPt)lin_addr,&amp;rdval))) <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00135"></a>00135 
<a name="l00136"></a>00136         <a class="code" href="classPageHandler.html">PageHandler</a> * handler=get_tlb_readhandler((PhysPt)lin_addr);
<a name="l00137"></a>00137         <span class="keywordflow">if</span> (handler-&gt;flags &amp; PFLAG_HASCODE) {
<a name="l00138"></a>00138                 <span class="comment">// this is a codepage handler, and the one that we&#39;re looking for</span>
<a name="l00139"></a>00139                 cph=(<a class="code" href="classCodePageHandlerDynRec.html">CodePageHandlerDynRec</a> *)handler;
<a name="l00140"></a>00140                 <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00141"></a>00141         }
<a name="l00142"></a>00142         <span class="keywordflow">if</span> (handler-&gt;flags &amp; PFLAG_NOCODE) {
<a name="l00143"></a>00143                 <span class="keywordflow">if</span> (<span class="keyword">false</span>) { <span class="comment">// PAGING_ForcePageInit(lin_addr)) {</span>
<a name="l00144"></a>00144                         handler=get_tlb_readhandler((PhysPt)lin_addr);
<a name="l00145"></a>00145                         <span class="keywordflow">if</span> (handler-&gt;flags &amp; PFLAG_HASCODE) {
<a name="l00146"></a>00146                                 cph=(<a class="code" href="classCodePageHandlerDynRec.html">CodePageHandlerDynRec</a> *)handler;
<a name="l00147"></a>00147                                 <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00148"></a>00148                         }
<a name="l00149"></a>00149                 }
<a name="l00150"></a>00150                 <span class="keywordflow">if</span> (handler-&gt;flags &amp; PFLAG_NOCODE) {
<a name="l00151"></a>00151                         LOG_MSG(<span class="stringliteral">&quot;DYNREC:Can&#39;t run code in this page&quot;</span>);
<a name="l00152"></a>00152                         cph=0;
<a name="l00153"></a>00153                         <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00154"></a>00154                 }
<a name="l00155"></a>00155         } 
<a name="l00156"></a>00156         Bitu lin_page=lin_addr&gt;&gt;12;
<a name="l00157"></a>00157         Bitu phys_page=lin_page;
<a name="l00158"></a>00158         <span class="comment">// find the physical page that the linear page is mapped to</span>
<a name="l00159"></a>00159         <span class="keywordflow">if</span> (!PAGING_MakePhysPage(phys_page)) {
<a name="l00160"></a>00160                 LOG_MSG(<span class="stringliteral">&quot;DYNREC:Can&#39;t find physpage&quot;</span>);
<a name="l00161"></a>00161                 cph=0;
<a name="l00162"></a>00162                 <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00163"></a>00163         }
<a name="l00164"></a>00164         <span class="comment">// find a free CodePage</span>
<a name="l00165"></a>00165         <span class="keywordflow">if</span> (!cache.free_pages) {
<a name="l00166"></a>00166                 <span class="keywordflow">if</span> (cache.used_pages!=decode.page.code) cache.used_pages-&gt;ClearRelease();
<a name="l00167"></a>00167                 <span class="keywordflow">else</span> {
<a name="l00168"></a>00168                         <span class="comment">// try another page to avoid clearing our source-crosspage</span>
<a name="l00169"></a>00169                         <span class="keywordflow">if</span> ((cache.used_pages-&gt;next) &amp;&amp; (cache.used_pages-&gt;next!=decode.page.code))
<a name="l00170"></a>00170                                 cache.used_pages-&gt;next-&gt;ClearRelease();
<a name="l00171"></a>00171                         <span class="keywordflow">else</span> {
<a name="l00172"></a>00172                                 LOG_MSG(<span class="stringliteral">&quot;DYNREC:Invalid cache links&quot;</span>);
<a name="l00173"></a>00173                                 cache.used_pages-&gt;ClearRelease();
<a name="l00174"></a>00174                         }
<a name="l00175"></a>00175                 }
<a name="l00176"></a>00176         }
<a name="l00177"></a>00177         <a class="code" href="classCodePageHandlerDynRec.html">CodePageHandlerDynRec</a> * cpagehandler=cache.free_pages;
<a name="l00178"></a>00178         cache.free_pages=cache.free_pages-&gt;next;
<a name="l00179"></a>00179 
<a name="l00180"></a>00180         <span class="comment">// adjust previous and next page pointer</span>
<a name="l00181"></a>00181         cpagehandler-&gt;prev=cache.last_page;
<a name="l00182"></a>00182         cpagehandler-&gt;next=0;
<a name="l00183"></a>00183         <span class="keywordflow">if</span> (cache.last_page) cache.last_page-&gt;next=cpagehandler;
<a name="l00184"></a>00184         cache.last_page=cpagehandler;
<a name="l00185"></a>00185         <span class="keywordflow">if</span> (!cache.used_pages) cache.used_pages=cpagehandler;
<a name="l00186"></a>00186 
<a name="l00187"></a>00187         <span class="comment">// initialize the code page handler and add the handler to the memory page</span>
<a name="l00188"></a>00188         cpagehandler-&gt;SetupAt(phys_page,handler);
<a name="l00189"></a>00189         MEM_SetPageHandler(phys_page,1,cpagehandler);
<a name="l00190"></a>00190         PAGING_UnlinkPages(lin_page,1);
<a name="l00191"></a>00191         cph=cpagehandler;
<a name="l00192"></a>00192         <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00193"></a>00193 }
<a name="l00194"></a>00194 
<a name="l00195"></a>00195 <span class="keyword">static</span> <span class="keywordtype">void</span> decode_advancepage(<span class="keywordtype">void</span>) {
<a name="l00196"></a>00196         <span class="comment">// Advance to the next page</span>
<a name="l00197"></a>00197         decode.active_block-&gt;page.end=4095;
<a name="l00198"></a>00198         <span class="comment">// trigger possible page fault here</span>
<a name="l00199"></a>00199         decode.page.first++;
<a name="l00200"></a>00200         Bitu faddr=decode.page.first &lt;&lt; 12;
<a name="l00201"></a>00201         mem_readb((PhysPt)faddr);
<a name="l00202"></a>00202         MakeCodePage(faddr,decode.page.code);
<a name="l00203"></a>00203         <a class="code" href="classCacheBlockDynRec.html">CacheBlockDynRec</a> * newblock=cache_getblock();
<a name="l00204"></a>00204         decode.active_block-&gt;crossblock=newblock;
<a name="l00205"></a>00205         newblock-&gt;crossblock=decode.active_block;
<a name="l00206"></a>00206         decode.active_block=newblock;
<a name="l00207"></a>00207         decode.active_block-&gt;page.start=0;
<a name="l00208"></a>00208         decode.page.code-&gt;AddCrossBlock(decode.active_block);
<a name="l00209"></a>00209         decode.page.wmap=decode.page.code-&gt;write_map;
<a name="l00210"></a>00210         decode.page.invmap=decode.page.code-&gt;invalidation_map;
<a name="l00211"></a>00211         decode.page.index=0;
<a name="l00212"></a>00212 }
<a name="l00213"></a>00213 
<a name="l00214"></a>00214 <span class="comment">// fetch the next byte of the instruction stream</span>
<a name="l00215"></a>00215 <span class="keyword">static</span> Bit8u decode_fetchb(<span class="keywordtype">void</span>) {
<a name="l00216"></a>00216         <span class="keywordflow">if</span> (GCC_UNLIKELY(decode.page.index&gt;=4096)) {
<a name="l00217"></a>00217                 decode_advancepage();
<a name="l00218"></a>00218         }
<a name="l00219"></a>00219         decode.page.wmap[decode.page.index]+=0x01;
<a name="l00220"></a>00220         decode.page.index++;
<a name="l00221"></a>00221         decode.code+=1;
<a name="l00222"></a>00222         <span class="keywordflow">return</span> mem_readb(decode.code-1);
<a name="l00223"></a>00223 }
<a name="l00224"></a>00224 <span class="comment">// fetch the next word of the instruction stream</span>
<a name="l00225"></a>00225 <span class="keyword">static</span> Bit16u decode_fetchw(<span class="keywordtype">void</span>) {
<a name="l00226"></a>00226         <span class="keywordflow">if</span> (GCC_UNLIKELY(decode.page.index&gt;=4095)) {
<a name="l00227"></a>00227                 Bit16u val=decode_fetchb();
<a name="l00228"></a>00228                 val|=decode_fetchb() &lt;&lt; 8;
<a name="l00229"></a>00229                 <span class="keywordflow">return</span> val;
<a name="l00230"></a>00230         }
<a name="l00231"></a>00231         *(Bit16u *)&amp;decode.page.wmap[decode.page.index]+=0x0101;
<a name="l00232"></a>00232         decode.code+=2;decode.page.index+=2;
<a name="l00233"></a>00233         <span class="keywordflow">return</span> mem_readw(decode.code-2);
<a name="l00234"></a>00234 }
<a name="l00235"></a>00235 <span class="comment">// fetch the next dword of the instruction stream</span>
<a name="l00236"></a>00236 <span class="keyword">static</span> Bit32u decode_fetchd(<span class="keywordtype">void</span>) {
<a name="l00237"></a>00237         <span class="keywordflow">if</span> (GCC_UNLIKELY(decode.page.index&gt;=4093)) {
<a name="l00238"></a>00238                 Bit32u val=decode_fetchb();
<a name="l00239"></a>00239                 val|=decode_fetchb() &lt;&lt; 8;
<a name="l00240"></a>00240                 val|=decode_fetchb() &lt;&lt; 16;
<a name="l00241"></a>00241                 val|=decode_fetchb() &lt;&lt; 24;
<a name="l00242"></a>00242                 <span class="keywordflow">return</span> val;
<a name="l00243"></a>00243         <span class="comment">/* Advance to the next page */</span>
<a name="l00244"></a>00244         }
<a name="l00245"></a>00245         *(Bit32u *)&amp;decode.page.wmap[decode.page.index]+=0x01010101;
<a name="l00246"></a>00246         decode.code+=4;decode.page.index+=4;
<a name="l00247"></a>00247         <span class="keywordflow">return</span> mem_readd(decode.code-4);
<a name="l00248"></a>00248 }
<a name="l00249"></a>00249 
<a name="l00250"></a>00250 <span class="preprocessor">#define START_WMMEM 64</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span>
<a name="l00252"></a>00252 <span class="comment">// adjust writemap mask to care for map holes due to special</span>
<a name="l00253"></a>00253 <span class="comment">// codefetch functions</span>
<a name="l00254"></a>00254 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE decode_increase_wmapmask(Bitu size) {
<a name="l00255"></a>00255         Bitu mapidx;
<a name="l00256"></a>00256         <a class="code" href="classCacheBlockDynRec.html">CacheBlockDynRec</a>* activecb=decode.active_block; 
<a name="l00257"></a>00257         <span class="keywordflow">if</span> (GCC_UNLIKELY(!activecb-&gt;cache.wmapmask)) {
<a name="l00258"></a>00258                 <span class="comment">// no mask memory yet allocated, start with a small buffer</span>
<a name="l00259"></a>00259                 activecb-&gt;cache.wmapmask=(Bit8u*)malloc(START_WMMEM);
<a name="l00260"></a>00260                 memset(activecb-&gt;cache.wmapmask,0,START_WMMEM);
<a name="l00261"></a>00261                 activecb-&gt;cache.maskstart=(Bit16u)decode.page.index;    <span class="comment">// start of buffer is current code position</span>
<a name="l00262"></a>00262                 activecb-&gt;cache.masklen=START_WMMEM;
<a name="l00263"></a>00263                 mapidx=0;
<a name="l00264"></a>00264         } <span class="keywordflow">else</span> {
<a name="l00265"></a>00265                 mapidx=decode.page.index-activecb-&gt;cache.maskstart;
<a name="l00266"></a>00266                 <span class="keywordflow">if</span> (GCC_UNLIKELY(mapidx+size&gt;=activecb-&gt;cache.masklen)) {
<a name="l00267"></a>00267                         <span class="comment">// mask buffer too small, increase</span>
<a name="l00268"></a>00268                         Bitu newmasklen=activecb-&gt;cache.masklen*(Bitu)4;
<a name="l00269"></a>00269                         <span class="keywordflow">if</span> (newmasklen&lt;mapidx+size) newmasklen=((mapidx+size)&amp;~3)*2;
<a name="l00270"></a>00270                         Bit8u* tempmem=(Bit8u*)malloc(newmasklen);
<a name="l00271"></a>00271                         memset(tempmem,0,newmasklen);
<a name="l00272"></a>00272                         memcpy(tempmem,activecb-&gt;cache.wmapmask,activecb-&gt;cache.masklen);
<a name="l00273"></a>00273                         free(activecb-&gt;cache.wmapmask);
<a name="l00274"></a>00274                         activecb-&gt;cache.wmapmask=tempmem;
<a name="l00275"></a>00275                         activecb-&gt;cache.masklen=(Bit16u)newmasklen;
<a name="l00276"></a>00276                 }
<a name="l00277"></a>00277         }
<a name="l00278"></a>00278         <span class="comment">// update mask entries</span>
<a name="l00279"></a>00279         <span class="keywordflow">switch</span> (size) {
<a name="l00280"></a>00280                 <span class="keywordflow">case</span> 1 : activecb-&gt;cache.wmapmask[mapidx]+=0x01; <span class="keywordflow">break</span>;
<a name="l00281"></a>00281                 <span class="keywordflow">case</span> 2 : (*(Bit16u*)&amp;activecb-&gt;cache.wmapmask[mapidx])+=0x0101; <span class="keywordflow">break</span>;
<a name="l00282"></a>00282                 <span class="keywordflow">case</span> 4 : (*(Bit32u*)&amp;activecb-&gt;cache.wmapmask[mapidx])+=0x01010101; <span class="keywordflow">break</span>;
<a name="l00283"></a>00283         }
<a name="l00284"></a>00284 }
<a name="l00285"></a>00285 
<a name="l00286"></a>00286 <span class="comment">// fetch a byte, val points to the code location if possible,</span>
<a name="l00287"></a>00287 <span class="comment">// otherwise val contains the current value read from the position</span>
<a name="l00288"></a>00288 <span class="keyword">static</span> <span class="keywordtype">bool</span> decode_fetchb_imm(Bitu &amp; val) {
<a name="l00289"></a>00289         <span class="keywordflow">if</span> (GCC_UNLIKELY(decode.page.index&gt;=4096)) {
<a name="l00290"></a>00290                 decode_advancepage();
<a name="l00291"></a>00291         }
<a name="l00292"></a>00292         <span class="comment">// see if position is directly accessible</span>
<a name="l00293"></a>00293         <span class="keywordflow">if</span> (decode.page.invmap != NULL) {
<a name="l00294"></a>00294                 <span class="keywordflow">if</span> (decode.page.invmap[decode.page.index] == 0) {
<a name="l00295"></a>00295                         <span class="comment">// position not yet modified</span>
<a name="l00296"></a>00296                         val=(Bit32u)decode_fetchb();
<a name="l00297"></a>00297                         <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00298"></a>00298                 }
<a name="l00299"></a>00299 
<a name="l00300"></a>00300                 HostPt tlb_addr=get_tlb_read(decode.code);
<a name="l00301"></a>00301                 <span class="keywordflow">if</span> (tlb_addr) {
<a name="l00302"></a>00302                         val=(Bitu)(tlb_addr+decode.code);
<a name="l00303"></a>00303                         decode_increase_wmapmask(1);
<a name="l00304"></a>00304                         decode.code++;
<a name="l00305"></a>00305                         decode.page.index++;
<a name="l00306"></a>00306                         <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00307"></a>00307                 }
<a name="l00308"></a>00308         }
<a name="l00309"></a>00309         <span class="comment">// first time decoding or not directly accessible, just fetch the value</span>
<a name="l00310"></a>00310         val=(Bit32u)decode_fetchb();
<a name="l00311"></a>00311         <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00312"></a>00312 }
<a name="l00313"></a>00313 
<a name="l00314"></a>00314 <span class="comment">// fetch a word, val points to the code location if possible,</span>
<a name="l00315"></a>00315 <span class="comment">// otherwise val contains the current value read from the position</span>
<a name="l00316"></a>00316 <span class="keyword">static</span> <span class="keywordtype">bool</span> decode_fetchw_imm(Bitu &amp; val) {
<a name="l00317"></a>00317         <span class="keywordflow">if</span> (decode.page.index&lt;4095) {
<a name="l00318"></a>00318                 <span class="keywordflow">if</span> (decode.page.invmap != NULL) {
<a name="l00319"></a>00319                         <span class="keywordflow">if</span> ((decode.page.invmap[decode.page.index] == 0) &amp;&amp;
<a name="l00320"></a>00320                                 (decode.page.invmap[decode.page.index + 1] == 0)) {
<a name="l00321"></a>00321                                 <span class="comment">// position not yet modified</span>
<a name="l00322"></a>00322                                 val=decode_fetchw();
<a name="l00323"></a>00323                                 <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00324"></a>00324                         }
<a name="l00325"></a>00325 
<a name="l00326"></a>00326                         HostPt tlb_addr=get_tlb_read(decode.code);
<a name="l00327"></a>00327                         <span class="comment">// see if position is directly accessible</span>
<a name="l00328"></a>00328                         <span class="keywordflow">if</span> (tlb_addr) {
<a name="l00329"></a>00329                                 val=(Bitu)(tlb_addr+decode.code);
<a name="l00330"></a>00330                                 decode_increase_wmapmask(2);
<a name="l00331"></a>00331                                 decode.code+=2;
<a name="l00332"></a>00332                                 decode.page.index+=2;
<a name="l00333"></a>00333                                 <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00334"></a>00334                         }
<a name="l00335"></a>00335                 }
<a name="l00336"></a>00336         }
<a name="l00337"></a>00337         <span class="comment">// first time decoding or not directly accessible, just fetch the value</span>
<a name="l00338"></a>00338         val=decode_fetchw();
<a name="l00339"></a>00339         <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00340"></a>00340 }
<a name="l00341"></a>00341 
<a name="l00342"></a>00342 <span class="comment">// fetch a dword, val points to the code location if possible,</span>
<a name="l00343"></a>00343 <span class="comment">// otherwise val contains the current value read from the position</span>
<a name="l00344"></a>00344 <span class="keyword">static</span> <span class="keywordtype">bool</span> decode_fetchd_imm(Bitu &amp; val) {
<a name="l00345"></a>00345         <span class="keywordflow">if</span> (decode.page.index&lt;4093) {
<a name="l00346"></a>00346                 <span class="keywordflow">if</span> (decode.page.invmap != NULL) {
<a name="l00347"></a>00347                         <span class="keywordflow">if</span> ((decode.page.invmap[decode.page.index] == 0) &amp;&amp;
<a name="l00348"></a>00348                                 (decode.page.invmap[decode.page.index + 1] == 0) &amp;&amp;
<a name="l00349"></a>00349                                 (decode.page.invmap[decode.page.index + 2] == 0) &amp;&amp;
<a name="l00350"></a>00350                                 (decode.page.invmap[decode.page.index + 3] == 0)) {
<a name="l00351"></a>00351                                 <span class="comment">// position not yet modified</span>
<a name="l00352"></a>00352                                 val=decode_fetchd();
<a name="l00353"></a>00353                                 <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00354"></a>00354                         }
<a name="l00355"></a>00355 
<a name="l00356"></a>00356                         HostPt tlb_addr=get_tlb_read(decode.code);
<a name="l00357"></a>00357                         <span class="comment">// see if position is directly accessible</span>
<a name="l00358"></a>00358                         <span class="keywordflow">if</span> (tlb_addr) {
<a name="l00359"></a>00359                                 val=(Bitu)(tlb_addr+decode.code);
<a name="l00360"></a>00360                                 decode_increase_wmapmask(4);
<a name="l00361"></a>00361                                 decode.code+=4;
<a name="l00362"></a>00362                                 decode.page.index+=4;
<a name="l00363"></a>00363                                 <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00364"></a>00364                         }
<a name="l00365"></a>00365                 }
<a name="l00366"></a>00366         }
<a name="l00367"></a>00367         <span class="comment">// first time decoding or not directly accessible, just fetch the value</span>
<a name="l00368"></a>00368         val=decode_fetchd();
<a name="l00369"></a>00369         <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00370"></a>00370 }
<a name="l00371"></a>00371 
<a name="l00372"></a>00372 
<a name="l00373"></a>00373 <span class="comment">// modrm decoding helper</span>
<a name="l00374"></a>00374 <span class="keyword">static</span> <span class="keywordtype">void</span> INLINE dyn_get_modrm(<span class="keywordtype">void</span>) {
<a name="l00375"></a>00375         Bitu val=decode_fetchb();
<a name="l00376"></a>00376         decode.modrm.mod=(val &gt;&gt; 6) &amp; 3;
<a name="l00377"></a>00377         decode.modrm.reg=(val &gt;&gt; 3) &amp; 7;
<a name="l00378"></a>00378         decode.modrm.rm=(val &amp; 7);
<a name="l00379"></a>00379 }
<a name="l00380"></a>00380 
<a name="l00381"></a>00381 
<a name="l00382"></a>00382 <span class="preprocessor">#ifdef DRC_USE_SEGS_ADDR</span>
<a name="l00383"></a>00383 <span class="preprocessor"></span>
<a name="l00384"></a>00384 <span class="preprocessor">#define MOV_SEG_VAL_TO_HOST_REG(host_reg, seg_index) gen_mov_seg16_to_reg(host_reg,(DRC_PTR_SIZE_IM)(DRCD_SEG_VAL(seg_index)) - (DRC_PTR_SIZE_IM)(&amp;Segs))</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span>
<a name="l00386"></a>00386 <span class="preprocessor">#define MOV_SEG_PHYS_TO_HOST_REG(host_reg, seg_index) gen_mov_seg32_to_reg(host_reg,(DRC_PTR_SIZE_IM)(DRCD_SEG_PHYS(seg_index)) - (DRC_PTR_SIZE_IM)(&amp;Segs))</span>
<a name="l00387"></a>00387 <span class="preprocessor"></span><span class="preprocessor">#define ADD_SEG_PHYS_TO_HOST_REG(host_reg, seg_index) gen_add_seg32_to_reg(host_reg,(DRC_PTR_SIZE_IM)(DRCD_SEG_PHYS(seg_index)) - (DRC_PTR_SIZE_IM)(&amp;Segs))</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span>
<a name="l00389"></a>00389 <span class="preprocessor">#else</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span>
<a name="l00391"></a>00391 <span class="preprocessor">#define MOV_SEG_VAL_TO_HOST_REG(host_reg, seg_index) gen_mov_word_to_reg(host_reg,DRCD_SEG_VAL(seg_index),false)</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span>
<a name="l00393"></a>00393 <span class="preprocessor">#define MOV_SEG_PHYS_TO_HOST_REG(host_reg, seg_index) gen_mov_word_to_reg(host_reg,DRCD_SEG_PHYS(seg_index),true)</span>
<a name="l00394"></a>00394 <span class="preprocessor"></span><span class="preprocessor">#define ADD_SEG_PHYS_TO_HOST_REG(host_reg, seg_index) gen_add(host_reg,DRCD_SEG_PHYS(seg_index))</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span>
<a name="l00396"></a>00396 <span class="preprocessor">#endif</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span>
<a name="l00398"></a>00398 
<a name="l00399"></a>00399 <span class="preprocessor">#ifdef DRC_USE_REGS_ADDR</span>
<a name="l00400"></a>00400 <span class="preprocessor"></span>
<a name="l00401"></a>00401 <span class="preprocessor">#define MOV_REG_VAL_TO_HOST_REG(host_reg, reg_index) gen_mov_regval32_to_reg(host_reg,(DRC_PTR_SIZE_IM)(DRCD_REG_VAL(reg_index)) - (DRC_PTR_SIZE_IM)(&amp;cpu_regs))</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span><span class="preprocessor">#define ADD_REG_VAL_TO_HOST_REG(host_reg, reg_index) gen_add_regval32_to_reg(host_reg,(DRC_PTR_SIZE_IM)(DRCD_REG_VAL(reg_index)) - (DRC_PTR_SIZE_IM)(&amp;cpu_regs))</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span>
<a name="l00404"></a>00404 <span class="preprocessor">#define MOV_REG_WORD16_TO_HOST_REG(host_reg, reg_index) gen_mov_regval16_to_reg(host_reg,(DRC_PTR_SIZE_IM)(DRCD_REG_WORD(reg_index,false)) - (DRC_PTR_SIZE_IM)(&amp;cpu_regs))</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span><span class="preprocessor">#define MOV_REG_WORD32_TO_HOST_REG(host_reg, reg_index) gen_mov_regval32_to_reg(host_reg,(DRC_PTR_SIZE_IM)(DRCD_REG_WORD(reg_index,true)) - (DRC_PTR_SIZE_IM)(&amp;cpu_regs))</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#define MOV_REG_WORD_TO_HOST_REG(host_reg, reg_index, dword) gen_mov_regword_to_reg(host_reg,(DRC_PTR_SIZE_IM)(DRCD_REG_WORD(reg_index,dword)) - (DRC_PTR_SIZE_IM)(&amp;cpu_regs), dword)</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span>
<a name="l00408"></a>00408 <span class="preprocessor">#define MOV_REG_WORD16_FROM_HOST_REG(host_reg, reg_index) gen_mov_regval16_from_reg(host_reg,(DRC_PTR_SIZE_IM)(DRCD_REG_WORD(reg_index,false)) - (DRC_PTR_SIZE_IM)(&amp;cpu_regs))</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span><span class="preprocessor">#define MOV_REG_WORD32_FROM_HOST_REG(host_reg, reg_index) gen_mov_regval32_from_reg(host_reg,(DRC_PTR_SIZE_IM)(DRCD_REG_WORD(reg_index,true)) - (DRC_PTR_SIZE_IM)(&amp;cpu_regs))</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span><span class="preprocessor">#define MOV_REG_WORD_FROM_HOST_REG(host_reg, reg_index, dword) gen_mov_regword_from_reg(host_reg,(DRC_PTR_SIZE_IM)(DRCD_REG_WORD(reg_index,dword)) - (DRC_PTR_SIZE_IM)(&amp;cpu_regs), dword)</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span>
<a name="l00412"></a>00412 <span class="preprocessor">#define MOV_REG_BYTE_TO_HOST_REG_LOW(host_reg, reg_index, high_byte) gen_mov_regbyte_to_reg_low(host_reg,(DRC_PTR_SIZE_IM)(DRCD_REG_BYTE(reg_index,high_byte)) - (DRC_PTR_SIZE_IM)(&amp;cpu_regs))</span>
<a name="l00413"></a>00413 <span class="preprocessor"></span><span class="preprocessor">#define MOV_REG_BYTE_TO_HOST_REG_LOW_CANUSEWORD(host_reg, reg_index, high_byte) gen_mov_regbyte_to_reg_low_canuseword(host_reg,(DRC_PTR_SIZE_IM)(DRCD_REG_BYTE(reg_index,high_byte)) - (DRC_PTR_SIZE_IM)(&amp;cpu_regs))</span>
<a name="l00414"></a>00414 <span class="preprocessor"></span><span class="preprocessor">#define MOV_REG_BYTE_FROM_HOST_REG_LOW(host_reg, reg_index, high_byte) gen_mov_regbyte_from_reg_low(host_reg,(DRC_PTR_SIZE_IM)(DRCD_REG_BYTE(reg_index,high_byte)) - (DRC_PTR_SIZE_IM)(&amp;cpu_regs))</span>
<a name="l00415"></a>00415 <span class="preprocessor"></span>
<a name="l00416"></a>00416 <span class="preprocessor">#else</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span>
<a name="l00418"></a>00418 <span class="preprocessor">#define MOV_REG_VAL_TO_HOST_REG(host_reg, reg_index) gen_mov_word_to_reg(host_reg,DRCD_REG_VAL(reg_index),true)</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="preprocessor">#define ADD_REG_VAL_TO_HOST_REG(host_reg, reg_index) gen_add(host_reg,DRCD_REG_VAL(reg_index))</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span>
<a name="l00421"></a>00421 <span class="preprocessor">#define MOV_REG_WORD16_TO_HOST_REG(host_reg, reg_index) gen_mov_word_to_reg(host_reg,DRCD_REG_WORD(reg_index,false),false)</span>
<a name="l00422"></a>00422 <span class="preprocessor"></span><span class="preprocessor">#define MOV_REG_WORD32_TO_HOST_REG(host_reg, reg_index) gen_mov_word_to_reg(host_reg,DRCD_REG_WORD(reg_index,true),true)</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span><span class="preprocessor">#define MOV_REG_WORD_TO_HOST_REG(host_reg, reg_index, dword) gen_mov_word_to_reg(host_reg,DRCD_REG_WORD(reg_index,dword),dword)</span>
<a name="l00424"></a>00424 <span class="preprocessor"></span>
<a name="l00425"></a>00425 <span class="preprocessor">#define MOV_REG_WORD16_FROM_HOST_REG(host_reg, reg_index) gen_mov_word_from_reg(host_reg,DRCD_REG_WORD(reg_index,false),false)</span>
<a name="l00426"></a>00426 <span class="preprocessor"></span><span class="preprocessor">#define MOV_REG_WORD32_FROM_HOST_REG(host_reg, reg_index) gen_mov_word_from_reg(host_reg,DRCD_REG_WORD(reg_index,true),true)</span>
<a name="l00427"></a>00427 <span class="preprocessor"></span><span class="preprocessor">#define MOV_REG_WORD_FROM_HOST_REG(host_reg, reg_index, dword) gen_mov_word_from_reg(host_reg,DRCD_REG_WORD(reg_index,dword),dword)</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span>
<a name="l00429"></a>00429 <span class="preprocessor">#define MOV_REG_BYTE_TO_HOST_REG_LOW(host_reg, reg_index, high_byte) gen_mov_byte_to_reg_low(host_reg,DRCD_REG_BYTE(reg_index,high_byte))</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="preprocessor">#define MOV_REG_BYTE_TO_HOST_REG_LOW_CANUSEWORD(host_reg, reg_index, high_byte) gen_mov_byte_to_reg_low_canuseword(host_reg,DRCD_REG_BYTE(reg_index,high_byte))</span>
<a name="l00431"></a>00431 <span class="preprocessor"></span><span class="preprocessor">#define MOV_REG_BYTE_FROM_HOST_REG_LOW(host_reg, reg_index, high_byte) gen_mov_byte_from_reg_low(host_reg,DRCD_REG_BYTE(reg_index,high_byte))</span>
<a name="l00432"></a>00432 <span class="preprocessor"></span>
<a name="l00433"></a>00433 <span class="preprocessor">#endif</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span>
<a name="l00435"></a>00435 
<a name="l00436"></a>00436 <span class="preprocessor">#define DYN_LEA_MEM_MEM(ea_reg, op1, op2, scale, imm) dyn_lea_mem_mem(ea_reg,op1,op2,scale,imm)</span>
<a name="l00437"></a>00437 <span class="preprocessor"></span>
<a name="l00438"></a>00438 <span class="preprocessor">#if defined(DRC_USE_REGS_ADDR) &amp;&amp; defined(DRC_USE_SEGS_ADDR)</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span>
<a name="l00440"></a>00440 <span class="preprocessor">#define DYN_LEA_SEG_PHYS_REG_VAL(ea_reg, op1_index, op2_index, scale, imm) dyn_lea_segphys_regval(ea_reg,op1_index,op2_index,scale,imm)</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="preprocessor">#define DYN_LEA_REG_VAL_REG_VAL(ea_reg, op1_index, op2_index, scale, imm) dyn_lea_regval_regval(ea_reg,op1_index,op2_index,scale,imm)</span>
<a name="l00442"></a>00442 <span class="preprocessor"></span><span class="preprocessor">#define DYN_LEA_MEM_REG_VAL(ea_reg, op1, op2_index, scale, imm) dyn_lea_mem_regval(ea_reg,op1,op2_index,scale,imm)</span>
<a name="l00443"></a>00443 <span class="preprocessor"></span>
<a name="l00444"></a>00444 <span class="preprocessor">#elif defined(DRC_USE_REGS_ADDR)</span>
<a name="l00445"></a>00445 <span class="preprocessor"></span>
<a name="l00446"></a>00446 <span class="preprocessor">#define DYN_LEA_SEG_PHYS_REG_VAL(ea_reg, op1_index, op2_index, scale, imm) dyn_lea_mem_regval(ea_reg,DRCD_SEG_PHYS(op1_index),op2_index,scale,imm)</span>
<a name="l00447"></a>00447 <span class="preprocessor"></span><span class="preprocessor">#define DYN_LEA_REG_VAL_REG_VAL(ea_reg, op1_index, op2_index, scale, imm) dyn_lea_regval_regval(ea_reg,op1_index,op2_index,scale,imm)</span>
<a name="l00448"></a>00448 <span class="preprocessor"></span><span class="preprocessor">#define DYN_LEA_MEM_REG_VAL(ea_reg, op1, op2_index, scale, imm) dyn_lea_mem_regval(ea_reg,op1,op2_index,scale,imm)</span>
<a name="l00449"></a>00449 <span class="preprocessor"></span>
<a name="l00450"></a>00450 <span class="preprocessor">#elif defined(DRC_USE_SEGS_ADDR)</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span>
<a name="l00452"></a>00452 <span class="preprocessor">#define DYN_LEA_SEG_PHYS_REG_VAL(ea_reg, op1_index, op2_index, scale, imm) dyn_lea_segphys_mem(ea_reg,op1_index,DRCD_REG_VAL(op2_index),scale,imm)</span>
<a name="l00453"></a>00453 <span class="preprocessor"></span><span class="preprocessor">#define DYN_LEA_REG_VAL_REG_VAL(ea_reg, op1_index, op2_index, scale, imm) dyn_lea_mem_mem(ea_reg,DRCD_REG_VAL(op1_index),DRCD_REG_VAL(op2_index),scale,imm)</span>
<a name="l00454"></a>00454 <span class="preprocessor"></span><span class="preprocessor">#define DYN_LEA_MEM_REG_VAL(ea_reg, op1, op2_index, scale, imm) dyn_lea_mem_mem(ea_reg,op1,DRCD_REG_VAL(op2_index),scale,imm)</span>
<a name="l00455"></a>00455 <span class="preprocessor"></span>
<a name="l00456"></a>00456 <span class="preprocessor">#else</span>
<a name="l00457"></a>00457 <span class="preprocessor"></span>
<a name="l00458"></a>00458 <span class="preprocessor">#define DYN_LEA_SEG_PHYS_REG_VAL(ea_reg, op1_index, op2_index, scale, imm) dyn_lea_mem_mem(ea_reg,DRCD_SEG_PHYS(op1_index),DRCD_REG_VAL(op2_index),scale,imm)</span>
<a name="l00459"></a>00459 <span class="preprocessor"></span><span class="preprocessor">#define DYN_LEA_REG_VAL_REG_VAL(ea_reg, op1_index, op2_index, scale, imm) dyn_lea_mem_mem(ea_reg,DRCD_REG_VAL(op1_index),DRCD_REG_VAL(op2_index),scale,imm)</span>
<a name="l00460"></a>00460 <span class="preprocessor"></span><span class="preprocessor">#define DYN_LEA_MEM_REG_VAL(ea_reg, op1, op2_index, scale, imm) dyn_lea_mem_mem(ea_reg,op1,DRCD_REG_VAL(op2_index),scale,imm)</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span>
<a name="l00462"></a>00462 <span class="preprocessor">#endif</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span>
<a name="l00464"></a>00464 
<a name="l00465"></a>00465 
<a name="l00466"></a>00466 <span class="comment">// adjust CPU_Cycles value</span>
<a name="l00467"></a>00467 <span class="keyword">static</span> <span class="keywordtype">void</span> dyn_reduce_cycles(<span class="keywordtype">void</span>) {
<a name="l00468"></a>00468         <span class="keywordflow">if</span> (!decode.cycles) decode.cycles++;
<a name="l00469"></a>00469         gen_sub_direct_word(&amp;CPU_Cycles,(Bit32u)decode.cycles,<span class="keyword">true</span>);
<a name="l00470"></a>00470 }
<a name="l00471"></a>00471 
<a name="l00472"></a>00472 
<a name="l00473"></a>00473 <span class="comment">// set reg to the start of the next instruction</span>
<a name="l00474"></a>00474 <span class="comment">// set reg_eip to the start of the current instruction</span>
<a name="l00475"></a>00475 <span class="keyword">static</span> INLINE <span class="keywordtype">void</span> dyn_set_eip_last_end(HostReg reg) {
<a name="l00476"></a>00476         gen_mov_word_to_reg(reg,&amp;reg_eip,<span class="keyword">true</span>);
<a name="l00477"></a>00477         gen_add_imm(reg,(Bit32u)(decode.code-decode.code_start));
<a name="l00478"></a>00478         gen_add_direct_word(&amp;reg_eip,decode.op_start-decode.code_start,decode.big_op);
<a name="l00479"></a>00479 }
<a name="l00480"></a>00480 
<a name="l00481"></a>00481 <span class="comment">// set reg_eip to the start of the current instruction</span>
<a name="l00482"></a>00482 <span class="keyword">static</span> INLINE <span class="keywordtype">void</span> dyn_set_eip_last(<span class="keywordtype">void</span>) {
<a name="l00483"></a>00483         gen_add_direct_word(&amp;reg_eip,decode.op_start-decode.code_start,cpu.code.big);
<a name="l00484"></a>00484 }
<a name="l00485"></a>00485 
<a name="l00486"></a>00486 <span class="comment">// set reg_eip to the start of the next instruction</span>
<a name="l00487"></a>00487 <span class="keyword">static</span> INLINE <span class="keywordtype">void</span> dyn_set_eip_end(<span class="keywordtype">void</span>) {
<a name="l00488"></a>00488         gen_add_direct_word(&amp;reg_eip,decode.code-decode.code_start,cpu.code.big);
<a name="l00489"></a>00489 }
<a name="l00490"></a>00490 
<a name="l00491"></a>00491 <span class="comment">// set reg_eip to the start of the next instruction plus an offset (imm)</span>
<a name="l00492"></a>00492 <span class="keyword">static</span> INLINE <span class="keywordtype">void</span> dyn_set_eip_end(HostReg reg,Bit32u imm=0) {
<a name="l00493"></a>00493         gen_mov_word_to_reg(reg,&amp;reg_eip,<span class="keyword">true</span>); <span class="comment">//get_extend_word will mask off the upper bits</span>
<a name="l00494"></a>00494         <span class="comment">//gen_mov_word_to_reg(reg,&amp;reg_eip,decode.big_op);</span>
<a name="l00495"></a>00495         gen_add_imm(reg,(Bit32u)(decode.code-decode.code_start+imm));
<a name="l00496"></a>00496         <span class="keywordflow">if</span> (!decode.big_op) gen_extend_word(<span class="keyword">false</span>,reg);
<a name="l00497"></a>00497 }
<a name="l00498"></a>00498 
<a name="l00499"></a>00499 
<a name="l00500"></a>00500 
<a name="l00501"></a>00501 <span class="comment">// the following functions generate function calls</span>
<a name="l00502"></a>00502 <span class="comment">// parameters are loaded by generating code using gen_load_param_ which</span>
<a name="l00503"></a>00503 <span class="comment">// is architecture dependent</span>
<a name="l00504"></a>00504 <span class="comment">// R=host register; I=32bit immediate value; A=address value; m=memory</span>
<a name="l00505"></a>00505 
<a name="l00506"></a>00506 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> DRC_PTR_SIZE_IM INLINE gen_call_function_R(<span class="keyword">const</span> T func,Bitu op) {
<a name="l00507"></a>00507     gen_load_param_reg(op,0);
<a name="l00508"></a>00508     <span class="keywordflow">return</span> gen_call_function_setup(func, 1);
<a name="l00509"></a>00509 }
<a name="l00510"></a>00510 
<a name="l00511"></a>00511 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> DRC_PTR_SIZE_IM INLINE gen_call_function_R3(<span class="keyword">const</span> T func,Bitu op) {
<a name="l00512"></a>00512     gen_load_param_reg(op,2);
<a name="l00513"></a>00513     <span class="keywordflow">return</span> gen_call_function_setup(func, 3, <span class="keyword">true</span>);
<a name="l00514"></a>00514 }
<a name="l00515"></a>00515 
<a name="l00516"></a>00516 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> DRC_PTR_SIZE_IM INLINE gen_call_function_RI(<span class="keyword">const</span> T func,Bitu op1,Bitu op2) {
<a name="l00517"></a>00517     gen_load_param_imm(op2,1);
<a name="l00518"></a>00518     gen_load_param_reg(op1,0);
<a name="l00519"></a>00519     <span class="keywordflow">return</span> gen_call_function_setup(func, 2);
<a name="l00520"></a>00520 }
<a name="l00521"></a>00521 
<a name="l00522"></a>00522 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> DRC_PTR_SIZE_IM INLINE gen_call_function_RA(<span class="keyword">const</span> T func,Bitu op1,DRC_PTR_SIZE_IM op2) {
<a name="l00523"></a>00523     gen_load_param_addr(op2,1);
<a name="l00524"></a>00524     gen_load_param_reg(op1,0);
<a name="l00525"></a>00525     <span class="keywordflow">return</span> gen_call_function_setup(func, 2);
<a name="l00526"></a>00526 }
<a name="l00527"></a>00527 
<a name="l00528"></a>00528 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> DRC_PTR_SIZE_IM INLINE gen_call_function_RR(<span class="keyword">const</span> T func,Bitu op1,Bitu op2) {
<a name="l00529"></a>00529     gen_load_param_reg(op2,1);
<a name="l00530"></a>00530     gen_load_param_reg(op1,0);
<a name="l00531"></a>00531     <span class="keywordflow">return</span> gen_call_function_setup(func, 2);
<a name="l00532"></a>00532 }
<a name="l00533"></a>00533 
<a name="l00534"></a>00534 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> DRC_PTR_SIZE_IM INLINE gen_call_function_IR(<span class="keyword">const</span> T func,Bitu op1,Bitu op2) {
<a name="l00535"></a>00535     gen_load_param_reg(op2,1);
<a name="l00536"></a>00536     gen_load_param_imm(op1,0);
<a name="l00537"></a>00537     <span class="keywordflow">return</span> gen_call_function_setup(func, 2);
<a name="l00538"></a>00538 }
<a name="l00539"></a>00539 
<a name="l00540"></a>00540 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> DRC_PTR_SIZE_IM INLINE gen_call_function_I(<span class="keyword">const</span> T func,Bitu op) {
<a name="l00541"></a>00541     gen_load_param_imm(op,0);
<a name="l00542"></a>00542     <span class="keywordflow">return</span> gen_call_function_setup(func, 1);
<a name="l00543"></a>00543 }
<a name="l00544"></a>00544 
<a name="l00545"></a>00545 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> DRC_PTR_SIZE_IM INLINE gen_call_function_II(<span class="keyword">const</span> T func,Bitu op1,Bitu op2) {
<a name="l00546"></a>00546     gen_load_param_imm(op2,1);
<a name="l00547"></a>00547     gen_load_param_imm(op1,0);
<a name="l00548"></a>00548     <span class="keywordflow">return</span> gen_call_function_setup(func, 2);
<a name="l00549"></a>00549 }
<a name="l00550"></a>00550 
<a name="l00551"></a>00551 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> DRC_PTR_SIZE_IM INLINE gen_call_function_III(<span class="keyword">const</span> T func,Bitu op1,Bitu op2,Bitu op3) {
<a name="l00552"></a>00552     gen_load_param_imm(op3,2);
<a name="l00553"></a>00553     gen_load_param_imm(op2,1);
<a name="l00554"></a>00554     gen_load_param_imm(op1,0);
<a name="l00555"></a>00555     <span class="keywordflow">return</span> gen_call_function_setup(func, 3);
<a name="l00556"></a>00556 }
<a name="l00557"></a>00557 
<a name="l00558"></a>00558 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> DRC_PTR_SIZE_IM INLINE gen_call_function_IA(<span class="keyword">const</span> T func,Bitu op1,DRC_PTR_SIZE_IM op2) {
<a name="l00559"></a>00559     gen_load_param_addr(op2,1);
<a name="l00560"></a>00560     gen_load_param_imm(op1,0);
<a name="l00561"></a>00561     <span class="keywordflow">return</span> gen_call_function_setup(func, 2);
<a name="l00562"></a>00562 }
<a name="l00563"></a>00563 
<a name="l00564"></a>00564 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> DRC_PTR_SIZE_IM INLINE gen_call_function_IIR(<span class="keyword">const</span> T func,Bitu op1,Bitu op2,Bitu op3) {
<a name="l00565"></a>00565     gen_load_param_reg(op3,2);
<a name="l00566"></a>00566     gen_load_param_imm(op2,1);
<a name="l00567"></a>00567     gen_load_param_imm(op1,0);
<a name="l00568"></a>00568     <span class="keywordflow">return</span> gen_call_function_setup(func, 3);
<a name="l00569"></a>00569 }
<a name="l00570"></a>00570 
<a name="l00571"></a>00571 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> DRC_PTR_SIZE_IM INLINE gen_call_function_IIIR(<span class="keyword">const</span> T func,Bitu op1,Bitu op2,Bitu op3,Bitu op4) {
<a name="l00572"></a>00572     gen_load_param_reg(op4,3);
<a name="l00573"></a>00573     gen_load_param_imm(op3,2);
<a name="l00574"></a>00574     gen_load_param_imm(op2,1);
<a name="l00575"></a>00575     gen_load_param_imm(op1,0);
<a name="l00576"></a>00576     <span class="keywordflow">return</span> gen_call_function_setup(func, 4);
<a name="l00577"></a>00577 }
<a name="l00578"></a>00578 
<a name="l00579"></a>00579 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> DRC_PTR_SIZE_IM INLINE gen_call_function_IRRR(<span class="keyword">const</span> T func,Bitu op1,Bitu op2,Bitu op3,Bitu op4) {
<a name="l00580"></a>00580     gen_load_param_reg(op4,3);
<a name="l00581"></a>00581     gen_load_param_reg(op3,2);
<a name="l00582"></a>00582     gen_load_param_reg(op2,1);
<a name="l00583"></a>00583     gen_load_param_imm(op1,0);
<a name="l00584"></a>00584     <span class="keywordflow">return</span> gen_call_function_setup(func, 4);
<a name="l00585"></a>00585 }
<a name="l00586"></a>00586 
<a name="l00587"></a>00587 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> DRC_PTR_SIZE_IM INLINE gen_call_function_m(<span class="keyword">const</span> T func,Bitu op) {
<a name="l00588"></a>00588     gen_load_param_mem(op,2);
<a name="l00589"></a>00589     <span class="keywordflow">return</span> gen_call_function_setup(func, 3, <span class="keyword">true</span>);
<a name="l00590"></a>00590 }
<a name="l00591"></a>00591 
<a name="l00592"></a>00592 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> DRC_PTR_SIZE_IM INLINE gen_call_function_mm(<span class="keyword">const</span> T func,Bitu op1,Bitu op2) {
<a name="l00593"></a>00593     gen_load_param_mem(op2,3);
<a name="l00594"></a>00594         gen_load_param_mem(op1,2);
<a name="l00595"></a>00595         <span class="keywordflow">return</span> gen_call_function_setup(func, 4, <span class="keyword">true</span>);
<a name="l00596"></a>00596 }
<a name="l00597"></a>00597 
<a name="l00598"></a>00598 
<a name="l00599"></a>00599 
<a name="l00600"></a>00600 <span class="keyword">enum</span> save_info_type {db_exception, cycle_check, string_break};
<a name="l00601"></a>00601 
<a name="l00602"></a>00602 
<a name="l00603"></a>00603 <span class="comment">// function that is called on exceptions</span>
<a name="l00604"></a>00604 <span class="keyword">static</span> BlockReturn DynRunException(Bit32u eip_add,Bit32u cycle_sub) {
<a name="l00605"></a>00605         reg_eip+=eip_add;
<a name="l00606"></a>00606         CPU_Cycles-=cycle_sub;
<a name="l00607"></a>00607         <span class="keywordflow">if</span> (cpu.exception.which==SMC_CURRENT_BLOCK) <span class="keywordflow">return</span> BR_SMCBlock;
<a name="l00608"></a>00608         CPU_Exception(cpu.exception.which,cpu.exception.error);
<a name="l00609"></a>00609         <span class="keywordflow">return</span> BR_Normal;
<a name="l00610"></a>00610 }
<a name="l00611"></a>00611 
<a name="l00612"></a>00612 
<a name="l00613"></a>00613 <span class="comment">// array with information about code that is generated at the</span>
<a name="l00614"></a>00614 <span class="comment">// end of a cache block because it is rarely reached (like exceptions)</span>
<a name="l00615"></a>00615 <span class="keyword">static</span> <span class="keyword">struct </span>{
<a name="l00616"></a>00616         save_info_type type;
<a name="l00617"></a>00617         DRC_PTR_SIZE_IM branch_pos;
<a name="l00618"></a>00618         Bit32u eip_change;
<a name="l00619"></a>00619         Bitu cycles;
<a name="l00620"></a>00620 } save_info_dynrec[512];
<a name="l00621"></a>00621 
<a name="l00622"></a>00622 Bitu used_save_info_dynrec=0;
<a name="l00623"></a>00623 
<a name="l00624"></a>00624 
<a name="l00625"></a>00625 <span class="comment">// return from current block, with returncode</span>
<a name="l00626"></a>00626 <span class="keyword">static</span> <span class="keywordtype">void</span> dyn_return(BlockReturn retcode,<span class="keywordtype">bool</span> ret_exception=<span class="keyword">false</span>) {
<a name="l00627"></a>00627         <span class="keywordflow">if</span> (!ret_exception) {
<a name="l00628"></a>00628                 gen_mov_dword_to_reg_imm(FC_RETOP,retcode);
<a name="l00629"></a>00629         }
<a name="l00630"></a>00630         gen_return_function();
<a name="l00631"></a>00631 }
<a name="l00632"></a>00632 
<a name="l00633"></a>00633 <span class="keyword">static</span> <span class="keywordtype">void</span> dyn_run_code(<span class="keywordtype">void</span>) {
<a name="l00634"></a>00634         gen_run_code();
<a name="l00635"></a>00635         gen_return_function();
<a name="l00636"></a>00636 }
<a name="l00637"></a>00637 
<a name="l00638"></a>00638 <span class="comment">// fill in code at the end of the block that contains rarely-executed code</span>
<a name="l00639"></a>00639 <span class="comment">// which is executed conditionally (like exceptions)</span>
<a name="l00640"></a>00640 <span class="keyword">static</span> <span class="keywordtype">void</span> dyn_fill_blocks(<span class="keywordtype">void</span>) {
<a name="l00641"></a>00641         <span class="keywordflow">for</span> (Bitu sct=0; sct&lt;used_save_info_dynrec; sct++) {
<a name="l00642"></a>00642                 gen_fill_branch_long(save_info_dynrec[sct].branch_pos);
<a name="l00643"></a>00643                 <span class="keywordflow">switch</span> (save_info_dynrec[sct].type) {
<a name="l00644"></a>00644                         <span class="keywordflow">case</span> db_exception:
<a name="l00645"></a>00645                                 <span class="comment">// code for exception handling, load cycles and call DynRunException</span>
<a name="l00646"></a>00646                                 decode.cycles=save_info_dynrec[sct].cycles;
<a name="l00647"></a>00647                                 <span class="keywordflow">if</span> (cpu.code.big) gen_call_function_II(DynRunException,save_info_dynrec[sct].eip_change,save_info_dynrec[sct].cycles);
<a name="l00648"></a>00648                                 <span class="keywordflow">else</span> gen_call_function_II(DynRunException,save_info_dynrec[sct].eip_change&amp;0xffff,save_info_dynrec[sct].cycles);
<a name="l00649"></a>00649                                 dyn_return(BR_Normal,<span class="keyword">true</span>);
<a name="l00650"></a>00650                                 <span class="keywordflow">break</span>;
<a name="l00651"></a>00651                         <span class="keywordflow">case</span> cycle_check:
<a name="l00652"></a>00652                                 <span class="comment">// cycles are &lt;=0 so exit the core</span>
<a name="l00653"></a>00653                                 dyn_return(BR_Cycles);
<a name="l00654"></a>00654                                 <span class="keywordflow">break</span>;
<a name="l00655"></a>00655                         <span class="keywordflow">case</span> string_break:
<a name="l00656"></a>00656                                 <span class="comment">// interrupt looped string instruction, can be continued later</span>
<a name="l00657"></a>00657                                 gen_add_direct_word(&amp;reg_eip,save_info_dynrec[sct].eip_change,decode.big_op);
<a name="l00658"></a>00658                                 dyn_return(BR_Cycles);
<a name="l00659"></a>00659                                 <span class="keywordflow">break</span>;
<a name="l00660"></a>00660                 }
<a name="l00661"></a>00661         }
<a name="l00662"></a>00662         used_save_info_dynrec=0;
<a name="l00663"></a>00663 }
<a name="l00664"></a>00664 
<a name="l00665"></a>00665 
<a name="l00666"></a>00666 <span class="keyword">static</span> <span class="keywordtype">void</span> dyn_closeblock(<span class="keywordtype">void</span>) {
<a name="l00667"></a>00667         <span class="comment">//Shouldn&#39;t create empty block normally but let&#39;s do it like this</span>
<a name="l00668"></a>00668         dyn_fill_blocks();
<a name="l00669"></a>00669         cache_block_before_close();
<a name="l00670"></a>00670         cache_closeblock();
<a name="l00671"></a>00671         cache_block_closing(decode.block-&gt;cache.start,decode.block-&gt;cache.size);
<a name="l00672"></a>00672 }
<a name="l00673"></a>00673 
<a name="l00674"></a>00674 
<a name="l00675"></a>00675 <span class="comment">// add a check that can branch to the exception handling</span>
<a name="l00676"></a>00676 <span class="keyword">static</span> <span class="keywordtype">void</span> dyn_check_exception(HostReg reg) {
<a name="l00677"></a>00677         save_info_dynrec[used_save_info_dynrec].branch_pos=gen_create_branch_long_nonzero(reg,<span class="keyword">false</span>);
<a name="l00678"></a>00678         <span class="keywordflow">if</span> (!decode.cycles) decode.cycles++;
<a name="l00679"></a>00679         save_info_dynrec[used_save_info_dynrec].cycles=decode.cycles;
<a name="l00680"></a>00680         <span class="comment">// in case of an exception eip will point to the start of the current instruction</span>
<a name="l00681"></a>00681         save_info_dynrec[used_save_info_dynrec].eip_change=decode.op_start-decode.code_start;
<a name="l00682"></a>00682         <span class="keywordflow">if</span> (!cpu.code.big) save_info_dynrec[used_save_info_dynrec].eip_change&amp;=0xffff;
<a name="l00683"></a>00683         save_info_dynrec[used_save_info_dynrec].type=db_exception;
<a name="l00684"></a>00684         used_save_info_dynrec++;
<a name="l00685"></a>00685 }
<a name="l00686"></a>00686 
<a name="l00687"></a>00687 
<a name="l00688"></a>00688 
<a name="l00689"></a>00689 <span class="keywordtype">bool</span> DRC_CALL_CONV mem_readb_checked_drc(PhysPt address) DRC_FC;
<a name="l00690"></a>00690 <span class="keywordtype">bool</span> DRC_CALL_CONV mem_readb_checked_drc(PhysPt address) {
<a name="l00691"></a>00691         HostPt tlb_addr=get_tlb_read(address);
<a name="l00692"></a>00692         <span class="keywordflow">if</span> (tlb_addr) {
<a name="l00693"></a>00693                 *((Bit8u*)(&amp;core_dynrec.readdata))=host_readb(tlb_addr+address);
<a name="l00694"></a>00694                 <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00695"></a>00695         } <span class="keywordflow">else</span> {
<a name="l00696"></a>00696                 <span class="keywordflow">return</span> get_tlb_readhandler(address)-&gt;readb_checked(address, (Bit8u*)(&amp;core_dynrec.readdata));
<a name="l00697"></a>00697         }
<a name="l00698"></a>00698 }
<a name="l00699"></a>00699 
<a name="l00700"></a>00700 <span class="keywordtype">bool</span> DRC_CALL_CONV mem_writeb_checked_drc(PhysPt address,Bit8u val) DRC_FC;
<a name="l00701"></a>00701 <span class="keywordtype">bool</span> DRC_CALL_CONV mem_writeb_checked_drc(PhysPt address,Bit8u val) {
<a name="l00702"></a>00702         HostPt tlb_addr=get_tlb_write(address);
<a name="l00703"></a>00703         <span class="keywordflow">if</span> (tlb_addr) {
<a name="l00704"></a>00704                 host_writeb(tlb_addr+address,val);
<a name="l00705"></a>00705                 <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00706"></a>00706         } <span class="keywordflow">else</span> <span class="keywordflow">return</span> get_tlb_writehandler(address)-&gt;writeb_checked(address,val);
<a name="l00707"></a>00707 }
<a name="l00708"></a>00708 
<a name="l00709"></a>00709 <span class="keywordtype">bool</span> DRC_CALL_CONV mem_readw_checked_drc(PhysPt address) DRC_FC;
<a name="l00710"></a>00710 <span class="keywordtype">bool</span> DRC_CALL_CONV mem_readw_checked_drc(PhysPt address) {
<a name="l00711"></a>00711         <span class="keywordflow">if</span> ((address &amp; 0xfff)&lt;0xfff) {
<a name="l00712"></a>00712                 HostPt tlb_addr=get_tlb_read(address);
<a name="l00713"></a>00713                 <span class="keywordflow">if</span> (tlb_addr) {
<a name="l00714"></a>00714                         *((Bit16u*)(&amp;core_dynrec.readdata))=host_readw(tlb_addr+address);
<a name="l00715"></a>00715                         <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00716"></a>00716                 } <span class="keywordflow">else</span> <span class="keywordflow">return</span> get_tlb_readhandler(address)-&gt;readw_checked(address, (Bit16u*)(&amp;core_dynrec.readdata));
<a name="l00717"></a>00717         } <span class="keywordflow">else</span> <span class="keywordflow">return</span> mem_unalignedreadw_checked(address, ((Bit16u*)(&amp;core_dynrec.readdata)));
<a name="l00718"></a>00718 }
<a name="l00719"></a>00719 
<a name="l00720"></a>00720 <span class="keywordtype">bool</span> DRC_CALL_CONV mem_readd_checked_drc(PhysPt address) DRC_FC;
<a name="l00721"></a>00721 <span class="keywordtype">bool</span> DRC_CALL_CONV mem_readd_checked_drc(PhysPt address) {
<a name="l00722"></a>00722         <span class="keywordflow">if</span> ((address &amp; 0xfff)&lt;0xffd) {
<a name="l00723"></a>00723                 HostPt tlb_addr=get_tlb_read(address);
<a name="l00724"></a>00724                 <span class="keywordflow">if</span> (tlb_addr) {
<a name="l00725"></a>00725                         *((Bit32u*)(&amp;core_dynrec.readdata))=host_readd(tlb_addr+address);
<a name="l00726"></a>00726                         <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00727"></a>00727                 } <span class="keywordflow">else</span> <span class="keywordflow">return</span> get_tlb_readhandler(address)-&gt;readd_checked(address, (Bit32u*)(&amp;core_dynrec.readdata));
<a name="l00728"></a>00728         } <span class="keywordflow">else</span> <span class="keywordflow">return</span> mem_unalignedreadd_checked(address, ((Bit32u*)(&amp;core_dynrec.readdata)));
<a name="l00729"></a>00729 }
<a name="l00730"></a>00730 
<a name="l00731"></a>00731 <span class="keywordtype">bool</span> DRC_CALL_CONV mem_writew_checked_drc(PhysPt address,Bit16u val) DRC_FC;
<a name="l00732"></a>00732 <span class="keywordtype">bool</span> DRC_CALL_CONV mem_writew_checked_drc(PhysPt address,Bit16u val) {
<a name="l00733"></a>00733         <span class="keywordflow">if</span> ((address &amp; 0xfff)&lt;0xfff) {
<a name="l00734"></a>00734                 HostPt tlb_addr=get_tlb_write(address);
<a name="l00735"></a>00735                 <span class="keywordflow">if</span> (tlb_addr) {
<a name="l00736"></a>00736                         host_writew(tlb_addr+address,val);
<a name="l00737"></a>00737                         <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00738"></a>00738                 } <span class="keywordflow">else</span> <span class="keywordflow">return</span> get_tlb_writehandler(address)-&gt;writew_checked(address,val);
<a name="l00739"></a>00739         } <span class="keywordflow">else</span> <span class="keywordflow">return</span> mem_unalignedwritew_checked(address,val);
<a name="l00740"></a>00740 }
<a name="l00741"></a>00741 
<a name="l00742"></a>00742 <span class="keywordtype">bool</span> DRC_CALL_CONV mem_writed_checked_drc(PhysPt address,Bit32u val) DRC_FC;
<a name="l00743"></a>00743 <span class="keywordtype">bool</span> DRC_CALL_CONV mem_writed_checked_drc(PhysPt address,Bit32u val) {
<a name="l00744"></a>00744         <span class="keywordflow">if</span> ((address &amp; 0xfff)&lt;0xffd) {
<a name="l00745"></a>00745                 HostPt tlb_addr=get_tlb_write(address);
<a name="l00746"></a>00746                 <span class="keywordflow">if</span> (tlb_addr) {
<a name="l00747"></a>00747                         host_writed(tlb_addr+address,val);
<a name="l00748"></a>00748                         <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00749"></a>00749                 } <span class="keywordflow">else</span> <span class="keywordflow">return</span> get_tlb_writehandler(address)-&gt;writed_checked(address,val);
<a name="l00750"></a>00750         } <span class="keywordflow">else</span> <span class="keywordflow">return</span> mem_unalignedwrited_checked(address,val);
<a name="l00751"></a>00751 }
<a name="l00752"></a>00752 
<a name="l00753"></a>00753 
<a name="l00754"></a>00754 <span class="comment">// functions that enable access to the memory</span>
<a name="l00755"></a>00755 
<a name="l00756"></a>00756 <span class="comment">// read a byte from a given address and store it in reg_dst</span>
<a name="l00757"></a>00757 <span class="keyword">static</span> <span class="keywordtype">void</span> dyn_read_byte(HostReg reg_addr,HostReg reg_dst) {
<a name="l00758"></a>00758         gen_mov_regs(FC_OP1,reg_addr);
<a name="l00759"></a>00759         gen_call_function_raw(mem_readb_checked_drc);
<a name="l00760"></a>00760         dyn_check_exception(FC_RETOP);
<a name="l00761"></a>00761         gen_mov_byte_to_reg_low(reg_dst,&amp;core_dynrec.readdata);
<a name="l00762"></a>00762 }
<a name="l00763"></a>00763 <span class="keyword">static</span> <span class="keywordtype">void</span> dyn_read_byte_canuseword(HostReg reg_addr,HostReg reg_dst) {
<a name="l00764"></a>00764         gen_mov_regs(FC_OP1,reg_addr);
<a name="l00765"></a>00765         gen_call_function_raw(mem_readb_checked_drc);
<a name="l00766"></a>00766         dyn_check_exception(FC_RETOP);
<a name="l00767"></a>00767         gen_mov_byte_to_reg_low_canuseword(reg_dst,&amp;core_dynrec.readdata);
<a name="l00768"></a>00768 }
<a name="l00769"></a>00769 
<a name="l00770"></a>00770 <span class="comment">// write a byte from reg_val into the memory given by the address</span>
<a name="l00771"></a>00771 <span class="keyword">static</span> <span class="keywordtype">void</span> dyn_write_byte(HostReg reg_addr,HostReg reg_val) {
<a name="l00772"></a>00772         gen_mov_regs(FC_OP2,reg_val);
<a name="l00773"></a>00773         gen_mov_regs(FC_OP1,reg_addr);
<a name="l00774"></a>00774         gen_call_function_raw(mem_writeb_checked_drc);
<a name="l00775"></a>00775         dyn_check_exception(FC_RETOP);
<a name="l00776"></a>00776 }
<a name="l00777"></a>00777 
<a name="l00778"></a>00778 <span class="comment">// read a 32bit (dword=true) or 16bit (dword=false) value</span>
<a name="l00779"></a>00779 <span class="comment">// from a given address and store it in reg_dst</span>
<a name="l00780"></a>00780 <span class="keyword">static</span> <span class="keywordtype">void</span> dyn_read_word(HostReg reg_addr,HostReg reg_dst,<span class="keywordtype">bool</span> dword) {
<a name="l00781"></a>00781         gen_mov_regs(FC_OP1,reg_addr);
<a name="l00782"></a>00782         <span class="keywordflow">if</span> (dword) gen_call_function_raw(mem_readd_checked_drc);
<a name="l00783"></a>00783         <span class="keywordflow">else</span> gen_call_function_raw(mem_readw_checked_drc);
<a name="l00784"></a>00784         dyn_check_exception(FC_RETOP);
<a name="l00785"></a>00785         gen_mov_word_to_reg(reg_dst,&amp;core_dynrec.readdata,dword);
<a name="l00786"></a>00786 }
<a name="l00787"></a>00787 
<a name="l00788"></a>00788 <span class="comment">// write a 32bit (dword=true) or 16bit (dword=false) value</span>
<a name="l00789"></a>00789 <span class="comment">// from reg_val into the memory given by the address</span>
<a name="l00790"></a>00790 <span class="keyword">static</span> <span class="keywordtype">void</span> dyn_write_word(HostReg reg_addr,HostReg reg_val,<span class="keywordtype">bool</span> dword) {
<a name="l00791"></a>00791 <span class="comment">//      if (!dword) gen_extend_word(false,reg_val);</span>
<a name="l00792"></a>00792         gen_mov_regs(FC_OP2,reg_val);
<a name="l00793"></a>00793         gen_mov_regs(FC_OP1,reg_addr);
<a name="l00794"></a>00794         <span class="keywordflow">if</span> (dword) gen_call_function_raw(mem_writed_checked_drc);
<a name="l00795"></a>00795         <span class="keywordflow">else</span> gen_call_function_raw(mem_writew_checked_drc);
<a name="l00796"></a>00796         dyn_check_exception(FC_RETOP);
<a name="l00797"></a>00797 }
<a name="l00798"></a>00798 
<a name="l00799"></a>00799 
<a name="l00800"></a>00800 
<a name="l00801"></a>00801 <span class="comment">// effective address calculation helper, op2 has to be present!</span>
<a name="l00802"></a>00802 <span class="comment">// loads op1 into ea_reg and adds the scaled op2 and the immediate to it</span>
<a name="l00803"></a>00803 <span class="keyword">static</span> <span class="keywordtype">void</span> dyn_lea_mem_mem(HostReg ea_reg,<span class="keywordtype">void</span>* op1,<span class="keywordtype">void</span>* op2,Bitu scale,Bits imm) {
<a name="l00804"></a>00804         <span class="keywordflow">if</span> (scale || imm) {
<a name="l00805"></a>00805                 <span class="keywordflow">if</span> (op1!=NULL) {
<a name="l00806"></a>00806                         gen_mov_word_to_reg(ea_reg,op1,<span class="keyword">true</span>);
<a name="l00807"></a>00807                         gen_mov_word_to_reg(TEMP_REG_DRC,op2,<span class="keyword">true</span>);
<a name="l00808"></a>00808 
<a name="l00809"></a>00809                         gen_lea(ea_reg,TEMP_REG_DRC,scale,imm);
<a name="l00810"></a>00810                 } <span class="keywordflow">else</span> {
<a name="l00811"></a>00811                         gen_mov_word_to_reg(ea_reg,op2,<span class="keyword">true</span>);
<a name="l00812"></a>00812                         gen_lea(ea_reg,scale,imm);
<a name="l00813"></a>00813                 }
<a name="l00814"></a>00814         } <span class="keywordflow">else</span> {
<a name="l00815"></a>00815                 gen_mov_word_to_reg(ea_reg,op2,<span class="keyword">true</span>);
<a name="l00816"></a>00816                 <span class="keywordflow">if</span> (op1!=NULL) gen_add(ea_reg,op1);
<a name="l00817"></a>00817         }
<a name="l00818"></a>00818 }
<a name="l00819"></a>00819 
<a name="l00820"></a>00820 <span class="preprocessor">#ifdef DRC_USE_REGS_ADDR</span>
<a name="l00821"></a>00821 <span class="preprocessor"></span><span class="comment">// effective address calculation helper</span>
<a name="l00822"></a>00822 <span class="comment">// loads op1 into ea_reg and adds the scaled op2 and the immediate to it</span>
<a name="l00823"></a>00823 <span class="comment">// op1 is cpu_regs[op1_index], op2 is cpu_regs[op2_index] </span>
<a name="l00824"></a>00824 <span class="keyword">static</span> <span class="keywordtype">void</span> dyn_lea_regval_regval(HostReg ea_reg,Bitu op1_index,Bitu op2_index,Bitu scale,Bits imm) {
<a name="l00825"></a>00825         <span class="keywordflow">if</span> (scale || imm) {
<a name="l00826"></a>00826                 MOV_REG_VAL_TO_HOST_REG(ea_reg,op1_index);
<a name="l00827"></a>00827                 MOV_REG_VAL_TO_HOST_REG(TEMP_REG_DRC,op2_index);
<a name="l00828"></a>00828 
<a name="l00829"></a>00829                 gen_lea(ea_reg,TEMP_REG_DRC,scale,imm);
<a name="l00830"></a>00830         } <span class="keywordflow">else</span> {
<a name="l00831"></a>00831                 MOV_REG_VAL_TO_HOST_REG(ea_reg,op2_index);
<a name="l00832"></a>00832                 ADD_REG_VAL_TO_HOST_REG(ea_reg,op1_index);
<a name="l00833"></a>00833         }
<a name="l00834"></a>00834 }
<a name="l00835"></a>00835 
<a name="l00836"></a>00836 <span class="comment">// effective address calculation helper</span>
<a name="l00837"></a>00837 <span class="comment">// loads op1 into ea_reg and adds the scaled op2 and the immediate to it</span>
<a name="l00838"></a>00838 <span class="comment">// op2 is cpu_regs[op2_index] </span>
<a name="l00839"></a>00839 <span class="keyword">static</span> <span class="keywordtype">void</span> dyn_lea_mem_regval(HostReg ea_reg,<span class="keywordtype">void</span>* op1,Bitu op2_index,Bitu scale,Bits imm) {
<a name="l00840"></a>00840         <span class="keywordflow">if</span> (scale || imm) {
<a name="l00841"></a>00841                 <span class="keywordflow">if</span> (op1!=NULL) {
<a name="l00842"></a>00842                         gen_mov_word_to_reg(ea_reg,op1,<span class="keyword">true</span>);
<a name="l00843"></a>00843                         MOV_REG_VAL_TO_HOST_REG(TEMP_REG_DRC,op2_index);
<a name="l00844"></a>00844 
<a name="l00845"></a>00845                         gen_lea(ea_reg,TEMP_REG_DRC,scale,imm);
<a name="l00846"></a>00846                 } <span class="keywordflow">else</span> {
<a name="l00847"></a>00847                         MOV_REG_VAL_TO_HOST_REG(ea_reg,op2_index);
<a name="l00848"></a>00848                         gen_lea(ea_reg,scale,imm);
<a name="l00849"></a>00849                 }
<a name="l00850"></a>00850         } <span class="keywordflow">else</span> {
<a name="l00851"></a>00851                 MOV_REG_VAL_TO_HOST_REG(ea_reg,op2_index);
<a name="l00852"></a>00852                 <span class="keywordflow">if</span> (op1!=NULL) gen_add(ea_reg,op1);
<a name="l00853"></a>00853         }
<a name="l00854"></a>00854 }
<a name="l00855"></a>00855 <span class="preprocessor">#endif</span>
<a name="l00856"></a>00856 <span class="preprocessor"></span>
<a name="l00857"></a>00857 <span class="preprocessor">#ifdef DRC_USE_SEGS_ADDR</span>
<a name="l00858"></a>00858 <span class="preprocessor"></span><span class="preprocessor">#ifdef DRC_USE_REGS_ADDR</span>
<a name="l00859"></a>00859 <span class="preprocessor"></span><span class="comment">// effective address calculation helper</span>
<a name="l00860"></a>00860 <span class="comment">// loads op1 into ea_reg and adds the scaled op2 and the immediate to it</span>
<a name="l00861"></a>00861 <span class="comment">// op1 is Segs[op1_index], op2 is cpu_regs[op2_index] </span>
<a name="l00862"></a>00862 <span class="keyword">static</span> <span class="keywordtype">void</span> dyn_lea_segphys_regval(HostReg ea_reg,Bitu op1_index,Bitu op2_index,Bitu scale,Bits imm) {
<a name="l00863"></a>00863         <span class="keywordflow">if</span> (scale || imm) {
<a name="l00864"></a>00864                 MOV_SEG_PHYS_TO_HOST_REG(ea_reg,op1_index);
<a name="l00865"></a>00865                 MOV_REG_VAL_TO_HOST_REG(TEMP_REG_DRC,op2_index);
<a name="l00866"></a>00866 
<a name="l00867"></a>00867                 gen_lea(ea_reg,TEMP_REG_DRC,scale,imm);
<a name="l00868"></a>00868         } <span class="keywordflow">else</span> {
<a name="l00869"></a>00869                 MOV_REG_VAL_TO_HOST_REG(ea_reg,op2_index);
<a name="l00870"></a>00870                 ADD_SEG_PHYS_TO_HOST_REG(ea_reg,op1_index);
<a name="l00871"></a>00871         }
<a name="l00872"></a>00872 }
<a name="l00873"></a>00873 
<a name="l00874"></a>00874 <span class="preprocessor">#else</span>
<a name="l00875"></a>00875 <span class="preprocessor"></span>
<a name="l00876"></a>00876 <span class="comment">// effective address calculation helper, op2 has to be present!</span>
<a name="l00877"></a>00877 <span class="comment">// loads op1 into ea_reg and adds the scaled op2 and the immediate to it</span>
<a name="l00878"></a>00878 <span class="comment">// op1 is Segs[op1_index] </span>
<a name="l00879"></a>00879 <span class="keyword">static</span> <span class="keywordtype">void</span> dyn_lea_segphys_mem(HostReg ea_reg,Bitu op1_index,<span class="keywordtype">void</span>* op2,Bitu scale,Bits imm) {
<a name="l00880"></a>00880         <span class="keywordflow">if</span> (scale || imm) {
<a name="l00881"></a>00881                 MOV_SEG_PHYS_TO_HOST_REG(ea_reg,op1_index);
<a name="l00882"></a>00882                 gen_mov_word_to_reg(TEMP_REG_DRC,op2,<span class="keyword">true</span>);
<a name="l00883"></a>00883 
<a name="l00884"></a>00884                 gen_lea(ea_reg,TEMP_REG_DRC,scale,imm);
<a name="l00885"></a>00885         } <span class="keywordflow">else</span> {
<a name="l00886"></a>00886                 gen_mov_word_to_reg(ea_reg,op2,<span class="keyword">true</span>);
<a name="l00887"></a>00887                 ADD_SEG_PHYS_TO_HOST_REG(ea_reg,op1_index);
<a name="l00888"></a>00888         }
<a name="l00889"></a>00889 }
<a name="l00890"></a>00890 <span class="preprocessor">#endif</span>
<a name="l00891"></a>00891 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00892"></a>00892 <span class="preprocessor"></span>
<a name="l00893"></a>00893 <span class="comment">// calculate the effective address and store it in ea_reg</span>
<a name="l00894"></a>00894 <span class="keyword">static</span> <span class="keywordtype">void</span> dyn_fill_ea(HostReg ea_reg,<span class="keywordtype">bool</span> addseg=<span class="keyword">true</span>) {
<a name="l00895"></a>00895         Bit8u seg_base=DRC_SEG_DS;
<a name="l00896"></a>00896         <span class="keywordflow">if</span> (!decode.big_addr) {
<a name="l00897"></a>00897                 Bits imm=0;
<a name="l00898"></a>00898                 <span class="keywordflow">switch</span> (decode.modrm.mod) {
<a name="l00899"></a>00899                 <span class="keywordflow">case</span> 0:imm=0;<span class="keywordflow">break</span>;
<a name="l00900"></a>00900                 <span class="keywordflow">case</span> 1:imm=(Bit8s)decode_fetchb();<span class="keywordflow">break</span>;
<a name="l00901"></a>00901                 <span class="keywordflow">case</span> 2:imm=(Bit16s)decode_fetchw();<span class="keywordflow">break</span>;
<a name="l00902"></a>00902                 }
<a name="l00903"></a>00903                 <span class="keywordflow">switch</span> (decode.modrm.rm) {
<a name="l00904"></a>00904                 <span class="keywordflow">case</span> 0:<span class="comment">// BX+SI</span>
<a name="l00905"></a>00905                         DYN_LEA_REG_VAL_REG_VAL(ea_reg,DRC_REG_EBX,DRC_REG_ESI,0,imm);
<a name="l00906"></a>00906                         <span class="keywordflow">break</span>;
<a name="l00907"></a>00907                 <span class="keywordflow">case</span> 1:<span class="comment">// BX+DI</span>
<a name="l00908"></a>00908                         DYN_LEA_REG_VAL_REG_VAL(ea_reg,DRC_REG_EBX,DRC_REG_EDI,0,imm);
<a name="l00909"></a>00909                         <span class="keywordflow">break</span>;
<a name="l00910"></a>00910                 <span class="keywordflow">case</span> 2:<span class="comment">// BP+SI</span>
<a name="l00911"></a>00911                         DYN_LEA_REG_VAL_REG_VAL(ea_reg,DRC_REG_EBP,DRC_REG_ESI,0,imm);
<a name="l00912"></a>00912                         seg_base=DRC_SEG_SS;
<a name="l00913"></a>00913                         <span class="keywordflow">break</span>;
<a name="l00914"></a>00914                 <span class="keywordflow">case</span> 3:<span class="comment">// BP+DI</span>
<a name="l00915"></a>00915                         DYN_LEA_REG_VAL_REG_VAL(ea_reg,DRC_REG_EBP,DRC_REG_EDI,0,imm);
<a name="l00916"></a>00916                         seg_base=DRC_SEG_SS;
<a name="l00917"></a>00917                         <span class="keywordflow">break</span>;
<a name="l00918"></a>00918                 <span class="keywordflow">case</span> 4:<span class="comment">// SI</span>
<a name="l00919"></a>00919                         MOV_REG_VAL_TO_HOST_REG(ea_reg,DRC_REG_ESI);
<a name="l00920"></a>00920                         <span class="keywordflow">if</span> (imm) gen_add_imm(ea_reg,(Bit32u)imm);
<a name="l00921"></a>00921                         <span class="keywordflow">break</span>;
<a name="l00922"></a>00922                 <span class="keywordflow">case</span> 5:<span class="comment">// DI</span>
<a name="l00923"></a>00923                         MOV_REG_VAL_TO_HOST_REG(ea_reg,DRC_REG_EDI);
<a name="l00924"></a>00924                         <span class="keywordflow">if</span> (imm) gen_add_imm(ea_reg,(Bit32u)imm);
<a name="l00925"></a>00925                         <span class="keywordflow">break</span>;
<a name="l00926"></a>00926                 <span class="keywordflow">case</span> 6:<span class="comment">// imm/BP</span>
<a name="l00927"></a>00927                         <span class="keywordflow">if</span> (!decode.modrm.mod) {
<a name="l00928"></a>00928                                 imm=decode_fetchw();
<a name="l00929"></a>00929                                 gen_mov_dword_to_reg_imm(ea_reg,(Bit32u)imm);
<a name="l00930"></a>00930                                 <span class="keywordflow">goto</span> skip_extend_word;
<a name="l00931"></a>00931                         } <span class="keywordflow">else</span> {
<a name="l00932"></a>00932                                 MOV_REG_VAL_TO_HOST_REG(ea_reg,DRC_REG_EBP);
<a name="l00933"></a>00933                                 gen_add_imm(ea_reg,(Bit32u)imm);
<a name="l00934"></a>00934                                 seg_base=DRC_SEG_SS;
<a name="l00935"></a>00935                         }
<a name="l00936"></a>00936                         <span class="keywordflow">break</span>;
<a name="l00937"></a>00937                 <span class="keywordflow">case</span> 7: <span class="comment">// BX</span>
<a name="l00938"></a>00938                         MOV_REG_VAL_TO_HOST_REG(ea_reg,DRC_REG_EBX);
<a name="l00939"></a>00939                         <span class="keywordflow">if</span> (imm) gen_add_imm(ea_reg,(Bit32u)imm);
<a name="l00940"></a>00940                         <span class="keywordflow">break</span>;
<a name="l00941"></a>00941                 }
<a name="l00942"></a>00942                 <span class="comment">// zero out the high 16bit so ea_reg can be used as full register</span>
<a name="l00943"></a>00943                 gen_extend_word(<span class="keyword">false</span>,ea_reg);
<a name="l00944"></a>00944 skip_extend_word:
<a name="l00945"></a>00945                 <span class="keywordflow">if</span> (addseg) {
<a name="l00946"></a>00946                         <span class="comment">// add the physical segment value if requested</span>
<a name="l00947"></a>00947                         ADD_SEG_PHYS_TO_HOST_REG(ea_reg,(decode.seg_prefix_used ? decode.seg_prefix : seg_base));
<a name="l00948"></a>00948                 }
<a name="l00949"></a>00949         } <span class="keywordflow">else</span> {
<a name="l00950"></a>00950                 Bits imm=0;
<a name="l00951"></a>00951                 Bit8u base_reg=0;
<a name="l00952"></a>00952                 Bit8u scaled_reg;
<a name="l00953"></a>00953                 Bitu scale=0;
<a name="l00954"></a>00954                 <span class="keywordflow">switch</span> (decode.modrm.rm) {
<a name="l00955"></a>00955                 <span class="keywordflow">case</span> 0:base_reg=DRC_REG_EAX;<span class="keywordflow">break</span>;
<a name="l00956"></a>00956                 <span class="keywordflow">case</span> 1:base_reg=DRC_REG_ECX;<span class="keywordflow">break</span>;
<a name="l00957"></a>00957                 <span class="keywordflow">case</span> 2:base_reg=DRC_REG_EDX;<span class="keywordflow">break</span>;
<a name="l00958"></a>00958                 <span class="keywordflow">case</span> 3:base_reg=DRC_REG_EBX;<span class="keywordflow">break</span>;
<a name="l00959"></a>00959                 <span class="keywordflow">case</span> 4: <span class="comment">// SIB</span>
<a name="l00960"></a>00960                         {
<a name="l00961"></a>00961                                 Bitu sib=decode_fetchb();
<a name="l00962"></a>00962                                 <span class="keywordtype">bool</span> scaled_reg_used=<span class="keyword">false</span>;
<a name="l00963"></a>00963                                 <span class="keyword">static</span> Bit8u scaledtable[8]={
<a name="l00964"></a>00964                                         DRC_REG_EAX,DRC_REG_ECX,DRC_REG_EDX,DRC_REG_EBX,
<a name="l00965"></a>00965                                                         0,DRC_REG_EBP,DRC_REG_ESI,DRC_REG_EDI
<a name="l00966"></a>00966                                 };
<a name="l00967"></a>00967                                 <span class="comment">// see if scaling should be used and which register is to be scaled in this case</span>
<a name="l00968"></a>00968                                 <span class="keywordflow">if</span> (((sib &gt;&gt; 3) &amp;7)!=4) scaled_reg_used=<span class="keyword">true</span>;
<a name="l00969"></a>00969                                 scaled_reg=scaledtable[(sib &gt;&gt; 3) &amp;7];
<a name="l00970"></a>00970                                 scale=(sib &gt;&gt; 6);
<a name="l00971"></a>00971 
<a name="l00972"></a>00972                                 <span class="keywordflow">switch</span> (sib &amp; 7) {
<a name="l00973"></a>00973                                 <span class="keywordflow">case</span> 0:base_reg=DRC_REG_EAX;<span class="keywordflow">break</span>;
<a name="l00974"></a>00974                                 <span class="keywordflow">case</span> 1:base_reg=DRC_REG_ECX;<span class="keywordflow">break</span>;
<a name="l00975"></a>00975                                 <span class="keywordflow">case</span> 2:base_reg=DRC_REG_EDX;<span class="keywordflow">break</span>;
<a name="l00976"></a>00976                                 <span class="keywordflow">case</span> 3:base_reg=DRC_REG_EBX;<span class="keywordflow">break</span>;
<a name="l00977"></a>00977                                 <span class="keywordflow">case</span> 4:base_reg=DRC_REG_ESP;seg_base=DRC_SEG_SS;<span class="keywordflow">break</span>;
<a name="l00978"></a>00978                                 <span class="keywordflow">case</span> 5:
<a name="l00979"></a>00979                                         <span class="keywordflow">if</span> (decode.modrm.mod) {
<a name="l00980"></a>00980                                                 base_reg=DRC_REG_EBP;seg_base=DRC_SEG_SS;
<a name="l00981"></a>00981                                         } <span class="keywordflow">else</span> {
<a name="l00982"></a>00982                                                 <span class="comment">// no basereg, maybe scalereg</span>
<a name="l00983"></a>00983                                                 Bitu val;
<a name="l00984"></a>00984                                                 <span class="comment">// try to get a pointer to the next dword code position</span>
<a name="l00985"></a>00985                                                 <span class="keywordflow">if</span> (decode_fetchd_imm(val)) {
<a name="l00986"></a>00986                                                         <span class="comment">// succeeded, use the pointer to avoid code invalidation</span>
<a name="l00987"></a>00987                                                         <span class="keywordflow">if</span> (!addseg) {
<a name="l00988"></a>00988                                                                 <span class="keywordflow">if</span> (!scaled_reg_used) {
<a name="l00989"></a>00989                                                                         gen_mov_word_to_reg(ea_reg,(<span class="keywordtype">void</span>*)val,<span class="keyword">true</span>);
<a name="l00990"></a>00990                                                                 } <span class="keywordflow">else</span> {
<a name="l00991"></a>00991                                                                         DYN_LEA_MEM_REG_VAL(ea_reg,NULL,scaled_reg,scale,0);
<a name="l00992"></a>00992                                                                         gen_add(ea_reg,(<span class="keywordtype">void</span>*)val);
<a name="l00993"></a>00993                                                                 }
<a name="l00994"></a>00994                                                         } <span class="keywordflow">else</span> {
<a name="l00995"></a>00995                                                                 <span class="keywordflow">if</span> (!scaled_reg_used) {
<a name="l00996"></a>00996                                                                         MOV_SEG_PHYS_TO_HOST_REG(ea_reg,(decode.seg_prefix_used ? decode.seg_prefix : seg_base));
<a name="l00997"></a>00997                                                                 } <span class="keywordflow">else</span> {
<a name="l00998"></a>00998                                                                         DYN_LEA_SEG_PHYS_REG_VAL(ea_reg,(decode.seg_prefix_used ? decode.seg_prefix : seg_base),scaled_reg,scale,0);
<a name="l00999"></a>00999                                                                 }
<a name="l01000"></a>01000                                                                 gen_add(ea_reg,(<span class="keywordtype">void</span>*)val);
<a name="l01001"></a>01001                                                         }
<a name="l01002"></a>01002                                                         <span class="keywordflow">return</span>;
<a name="l01003"></a>01003                                                 }
<a name="l01004"></a>01004                                                 <span class="comment">// couldn&#39;t get a pointer, use the current value</span>
<a name="l01005"></a>01005                                                 imm=(Bit32s)val;
<a name="l01006"></a>01006 
<a name="l01007"></a>01007                                                 <span class="keywordflow">if</span> (!addseg) {
<a name="l01008"></a>01008                                                         <span class="keywordflow">if</span> (!scaled_reg_used) {
<a name="l01009"></a>01009                                                                 gen_mov_dword_to_reg_imm(ea_reg,(Bit32u)imm);
<a name="l01010"></a>01010                                                         } <span class="keywordflow">else</span> {
<a name="l01011"></a>01011                                                                 DYN_LEA_MEM_REG_VAL(ea_reg,NULL,scaled_reg,scale,imm);
<a name="l01012"></a>01012                                                         }
<a name="l01013"></a>01013                                                 } <span class="keywordflow">else</span> {
<a name="l01014"></a>01014                                                         <span class="keywordflow">if</span> (!scaled_reg_used) {
<a name="l01015"></a>01015                                                                 MOV_SEG_PHYS_TO_HOST_REG(ea_reg,(decode.seg_prefix_used ? decode.seg_prefix : seg_base));
<a name="l01016"></a>01016                                                                 <span class="keywordflow">if</span> (imm) gen_add_imm(ea_reg,(Bit32u)imm);
<a name="l01017"></a>01017                                                         } <span class="keywordflow">else</span> {
<a name="l01018"></a>01018                                                                 DYN_LEA_SEG_PHYS_REG_VAL(ea_reg,(decode.seg_prefix_used ? decode.seg_prefix : seg_base),scaled_reg,scale,imm);
<a name="l01019"></a>01019                                                         }
<a name="l01020"></a>01020                                                 }
<a name="l01021"></a>01021 
<a name="l01022"></a>01022                                                 <span class="keywordflow">return</span>;
<a name="l01023"></a>01023                                         }
<a name="l01024"></a>01024                                         <span class="keywordflow">break</span>;
<a name="l01025"></a>01025                                 <span class="keywordflow">case</span> 6:base_reg=DRC_REG_ESI;<span class="keywordflow">break</span>;
<a name="l01026"></a>01026                                 <span class="keywordflow">case</span> 7:base_reg=DRC_REG_EDI;<span class="keywordflow">break</span>;
<a name="l01027"></a>01027                                 }
<a name="l01028"></a>01028                                 <span class="comment">// basereg, maybe scalereg</span>
<a name="l01029"></a>01029                                 <span class="keywordflow">switch</span> (decode.modrm.mod) {
<a name="l01030"></a>01030                                 <span class="keywordflow">case</span> 1:
<a name="l01031"></a>01031                                         imm=(Bit8s)decode_fetchb();
<a name="l01032"></a>01032                                         <span class="keywordflow">break</span>;
<a name="l01033"></a>01033                                 <span class="keywordflow">case</span> 2: {
<a name="l01034"></a>01034                                         Bitu val;
<a name="l01035"></a>01035                                         <span class="comment">// try to get a pointer to the next dword code position</span>
<a name="l01036"></a>01036                                         <span class="keywordflow">if</span> (decode_fetchd_imm(val)) {
<a name="l01037"></a>01037                                                 <span class="comment">// succeeded, use the pointer to avoid code invalidation</span>
<a name="l01038"></a>01038                                                 <span class="keywordflow">if</span> (!addseg) {
<a name="l01039"></a>01039                                                         <span class="keywordflow">if</span> (!scaled_reg_used) {
<a name="l01040"></a>01040                                                                 MOV_REG_VAL_TO_HOST_REG(ea_reg,base_reg);
<a name="l01041"></a>01041                                                                 gen_add(ea_reg,(<span class="keywordtype">void</span>*)val);
<a name="l01042"></a>01042                                                         } <span class="keywordflow">else</span> {
<a name="l01043"></a>01043                                                                 DYN_LEA_REG_VAL_REG_VAL(ea_reg,base_reg,scaled_reg,scale,0);
<a name="l01044"></a>01044                                                                 gen_add(ea_reg,(<span class="keywordtype">void</span>*)val);
<a name="l01045"></a>01045                                                         }
<a name="l01046"></a>01046                                                 } <span class="keywordflow">else</span> {
<a name="l01047"></a>01047                                                         <span class="keywordflow">if</span> (!scaled_reg_used) {
<a name="l01048"></a>01048                                                                 MOV_SEG_PHYS_TO_HOST_REG(ea_reg,(decode.seg_prefix_used ? decode.seg_prefix : seg_base));
<a name="l01049"></a>01049                                                         } <span class="keywordflow">else</span> {
<a name="l01050"></a>01050                                                                 DYN_LEA_SEG_PHYS_REG_VAL(ea_reg,(decode.seg_prefix_used ? decode.seg_prefix : seg_base),scaled_reg,scale,0);
<a name="l01051"></a>01051                                                         }
<a name="l01052"></a>01052                                                         ADD_REG_VAL_TO_HOST_REG(ea_reg,base_reg);
<a name="l01053"></a>01053                                                         gen_add(ea_reg,(<span class="keywordtype">void</span>*)val);
<a name="l01054"></a>01054                                                 }
<a name="l01055"></a>01055                                                 <span class="keywordflow">return</span>;
<a name="l01056"></a>01056                                         }
<a name="l01057"></a>01057                                         <span class="comment">// couldn&#39;t get a pointer, use the current value</span>
<a name="l01058"></a>01058                                         imm=(Bit32s)val;
<a name="l01059"></a>01059                                         <span class="keywordflow">break</span>;
<a name="l01060"></a>01060                                         }
<a name="l01061"></a>01061                                 }
<a name="l01062"></a>01062 
<a name="l01063"></a>01063                                 <span class="keywordflow">if</span> (!addseg) {
<a name="l01064"></a>01064                                         <span class="keywordflow">if</span> (!scaled_reg_used) {
<a name="l01065"></a>01065                                                 MOV_REG_VAL_TO_HOST_REG(ea_reg,base_reg);
<a name="l01066"></a>01066                                                 gen_add_imm(ea_reg,(Bit32u)imm);
<a name="l01067"></a>01067                                         } <span class="keywordflow">else</span> {
<a name="l01068"></a>01068                                                 DYN_LEA_REG_VAL_REG_VAL(ea_reg,base_reg,scaled_reg,scale,imm);
<a name="l01069"></a>01069                                         }
<a name="l01070"></a>01070                                 } <span class="keywordflow">else</span> {
<a name="l01071"></a>01071                                         <span class="keywordflow">if</span> (!scaled_reg_used) {
<a name="l01072"></a>01072                                                 MOV_SEG_PHYS_TO_HOST_REG(ea_reg,(decode.seg_prefix_used ? decode.seg_prefix : seg_base));
<a name="l01073"></a>01073                                                 ADD_REG_VAL_TO_HOST_REG(ea_reg,base_reg);
<a name="l01074"></a>01074                                                 <span class="keywordflow">if</span> (imm) gen_add_imm(ea_reg,(Bit32u)imm);
<a name="l01075"></a>01075                                         } <span class="keywordflow">else</span> {
<a name="l01076"></a>01076                                                 DYN_LEA_SEG_PHYS_REG_VAL(ea_reg,(decode.seg_prefix_used ? decode.seg_prefix : seg_base),scaled_reg,scale,imm);
<a name="l01077"></a>01077                                                 ADD_REG_VAL_TO_HOST_REG(ea_reg,base_reg);
<a name="l01078"></a>01078                                         }
<a name="l01079"></a>01079                                 }
<a name="l01080"></a>01080 
<a name="l01081"></a>01081                                 <span class="keywordflow">return</span>;
<a name="l01082"></a>01082                         }       
<a name="l01083"></a>01083                         <span class="keywordflow">break</span>;  <span class="comment">// SIB Break</span>
<a name="l01084"></a>01084                 <span class="keywordflow">case</span> 5:
<a name="l01085"></a>01085                         <span class="keywordflow">if</span> (decode.modrm.mod) {
<a name="l01086"></a>01086                                 base_reg=DRC_REG_EBP;seg_base=DRC_SEG_SS;
<a name="l01087"></a>01087                         } <span class="keywordflow">else</span> {
<a name="l01088"></a>01088                                 <span class="comment">// no base, no scalereg</span>
<a name="l01089"></a>01089 
<a name="l01090"></a>01090                                 imm=(Bit32s)decode_fetchd();
<a name="l01091"></a>01091                                 <span class="keywordflow">if</span> (!addseg) {
<a name="l01092"></a>01092                                         gen_mov_dword_to_reg_imm(ea_reg,(Bit32u)imm);
<a name="l01093"></a>01093                                 } <span class="keywordflow">else</span> {
<a name="l01094"></a>01094                                         MOV_SEG_PHYS_TO_HOST_REG(ea_reg,(decode.seg_prefix_used ? decode.seg_prefix : seg_base));
<a name="l01095"></a>01095                                         <span class="keywordflow">if</span> (imm) gen_add_imm(ea_reg,(Bit32u)imm);
<a name="l01096"></a>01096                                 }
<a name="l01097"></a>01097 
<a name="l01098"></a>01098                                 <span class="keywordflow">return</span>;
<a name="l01099"></a>01099                         }
<a name="l01100"></a>01100                         <span class="keywordflow">break</span>;
<a name="l01101"></a>01101                 <span class="keywordflow">case</span> 6:base_reg=DRC_REG_ESI;<span class="keywordflow">break</span>;
<a name="l01102"></a>01102                 <span class="keywordflow">case</span> 7:base_reg=DRC_REG_EDI;<span class="keywordflow">break</span>;
<a name="l01103"></a>01103                 }
<a name="l01104"></a>01104 
<a name="l01105"></a>01105                 <span class="comment">// no scalereg, but basereg</span>
<a name="l01106"></a>01106 
<a name="l01107"></a>01107                 <span class="keywordflow">switch</span> (decode.modrm.mod) {
<a name="l01108"></a>01108                 <span class="keywordflow">case</span> 1:
<a name="l01109"></a>01109                         imm=(Bit8s)decode_fetchb();
<a name="l01110"></a>01110                         <span class="keywordflow">break</span>;
<a name="l01111"></a>01111                 <span class="keywordflow">case</span> 2: {
<a name="l01112"></a>01112                         Bitu val;
<a name="l01113"></a>01113                         <span class="comment">// try to get a pointer to the next dword code position</span>
<a name="l01114"></a>01114                         <span class="keywordflow">if</span> (decode_fetchd_imm(val)) {
<a name="l01115"></a>01115                                 <span class="comment">// succeeded, use the pointer to avoid code invalidation</span>
<a name="l01116"></a>01116                                 <span class="keywordflow">if</span> (!addseg) {
<a name="l01117"></a>01117                                         MOV_REG_VAL_TO_HOST_REG(ea_reg,base_reg);
<a name="l01118"></a>01118                                         gen_add(ea_reg,(<span class="keywordtype">void</span>*)val);
<a name="l01119"></a>01119                                 } <span class="keywordflow">else</span> {
<a name="l01120"></a>01120                                         MOV_SEG_PHYS_TO_HOST_REG(ea_reg,(decode.seg_prefix_used ? decode.seg_prefix : seg_base));
<a name="l01121"></a>01121                                         ADD_REG_VAL_TO_HOST_REG(ea_reg,base_reg);
<a name="l01122"></a>01122                                         gen_add(ea_reg,(<span class="keywordtype">void</span>*)val);
<a name="l01123"></a>01123                                 }
<a name="l01124"></a>01124                                 <span class="keywordflow">return</span>;
<a name="l01125"></a>01125                         }
<a name="l01126"></a>01126                         <span class="comment">// couldn&#39;t get a pointer, use the current value</span>
<a name="l01127"></a>01127                         imm=(Bit32s)val;
<a name="l01128"></a>01128                         <span class="keywordflow">break</span>;
<a name="l01129"></a>01129                         }
<a name="l01130"></a>01130                 }
<a name="l01131"></a>01131 
<a name="l01132"></a>01132                 <span class="keywordflow">if</span> (!addseg) {
<a name="l01133"></a>01133                         MOV_REG_VAL_TO_HOST_REG(ea_reg,base_reg);
<a name="l01134"></a>01134                         <span class="keywordflow">if</span> (imm) gen_add_imm(ea_reg,(Bit32u)imm);
<a name="l01135"></a>01135                 } <span class="keywordflow">else</span> {
<a name="l01136"></a>01136                         MOV_SEG_PHYS_TO_HOST_REG(ea_reg,(decode.seg_prefix_used ? decode.seg_prefix : seg_base));
<a name="l01137"></a>01137                         ADD_REG_VAL_TO_HOST_REG(ea_reg,base_reg);
<a name="l01138"></a>01138                         <span class="keywordflow">if</span> (imm) gen_add_imm(ea_reg,(Bit32u)imm);
<a name="l01139"></a>01139                 }
<a name="l01140"></a>01140         }
<a name="l01141"></a>01141 }
<a name="l01142"></a>01142 
<a name="l01143"></a>01143 
<a name="l01144"></a>01144 
<a name="l01145"></a>01145 <span class="comment">// add code that checks if port access is allowed</span>
<a name="l01146"></a>01146 <span class="comment">// the port is given in a register</span>
<a name="l01147"></a>01147 <span class="keyword">static</span> <span class="keywordtype">void</span> dyn_add_iocheck(HostReg reg_port,Bitu access_size) {
<a name="l01148"></a>01148         <span class="keywordflow">if</span> (cpu.pmode) {
<a name="l01149"></a>01149                 gen_call_function_RI(CPU_IO_Exception,reg_port,access_size);
<a name="l01150"></a>01150                 dyn_check_exception(FC_RETOP);
<a name="l01151"></a>01151         }
<a name="l01152"></a>01152 }
<a name="l01153"></a>01153 
<a name="l01154"></a>01154 <span class="comment">// add code that checks if port access is allowed</span>
<a name="l01155"></a>01155 <span class="comment">// the port is a constant</span>
<a name="l01156"></a>01156 <span class="keyword">static</span> <span class="keywordtype">void</span> dyn_add_iocheck_var(Bit8u accessed_port,Bitu access_size) {
<a name="l01157"></a>01157         <span class="keywordflow">if</span> (cpu.pmode) {
<a name="l01158"></a>01158                 gen_call_function_II(CPU_IO_Exception,accessed_port,access_size);
<a name="l01159"></a>01159                 dyn_check_exception(FC_RETOP);
<a name="l01160"></a>01160         }
<a name="l01161"></a>01161 }
<a name="l01162"></a>01162 
<a name="l01163"></a>01163 
<a name="l01164"></a>01164 
<a name="l01165"></a>01165 <span class="comment">// save back the address register</span>
<a name="l01166"></a>01166 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_protect_addr_reg(<span class="keywordtype">void</span>) {
<a name="l01167"></a>01167 <span class="preprocessor">#ifdef DRC_PROTECT_ADDR_REG</span>
<a name="l01168"></a>01168 <span class="preprocessor"></span>        gen_mov_word_from_reg(FC_ADDR,&amp;core_dynrec.protected_regs[FC_ADDR],<span class="keyword">true</span>);
<a name="l01169"></a>01169 <span class="preprocessor">#endif</span>
<a name="l01170"></a>01170 <span class="preprocessor"></span>}
<a name="l01171"></a>01171 
<a name="l01172"></a>01172 <span class="comment">// restore the address register</span>
<a name="l01173"></a>01173 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_restore_addr_reg(<span class="keywordtype">void</span>) {
<a name="l01174"></a>01174 <span class="preprocessor">#ifdef DRC_PROTECT_ADDR_REG</span>
<a name="l01175"></a>01175 <span class="preprocessor"></span>        gen_mov_word_to_reg(FC_ADDR,&amp;core_dynrec.protected_regs[FC_ADDR],<span class="keyword">true</span>);
<a name="l01176"></a>01176 <span class="preprocessor">#endif</span>
<a name="l01177"></a>01177 <span class="preprocessor"></span>}
<a name="l01178"></a>01178 
<a name="l01179"></a>01179 <span class="comment">// save back an arbitrary register</span>
<a name="l01180"></a>01180 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_protect_reg(HostReg reg) {
<a name="l01181"></a>01181         gen_mov_word_from_reg(reg,&amp;core_dynrec.protected_regs[reg],<span class="keyword">true</span>);
<a name="l01182"></a>01182 }
<a name="l01183"></a>01183 
<a name="l01184"></a>01184 <span class="comment">// restore an arbitrary register</span>
<a name="l01185"></a>01185 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_restore_reg(HostReg reg) {
<a name="l01186"></a>01186         gen_mov_word_to_reg(reg,&amp;core_dynrec.protected_regs[reg],<span class="keyword">true</span>);
<a name="l01187"></a>01187 }
<a name="l01188"></a>01188 
<a name="l01189"></a>01189 <span class="comment">// restore an arbitrary register into a different register</span>
<a name="l01190"></a>01190 <span class="keyword">static</span> <span class="keywordtype">void</span> gen_restore_reg(HostReg reg,HostReg dest_reg) {
<a name="l01191"></a>01191         gen_mov_word_to_reg(dest_reg,&amp;core_dynrec.protected_regs[reg],<span class="keyword">true</span>);
<a name="l01192"></a>01192 }
<a name="l01193"></a>01193 
<a name="l01194"></a>01194 
<a name="l01195"></a>01195 
<a name="l01196"></a>01196 <span class="comment">// flags optimization functions</span>
<a name="l01197"></a>01197 <span class="comment">// they try to find out if a function can be replaced by another</span>
<a name="l01198"></a>01198 <span class="comment">// one that does not generate any flags at all</span>
<a name="l01199"></a>01199 
<a name="l01200"></a>01200 <span class="keyword">static</span> Bitu mf_functions_num=0;
<a name="l01201"></a>01201 <span class="keyword">static</span> <span class="keyword">struct </span>{
<a name="l01202"></a>01202         Bit8u* pos;
<a name="l01203"></a>01203         <span class="keywordtype">void</span>* fct_ptr;
<a name="l01204"></a>01204         Bitu ftype;
<a name="l01205"></a>01205 } mf_functions[64];
<a name="l01206"></a>01206 
<a name="l01207"></a>01207 <span class="keyword">static</span> <span class="keywordtype">void</span> InitFlagsOptimization(<span class="keywordtype">void</span>) {
<a name="l01208"></a>01208         mf_functions_num=0;
<a name="l01209"></a>01209 }
<a name="l01210"></a>01210 
<a name="l01211"></a>01211 <span class="comment">// replace all queued functions with their simpler variants</span>
<a name="l01212"></a>01212 <span class="comment">// because the current instruction destroys all condition flags and</span>
<a name="l01213"></a>01213 <span class="comment">// the flags are not required before</span>
<a name="l01214"></a>01214 <span class="keyword">static</span> <span class="keywordtype">void</span> InvalidateFlags(<span class="keywordtype">void</span>) {
<a name="l01215"></a>01215 <span class="preprocessor">#ifdef DRC_FLAGS_INVALIDATION</span>
<a name="l01216"></a>01216 <span class="preprocessor"></span>        <span class="keywordflow">for</span> (Bitu ct=0; ct&lt;mf_functions_num; ct++) {
<a name="l01217"></a>01217                 gen_fill_function_ptr(mf_functions[ct].pos,mf_functions[ct].fct_ptr,mf_functions[ct].ftype);
<a name="l01218"></a>01218         }
<a name="l01219"></a>01219         mf_functions_num=0;
<a name="l01220"></a>01220 <span class="preprocessor">#endif</span>
<a name="l01221"></a>01221 <span class="preprocessor"></span>}
<a name="l01222"></a>01222 
<a name="l01223"></a>01223 <span class="comment">// replace all queued functions with their simpler variants</span>
<a name="l01224"></a>01224 <span class="comment">// because the current instruction destroys all condition flags and</span>
<a name="l01225"></a>01225 <span class="comment">// the flags are not required before</span>
<a name="l01226"></a>01226 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> <span class="keywordtype">void</span> InvalidateFlags(<span class="keyword">const</span> T current_simple_function,Bitu flags_type) {
<a name="l01227"></a>01227 <span class="preprocessor">#ifdef DRC_FLAGS_INVALIDATION</span>
<a name="l01228"></a>01228 <span class="preprocessor"></span>        <span class="keywordflow">for</span> (Bitu ct=0; ct&lt;mf_functions_num; ct++) {
<a name="l01229"></a>01229                 gen_fill_function_ptr(mf_functions[ct].pos,mf_functions[ct].fct_ptr,mf_functions[ct].ftype);
<a name="l01230"></a>01230         }
<a name="l01231"></a>01231         mf_functions_num=1;
<a name="l01232"></a>01232         mf_functions[0].pos=cache.pos;
<a name="l01233"></a>01233         mf_functions[0].fct_ptr=<span class="keyword">reinterpret_cast&lt;</span><span class="keywordtype">void</span>*<span class="keyword">&gt;</span>((uintptr_t)current_simple_function);
<a name="l01234"></a>01234         mf_functions[0].ftype=flags_type;
<a name="l01235"></a>01235 <span class="preprocessor">#endif</span>
<a name="l01236"></a>01236 <span class="preprocessor"></span>}
<a name="l01237"></a>01237 
<a name="l01238"></a>01238 <span class="comment">// enqueue this instruction, if later an instruction is encountered that</span>
<a name="l01239"></a>01239 <span class="comment">// destroys all condition flags and the flags weren&#39;t needed in-between</span>
<a name="l01240"></a>01240 <span class="comment">// this function can be replaced by a simpler one as well</span>
<a name="l01241"></a>01241 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> <span class="keywordtype">void</span> InvalidateFlagsPartially(<span class="keyword">const</span> T current_simple_function,Bitu flags_type) {
<a name="l01242"></a>01242 <span class="preprocessor">#ifdef DRC_FLAGS_INVALIDATION</span>
<a name="l01243"></a>01243 <span class="preprocessor"></span>        mf_functions[mf_functions_num].pos=cache.pos;
<a name="l01244"></a>01244         mf_functions[mf_functions_num].fct_ptr=<span class="keyword">reinterpret_cast&lt;</span><span class="keywordtype">void</span>*<span class="keyword">&gt;</span>((uintptr_t)current_simple_function);
<a name="l01245"></a>01245         mf_functions[mf_functions_num].ftype=flags_type;
<a name="l01246"></a>01246         mf_functions_num++;
<a name="l01247"></a>01247 <span class="preprocessor">#endif</span>
<a name="l01248"></a>01248 <span class="preprocessor"></span>}
<a name="l01249"></a>01249 
<a name="l01250"></a>01250 <span class="comment">// enqueue this instruction, if later an instruction is encountered that</span>
<a name="l01251"></a>01251 <span class="comment">// destroys all condition flags and the flags weren&#39;t needed in-between</span>
<a name="l01252"></a>01252 <span class="comment">// this function can be replaced by a simpler one as well</span>
<a name="l01253"></a>01253 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> <span class="keywordtype">void</span> InvalidateFlagsPartially(<span class="keyword">const</span> T current_simple_function,DRC_PTR_SIZE_IM cpos,Bitu flags_type) {
<a name="l01254"></a>01254 <span class="preprocessor">#ifdef DRC_FLAGS_INVALIDATION</span>
<a name="l01255"></a>01255 <span class="preprocessor"></span>        mf_functions[mf_functions_num].pos=(Bit8u*)cpos;
<a name="l01256"></a>01256         mf_functions[mf_functions_num].fct_ptr=<span class="keyword">reinterpret_cast&lt;</span><span class="keywordtype">void</span>*<span class="keyword">&gt;</span>((uintptr_t)current_simple_function);
<a name="l01257"></a>01257         mf_functions[mf_functions_num].ftype=flags_type;
<a name="l01258"></a>01258         mf_functions_num++;
<a name="l01259"></a>01259 <span class="preprocessor">#endif</span>
<a name="l01260"></a>01260 <span class="preprocessor"></span>}
<a name="l01261"></a>01261 
<a name="l01262"></a>01262 <span class="comment">// the current function needs the condition flags thus reset the queue</span>
<a name="l01263"></a>01263 <span class="keyword">static</span> <span class="keywordtype">void</span> AcquireFlags(Bitu flags_mask) {
<a name="l01264"></a>01264         (void)flags_mask;
<a name="l01265"></a>01265 
<a name="l01266"></a>01266 <span class="preprocessor">#ifdef DRC_FLAGS_INVALIDATION</span>
<a name="l01267"></a>01267 <span class="preprocessor"></span>        mf_functions_num=0;
<a name="l01268"></a>01268 <span class="preprocessor">#endif</span>
<a name="l01269"></a>01269 <span class="preprocessor"></span>}
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue Oct 1 2019 18:06:23 for DOSBox-X by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.0
</small></address>

</body>
</html>
