// Seed: 2688045355
module module_0;
  assign id_1 = -1'd0;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  for (id_7 = -1'b0; 1; id_1 = id_2)
  always begin : LABEL_0
    id_6 = -1;
  end
  always id_5 <= id_7;
  always id_1 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
  wire id_1;
  assign module_0.id_1 = 0;
  wire id_2;
endmodule
