// Seed: 2260247182
`timescale 1ps / 1 ps
module module_0 #(
    parameter id_7 = 32'd16
) (
    output id_2,
    input  id_3
);
  logic id_4;
  logic id_5 = id_1[1], id_6;
  type_1 _id_7 (
      1,
      1 == id_1,
      1,
      1'b0
  );
  logic id_8;
  assign id_6 = id_3[id_7];
endmodule
