import chisel3._
import chisel3.util._
import lib.ControlBus


class Stage4_MEM(fpga: Boolean, mem_size: Int) extends Module {
  val io = IO(new Bundle{

  })

  // Data memory

  // Calculate data to write

  // Output

}
