1 2 3 4 
2 3 4 5 
3 4 5 6 
4 5 6 7 
5 6 7 8 
6 7 8 9 
7 8 9 10 
8 9 10 11 

70 80 90 100 
96 110 124 138 
122 140 158 176 
148 170 192 214 

70 80 90 100 
96 110 124 138 
122 140 158 176 
148 170 192 214 

Test Passes:
Unable to checkout a license. Make sure your license file environment variable (e.g., LM_LICENSE_FILE)
is set correctly and then run 'lmutil lmdiag' to diagnose the problem.
Unable to checkout a license.  Vsim is closing.
** Fatal: Invalid license environment. Application closing.
1 2 3 4 
2 3 4 5 
3 4 5 6 
4 5 6 7 
5 6 7 8 
6 7 8 9 
7 8 9 10 
8 9 10 11 

70 80 90 100 
96 110 124 138 
122 140 158 176 
148 170 192 214 

70 80 90 100 
96 110 124 138 
122 140 158 176 
148 170 192 214 

Test Passes:
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_matrixmul_top -prj matrixmul.prj --initfile /opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s matrixmul 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreas/github/bachelor_project_HLS/hls/misc/matmul/hls_matmul/matrixmul_1b/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreas/github/bachelor_project_HLS/hls/misc/matmul/hls_matmul/matrixmul_1b/sim/vhdl/AESL_autobram_a.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_autobram_a
INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreas/github/bachelor_project_HLS/hls/misc/matmul/hls_matmul/matrixmul_1b/sim/vhdl/matrixmul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity matrixmul
INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreas/github/bachelor_project_HLS/hls/misc/matmul/hls_matmul/matrixmul_1b/sim/vhdl/matrixmul_mux_42_bkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity matrixmul_mux_42_bkb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreas/github/bachelor_project_HLS/hls/misc/matmul/hls_matmul/matrixmul_1b/sim/vhdl/matrixmul_mul_32scud.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity matrixmul_mul_32scud_MulnS_0
INFO: [VRFC 10-307] analyzing entity matrixmul_mul_32scud
INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreas/github/bachelor_project_HLS/hls/misc/matmul/hls_matmul/matrixmul_1b/sim/vhdl/matrixmul.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_matrixmul_top
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.matrixmul_mux_42_bkb [\matrixmul_mux_42_bkb(id=1,din5_...]
Compiling architecture behav of entity xil_defaultlib.matrixmul_mul_32scud_MulnS_0 [matrixmul_mul_32scud_mulns_0_def...]
Compiling architecture arch of entity xil_defaultlib.matrixmul_mul_32scud [\matrixmul_mul_32scud(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.matrixmul [matrixmul_default]
Compiling architecture behav of entity xil_defaultlib.AESL_autobram_a [aesl_autobram_a_default]
Compiling architecture behav of entity xil_defaultlib.apatb_matrixmul_top
Built simulation snapshot matrixmul

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/andreas/github/bachelor_project_HLS/hls/misc/matmul/hls_matmul/matrixmul_1b/sim/vhdl/xsim.dir/matrixmul/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/andreas/github/bachelor_project_HLS/hls/misc/matmul/hls_matmul/matrixmul_1b/sim/vhdl/xsim.dir/matrixmul/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr  5 09:15:02 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr  5 09:15:02 2017...

****** xsim v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/matrixmul/xsim_script.tcl
# xsim {matrixmul} -autoloadwcfg -tclbatch {matrixmul.tcl}
Vivado Simulator 2016.4
Time resolution is 1 ps
source matrixmul.tcl
## run all
Note: simulation done!
Time: 2765 ns  Iteration: 1  Process: /apatb_matrixmul_top/generate_sim_done_proc  File: /home/andreas/github/bachelor_project_HLS/hls/misc/matmul/hls_matmul/matrixmul_1b/sim/vhdl/matrixmul.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 2765 ns  Iteration: 1  Process: /apatb_matrixmul_top/generate_sim_done_proc  File: /home/andreas/github/bachelor_project_HLS/hls/misc/matmul/hls_matmul/matrixmul_1b/sim/vhdl/matrixmul.autotb.vhd
$finish called at time : 2765 ns
## quit
INFO: [Common 17-206] Exiting xsim at Wed Apr  5 09:15:12 2017...
1 2 3 4 
2 3 4 5 
3 4 5 6 
4 5 6 7 
5 6 7 8 
6 7 8 9 
7 8 9 10 
8 9 10 11 

70 80 90 100 
96 110 124 138 
122 140 158 176 
148 170 192 214 

70 80 90 100 
96 110 124 138 
122 140 158 176 
148 170 192 214 

Test Passes:
