[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/FuncIoTypespec/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<1501> s<1500> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<23> s<3> l<1:1> el<1:7>
n<shift> u<3> t<StringConst> p<23> s<22> l<1:8> el<1:13>
n<a> u<4> t<StringConst> p<7> s<6> l<1:14> el<1:15>
n<> u<5> t<Constant_bit_select> p<6> l<1:15> el<1:15>
n<> u<6> t<Constant_select> p<7> c<5> l<1:15> el<1:15>
n<> u<7> t<Port_reference> p<8> c<4> l<1:14> el<1:15>
n<> u<8> t<Port_expression> p<9> c<7> l<1:14> el<1:15>
n<> u<9> t<Port> p<22> c<8> s<15> l<1:14> el<1:15>
n<s> u<10> t<StringConst> p<13> s<12> l<1:16> el<1:17>
n<> u<11> t<Constant_bit_select> p<12> l<1:17> el<1:17>
n<> u<12> t<Constant_select> p<13> c<11> l<1:17> el<1:17>
n<> u<13> t<Port_reference> p<14> c<10> l<1:16> el<1:17>
n<> u<14> t<Port_expression> p<15> c<13> l<1:16> el<1:17>
n<> u<15> t<Port> p<22> c<14> s<21> l<1:16> el<1:17>
n<z> u<16> t<StringConst> p<19> s<18> l<1:18> el<1:19>
n<> u<17> t<Constant_bit_select> p<18> l<1:19> el<1:19>
n<> u<18> t<Constant_select> p<19> c<17> l<1:19> el<1:19>
n<> u<19> t<Port_reference> p<20> c<16> l<1:18> el<1:19>
n<> u<20> t<Port_expression> p<21> c<19> l<1:18> el<1:19>
n<> u<21> t<Port> p<22> c<20> l<1:18> el<1:19>
n<> u<22> t<List_of_ports> p<23> c<9> l<1:13> el<1:20>
n<> u<23> t<Module_nonansi_header> p<1294> c<2> s<40> l<1:1> el<1:21>
n<> u<24> t<Data_type_or_implicit> p<34> s<33> l<2:16> el<2:16>
n<width_a> u<25> t<StringConst> p<32> s<31> l<2:16> el<2:23>
n<4> u<26> t<IntConst> p<27> l<2:26> el<2:27>
n<> u<27> t<Primary_literal> p<28> c<26> l<2:26> el<2:27>
n<> u<28> t<Constant_primary> p<29> c<27> l<2:26> el<2:27>
n<> u<29> t<Constant_expression> p<30> c<28> l<2:26> el<2:27>
n<> u<30> t<Constant_mintypmax_expression> p<31> c<29> l<2:26> el<2:27>
n<> u<31> t<Constant_param_expression> p<32> c<30> l<2:26> el<2:27>
n<> u<32> t<Param_assignment> p<33> c<25> l<2:16> el<2:27>
n<> u<33> t<List_of_param_assignments> p<34> c<32> l<2:16> el<2:27>
n<> u<34> t<Parameter_declaration> p<35> c<24> l<2:3> el<2:27>
n<> u<35> t<Package_or_generate_item_declaration> p<36> c<34> l<2:3> el<2:28>
n<> u<36> t<Module_or_generate_item_declaration> p<37> c<35> l<2:3> el<2:28>
n<> u<37> t<Module_common_item> p<38> c<36> l<2:3> el<2:28>
n<> u<38> t<Module_or_generate_item> p<39> c<37> l<2:3> el<2:28>
n<> u<39> t<Non_port_module_item> p<40> c<38> l<2:3> el<2:28>
n<> u<40> t<Module_item> p<1294> c<39> s<57> l<2:3> el<2:28>
n<> u<41> t<Data_type_or_implicit> p<51> s<50> l<3:16> el<3:16>
n<signd_a> u<42> t<StringConst> p<49> s<48> l<3:16> el<3:23>
n<1> u<43> t<IntConst> p<44> l<3:26> el<3:27>
n<> u<44> t<Primary_literal> p<45> c<43> l<3:26> el<3:27>
n<> u<45> t<Constant_primary> p<46> c<44> l<3:26> el<3:27>
n<> u<46> t<Constant_expression> p<47> c<45> l<3:26> el<3:27>
n<> u<47> t<Constant_mintypmax_expression> p<48> c<46> l<3:26> el<3:27>
n<> u<48> t<Constant_param_expression> p<49> c<47> l<3:26> el<3:27>
n<> u<49> t<Param_assignment> p<50> c<42> l<3:16> el<3:27>
n<> u<50> t<List_of_param_assignments> p<51> c<49> l<3:16> el<3:27>
n<> u<51> t<Parameter_declaration> p<52> c<41> l<3:3> el<3:27>
n<> u<52> t<Package_or_generate_item_declaration> p<53> c<51> l<3:3> el<3:28>
n<> u<53> t<Module_or_generate_item_declaration> p<54> c<52> l<3:3> el<3:28>
n<> u<54> t<Module_common_item> p<55> c<53> l<3:3> el<3:28>
n<> u<55> t<Module_or_generate_item> p<56> c<54> l<3:3> el<3:28>
n<> u<56> t<Non_port_module_item> p<57> c<55> l<3:3> el<3:28>
n<> u<57> t<Module_item> p<1294> c<56> s<74> l<3:3> el<3:28>
n<> u<58> t<Data_type_or_implicit> p<68> s<67> l<4:16> el<4:16>
n<width_s> u<59> t<StringConst> p<66> s<65> l<4:16> el<4:23>
n<2> u<60> t<IntConst> p<61> l<4:26> el<4:27>
n<> u<61> t<Primary_literal> p<62> c<60> l<4:26> el<4:27>
n<> u<62> t<Constant_primary> p<63> c<61> l<4:26> el<4:27>
n<> u<63> t<Constant_expression> p<64> c<62> l<4:26> el<4:27>
n<> u<64> t<Constant_mintypmax_expression> p<65> c<63> l<4:26> el<4:27>
n<> u<65> t<Constant_param_expression> p<66> c<64> l<4:26> el<4:27>
n<> u<66> t<Param_assignment> p<67> c<59> l<4:16> el<4:27>
n<> u<67> t<List_of_param_assignments> p<68> c<66> l<4:16> el<4:27>
n<> u<68> t<Parameter_declaration> p<69> c<58> l<4:3> el<4:27>
n<> u<69> t<Package_or_generate_item_declaration> p<70> c<68> l<4:3> el<4:28>
n<> u<70> t<Module_or_generate_item_declaration> p<71> c<69> l<4:3> el<4:28>
n<> u<71> t<Module_common_item> p<72> c<70> l<4:3> el<4:28>
n<> u<72> t<Module_or_generate_item> p<73> c<71> l<4:3> el<4:28>
n<> u<73> t<Non_port_module_item> p<74> c<72> l<4:3> el<4:28>
n<> u<74> t<Module_item> p<1294> c<73> s<91> l<4:3> el<4:28>
n<> u<75> t<Data_type_or_implicit> p<85> s<84> l<5:16> el<5:16>
n<width_z> u<76> t<StringConst> p<83> s<82> l<5:16> el<5:23>
n<8> u<77> t<IntConst> p<78> l<5:26> el<5:27>
n<> u<78> t<Primary_literal> p<79> c<77> l<5:26> el<5:27>
n<> u<79> t<Constant_primary> p<80> c<78> l<5:26> el<5:27>
n<> u<80> t<Constant_expression> p<81> c<79> l<5:26> el<5:27>
n<> u<81> t<Constant_mintypmax_expression> p<82> c<80> l<5:26> el<5:27>
n<> u<82> t<Constant_param_expression> p<83> c<81> l<5:26> el<5:27>
n<> u<83> t<Param_assignment> p<84> c<76> l<5:16> el<5:27>
n<> u<84> t<List_of_param_assignments> p<85> c<83> l<5:16> el<5:27>
n<> u<85> t<Parameter_declaration> p<86> c<75> l<5:3> el<5:27>
n<> u<86> t<Package_or_generate_item_declaration> p<87> c<85> l<5:3> el<5:28>
n<> u<87> t<Module_or_generate_item_declaration> p<88> c<86> l<5:3> el<5:28>
n<> u<88> t<Module_common_item> p<89> c<87> l<5:3> el<5:28>
n<> u<89> t<Module_or_generate_item> p<90> c<88> l<5:3> el<5:28>
n<> u<90> t<Non_port_module_item> p<91> c<89> l<5:3> el<5:28>
n<> u<91> t<Module_item> p<1294> c<90> s<114> l<5:3> el<5:28>
n<width_a> u<92> t<StringConst> p<93> l<7:10> el<7:17>
n<> u<93> t<Primary_literal> p<94> c<92> l<7:10> el<7:17>
n<> u<94> t<Constant_primary> p<95> c<93> l<7:10> el<7:17>
n<> u<95> t<Constant_expression> p<101> c<94> s<100> l<7:10> el<7:17>
n<1> u<96> t<IntConst> p<97> l<7:18> el<7:19>
n<> u<97> t<Primary_literal> p<98> c<96> l<7:18> el<7:19>
n<> u<98> t<Constant_primary> p<99> c<97> l<7:18> el<7:19>
n<> u<99> t<Constant_expression> p<101> c<98> l<7:18> el<7:19>
n<> u<100> t<BinOp_Minus> p<101> s<99> l<7:17> el<7:18>
n<> u<101> t<Constant_expression> p<106> c<95> s<105> l<7:10> el<7:19>
n<0> u<102> t<IntConst> p<103> l<7:20> el<7:21>
n<> u<103> t<Primary_literal> p<104> c<102> l<7:20> el<7:21>
n<> u<104> t<Constant_primary> p<105> c<103> l<7:20> el<7:21>
n<> u<105> t<Constant_expression> p<106> c<104> l<7:20> el<7:21>
n<> u<106> t<Constant_range> p<107> c<101> l<7:10> el<7:21>
n<> u<107> t<Packed_dimension> p<108> c<106> l<7:9> el<7:22>
n<> u<108> t<Data_type_or_implicit> p<109> c<107> l<7:9> el<7:22>
n<> u<109> t<Net_port_type> p<112> c<108> s<111> l<7:9> el<7:22>
n<a> u<110> t<StringConst> p<111> l<7:23> el<7:24>
n<> u<111> t<List_of_port_identifiers> p<112> c<110> l<7:23> el<7:24>
n<> u<112> t<Input_declaration> p<113> c<109> l<7:3> el<7:24>
n<> u<113> t<Port_declaration> p<114> c<112> l<7:3> el<7:24>
n<> u<114> t<Module_item> p<1294> c<113> s<137> l<7:3> el<7:25>
n<width_s> u<115> t<StringConst> p<116> l<8:10> el<8:17>
n<> u<116> t<Primary_literal> p<117> c<115> l<8:10> el<8:17>
n<> u<117> t<Constant_primary> p<118> c<116> l<8:10> el<8:17>
n<> u<118> t<Constant_expression> p<124> c<117> s<123> l<8:10> el<8:17>
n<1> u<119> t<IntConst> p<120> l<8:18> el<8:19>
n<> u<120> t<Primary_literal> p<121> c<119> l<8:18> el<8:19>
n<> u<121> t<Constant_primary> p<122> c<120> l<8:18> el<8:19>
n<> u<122> t<Constant_expression> p<124> c<121> l<8:18> el<8:19>
n<> u<123> t<BinOp_Minus> p<124> s<122> l<8:17> el<8:18>
n<> u<124> t<Constant_expression> p<129> c<118> s<128> l<8:10> el<8:19>
n<0> u<125> t<IntConst> p<126> l<8:20> el<8:21>
n<> u<126> t<Primary_literal> p<127> c<125> l<8:20> el<8:21>
n<> u<127> t<Constant_primary> p<128> c<126> l<8:20> el<8:21>
n<> u<128> t<Constant_expression> p<129> c<127> l<8:20> el<8:21>
n<> u<129> t<Constant_range> p<130> c<124> l<8:10> el<8:21>
n<> u<130> t<Packed_dimension> p<131> c<129> l<8:9> el<8:22>
n<> u<131> t<Data_type_or_implicit> p<132> c<130> l<8:9> el<8:22>
n<> u<132> t<Net_port_type> p<135> c<131> s<134> l<8:9> el<8:22>
n<s> u<133> t<StringConst> p<134> l<8:23> el<8:24>
n<> u<134> t<List_of_port_identifiers> p<135> c<133> l<8:23> el<8:24>
n<> u<135> t<Input_declaration> p<136> c<132> l<8:3> el<8:24>
n<> u<136> t<Port_declaration> p<137> c<135> l<8:3> el<8:24>
n<> u<137> t<Module_item> p<1294> c<136> s<160> l<8:3> el<8:25>
n<width_z> u<138> t<StringConst> p<139> l<9:11> el<9:18>
n<> u<139> t<Primary_literal> p<140> c<138> l<9:11> el<9:18>
n<> u<140> t<Constant_primary> p<141> c<139> l<9:11> el<9:18>
n<> u<141> t<Constant_expression> p<147> c<140> s<146> l<9:11> el<9:18>
n<1> u<142> t<IntConst> p<143> l<9:20> el<9:21>
n<> u<143> t<Primary_literal> p<144> c<142> l<9:20> el<9:21>
n<> u<144> t<Constant_primary> p<145> c<143> l<9:20> el<9:21>
n<> u<145> t<Constant_expression> p<147> c<144> l<9:20> el<9:21>
n<> u<146> t<BinOp_Minus> p<147> s<145> l<9:19> el<9:20>
n<> u<147> t<Constant_expression> p<152> c<141> s<151> l<9:11> el<9:21>
n<0> u<148> t<IntConst> p<149> l<9:22> el<9:23>
n<> u<149> t<Primary_literal> p<150> c<148> l<9:22> el<9:23>
n<> u<150> t<Constant_primary> p<151> c<149> l<9:22> el<9:23>
n<> u<151> t<Constant_expression> p<152> c<150> l<9:22> el<9:23>
n<> u<152> t<Constant_range> p<153> c<147> l<9:11> el<9:23>
n<> u<153> t<Packed_dimension> p<154> c<152> l<9:10> el<9:24>
n<> u<154> t<Data_type_or_implicit> p<155> c<153> l<9:10> el<9:24>
n<> u<155> t<Net_port_type> p<158> c<154> s<157> l<9:10> el<9:24>
n<z> u<156> t<StringConst> p<157> l<9:25> el<9:26>
n<> u<157> t<List_of_port_identifiers> p<158> c<156> l<9:25> el<9:26>
n<> u<158> t<Output_declaration> p<159> c<155> l<9:3> el<9:26>
n<> u<159> t<Port_declaration> p<160> c<158> l<9:3> el<9:26>
n<> u<160> t<Module_item> p<1294> c<159> s<255> l<9:3> el<9:27>
n<signd_a> u<161> t<StringConst> p<162> l<11:17> el<11:24>
n<> u<162> t<Primary_literal> p<163> c<161> l<11:17> el<11:24>
n<> u<163> t<Constant_primary> p<164> c<162> l<11:17> el<11:24>
n<> u<164> t<Constant_expression> p<247> c<163> s<210> l<11:17> el<11:24>
n<SGNED> u<165> t<StringConst> p<209> s<207> l<12:10> el<12:15>
n<z> u<166> t<StringConst> p<167> l<13:12> el<13:13>
n<> u<167> t<Ps_or_hierarchical_identifier> p<170> c<166> s<169> l<13:12> el<13:13>
n<> u<168> t<Constant_bit_select> p<169> l<13:14> el<13:14>
n<> u<169> t<Constant_select> p<170> c<168> l<13:14> el<13:14>
n<> u<170> t<Net_lvalue> p<202> c<167> s<201> l<13:12> el<13:13>
n<fshl_s> u<171> t<StringConst> p<199> s<198> l<13:16> el<13:22>
n<a> u<172> t<StringConst> p<173> l<13:23> el<13:24>
n<> u<173> t<Primary_literal> p<174> c<172> l<13:23> el<13:24>
n<> u<174> t<Primary> p<175> c<173> l<13:23> el<13:24>
n<> u<175> t<Expression> p<198> c<174> s<180> l<13:23> el<13:24>
n<s> u<176> t<StringConst> p<177> l<13:25> el<13:26>
n<> u<177> t<Primary_literal> p<178> c<176> l<13:25> el<13:26>
n<> u<178> t<Primary> p<179> c<177> l<13:25> el<13:26>
n<> u<179> t<Expression> p<180> c<178> l<13:25> el<13:26>
n<> u<180> t<Argument> p<198> c<179> s<197> l<13:25> el<13:26>
n<a> u<181> t<StringConst> p<194> s<193> l<13:27> el<13:28>
n<width_a> u<182> t<StringConst> p<183> l<13:29> el<13:36>
n<> u<183> t<Primary_literal> p<184> c<182> l<13:29> el<13:36>
n<> u<184> t<Primary> p<185> c<183> l<13:29> el<13:36>
n<> u<185> t<Expression> p<191> c<184> s<190> l<13:29> el<13:36>
n<1> u<186> t<IntConst> p<187> l<13:37> el<13:38>
n<> u<187> t<Primary_literal> p<188> c<186> l<13:37> el<13:38>
n<> u<188> t<Primary> p<189> c<187> l<13:37> el<13:38>
n<> u<189> t<Expression> p<191> c<188> l<13:37> el<13:38>
n<> u<190> t<BinOp_Minus> p<191> s<189> l<13:36> el<13:37>
n<> u<191> t<Expression> p<192> c<185> l<13:29> el<13:38>
n<> u<192> t<Bit_select> p<193> c<191> l<13:28> el<13:39>
n<> u<193> t<Select> p<194> c<192> l<13:28> el<13:39>
n<> u<194> t<Complex_func_call> p<195> c<181> l<13:27> el<13:39>
n<> u<195> t<Primary> p<196> c<194> l<13:27> el<13:39>
n<> u<196> t<Expression> p<197> c<195> l<13:27> el<13:39>
n<> u<197> t<Argument> p<198> c<196> l<13:27> el<13:39>
n<> u<198> t<List_of_arguments> p<199> c<175> l<13:23> el<13:39>
n<> u<199> t<Complex_func_call> p<200> c<171> l<13:16> el<13:40>
n<> u<200> t<Primary> p<201> c<199> l<13:16> el<13:40>
n<> u<201> t<Expression> p<202> c<200> l<13:16> el<13:40>
n<> u<202> t<Net_assignment> p<203> c<170> l<13:12> el<13:40>
n<> u<203> t<List_of_net_assignments> p<204> c<202> l<13:12> el<13:40>
n<> u<204> t<Continuous_assign> p<205> c<203> l<13:5> el<13:41>
n<> u<205> t<Module_common_item> p<206> c<204> l<13:5> el<13:41>
n<> u<206> t<Module_or_generate_item> p<207> c<205> l<13:5> el<13:41>
n<> u<207> t<Generate_item> p<209> c<206> s<208> l<13:5> el<13:41>
n<> u<208> t<End> p<209> l<14:3> el<14:6>
n<> u<209> t<Generate_begin_end_block> p<210> c<165> l<12:3> el<14:6>
n<> u<210> t<Generate_item> p<247> c<209> s<246> l<12:3> el<14:6>
n<UNSGNED> u<211> t<StringConst> p<243> s<241> l<16:10> el<16:17>
n<z> u<212> t<StringConst> p<213> l<17:12> el<17:13>
n<> u<213> t<Ps_or_hierarchical_identifier> p<216> c<212> s<215> l<17:12> el<17:13>
n<> u<214> t<Constant_bit_select> p<215> l<17:14> el<17:14>
n<> u<215> t<Constant_select> p<216> c<214> l<17:14> el<17:14>
n<> u<216> t<Net_lvalue> p<236> c<213> s<235> l<17:12> el<17:13>
n<fshl_s> u<217> t<StringConst> p<233> s<232> l<17:16> el<17:22>
n<a> u<218> t<StringConst> p<219> l<17:23> el<17:24>
n<> u<219> t<Primary_literal> p<220> c<218> l<17:23> el<17:24>
n<> u<220> t<Primary> p<221> c<219> l<17:23> el<17:24>
n<> u<221> t<Expression> p<232> c<220> s<226> l<17:23> el<17:24>
n<s> u<222> t<StringConst> p<223> l<17:25> el<17:26>
n<> u<223> t<Primary_literal> p<224> c<222> l<17:25> el<17:26>
n<> u<224> t<Primary> p<225> c<223> l<17:25> el<17:26>
n<> u<225> t<Expression> p<226> c<224> l<17:25> el<17:26>
n<> u<226> t<Argument> p<232> c<225> s<231> l<17:25> el<17:26>
n<> u<227> t<Number_1Tickb0> p<228> l<17:27> el<17:31>
n<> u<228> t<Primary_literal> p<229> c<227> l<17:27> el<17:31>
n<> u<229> t<Primary> p<230> c<228> l<17:27> el<17:31>
n<> u<230> t<Expression> p<231> c<229> l<17:27> el<17:31>
n<> u<231> t<Argument> p<232> c<230> l<17:27> el<17:31>
n<> u<232> t<List_of_arguments> p<233> c<221> l<17:23> el<17:31>
n<> u<233> t<Complex_func_call> p<234> c<217> l<17:16> el<17:32>
n<> u<234> t<Primary> p<235> c<233> l<17:16> el<17:32>
n<> u<235> t<Expression> p<236> c<234> l<17:16> el<17:32>
n<> u<236> t<Net_assignment> p<237> c<216> l<17:12> el<17:32>
n<> u<237> t<List_of_net_assignments> p<238> c<236> l<17:12> el<17:32>
n<> u<238> t<Continuous_assign> p<239> c<237> l<17:5> el<17:33>
n<> u<239> t<Module_common_item> p<240> c<238> l<17:5> el<17:33>
n<> u<240> t<Module_or_generate_item> p<241> c<239> l<17:5> el<17:33>
n<> u<241> t<Generate_item> p<243> c<240> s<242> l<17:5> el<17:33>
n<> u<242> t<End> p<243> l<18:3> el<18:6>
n<> u<243> t<Generate_begin_end_block> p<244> c<211> l<16:3> el<18:6>
n<> u<244> t<Generate_item> p<247> c<243> l<16:3> el<18:6>
n<> u<245> t<IF> p<247> s<164> l<11:12> el<11:14>
n<> u<246> t<Else> p<247> s<244> l<15:3> el<15:7>
n<> u<247> t<If_generate_construct> p<248> c<245> l<11:12> el<18:6>
n<> u<248> t<Conditional_generate_construct> p<249> c<247> l<11:12> el<18:6>
n<> u<249> t<Module_common_item> p<250> c<248> l<11:12> el<18:6>
n<> u<250> t<Module_or_generate_item> p<251> c<249> l<11:12> el<18:6>
n<> u<251> t<Generate_item> p<253> c<250> s<252> l<11:12> el<18:6>
n<> u<252> t<Endgenerate> p<253> l<19:3> el<19:14>
n<> u<253> t<Generate_region> p<254> c<251> l<11:3> el<19:14>
n<> u<254> t<Non_port_module_item> p<255> c<253> l<11:3> el<19:14>
n<> u<255> t<Module_item> p<1294> c<254> s<553> l<11:3> el<19:14>
n<width_z> u<256> t<StringConst> p<257> l<21:13> el<21:20>
n<> u<257> t<Primary_literal> p<258> c<256> l<21:13> el<21:20>
n<> u<258> t<Constant_primary> p<259> c<257> l<21:13> el<21:20>
n<> u<259> t<Constant_expression> p<265> c<258> s<264> l<21:13> el<21:20>
n<1> u<260> t<IntConst> p<261> l<21:21> el<21:22>
n<> u<261> t<Primary_literal> p<262> c<260> l<21:21> el<21:22>
n<> u<262> t<Constant_primary> p<263> c<261> l<21:21> el<21:22>
n<> u<263> t<Constant_expression> p<265> c<262> l<21:21> el<21:22>
n<> u<264> t<BinOp_Minus> p<265> s<263> l<21:20> el<21:21>
n<> u<265> t<Constant_expression> p<270> c<259> s<269> l<21:13> el<21:22>
n<0> u<266> t<IntConst> p<267> l<21:23> el<21:24>
n<> u<267> t<Primary_literal> p<268> c<266> l<21:23> el<21:24>
n<> u<268> t<Constant_primary> p<269> c<267> l<21:23> el<21:24>
n<> u<269> t<Constant_expression> p<270> c<268> l<21:23> el<21:24>
n<> u<270> t<Constant_range> p<271> c<265> l<21:13> el<21:24>
n<> u<271> t<Packed_dimension> p<272> c<270> l<21:12> el<21:25>
n<> u<272> t<Function_data_type_or_implicit> p<546> c<271> s<273> l<21:12> el<21:25>
n<fshl_u_1> u<273> t<StringConst> p<546> s<289> l<21:26> el<21:34>
n<> u<274> t<TfPortDir_Inp> p<288> s<285> l<22:6> el<22:11>
n<width_a> u<275> t<StringConst> p<276> l<22:13> el<22:20>
n<> u<276> t<Primary_literal> p<277> c<275> l<22:13> el<22:20>
n<> u<277> t<Constant_primary> p<278> c<276> l<22:13> el<22:20>
n<> u<278> t<Constant_expression> p<283> c<277> s<282> l<22:13> el<22:20>
n<0> u<279> t<IntConst> p<280> l<22:23> el<22:24>
n<> u<280> t<Primary_literal> p<281> c<279> l<22:23> el<22:24>
n<> u<281> t<Constant_primary> p<282> c<280> l<22:23> el<22:24>
n<> u<282> t<Constant_expression> p<283> c<281> l<22:23> el<22:24>
n<> u<283> t<Constant_range> p<284> c<278> l<22:13> el<22:24>
n<> u<284> t<Packed_dimension> p<285> c<283> l<22:12> el<22:25>
n<> u<285> t<Data_type_or_implicit> p<288> c<284> s<287> l<22:12> el<22:25>
n<arg1> u<286> t<StringConst> p<287> l<22:26> el<22:30>
n<> u<287> t<List_of_tf_variable_identifiers> p<288> c<286> l<22:26> el<22:30>
n<> u<288> t<Tf_port_declaration> p<289> c<274> l<22:6> el<22:31>
n<> u<289> t<Tf_item_declaration> p<546> c<288> s<311> l<22:6> el<22:31>
n<> u<290> t<TfPortDir_Inp> p<310> s<307> l<23:6> el<23:11>
n<width_s> u<291> t<StringConst> p<292> l<23:13> el<23:20>
n<> u<292> t<Primary_literal> p<293> c<291> l<23:13> el<23:20>
n<> u<293> t<Constant_primary> p<294> c<292> l<23:13> el<23:20>
n<> u<294> t<Constant_expression> p<300> c<293> s<299> l<23:13> el<23:20>
n<1> u<295> t<IntConst> p<296> l<23:21> el<23:22>
n<> u<296> t<Primary_literal> p<297> c<295> l<23:21> el<23:22>
n<> u<297> t<Constant_primary> p<298> c<296> l<23:21> el<23:22>
n<> u<298> t<Constant_expression> p<300> c<297> l<23:21> el<23:22>
n<> u<299> t<BinOp_Minus> p<300> s<298> l<23:20> el<23:21>
n<> u<300> t<Constant_expression> p<305> c<294> s<304> l<23:13> el<23:22>
n<0> u<301> t<IntConst> p<302> l<23:23> el<23:24>
n<> u<302> t<Primary_literal> p<303> c<301> l<23:23> el<23:24>
n<> u<303> t<Constant_primary> p<304> c<302> l<23:23> el<23:24>
n<> u<304> t<Constant_expression> p<305> c<303> l<23:23> el<23:24>
n<> u<305> t<Constant_range> p<306> c<300> l<23:13> el<23:24>
n<> u<306> t<Packed_dimension> p<307> c<305> l<23:12> el<23:25>
n<> u<307> t<Data_type_or_implicit> p<310> c<306> s<309> l<23:12> el<23:25>
n<arg2> u<308> t<StringConst> p<309> l<23:26> el<23:30>
n<> u<309> t<List_of_tf_variable_identifiers> p<310> c<308> l<23:26> el<23:30>
n<> u<310> t<Tf_port_declaration> p<311> c<290> l<23:6> el<23:31>
n<> u<311> t<Tf_item_declaration> p<546> c<310> s<317> l<23:6> el<23:31>
n<> u<312> t<TfPortDir_Inp> p<316> s<313> l<24:6> el<24:11>
n<> u<313> t<Data_type_or_implicit> p<316> s<315> l<24:12> el<24:12>
n<sbit> u<314> t<StringConst> p<315> l<24:12> el<24:16>
n<> u<315> t<List_of_tf_variable_identifiers> p<316> c<314> l<24:12> el<24:16>
n<> u<316> t<Tf_port_declaration> p<317> c<312> l<24:6> el<24:17>
n<> u<317> t<Tf_item_declaration> p<546> c<316> s<330> l<24:6> el<24:17>
n<> u<318> t<Data_type_or_implicit> p<328> s<327> l<25:16> el<25:16>
n<olen> u<319> t<StringConst> p<326> s<325> l<25:16> el<25:20>
n<width_z> u<320> t<StringConst> p<321> l<25:23> el<25:30>
n<> u<321> t<Primary_literal> p<322> c<320> l<25:23> el<25:30>
n<> u<322> t<Constant_primary> p<323> c<321> l<25:23> el<25:30>
n<> u<323> t<Constant_expression> p<324> c<322> l<25:23> el<25:30>
n<> u<324> t<Constant_mintypmax_expression> p<325> c<323> l<25:23> el<25:30>
n<> u<325> t<Constant_param_expression> p<326> c<324> l<25:23> el<25:30>
n<> u<326> t<Param_assignment> p<327> c<319> l<25:16> el<25:30>
n<> u<327> t<List_of_param_assignments> p<328> c<326> l<25:16> el<25:30>
n<> u<328> t<Parameter_declaration> p<329> c<318> l<25:6> el<25:30>
n<> u<329> t<Block_item_declaration> p<330> c<328> l<25:6> el<25:31>
n<> u<330> t<Tf_item_declaration> p<546> c<329> s<349> l<25:6> el<25:31>
n<> u<331> t<Data_type_or_implicit> p<347> s<346> l<26:16> el<26:16>
n<ilen> u<332> t<StringConst> p<345> s<344> l<26:16> el<26:20>
n<width_a> u<333> t<StringConst> p<334> l<26:23> el<26:30>
n<> u<334> t<Primary_literal> p<335> c<333> l<26:23> el<26:30>
n<> u<335> t<Constant_primary> p<336> c<334> l<26:23> el<26:30>
n<> u<336> t<Constant_expression> p<342> c<335> s<341> l<26:23> el<26:30>
n<1> u<337> t<IntConst> p<338> l<26:31> el<26:32>
n<> u<338> t<Primary_literal> p<339> c<337> l<26:31> el<26:32>
n<> u<339> t<Constant_primary> p<340> c<338> l<26:31> el<26:32>
n<> u<340> t<Constant_expression> p<342> c<339> l<26:31> el<26:32>
n<> u<341> t<BinOp_Plus> p<342> s<340> l<26:30> el<26:31>
n<> u<342> t<Constant_expression> p<343> c<336> l<26:23> el<26:32>
n<> u<343> t<Constant_mintypmax_expression> p<344> c<342> l<26:23> el<26:32>
n<> u<344> t<Constant_param_expression> p<345> c<343> l<26:23> el<26:32>
n<> u<345> t<Param_assignment> p<346> c<332> l<26:16> el<26:32>
n<> u<346> t<List_of_param_assignments> p<347> c<345> l<26:16> el<26:32>
n<> u<347> t<Parameter_declaration> p<348> c<331> l<26:6> el<26:32>
n<> u<348> t<Block_item_declaration> p<349> c<347> l<26:6> el<26:33>
n<> u<349> t<Tf_item_declaration> p<546> c<348> s<380> l<26:6> el<26:33>
n<> u<350> t<Data_type_or_implicit> p<378> s<377> l<27:16> el<27:16>
n<len> u<351> t<StringConst> p<376> s<375> l<27:16> el<27:19>
n<ilen> u<352> t<StringConst> p<353> l<27:23> el<27:27>
n<> u<353> t<Primary_literal> p<354> c<352> l<27:23> el<27:27>
n<> u<354> t<Constant_primary> p<355> c<353> l<27:23> el<27:27>
n<> u<355> t<Constant_expression> p<361> c<354> s<360> l<27:23> el<27:27>
n<olen> u<356> t<StringConst> p<357> l<27:31> el<27:35>
n<> u<357> t<Primary_literal> p<358> c<356> l<27:31> el<27:35>
n<> u<358> t<Constant_primary> p<359> c<357> l<27:31> el<27:35>
n<> u<359> t<Constant_expression> p<361> c<358> l<27:31> el<27:35>
n<> u<360> t<BinOp_GreatEqual> p<361> s<359> l<27:28> el<27:30>
n<> u<361> t<Constant_expression> p<362> c<355> l<27:23> el<27:35>
n<> u<362> t<Constant_primary> p<363> c<361> l<27:22> el<27:36>
n<> u<363> t<Constant_expression> p<373> c<362> s<364> l<27:22> el<27:36>
n<> u<364> t<Conditional_operator> p<373> s<368> l<27:37> el<27:38>
n<ilen> u<365> t<StringConst> p<366> l<27:39> el<27:43>
n<> u<366> t<Primary_literal> p<367> c<365> l<27:39> el<27:43>
n<> u<367> t<Primary> p<368> c<366> l<27:39> el<27:43>
n<> u<368> t<Expression> p<373> c<367> s<372> l<27:39> el<27:43>
n<olen> u<369> t<StringConst> p<370> l<27:46> el<27:50>
n<> u<370> t<Primary_literal> p<371> c<369> l<27:46> el<27:50>
n<> u<371> t<Constant_primary> p<372> c<370> l<27:46> el<27:50>
n<> u<372> t<Constant_expression> p<373> c<371> l<27:46> el<27:50>
n<> u<373> t<Constant_expression> p<374> c<363> l<27:22> el<27:50>
n<> u<374> t<Constant_mintypmax_expression> p<375> c<373> l<27:22> el<27:50>
n<> u<375> t<Constant_param_expression> p<376> c<374> l<27:22> el<27:50>
n<> u<376> t<Param_assignment> p<377> c<351> l<27:16> el<27:50>
n<> u<377> t<List_of_param_assignments> p<378> c<376> l<27:16> el<27:50>
n<> u<378> t<Parameter_declaration> p<379> c<350> l<27:6> el<27:50>
n<> u<379> t<Block_item_declaration> p<380> c<378> l<27:6> el<27:51>
n<> u<380> t<Tf_item_declaration> p<546> c<379> s<405> l<27:6> el<27:51>
n<> u<381> t<IntVec_TypeReg> p<398> s<397> l<28:6> el<28:9>
n<len> u<382> t<StringConst> p<383> l<28:11> el<28:14>
n<> u<383> t<Primary_literal> p<384> c<382> l<28:11> el<28:14>
n<> u<384> t<Constant_primary> p<385> c<383> l<28:11> el<28:14>
n<> u<385> t<Constant_expression> p<391> c<384> s<390> l<28:11> el<28:14>
n<1> u<386> t<IntConst> p<387> l<28:15> el<28:16>
n<> u<387> t<Primary_literal> p<388> c<386> l<28:15> el<28:16>
n<> u<388> t<Constant_primary> p<389> c<387> l<28:15> el<28:16>
n<> u<389> t<Constant_expression> p<391> c<388> l<28:15> el<28:16>
n<> u<390> t<BinOp_Minus> p<391> s<389> l<28:14> el<28:15>
n<> u<391> t<Constant_expression> p<396> c<385> s<395> l<28:11> el<28:16>
n<0> u<392> t<IntConst> p<393> l<28:17> el<28:18>
n<> u<393> t<Primary_literal> p<394> c<392> l<28:17> el<28:18>
n<> u<394> t<Constant_primary> p<395> c<393> l<28:17> el<28:18>
n<> u<395> t<Constant_expression> p<396> c<394> l<28:17> el<28:18>
n<> u<396> t<Constant_range> p<397> c<391> l<28:11> el<28:18>
n<> u<397> t<Packed_dimension> p<398> c<396> l<28:10> el<28:19>
n<> u<398> t<Data_type> p<402> c<381> s<401> l<28:6> el<28:19>
n<result> u<399> t<StringConst> p<400> l<28:20> el<28:26>
n<> u<400> t<Variable_decl_assignment> p<401> c<399> l<28:20> el<28:26>
n<> u<401> t<List_of_variable_decl_assignments> p<402> c<400> l<28:20> el<28:26>
n<> u<402> t<Variable_declaration> p<403> c<398> l<28:6> el<28:27>
n<> u<403> t<Data_declaration> p<404> c<402> l<28:6> el<28:27>
n<> u<404> t<Block_item_declaration> p<405> c<403> l<28:6> el<28:27>
n<> u<405> t<Tf_item_declaration> p<546> c<404> s<430> l<28:6> el<28:27>
n<> u<406> t<IntVec_TypeReg> p<423> s<422> l<29:6> el<29:9>
n<len> u<407> t<StringConst> p<408> l<29:11> el<29:14>
n<> u<408> t<Primary_literal> p<409> c<407> l<29:11> el<29:14>
n<> u<409> t<Constant_primary> p<410> c<408> l<29:11> el<29:14>
n<> u<410> t<Constant_expression> p<416> c<409> s<415> l<29:11> el<29:14>
n<1> u<411> t<IntConst> p<412> l<29:15> el<29:16>
n<> u<412> t<Primary_literal> p<413> c<411> l<29:15> el<29:16>
n<> u<413> t<Constant_primary> p<414> c<412> l<29:15> el<29:16>
n<> u<414> t<Constant_expression> p<416> c<413> l<29:15> el<29:16>
n<> u<415> t<BinOp_Minus> p<416> s<414> l<29:14> el<29:15>
n<> u<416> t<Constant_expression> p<421> c<410> s<420> l<29:11> el<29:16>
n<0> u<417> t<IntConst> p<418> l<29:17> el<29:18>
n<> u<418> t<Primary_literal> p<419> c<417> l<29:17> el<29:18>
n<> u<419> t<Constant_primary> p<420> c<418> l<29:17> el<29:18>
n<> u<420> t<Constant_expression> p<421> c<419> l<29:17> el<29:18>
n<> u<421> t<Constant_range> p<422> c<416> l<29:11> el<29:18>
n<> u<422> t<Packed_dimension> p<423> c<421> l<29:10> el<29:19>
n<> u<423> t<Data_type> p<427> c<406> s<426> l<29:6> el<29:19>
n<result_t> u<424> t<StringConst> p<425> l<29:20> el<29:28>
n<> u<425> t<Variable_decl_assignment> p<426> c<424> l<29:20> el<29:28>
n<> u<426> t<List_of_variable_decl_assignments> p<427> c<425> l<29:20> el<29:28>
n<> u<427> t<Variable_declaration> p<428> c<423> l<29:6> el<29:29>
n<> u<428> t<Data_declaration> p<429> c<427> l<29:6> el<29:29>
n<> u<429> t<Block_item_declaration> p<430> c<428> l<29:6> el<29:29>
n<> u<430> t<Tf_item_declaration> p<546> c<429> s<544> l<29:6> el<29:29>
n<result_t> u<431> t<StringConst> p<432> l<31:8> el<31:16>
n<> u<432> t<Ps_or_hierarchical_identifier> p<435> c<431> s<434> l<31:8> el<31:16>
n<> u<433> t<Bit_select> p<434> l<31:17> el<31:17>
n<> u<434> t<Select> p<435> c<433> l<31:17> el<31:17>
n<> u<435> t<Variable_lvalue> p<450> c<432> s<436> l<31:8> el<31:16>
n<> u<436> t<AssignOp_Assign> p<450> s<449> l<31:17> el<31:18>
n<len> u<437> t<StringConst> p<438> l<31:21> el<31:24>
n<> u<438> t<Primary_literal> p<439> c<437> l<31:21> el<31:24>
n<> u<439> t<Primary> p<440> c<438> l<31:21> el<31:24>
n<> u<440> t<Expression> p<441> c<439> l<31:21> el<31:24>
n<> u<441> t<Expression> p<447> c<440> s<446> l<31:20> el<31:25>
n<sbit> u<442> t<StringConst> p<443> l<31:26> el<31:30>
n<> u<443> t<Primary_literal> p<444> c<442> l<31:26> el<31:30>
n<> u<444> t<Primary> p<445> c<443> l<31:26> el<31:30>
n<> u<445> t<Expression> p<446> c<444> l<31:26> el<31:30>
n<> u<446> t<Concatenation> p<447> c<445> l<31:25> el<31:31>
n<> u<447> t<Multiple_concatenation> p<448> c<441> l<31:19> el<31:32>
n<> u<448> t<Primary> p<449> c<447> l<31:19> el<31:32>
n<> u<449> t<Expression> p<450> c<448> l<31:19> el<31:32>
n<> u<450> t<Operator_assignment> p<451> c<435> l<31:8> el<31:32>
n<> u<451> t<Blocking_assignment> p<452> c<450> l<31:8> el<31:32>
n<> u<452> t<Statement_item> p<453> c<451> l<31:8> el<31:33>
n<> u<453> t<Statement> p<454> c<452> l<31:8> el<31:33>
n<> u<454> t<Statement_or_null> p<541> c<453> s<485> l<31:8> el<31:33>
n<result_t> u<455> t<StringConst> p<456> l<32:8> el<32:16>
n<> u<456> t<Ps_or_hierarchical_identifier> p<475> c<455> s<474> l<32:8> el<32:16>
n<> u<457> t<Bit_select> p<474> s<473> l<32:16> el<32:16>
n<ilen> u<458> t<StringConst> p<459> l<32:17> el<32:21>
n<> u<459> t<Primary_literal> p<460> c<458> l<32:17> el<32:21>
n<> u<460> t<Constant_primary> p<461> c<459> l<32:17> el<32:21>
n<> u<461> t<Constant_expression> p<467> c<460> s<466> l<32:17> el<32:21>
n<1> u<462> t<IntConst> p<463> l<32:22> el<32:23>
n<> u<463> t<Primary_literal> p<464> c<462> l<32:22> el<32:23>
n<> u<464> t<Constant_primary> p<465> c<463> l<32:22> el<32:23>
n<> u<465> t<Constant_expression> p<467> c<464> l<32:22> el<32:23>
n<> u<466> t<BinOp_Minus> p<467> s<465> l<32:21> el<32:22>
n<> u<467> t<Constant_expression> p<472> c<461> s<471> l<32:17> el<32:23>
n<0> u<468> t<IntConst> p<469> l<32:24> el<32:25>
n<> u<469> t<Primary_literal> p<470> c<468> l<32:24> el<32:25>
n<> u<470> t<Constant_primary> p<471> c<469> l<32:24> el<32:25>
n<> u<471> t<Constant_expression> p<472> c<470> l<32:24> el<32:25>
n<> u<472> t<Constant_range> p<473> c<467> l<32:17> el<32:25>
n<> u<473> t<Part_select_range> p<474> c<472> l<32:17> el<32:25>
n<> u<474> t<Select> p<475> c<457> l<32:16> el<32:26>
n<> u<475> t<Variable_lvalue> p<481> c<456> s<476> l<32:8> el<32:26>
n<> u<476> t<AssignOp_Assign> p<481> s<480> l<32:27> el<32:28>
n<arg1> u<477> t<StringConst> p<478> l<32:29> el<32:33>
n<> u<478> t<Primary_literal> p<479> c<477> l<32:29> el<32:33>
n<> u<479> t<Primary> p<480> c<478> l<32:29> el<32:33>
n<> u<480> t<Expression> p<481> c<479> l<32:29> el<32:33>
n<> u<481> t<Operator_assignment> p<482> c<475> l<32:8> el<32:33>
n<> u<482> t<Blocking_assignment> p<483> c<481> l<32:8> el<32:33>
n<> u<483> t<Statement_item> p<484> c<482> l<32:8> el<32:34>
n<> u<484> t<Statement> p<485> c<483> l<32:8> el<32:34>
n<> u<485> t<Statement_or_null> p<541> c<484> s<506> l<32:8> el<32:34>
n<result> u<486> t<StringConst> p<487> l<33:8> el<33:14>
n<> u<487> t<Ps_or_hierarchical_identifier> p<490> c<486> s<489> l<33:8> el<33:14>
n<> u<488> t<Bit_select> p<489> l<33:15> el<33:15>
n<> u<489> t<Select> p<490> c<488> l<33:15> el<33:15>
n<> u<490> t<Variable_lvalue> p<502> c<487> s<491> l<33:8> el<33:14>
n<> u<491> t<AssignOp_Assign> p<502> s<501> l<33:15> el<33:16>
n<result_t> u<492> t<StringConst> p<493> l<33:17> el<33:25>
n<> u<493> t<Primary_literal> p<494> c<492> l<33:17> el<33:25>
n<> u<494> t<Primary> p<495> c<493> l<33:17> el<33:25>
n<> u<495> t<Expression> p<501> c<494> s<500> l<33:17> el<33:25>
n<arg2> u<496> t<StringConst> p<497> l<33:30> el<33:34>
n<> u<497> t<Primary_literal> p<498> c<496> l<33:30> el<33:34>
n<> u<498> t<Primary> p<499> c<497> l<33:30> el<33:34>
n<> u<499> t<Expression> p<501> c<498> l<33:30> el<33:34>
n<> u<500> t<BinOp_ArithShiftLeft> p<501> s<499> l<33:26> el<33:29>
n<> u<501> t<Expression> p<502> c<495> l<33:17> el<33:34>
n<> u<502> t<Operator_assignment> p<503> c<490> l<33:8> el<33:34>
n<> u<503> t<Blocking_assignment> p<504> c<502> l<33:8> el<33:34>
n<> u<504> t<Statement_item> p<505> c<503> l<33:8> el<33:35>
n<> u<505> t<Statement> p<506> c<504> l<33:8> el<33:35>
n<> u<506> t<Statement_or_null> p<541> c<505> s<539> l<33:8> el<33:35>
n<fshl_u_1> u<507> t<StringConst> p<508> l<34:8> el<34:16>
n<> u<508> t<Ps_or_hierarchical_identifier> p<511> c<507> s<510> l<34:8> el<34:16>
n<> u<509> t<Bit_select> p<510> l<34:17> el<34:17>
n<> u<510> t<Select> p<511> c<509> l<34:17> el<34:17>
n<> u<511> t<Variable_lvalue> p<535> c<508> s<512> l<34:8> el<34:16>
n<> u<512> t<AssignOp_Assign> p<535> s<534> l<34:17> el<34:18>
n<result> u<513> t<StringConst> p<532> s<531> l<34:20> el<34:26>
n<> u<514> t<Bit_select> p<531> s<530> l<34:26> el<34:26>
n<olen> u<515> t<StringConst> p<516> l<34:27> el<34:31>
n<> u<516> t<Primary_literal> p<517> c<515> l<34:27> el<34:31>
n<> u<517> t<Constant_primary> p<518> c<516> l<34:27> el<34:31>
n<> u<518> t<Constant_expression> p<524> c<517> s<523> l<34:27> el<34:31>
n<1> u<519> t<IntConst> p<520> l<34:32> el<34:33>
n<> u<520> t<Primary_literal> p<521> c<519> l<34:32> el<34:33>
n<> u<521> t<Constant_primary> p<522> c<520> l<34:32> el<34:33>
n<> u<522> t<Constant_expression> p<524> c<521> l<34:32> el<34:33>
n<> u<523> t<BinOp_Minus> p<524> s<522> l<34:31> el<34:32>
n<> u<524> t<Constant_expression> p<529> c<518> s<528> l<34:27> el<34:33>
n<0> u<525> t<IntConst> p<526> l<34:34> el<34:35>
n<> u<526> t<Primary_literal> p<527> c<525> l<34:34> el<34:35>
n<> u<527> t<Constant_primary> p<528> c<526> l<34:34> el<34:35>
n<> u<528> t<Constant_expression> p<529> c<527> l<34:34> el<34:35>
n<> u<529> t<Constant_range> p<530> c<524> l<34:27> el<34:35>
n<> u<530> t<Part_select_range> p<531> c<529> l<34:27> el<34:35>
n<> u<531> t<Select> p<532> c<514> l<34:26> el<34:36>
n<> u<532> t<Complex_func_call> p<533> c<513> l<34:20> el<34:36>
n<> u<533> t<Primary> p<534> c<532> l<34:20> el<34:36>
n<> u<534> t<Expression> p<535> c<533> l<34:20> el<34:36>
n<> u<535> t<Operator_assignment> p<536> c<511> l<34:8> el<34:36>
n<> u<536> t<Blocking_assignment> p<537> c<535> l<34:8> el<34:36>
n<> u<537> t<Statement_item> p<538> c<536> l<34:8> el<34:37>
n<> u<538> t<Statement> p<539> c<537> l<34:8> el<34:37>
n<> u<539> t<Statement_or_null> p<541> c<538> s<540> l<34:8> el<34:37>
n<> u<540> t<End> p<541> l<35:6> el<35:9>
n<> u<541> t<Seq_block> p<542> c<454> l<30:6> el<35:9>
n<> u<542> t<Statement_item> p<543> c<541> l<30:6> el<35:9>
n<> u<543> t<Statement> p<544> c<542> l<30:6> el<35:9>
n<> u<544> t<Function_statement_or_null> p<546> c<543> s<545> l<30:6> el<35:9>
n<> u<545> t<Endfunction> p<546> l<36:3> el<36:14>
n<> u<546> t<Function_body_declaration> p<547> c<272> l<21:12> el<36:14>
n<> u<547> t<Function_declaration> p<548> c<546> l<21:3> el<36:14>
n<> u<548> t<Package_or_generate_item_declaration> p<549> c<547> l<21:3> el<36:14>
n<> u<549> t<Module_or_generate_item_declaration> p<550> c<548> l<21:3> el<36:14>
n<> u<550> t<Module_common_item> p<551> c<549> l<21:3> el<36:14>
n<> u<551> t<Module_or_generate_item> p<552> c<550> l<21:3> el<36:14>
n<> u<552> t<Non_port_module_item> p<553> c<551> l<21:3> el<36:14>
n<> u<553> t<Module_item> p<1294> c<552> s<667> l<21:3> el<36:14>
n<width_z> u<554> t<StringConst> p<555> l<38:13> el<38:20>
n<> u<555> t<Primary_literal> p<556> c<554> l<38:13> el<38:20>
n<> u<556> t<Constant_primary> p<557> c<555> l<38:13> el<38:20>
n<> u<557> t<Constant_expression> p<563> c<556> s<562> l<38:13> el<38:20>
n<1> u<558> t<IntConst> p<559> l<38:21> el<38:22>
n<> u<559> t<Primary_literal> p<560> c<558> l<38:21> el<38:22>
n<> u<560> t<Constant_primary> p<561> c<559> l<38:21> el<38:22>
n<> u<561> t<Constant_expression> p<563> c<560> l<38:21> el<38:22>
n<> u<562> t<BinOp_Minus> p<563> s<561> l<38:20> el<38:21>
n<> u<563> t<Constant_expression> p<568> c<557> s<567> l<38:13> el<38:22>
n<0> u<564> t<IntConst> p<565> l<38:23> el<38:24>
n<> u<565> t<Primary_literal> p<566> c<564> l<38:23> el<38:24>
n<> u<566> t<Constant_primary> p<567> c<565> l<38:23> el<38:24>
n<> u<567> t<Constant_expression> p<568> c<566> l<38:23> el<38:24>
n<> u<568> t<Constant_range> p<569> c<563> l<38:13> el<38:24>
n<> u<569> t<Packed_dimension> p<570> c<568> l<38:12> el<38:25>
n<> u<570> t<Function_data_type_or_implicit> p<660> c<569> s<571> l<38:12> el<38:25>
n<fshl_u> u<571> t<StringConst> p<660> s<593> l<38:26> el<38:32>
n<> u<572> t<TfPortDir_Inp> p<592> s<589> l<39:6> el<39:11>
n<width_a> u<573> t<StringConst> p<574> l<39:13> el<39:20>
n<> u<574> t<Primary_literal> p<575> c<573> l<39:13> el<39:20>
n<> u<575> t<Constant_primary> p<576> c<574> l<39:13> el<39:20>
n<> u<576> t<Constant_expression> p<582> c<575> s<581> l<39:13> el<39:20>
n<1> u<577> t<IntConst> p<578> l<39:21> el<39:22>
n<> u<578> t<Primary_literal> p<579> c<577> l<39:21> el<39:22>
n<> u<579> t<Constant_primary> p<580> c<578> l<39:21> el<39:22>
n<> u<580> t<Constant_expression> p<582> c<579> l<39:21> el<39:22>
n<> u<581> t<BinOp_Minus> p<582> s<580> l<39:20> el<39:21>
n<> u<582> t<Constant_expression> p<587> c<576> s<586> l<39:13> el<39:22>
n<0> u<583> t<IntConst> p<584> l<39:23> el<39:24>
n<> u<584> t<Primary_literal> p<585> c<583> l<39:23> el<39:24>
n<> u<585> t<Constant_primary> p<586> c<584> l<39:23> el<39:24>
n<> u<586> t<Constant_expression> p<587> c<585> l<39:23> el<39:24>
n<> u<587> t<Constant_range> p<588> c<582> l<39:13> el<39:24>
n<> u<588> t<Packed_dimension> p<589> c<587> l<39:12> el<39:25>
n<> u<589> t<Data_type_or_implicit> p<592> c<588> s<591> l<39:12> el<39:25>
n<arg1> u<590> t<StringConst> p<591> l<39:26> el<39:30>
n<> u<591> t<List_of_tf_variable_identifiers> p<592> c<590> l<39:26> el<39:30>
n<> u<592> t<Tf_port_declaration> p<593> c<572> l<39:6> el<39:31>
n<> u<593> t<Tf_item_declaration> p<660> c<592> s<615> l<39:6> el<39:31>
n<> u<594> t<TfPortDir_Inp> p<614> s<611> l<40:6> el<40:11>
n<width_s> u<595> t<StringConst> p<596> l<40:13> el<40:20>
n<> u<596> t<Primary_literal> p<597> c<595> l<40:13> el<40:20>
n<> u<597> t<Constant_primary> p<598> c<596> l<40:13> el<40:20>
n<> u<598> t<Constant_expression> p<604> c<597> s<603> l<40:13> el<40:20>
n<1> u<599> t<IntConst> p<600> l<40:21> el<40:22>
n<> u<600> t<Primary_literal> p<601> c<599> l<40:21> el<40:22>
n<> u<601> t<Constant_primary> p<602> c<600> l<40:21> el<40:22>
n<> u<602> t<Constant_expression> p<604> c<601> l<40:21> el<40:22>
n<> u<603> t<BinOp_Minus> p<604> s<602> l<40:20> el<40:21>
n<> u<604> t<Constant_expression> p<609> c<598> s<608> l<40:13> el<40:22>
n<0> u<605> t<IntConst> p<606> l<40:23> el<40:24>
n<> u<606> t<Primary_literal> p<607> c<605> l<40:23> el<40:24>
n<> u<607> t<Constant_primary> p<608> c<606> l<40:23> el<40:24>
n<> u<608> t<Constant_expression> p<609> c<607> l<40:23> el<40:24>
n<> u<609> t<Constant_range> p<610> c<604> l<40:13> el<40:24>
n<> u<610> t<Packed_dimension> p<611> c<609> l<40:12> el<40:25>
n<> u<611> t<Data_type_or_implicit> p<614> c<610> s<613> l<40:12> el<40:25>
n<arg2> u<612> t<StringConst> p<613> l<40:26> el<40:30>
n<> u<613> t<List_of_tf_variable_identifiers> p<614> c<612> l<40:26> el<40:30>
n<> u<614> t<Tf_port_declaration> p<615> c<594> l<40:6> el<40:31>
n<> u<615> t<Tf_item_declaration> p<660> c<614> s<621> l<40:6> el<40:31>
n<> u<616> t<TfPortDir_Inp> p<620> s<617> l<41:6> el<41:11>
n<> u<617> t<Data_type_or_implicit> p<620> s<619> l<41:12> el<41:12>
n<sbit> u<618> t<StringConst> p<619> l<41:12> el<41:16>
n<> u<619> t<List_of_tf_variable_identifiers> p<620> c<618> l<41:12> el<41:16>
n<> u<620> t<Tf_port_declaration> p<621> c<616> l<41:6> el<41:17>
n<> u<621> t<Tf_item_declaration> p<660> c<620> s<658> l<41:6> el<41:17>
n<fshl_u> u<622> t<StringConst> p<623> l<42:6> el<42:12>
n<> u<623> t<Ps_or_hierarchical_identifier> p<626> c<622> s<625> l<42:6> el<42:12>
n<> u<624> t<Bit_select> p<625> l<42:13> el<42:13>
n<> u<625> t<Select> p<626> c<624> l<42:13> el<42:13>
n<> u<626> t<Variable_lvalue> p<654> c<623> s<627> l<42:6> el<42:12>
n<> u<627> t<AssignOp_Assign> p<654> s<653> l<42:13> el<42:14>
n<fshl_u_1> u<628> t<StringConst> p<651> s<650> l<42:15> el<42:23>
n<sbit> u<629> t<StringConst> p<630> l<42:25> el<42:29>
n<> u<630> t<Primary_literal> p<631> c<629> l<42:25> el<42:29>
n<> u<631> t<Primary> p<632> c<630> l<42:25> el<42:29>
n<> u<632> t<Expression> p<637> c<631> s<636> l<42:25> el<42:29>
n<arg1> u<633> t<StringConst> p<634> l<42:30> el<42:34>
n<> u<634> t<Primary_literal> p<635> c<633> l<42:30> el<42:34>
n<> u<635> t<Primary> p<636> c<634> l<42:30> el<42:34>
n<> u<636> t<Expression> p<637> c<635> l<42:30> el<42:34>
n<> u<637> t<Concatenation> p<638> c<632> l<42:24> el<42:35>
n<> u<638> t<Primary> p<639> c<637> l<42:24> el<42:35>
n<> u<639> t<Expression> p<650> c<638> s<644> l<42:24> el<42:35>
n<arg2> u<640> t<StringConst> p<641> l<42:37> el<42:41>
n<> u<641> t<Primary_literal> p<642> c<640> l<42:37> el<42:41>
n<> u<642> t<Primary> p<643> c<641> l<42:37> el<42:41>
n<> u<643> t<Expression> p<644> c<642> l<42:37> el<42:41>
n<> u<644> t<Argument> p<650> c<643> s<649> l<42:37> el<42:41>
n<sbit> u<645> t<StringConst> p<646> l<42:43> el<42:47>
n<> u<646> t<Primary_literal> p<647> c<645> l<42:43> el<42:47>
n<> u<647> t<Primary> p<648> c<646> l<42:43> el<42:47>
n<> u<648> t<Expression> p<649> c<647> l<42:43> el<42:47>
n<> u<649> t<Argument> p<650> c<648> l<42:43> el<42:47>
n<> u<650> t<List_of_arguments> p<651> c<639> l<42:24> el<42:47>
n<> u<651> t<Complex_func_call> p<652> c<628> l<42:15> el<42:48>
n<> u<652> t<Primary> p<653> c<651> l<42:15> el<42:48>
n<> u<653> t<Expression> p<654> c<652> l<42:15> el<42:48>
n<> u<654> t<Operator_assignment> p<655> c<626> l<42:6> el<42:48>
n<> u<655> t<Blocking_assignment> p<656> c<654> l<42:6> el<42:48>
n<> u<656> t<Statement_item> p<657> c<655> l<42:6> el<42:49>
n<> u<657> t<Statement> p<658> c<656> l<42:6> el<42:49>
n<> u<658> t<Function_statement_or_null> p<660> c<657> s<659> l<42:6> el<42:49>
n<> u<659> t<Endfunction> p<660> l<43:3> el<43:14>
n<> u<660> t<Function_body_declaration> p<661> c<570> l<38:12> el<43:14>
n<> u<661> t<Function_declaration> p<662> c<660> l<38:3> el<43:14>
n<> u<662> t<Package_or_generate_item_declaration> p<663> c<661> l<38:3> el<43:14>
n<> u<663> t<Module_or_generate_item_declaration> p<664> c<662> l<38:3> el<43:14>
n<> u<664> t<Module_common_item> p<665> c<663> l<38:3> el<43:14>
n<> u<665> t<Module_or_generate_item> p<666> c<664> l<38:3> el<43:14>
n<> u<666> t<Non_port_module_item> p<667> c<665> l<38:3> el<43:14>
n<> u<667> t<Module_item> p<1294> c<666> s<989> l<38:3> el<43:14>
n<width_z> u<668> t<StringConst> p<669> l<45:13> el<45:20>
n<> u<669> t<Primary_literal> p<670> c<668> l<45:13> el<45:20>
n<> u<670> t<Constant_primary> p<671> c<669> l<45:13> el<45:20>
n<> u<671> t<Constant_expression> p<677> c<670> s<676> l<45:13> el<45:20>
n<1> u<672> t<IntConst> p<673> l<45:21> el<45:22>
n<> u<673> t<Primary_literal> p<674> c<672> l<45:21> el<45:22>
n<> u<674> t<Constant_primary> p<675> c<673> l<45:21> el<45:22>
n<> u<675> t<Constant_expression> p<677> c<674> l<45:21> el<45:22>
n<> u<676> t<BinOp_Minus> p<677> s<675> l<45:20> el<45:21>
n<> u<677> t<Constant_expression> p<682> c<671> s<681> l<45:13> el<45:22>
n<0> u<678> t<IntConst> p<679> l<45:23> el<45:24>
n<> u<679> t<Primary_literal> p<680> c<678> l<45:23> el<45:24>
n<> u<680> t<Constant_primary> p<681> c<679> l<45:23> el<45:24>
n<> u<681> t<Constant_expression> p<682> c<680> l<45:23> el<45:24>
n<> u<682> t<Constant_range> p<683> c<677> l<45:13> el<45:24>
n<> u<683> t<Packed_dimension> p<684> c<682> l<45:12> el<45:25>
n<> u<684> t<Function_data_type_or_implicit> p<982> c<683> s<685> l<45:12> el<45:25>
n<fshr_u> u<685> t<StringConst> p<982> s<707> l<45:26> el<45:32>
n<> u<686> t<TfPortDir_Inp> p<706> s<703> l<46:6> el<46:11>
n<width_a> u<687> t<StringConst> p<688> l<46:13> el<46:20>
n<> u<688> t<Primary_literal> p<689> c<687> l<46:13> el<46:20>
n<> u<689> t<Constant_primary> p<690> c<688> l<46:13> el<46:20>
n<> u<690> t<Constant_expression> p<696> c<689> s<695> l<46:13> el<46:20>
n<1> u<691> t<IntConst> p<692> l<46:21> el<46:22>
n<> u<692> t<Primary_literal> p<693> c<691> l<46:21> el<46:22>
n<> u<693> t<Constant_primary> p<694> c<692> l<46:21> el<46:22>
n<> u<694> t<Constant_expression> p<696> c<693> l<46:21> el<46:22>
n<> u<695> t<BinOp_Minus> p<696> s<694> l<46:20> el<46:21>
n<> u<696> t<Constant_expression> p<701> c<690> s<700> l<46:13> el<46:22>
n<0> u<697> t<IntConst> p<698> l<46:23> el<46:24>
n<> u<698> t<Primary_literal> p<699> c<697> l<46:23> el<46:24>
n<> u<699> t<Constant_primary> p<700> c<698> l<46:23> el<46:24>
n<> u<700> t<Constant_expression> p<701> c<699> l<46:23> el<46:24>
n<> u<701> t<Constant_range> p<702> c<696> l<46:13> el<46:24>
n<> u<702> t<Packed_dimension> p<703> c<701> l<46:12> el<46:25>
n<> u<703> t<Data_type_or_implicit> p<706> c<702> s<705> l<46:12> el<46:25>
n<arg1> u<704> t<StringConst> p<705> l<46:26> el<46:30>
n<> u<705> t<List_of_tf_variable_identifiers> p<706> c<704> l<46:26> el<46:30>
n<> u<706> t<Tf_port_declaration> p<707> c<686> l<46:6> el<46:31>
n<> u<707> t<Tf_item_declaration> p<982> c<706> s<729> l<46:6> el<46:31>
n<> u<708> t<TfPortDir_Inp> p<728> s<725> l<47:6> el<47:11>
n<width_s> u<709> t<StringConst> p<710> l<47:13> el<47:20>
n<> u<710> t<Primary_literal> p<711> c<709> l<47:13> el<47:20>
n<> u<711> t<Constant_primary> p<712> c<710> l<47:13> el<47:20>
n<> u<712> t<Constant_expression> p<718> c<711> s<717> l<47:13> el<47:20>
n<1> u<713> t<IntConst> p<714> l<47:21> el<47:22>
n<> u<714> t<Primary_literal> p<715> c<713> l<47:21> el<47:22>
n<> u<715> t<Constant_primary> p<716> c<714> l<47:21> el<47:22>
n<> u<716> t<Constant_expression> p<718> c<715> l<47:21> el<47:22>
n<> u<717> t<BinOp_Minus> p<718> s<716> l<47:20> el<47:21>
n<> u<718> t<Constant_expression> p<723> c<712> s<722> l<47:13> el<47:22>
n<0> u<719> t<IntConst> p<720> l<47:23> el<47:24>
n<> u<720> t<Primary_literal> p<721> c<719> l<47:23> el<47:24>
n<> u<721> t<Constant_primary> p<722> c<720> l<47:23> el<47:24>
n<> u<722> t<Constant_expression> p<723> c<721> l<47:23> el<47:24>
n<> u<723> t<Constant_range> p<724> c<718> l<47:13> el<47:24>
n<> u<724> t<Packed_dimension> p<725> c<723> l<47:12> el<47:25>
n<> u<725> t<Data_type_or_implicit> p<728> c<724> s<727> l<47:12> el<47:25>
n<arg2> u<726> t<StringConst> p<727> l<47:26> el<47:30>
n<> u<727> t<List_of_tf_variable_identifiers> p<728> c<726> l<47:26> el<47:30>
n<> u<728> t<Tf_port_declaration> p<729> c<708> l<47:6> el<47:31>
n<> u<729> t<Tf_item_declaration> p<982> c<728> s<735> l<47:6> el<47:31>
n<> u<730> t<TfPortDir_Inp> p<734> s<731> l<48:6> el<48:11>
n<> u<731> t<Data_type_or_implicit> p<734> s<733> l<48:12> el<48:12>
n<sbit> u<732> t<StringConst> p<733> l<48:12> el<48:16>
n<> u<733> t<List_of_tf_variable_identifiers> p<734> c<732> l<48:12> el<48:16>
n<> u<734> t<Tf_port_declaration> p<735> c<730> l<48:6> el<48:17>
n<> u<735> t<Tf_item_declaration> p<982> c<734> s<748> l<48:6> el<48:17>
n<> u<736> t<Data_type_or_implicit> p<746> s<745> l<49:16> el<49:16>
n<olen> u<737> t<StringConst> p<744> s<743> l<49:16> el<49:20>
n<width_z> u<738> t<StringConst> p<739> l<49:23> el<49:30>
n<> u<739> t<Primary_literal> p<740> c<738> l<49:23> el<49:30>
n<> u<740> t<Constant_primary> p<741> c<739> l<49:23> el<49:30>
n<> u<741> t<Constant_expression> p<742> c<740> l<49:23> el<49:30>
n<> u<742> t<Constant_mintypmax_expression> p<743> c<741> l<49:23> el<49:30>
n<> u<743> t<Constant_param_expression> p<744> c<742> l<49:23> el<49:30>
n<> u<744> t<Param_assignment> p<745> c<737> l<49:16> el<49:30>
n<> u<745> t<List_of_param_assignments> p<746> c<744> l<49:16> el<49:30>
n<> u<746> t<Parameter_declaration> p<747> c<736> l<49:6> el<49:30>
n<> u<747> t<Block_item_declaration> p<748> c<746> l<49:6> el<49:31>
n<> u<748> t<Tf_item_declaration> p<982> c<747> s<777> l<49:6> el<49:31>
n<> u<749> t<Data_type_or_implicit> p<775> s<774> l<50:16> el<50:16>
n<ilen> u<750> t<StringConst> p<773> s<772> l<50:16> el<50:20>
n<signd_a> u<751> t<StringConst> p<752> l<50:23> el<50:30>
n<> u<752> t<Primary_literal> p<753> c<751> l<50:23> el<50:30>
n<> u<753> t<Constant_primary> p<754> c<752> l<50:23> el<50:30>
n<> u<754> t<Constant_expression> p<770> c<753> s<755> l<50:23> el<50:30>
n<> u<755> t<Conditional_operator> p<770> s<759> l<50:31> el<50:32>
n<width_a> u<756> t<StringConst> p<757> l<50:33> el<50:40>
n<> u<757> t<Primary_literal> p<758> c<756> l<50:33> el<50:40>
n<> u<758> t<Primary> p<759> c<757> l<50:33> el<50:40>
n<> u<759> t<Expression> p<770> c<758> s<769> l<50:33> el<50:40>
n<width_a> u<760> t<StringConst> p<761> l<50:43> el<50:50>
n<> u<761> t<Primary_literal> p<762> c<760> l<50:43> el<50:50>
n<> u<762> t<Constant_primary> p<763> c<761> l<50:43> el<50:50>
n<> u<763> t<Constant_expression> p<769> c<762> s<768> l<50:43> el<50:50>
n<1> u<764> t<IntConst> p<765> l<50:51> el<50:52>
n<> u<765> t<Primary_literal> p<766> c<764> l<50:51> el<50:52>
n<> u<766> t<Constant_primary> p<767> c<765> l<50:51> el<50:52>
n<> u<767> t<Constant_expression> p<769> c<766> l<50:51> el<50:52>
n<> u<768> t<BinOp_Plus> p<769> s<767> l<50:50> el<50:51>
n<> u<769> t<Constant_expression> p<770> c<763> l<50:43> el<50:52>
n<> u<770> t<Constant_expression> p<771> c<754> l<50:23> el<50:52>
n<> u<771> t<Constant_mintypmax_expression> p<772> c<770> l<50:23> el<50:52>
n<> u<772> t<Constant_param_expression> p<773> c<771> l<50:23> el<50:52>
n<> u<773> t<Param_assignment> p<774> c<750> l<50:16> el<50:52>
n<> u<774> t<List_of_param_assignments> p<775> c<773> l<50:16> el<50:52>
n<> u<775> t<Parameter_declaration> p<776> c<749> l<50:6> el<50:52>
n<> u<776> t<Block_item_declaration> p<777> c<775> l<50:6> el<50:53>
n<> u<777> t<Tf_item_declaration> p<982> c<776> s<808> l<50:6> el<50:53>
n<> u<778> t<Data_type_or_implicit> p<806> s<805> l<51:16> el<51:16>
n<len> u<779> t<StringConst> p<804> s<803> l<51:16> el<51:19>
n<ilen> u<780> t<StringConst> p<781> l<51:23> el<51:27>
n<> u<781> t<Primary_literal> p<782> c<780> l<51:23> el<51:27>
n<> u<782> t<Constant_primary> p<783> c<781> l<51:23> el<51:27>
n<> u<783> t<Constant_expression> p<789> c<782> s<788> l<51:23> el<51:27>
n<olen> u<784> t<StringConst> p<785> l<51:31> el<51:35>
n<> u<785> t<Primary_literal> p<786> c<784> l<51:31> el<51:35>
n<> u<786> t<Constant_primary> p<787> c<785> l<51:31> el<51:35>
n<> u<787> t<Constant_expression> p<789> c<786> l<51:31> el<51:35>
n<> u<788> t<BinOp_GreatEqual> p<789> s<787> l<51:28> el<51:30>
n<> u<789> t<Constant_expression> p<790> c<783> l<51:23> el<51:35>
n<> u<790> t<Constant_primary> p<791> c<789> l<51:22> el<51:36>
n<> u<791> t<Constant_expression> p<801> c<790> s<792> l<51:22> el<51:36>
n<> u<792> t<Conditional_operator> p<801> s<796> l<51:37> el<51:38>
n<ilen> u<793> t<StringConst> p<794> l<51:39> el<51:43>
n<> u<794> t<Primary_literal> p<795> c<793> l<51:39> el<51:43>
n<> u<795> t<Primary> p<796> c<794> l<51:39> el<51:43>
n<> u<796> t<Expression> p<801> c<795> s<800> l<51:39> el<51:43>
n<olen> u<797> t<StringConst> p<798> l<51:46> el<51:50>
n<> u<798> t<Primary_literal> p<799> c<797> l<51:46> el<51:50>
n<> u<799> t<Constant_primary> p<800> c<798> l<51:46> el<51:50>
n<> u<800> t<Constant_expression> p<801> c<799> l<51:46> el<51:50>
n<> u<801> t<Constant_expression> p<802> c<791> l<51:22> el<51:50>
n<> u<802> t<Constant_mintypmax_expression> p<803> c<801> l<51:22> el<51:50>
n<> u<803> t<Constant_param_expression> p<804> c<802> l<51:22> el<51:50>
n<> u<804> t<Param_assignment> p<805> c<779> l<51:16> el<51:50>
n<> u<805> t<List_of_param_assignments> p<806> c<804> l<51:16> el<51:50>
n<> u<806> t<Parameter_declaration> p<807> c<778> l<51:6> el<51:50>
n<> u<807> t<Block_item_declaration> p<808> c<806> l<51:6> el<51:51>
n<> u<808> t<Tf_item_declaration> p<982> c<807> s<834> l<51:6> el<51:51>
n<> u<809> t<IntVec_TypeReg> p<827> s<810> l<52:6> el<52:9>
n<> u<810> t<Signing_Signed> p<827> s<826> l<52:10> el<52:16>
n<len> u<811> t<StringConst> p<812> l<52:18> el<52:21>
n<> u<812> t<Primary_literal> p<813> c<811> l<52:18> el<52:21>
n<> u<813> t<Constant_primary> p<814> c<812> l<52:18> el<52:21>
n<> u<814> t<Constant_expression> p<820> c<813> s<819> l<52:18> el<52:21>
n<1> u<815> t<IntConst> p<816> l<52:22> el<52:23>
n<> u<816> t<Primary_literal> p<817> c<815> l<52:22> el<52:23>
n<> u<817> t<Constant_primary> p<818> c<816> l<52:22> el<52:23>
n<> u<818> t<Constant_expression> p<820> c<817> l<52:22> el<52:23>
n<> u<819> t<BinOp_Minus> p<820> s<818> l<52:21> el<52:22>
n<> u<820> t<Constant_expression> p<825> c<814> s<824> l<52:18> el<52:23>
n<0> u<821> t<IntConst> p<822> l<52:24> el<52:25>
n<> u<822> t<Primary_literal> p<823> c<821> l<52:24> el<52:25>
n<> u<823> t<Constant_primary> p<824> c<822> l<52:24> el<52:25>
n<> u<824> t<Constant_expression> p<825> c<823> l<52:24> el<52:25>
n<> u<825> t<Constant_range> p<826> c<820> l<52:18> el<52:25>
n<> u<826> t<Packed_dimension> p<827> c<825> l<52:17> el<52:26>
n<> u<827> t<Data_type> p<831> c<809> s<830> l<52:6> el<52:26>
n<result> u<828> t<StringConst> p<829> l<52:27> el<52:33>
n<> u<829> t<Variable_decl_assignment> p<830> c<828> l<52:27> el<52:33>
n<> u<830> t<List_of_variable_decl_assignments> p<831> c<829> l<52:27> el<52:33>
n<> u<831> t<Variable_declaration> p<832> c<827> l<52:6> el<52:34>
n<> u<832> t<Data_declaration> p<833> c<831> l<52:6> el<52:34>
n<> u<833> t<Block_item_declaration> p<834> c<832> l<52:6> el<52:34>
n<> u<834> t<Tf_item_declaration> p<982> c<833> s<860> l<52:6> el<52:34>
n<> u<835> t<IntVec_TypeReg> p<853> s<836> l<53:6> el<53:9>
n<> u<836> t<Signing_Signed> p<853> s<852> l<53:10> el<53:16>
n<len> u<837> t<StringConst> p<838> l<53:18> el<53:21>
n<> u<838> t<Primary_literal> p<839> c<837> l<53:18> el<53:21>
n<> u<839> t<Constant_primary> p<840> c<838> l<53:18> el<53:21>
n<> u<840> t<Constant_expression> p<846> c<839> s<845> l<53:18> el<53:21>
n<1> u<841> t<IntConst> p<842> l<53:22> el<53:23>
n<> u<842> t<Primary_literal> p<843> c<841> l<53:22> el<53:23>
n<> u<843> t<Constant_primary> p<844> c<842> l<53:22> el<53:23>
n<> u<844> t<Constant_expression> p<846> c<843> l<53:22> el<53:23>
n<> u<845> t<BinOp_Minus> p<846> s<844> l<53:21> el<53:22>
n<> u<846> t<Constant_expression> p<851> c<840> s<850> l<53:18> el<53:23>
n<0> u<847> t<IntConst> p<848> l<53:24> el<53:25>
n<> u<848> t<Primary_literal> p<849> c<847> l<53:24> el<53:25>
n<> u<849> t<Constant_primary> p<850> c<848> l<53:24> el<53:25>
n<> u<850> t<Constant_expression> p<851> c<849> l<53:24> el<53:25>
n<> u<851> t<Constant_range> p<852> c<846> l<53:18> el<53:25>
n<> u<852> t<Packed_dimension> p<853> c<851> l<53:17> el<53:26>
n<> u<853> t<Data_type> p<857> c<835> s<856> l<53:6> el<53:26>
n<result_t> u<854> t<StringConst> p<855> l<53:27> el<53:35>
n<> u<855> t<Variable_decl_assignment> p<856> c<854> l<53:27> el<53:35>
n<> u<856> t<List_of_variable_decl_assignments> p<857> c<855> l<53:27> el<53:35>
n<> u<857> t<Variable_declaration> p<858> c<853> l<53:6> el<53:36>
n<> u<858> t<Data_declaration> p<859> c<857> l<53:6> el<53:36>
n<> u<859> t<Block_item_declaration> p<860> c<858> l<53:6> el<53:36>
n<> u<860> t<Tf_item_declaration> p<982> c<859> s<980> l<53:6> el<53:36>
n<result_t> u<861> t<StringConst> p<862> l<55:8> el<55:16>
n<> u<862> t<Ps_or_hierarchical_identifier> p<865> c<861> s<864> l<55:8> el<55:16>
n<> u<863> t<Bit_select> p<864> l<55:17> el<55:17>
n<> u<864> t<Select> p<865> c<863> l<55:17> el<55:17>
n<> u<865> t<Variable_lvalue> p<886> c<862> s<866> l<55:8> el<55:16>
n<> u<866> t<AssignOp_Assign> p<886> s<885> l<55:17> el<55:18>
n<$signed> u<867> t<StringConst> p<868> l<55:20> el<55:26>
n<> u<868> t<System_task_names> p<883> c<867> s<882> l<55:19> el<55:26>
n<len> u<869> t<StringConst> p<870> l<55:30> el<55:33>
n<> u<870> t<Primary_literal> p<871> c<869> l<55:30> el<55:33>
n<> u<871> t<Primary> p<872> c<870> l<55:30> el<55:33>
n<> u<872> t<Expression> p<873> c<871> l<55:30> el<55:33>
n<> u<873> t<Expression> p<879> c<872> s<878> l<55:29> el<55:34>
n<sbit> u<874> t<StringConst> p<875> l<55:35> el<55:39>
n<> u<875> t<Primary_literal> p<876> c<874> l<55:35> el<55:39>
n<> u<876> t<Primary> p<877> c<875> l<55:35> el<55:39>
n<> u<877> t<Expression> p<878> c<876> l<55:35> el<55:39>
n<> u<878> t<Concatenation> p<879> c<877> l<55:34> el<55:40>
n<> u<879> t<Multiple_concatenation> p<880> c<873> l<55:28> el<55:41>
n<> u<880> t<Primary> p<881> c<879> l<55:28> el<55:41>
n<> u<881> t<Expression> p<882> c<880> l<55:28> el<55:41>
n<> u<882> t<List_of_arguments> p<883> c<881> l<55:28> el<55:41>
n<> u<883> t<System_task> p<884> c<868> l<55:19> el<55:43>
n<> u<884> t<Primary> p<885> c<883> l<55:19> el<55:43>
n<> u<885> t<Expression> p<886> c<884> l<55:19> el<55:43>
n<> u<886> t<Operator_assignment> p<887> c<865> l<55:8> el<55:43>
n<> u<887> t<Blocking_assignment> p<888> c<886> l<55:8> el<55:43>
n<> u<888> t<Statement_item> p<889> c<887> l<55:8> el<55:44>
n<> u<889> t<Statement> p<890> c<888> l<55:8> el<55:44>
n<> u<890> t<Statement_or_null> p<977> c<889> s<921> l<55:8> el<55:44>
n<result_t> u<891> t<StringConst> p<892> l<56:8> el<56:16>
n<> u<892> t<Ps_or_hierarchical_identifier> p<911> c<891> s<910> l<56:8> el<56:16>
n<> u<893> t<Bit_select> p<910> s<909> l<56:16> el<56:16>
n<width_a> u<894> t<StringConst> p<895> l<56:17> el<56:24>
n<> u<895> t<Primary_literal> p<896> c<894> l<56:17> el<56:24>
n<> u<896> t<Constant_primary> p<897> c<895> l<56:17> el<56:24>
n<> u<897> t<Constant_expression> p<903> c<896> s<902> l<56:17> el<56:24>
n<1> u<898> t<IntConst> p<899> l<56:25> el<56:26>
n<> u<899> t<Primary_literal> p<900> c<898> l<56:25> el<56:26>
n<> u<900> t<Constant_primary> p<901> c<899> l<56:25> el<56:26>
n<> u<901> t<Constant_expression> p<903> c<900> l<56:25> el<56:26>
n<> u<902> t<BinOp_Minus> p<903> s<901> l<56:24> el<56:25>
n<> u<903> t<Constant_expression> p<908> c<897> s<907> l<56:17> el<56:26>
n<0> u<904> t<IntConst> p<905> l<56:27> el<56:28>
n<> u<905> t<Primary_literal> p<906> c<904> l<56:27> el<56:28>
n<> u<906> t<Constant_primary> p<907> c<905> l<56:27> el<56:28>
n<> u<907> t<Constant_expression> p<908> c<906> l<56:27> el<56:28>
n<> u<908> t<Constant_range> p<909> c<903> l<56:17> el<56:28>
n<> u<909> t<Part_select_range> p<910> c<908> l<56:17> el<56:28>
n<> u<910> t<Select> p<911> c<893> l<56:16> el<56:29>
n<> u<911> t<Variable_lvalue> p<917> c<892> s<912> l<56:8> el<56:29>
n<> u<912> t<AssignOp_Assign> p<917> s<916> l<56:30> el<56:31>
n<arg1> u<913> t<StringConst> p<914> l<56:32> el<56:36>
n<> u<914> t<Primary_literal> p<915> c<913> l<56:32> el<56:36>
n<> u<915> t<Primary> p<916> c<914> l<56:32> el<56:36>
n<> u<916> t<Expression> p<917> c<915> l<56:32> el<56:36>
n<> u<917> t<Operator_assignment> p<918> c<911> l<56:8> el<56:36>
n<> u<918> t<Blocking_assignment> p<919> c<917> l<56:8> el<56:36>
n<> u<919> t<Statement_item> p<920> c<918> l<56:8> el<56:37>
n<> u<920> t<Statement> p<921> c<919> l<56:8> el<56:37>
n<> u<921> t<Statement_or_null> p<977> c<920> s<942> l<56:8> el<56:37>
n<result> u<922> t<StringConst> p<923> l<57:8> el<57:14>
n<> u<923> t<Ps_or_hierarchical_identifier> p<926> c<922> s<925> l<57:8> el<57:14>
n<> u<924> t<Bit_select> p<925> l<57:15> el<57:15>
n<> u<925> t<Select> p<926> c<924> l<57:15> el<57:15>
n<> u<926> t<Variable_lvalue> p<938> c<923> s<927> l<57:8> el<57:14>
n<> u<927> t<AssignOp_Assign> p<938> s<937> l<57:15> el<57:16>
n<result_t> u<928> t<StringConst> p<929> l<57:17> el<57:25>
n<> u<929> t<Primary_literal> p<930> c<928> l<57:17> el<57:25>
n<> u<930> t<Primary> p<931> c<929> l<57:17> el<57:25>
n<> u<931> t<Expression> p<937> c<930> s<936> l<57:17> el<57:25>
n<arg2> u<932> t<StringConst> p<933> l<57:30> el<57:34>
n<> u<933> t<Primary_literal> p<934> c<932> l<57:30> el<57:34>
n<> u<934> t<Primary> p<935> c<933> l<57:30> el<57:34>
n<> u<935> t<Expression> p<937> c<934> l<57:30> el<57:34>
n<> u<936> t<BinOp_ArithShiftRight> p<937> s<935> l<57:26> el<57:29>
n<> u<937> t<Expression> p<938> c<931> l<57:17> el<57:34>
n<> u<938> t<Operator_assignment> p<939> c<926> l<57:8> el<57:34>
n<> u<939> t<Blocking_assignment> p<940> c<938> l<57:8> el<57:34>
n<> u<940> t<Statement_item> p<941> c<939> l<57:8> el<57:35>
n<> u<941> t<Statement> p<942> c<940> l<57:8> el<57:35>
n<> u<942> t<Statement_or_null> p<977> c<941> s<975> l<57:8> el<57:35>
n<fshr_u> u<943> t<StringConst> p<944> l<58:8> el<58:14>
n<> u<944> t<Ps_or_hierarchical_identifier> p<947> c<943> s<946> l<58:8> el<58:14>
n<> u<945> t<Bit_select> p<946> l<58:15> el<58:15>
n<> u<946> t<Select> p<947> c<945> l<58:15> el<58:15>
n<> u<947> t<Variable_lvalue> p<971> c<944> s<948> l<58:8> el<58:14>
n<> u<948> t<AssignOp_Assign> p<971> s<970> l<58:15> el<58:16>
n<result> u<949> t<StringConst> p<968> s<967> l<58:18> el<58:24>
n<> u<950> t<Bit_select> p<967> s<966> l<58:24> el<58:24>
n<olen> u<951> t<StringConst> p<952> l<58:25> el<58:29>
n<> u<952> t<Primary_literal> p<953> c<951> l<58:25> el<58:29>
n<> u<953> t<Constant_primary> p<954> c<952> l<58:25> el<58:29>
n<> u<954> t<Constant_expression> p<960> c<953> s<959> l<58:25> el<58:29>
n<1> u<955> t<IntConst> p<956> l<58:30> el<58:31>
n<> u<956> t<Primary_literal> p<957> c<955> l<58:30> el<58:31>
n<> u<957> t<Constant_primary> p<958> c<956> l<58:30> el<58:31>
n<> u<958> t<Constant_expression> p<960> c<957> l<58:30> el<58:31>
n<> u<959> t<BinOp_Minus> p<960> s<958> l<58:29> el<58:30>
n<> u<960> t<Constant_expression> p<965> c<954> s<964> l<58:25> el<58:31>
n<0> u<961> t<IntConst> p<962> l<58:32> el<58:33>
n<> u<962> t<Primary_literal> p<963> c<961> l<58:32> el<58:33>
n<> u<963> t<Constant_primary> p<964> c<962> l<58:32> el<58:33>
n<> u<964> t<Constant_expression> p<965> c<963> l<58:32> el<58:33>
n<> u<965> t<Constant_range> p<966> c<960> l<58:25> el<58:33>
n<> u<966> t<Part_select_range> p<967> c<965> l<58:25> el<58:33>
n<> u<967> t<Select> p<968> c<950> l<58:24> el<58:34>
n<> u<968> t<Complex_func_call> p<969> c<949> l<58:18> el<58:34>
n<> u<969> t<Primary> p<970> c<968> l<58:18> el<58:34>
n<> u<970> t<Expression> p<971> c<969> l<58:18> el<58:34>
n<> u<971> t<Operator_assignment> p<972> c<947> l<58:8> el<58:34>
n<> u<972> t<Blocking_assignment> p<973> c<971> l<58:8> el<58:34>
n<> u<973> t<Statement_item> p<974> c<972> l<58:8> el<58:35>
n<> u<974> t<Statement> p<975> c<973> l<58:8> el<58:35>
n<> u<975> t<Statement_or_null> p<977> c<974> s<976> l<58:8> el<58:35>
n<> u<976> t<End> p<977> l<59:6> el<59:9>
n<> u<977> t<Seq_block> p<978> c<890> l<54:6> el<59:9>
n<> u<978> t<Statement_item> p<979> c<977> l<54:6> el<59:9>
n<> u<979> t<Statement> p<980> c<978> l<54:6> el<59:9>
n<> u<980> t<Function_statement_or_null> p<982> c<979> s<981> l<54:6> el<59:9>
n<> u<981> t<Endfunction> p<982> l<60:3> el<60:14>
n<> u<982> t<Function_body_declaration> p<983> c<684> l<45:12> el<60:14>
n<> u<983> t<Function_declaration> p<984> c<982> l<45:3> el<60:14>
n<> u<984> t<Package_or_generate_item_declaration> p<985> c<983> l<45:3> el<60:14>
n<> u<985> t<Module_or_generate_item_declaration> p<986> c<984> l<45:3> el<60:14>
n<> u<986> t<Module_common_item> p<987> c<985> l<45:3> el<60:14>
n<> u<987> t<Module_or_generate_item> p<988> c<986> l<45:3> el<60:14>
n<> u<988> t<Non_port_module_item> p<989> c<987> l<45:3> el<60:14>
n<> u<989> t<Module_item> p<1294> c<988> s<1292> l<45:3> el<60:14>
n<width_z> u<990> t<StringConst> p<991> l<62:13> el<62:20>
n<> u<991> t<Primary_literal> p<992> c<990> l<62:13> el<62:20>
n<> u<992> t<Constant_primary> p<993> c<991> l<62:13> el<62:20>
n<> u<993> t<Constant_expression> p<999> c<992> s<998> l<62:13> el<62:20>
n<1> u<994> t<IntConst> p<995> l<62:21> el<62:22>
n<> u<995> t<Primary_literal> p<996> c<994> l<62:21> el<62:22>
n<> u<996> t<Constant_primary> p<997> c<995> l<62:21> el<62:22>
n<> u<997> t<Constant_expression> p<999> c<996> l<62:21> el<62:22>
n<> u<998> t<BinOp_Minus> p<999> s<997> l<62:20> el<62:21>
n<> u<999> t<Constant_expression> p<1004> c<993> s<1003> l<62:13> el<62:22>
n<0> u<1000> t<IntConst> p<1001> l<62:23> el<62:24>
n<> u<1001> t<Primary_literal> p<1002> c<1000> l<62:23> el<62:24>
n<> u<1002> t<Constant_primary> p<1003> c<1001> l<62:23> el<62:24>
n<> u<1003> t<Constant_expression> p<1004> c<1002> l<62:23> el<62:24>
n<> u<1004> t<Constant_range> p<1005> c<999> l<62:13> el<62:24>
n<> u<1005> t<Packed_dimension> p<1006> c<1004> l<62:12> el<62:25>
n<> u<1006> t<Function_data_type_or_implicit> p<1285> c<1005> s<1007> l<62:12> el<62:25>
n<fshl_s> u<1007> t<StringConst> p<1285> s<1029> l<62:26> el<62:32>
n<> u<1008> t<TfPortDir_Inp> p<1028> s<1025> l<63:6> el<63:11>
n<width_a> u<1009> t<StringConst> p<1010> l<63:13> el<63:20>
n<> u<1010> t<Primary_literal> p<1011> c<1009> l<63:13> el<63:20>
n<> u<1011> t<Constant_primary> p<1012> c<1010> l<63:13> el<63:20>
n<> u<1012> t<Constant_expression> p<1018> c<1011> s<1017> l<63:13> el<63:20>
n<1> u<1013> t<IntConst> p<1014> l<63:21> el<63:22>
n<> u<1014> t<Primary_literal> p<1015> c<1013> l<63:21> el<63:22>
n<> u<1015> t<Constant_primary> p<1016> c<1014> l<63:21> el<63:22>
n<> u<1016> t<Constant_expression> p<1018> c<1015> l<63:21> el<63:22>
n<> u<1017> t<BinOp_Minus> p<1018> s<1016> l<63:20> el<63:21>
n<> u<1018> t<Constant_expression> p<1023> c<1012> s<1022> l<63:13> el<63:22>
n<0> u<1019> t<IntConst> p<1020> l<63:23> el<63:24>
n<> u<1020> t<Primary_literal> p<1021> c<1019> l<63:23> el<63:24>
n<> u<1021> t<Constant_primary> p<1022> c<1020> l<63:23> el<63:24>
n<> u<1022> t<Constant_expression> p<1023> c<1021> l<63:23> el<63:24>
n<> u<1023> t<Constant_range> p<1024> c<1018> l<63:13> el<63:24>
n<> u<1024> t<Packed_dimension> p<1025> c<1023> l<63:12> el<63:25>
n<> u<1025> t<Data_type_or_implicit> p<1028> c<1024> s<1027> l<63:12> el<63:25>
n<arg1> u<1026> t<StringConst> p<1027> l<63:26> el<63:30>
n<> u<1027> t<List_of_tf_variable_identifiers> p<1028> c<1026> l<63:26> el<63:30>
n<> u<1028> t<Tf_port_declaration> p<1029> c<1008> l<63:6> el<63:31>
n<> u<1029> t<Tf_item_declaration> p<1285> c<1028> s<1051> l<63:6> el<63:31>
n<> u<1030> t<TfPortDir_Inp> p<1050> s<1047> l<64:6> el<64:11>
n<width_s> u<1031> t<StringConst> p<1032> l<64:13> el<64:20>
n<> u<1032> t<Primary_literal> p<1033> c<1031> l<64:13> el<64:20>
n<> u<1033> t<Constant_primary> p<1034> c<1032> l<64:13> el<64:20>
n<> u<1034> t<Constant_expression> p<1040> c<1033> s<1039> l<64:13> el<64:20>
n<1> u<1035> t<IntConst> p<1036> l<64:21> el<64:22>
n<> u<1036> t<Primary_literal> p<1037> c<1035> l<64:21> el<64:22>
n<> u<1037> t<Constant_primary> p<1038> c<1036> l<64:21> el<64:22>
n<> u<1038> t<Constant_expression> p<1040> c<1037> l<64:21> el<64:22>
n<> u<1039> t<BinOp_Minus> p<1040> s<1038> l<64:20> el<64:21>
n<> u<1040> t<Constant_expression> p<1045> c<1034> s<1044> l<64:13> el<64:22>
n<0> u<1041> t<IntConst> p<1042> l<64:23> el<64:24>
n<> u<1042> t<Primary_literal> p<1043> c<1041> l<64:23> el<64:24>
n<> u<1043> t<Constant_primary> p<1044> c<1042> l<64:23> el<64:24>
n<> u<1044> t<Constant_expression> p<1045> c<1043> l<64:23> el<64:24>
n<> u<1045> t<Constant_range> p<1046> c<1040> l<64:13> el<64:24>
n<> u<1046> t<Packed_dimension> p<1047> c<1045> l<64:12> el<64:25>
n<> u<1047> t<Data_type_or_implicit> p<1050> c<1046> s<1049> l<64:12> el<64:25>
n<arg2> u<1048> t<StringConst> p<1049> l<64:26> el<64:30>
n<> u<1049> t<List_of_tf_variable_identifiers> p<1050> c<1048> l<64:26> el<64:30>
n<> u<1050> t<Tf_port_declaration> p<1051> c<1030> l<64:6> el<64:31>
n<> u<1051> t<Tf_item_declaration> p<1285> c<1050> s<1057> l<64:6> el<64:31>
n<> u<1052> t<TfPortDir_Inp> p<1056> s<1053> l<65:6> el<65:11>
n<> u<1053> t<Data_type_or_implicit> p<1056> s<1055> l<65:12> el<65:12>
n<sbit> u<1054> t<StringConst> p<1055> l<65:12> el<65:16>
n<> u<1055> t<List_of_tf_variable_identifiers> p<1056> c<1054> l<65:12> el<65:16>
n<> u<1056> t<Tf_port_declaration> p<1057> c<1052> l<65:6> el<65:17>
n<> u<1057> t<Tf_item_declaration> p<1285> c<1056> s<1076> l<65:6> el<65:17>
n<> u<1058> t<IntVec_TypeReg> p<1069> s<1068> l<66:6> el<66:9>
n<width_a> u<1059> t<StringConst> p<1060> l<66:11> el<66:18>
n<> u<1060> t<Primary_literal> p<1061> c<1059> l<66:11> el<66:18>
n<> u<1061> t<Constant_primary> p<1062> c<1060> l<66:11> el<66:18>
n<> u<1062> t<Constant_expression> p<1067> c<1061> s<1066> l<66:11> el<66:18>
n<0> u<1063> t<IntConst> p<1064> l<66:19> el<66:20>
n<> u<1064> t<Primary_literal> p<1065> c<1063> l<66:19> el<66:20>
n<> u<1065> t<Constant_primary> p<1066> c<1064> l<66:19> el<66:20>
n<> u<1066> t<Constant_expression> p<1067> c<1065> l<66:19> el<66:20>
n<> u<1067> t<Constant_range> p<1068> c<1062> l<66:11> el<66:20>
n<> u<1068> t<Packed_dimension> p<1069> c<1067> l<66:10> el<66:21>
n<> u<1069> t<Data_type> p<1073> c<1058> s<1072> l<66:6> el<66:21>
n<sbit_arg1> u<1070> t<StringConst> p<1071> l<66:22> el<66:31>
n<> u<1071> t<Variable_decl_assignment> p<1072> c<1070> l<66:22> el<66:31>
n<> u<1072> t<List_of_variable_decl_assignments> p<1073> c<1071> l<66:22> el<66:31>
n<> u<1073> t<Variable_declaration> p<1074> c<1069> l<66:6> el<66:32>
n<> u<1074> t<Data_declaration> p<1075> c<1073> l<66:6> el<66:32>
n<> u<1075> t<Block_item_declaration> p<1076> c<1074> l<66:6> el<66:32>
n<> u<1076> t<Tf_item_declaration> p<1285> c<1075> s<1283> l<66:6> el<66:32>
n<arg2> u<1077> t<StringConst> p<1090> s<1089> l<68:13> el<68:17>
n<width_s> u<1078> t<StringConst> p<1079> l<68:18> el<68:25>
n<> u<1079> t<Primary_literal> p<1080> c<1078> l<68:18> el<68:25>
n<> u<1080> t<Primary> p<1081> c<1079> l<68:18> el<68:25>
n<> u<1081> t<Expression> p<1087> c<1080> s<1086> l<68:18> el<68:25>
n<1> u<1082> t<IntConst> p<1083> l<68:26> el<68:27>
n<> u<1083> t<Primary_literal> p<1084> c<1082> l<68:26> el<68:27>
n<> u<1084> t<Primary> p<1085> c<1083> l<68:26> el<68:27>
n<> u<1085> t<Expression> p<1087> c<1084> l<68:26> el<68:27>
n<> u<1086> t<BinOp_Minus> p<1087> s<1085> l<68:25> el<68:26>
n<> u<1087> t<Expression> p<1088> c<1081> l<68:18> el<68:27>
n<> u<1088> t<Bit_select> p<1089> c<1087> l<68:17> el<68:28>
n<> u<1089> t<Select> p<1090> c<1088> l<68:17> el<68:28>
n<> u<1090> t<Complex_func_call> p<1091> c<1077> l<68:13> el<68:28>
n<> u<1091> t<Primary> p<1092> c<1090> l<68:13> el<68:28>
n<> u<1092> t<Expression> p<1098> c<1091> s<1097> l<68:13> el<68:28>
n<> u<1093> t<Number_1Tickb0> p<1094> l<68:32> el<68:36>
n<> u<1094> t<Primary_literal> p<1095> c<1093> l<68:32> el<68:36>
n<> u<1095> t<Primary> p<1096> c<1094> l<68:32> el<68:36>
n<> u<1096> t<Expression> p<1098> c<1095> l<68:32> el<68:36>
n<> u<1097> t<BinOp_Equiv> p<1098> s<1096> l<68:29> el<68:31>
n<> u<1098> t<Expression> p<1099> c<1092> l<68:13> el<68:36>
n<> u<1099> t<Expression_or_cond_pattern> p<1100> c<1098> l<68:13> el<68:36>
n<> u<1100> t<Cond_predicate> p<1275> c<1099> s<1175> l<68:13> el<68:36>
n<sbit_arg1> u<1101> t<StringConst> p<1102> l<70:10> el<70:19>
n<> u<1102> t<Ps_or_hierarchical_identifier> p<1115> c<1101> s<1114> l<70:10> el<70:19>
n<> u<1103> t<Bit_select> p<1114> s<1113> l<70:19> el<70:19>
n<width_a> u<1104> t<StringConst> p<1105> l<70:20> el<70:27>
n<> u<1105> t<Primary_literal> p<1106> c<1104> l<70:20> el<70:27>
n<> u<1106> t<Constant_primary> p<1107> c<1105> l<70:20> el<70:27>
n<> u<1107> t<Constant_expression> p<1112> c<1106> s<1111> l<70:20> el<70:27>
n<0> u<1108> t<IntConst> p<1109> l<70:28> el<70:29>
n<> u<1109> t<Primary_literal> p<1110> c<1108> l<70:28> el<70:29>
n<> u<1110> t<Constant_primary> p<1111> c<1109> l<70:28> el<70:29>
n<> u<1111> t<Constant_expression> p<1112> c<1110> l<70:28> el<70:29>
n<> u<1112> t<Constant_range> p<1113> c<1107> l<70:20> el<70:29>
n<> u<1113> t<Part_select_range> p<1114> c<1112> l<70:20> el<70:29>
n<> u<1114> t<Select> p<1115> c<1103> l<70:19> el<70:30>
n<> u<1115> t<Variable_lvalue> p<1136> c<1102> s<1116> l<70:10> el<70:30>
n<> u<1116> t<AssignOp_Assign> p<1136> s<1135> l<70:31> el<70:32>
n<width_a> u<1117> t<StringConst> p<1118> l<70:35> el<70:42>
n<> u<1118> t<Primary_literal> p<1119> c<1117> l<70:35> el<70:42>
n<> u<1119> t<Primary> p<1120> c<1118> l<70:35> el<70:42>
n<> u<1120> t<Expression> p<1126> c<1119> s<1125> l<70:35> el<70:42>
n<1> u<1121> t<IntConst> p<1122> l<70:43> el<70:44>
n<> u<1122> t<Primary_literal> p<1123> c<1121> l<70:43> el<70:44>
n<> u<1123> t<Primary> p<1124> c<1122> l<70:43> el<70:44>
n<> u<1124> t<Expression> p<1126> c<1123> l<70:43> el<70:44>
n<> u<1125> t<BinOp_Plus> p<1126> s<1124> l<70:42> el<70:43>
n<> u<1126> t<Expression> p<1127> c<1120> l<70:35> el<70:44>
n<> u<1127> t<Expression> p<1133> c<1126> s<1132> l<70:34> el<70:45>
n<> u<1128> t<Number_1Tickb0> p<1129> l<70:46> el<70:50>
n<> u<1129> t<Primary_literal> p<1130> c<1128> l<70:46> el<70:50>
n<> u<1130> t<Primary> p<1131> c<1129> l<70:46> el<70:50>
n<> u<1131> t<Expression> p<1132> c<1130> l<70:46> el<70:50>
n<> u<1132> t<Concatenation> p<1133> c<1131> l<70:45> el<70:51>
n<> u<1133> t<Multiple_concatenation> p<1134> c<1127> l<70:33> el<70:52>
n<> u<1134> t<Primary> p<1135> c<1133> l<70:33> el<70:52>
n<> u<1135> t<Expression> p<1136> c<1134> l<70:33> el<70:52>
n<> u<1136> t<Operator_assignment> p<1137> c<1115> l<70:10> el<70:52>
n<> u<1137> t<Blocking_assignment> p<1138> c<1136> l<70:10> el<70:52>
n<> u<1138> t<Statement_item> p<1139> c<1137> l<70:10> el<70:53>
n<> u<1139> t<Statement> p<1140> c<1138> l<70:10> el<70:53>
n<> u<1140> t<Statement_or_null> p<1172> c<1139> s<1170> l<70:10> el<70:53>
n<fshl_s> u<1141> t<StringConst> p<1142> l<71:10> el<71:16>
n<> u<1142> t<Ps_or_hierarchical_identifier> p<1145> c<1141> s<1144> l<71:10> el<71:16>
n<> u<1143> t<Bit_select> p<1144> l<71:17> el<71:17>
n<> u<1144> t<Select> p<1145> c<1143> l<71:17> el<71:17>
n<> u<1145> t<Variable_lvalue> p<1166> c<1142> s<1146> l<71:10> el<71:16>
n<> u<1146> t<AssignOp_Assign> p<1166> s<1165> l<71:17> el<71:18>
n<fshl_u> u<1147> t<StringConst> p<1163> s<1162> l<71:19> el<71:25>
n<arg1> u<1148> t<StringConst> p<1149> l<71:26> el<71:30>
n<> u<1149> t<Primary_literal> p<1150> c<1148> l<71:26> el<71:30>
n<> u<1150> t<Primary> p<1151> c<1149> l<71:26> el<71:30>
n<> u<1151> t<Expression> p<1162> c<1150> s<1156> l<71:26> el<71:30>
n<arg2> u<1152> t<StringConst> p<1153> l<71:32> el<71:36>
n<> u<1153> t<Primary_literal> p<1154> c<1152> l<71:32> el<71:36>
n<> u<1154> t<Primary> p<1155> c<1153> l<71:32> el<71:36>
n<> u<1155> t<Expression> p<1156> c<1154> l<71:32> el<71:36>
n<> u<1156> t<Argument> p<1162> c<1155> s<1161> l<71:32> el<71:36>
n<sbit> u<1157> t<StringConst> p<1158> l<71:38> el<71:42>
n<> u<1158> t<Primary_literal> p<1159> c<1157> l<71:38> el<71:42>
n<> u<1159> t<Primary> p<1160> c<1158> l<71:38> el<71:42>
n<> u<1160> t<Expression> p<1161> c<1159> l<71:38> el<71:42>
n<> u<1161> t<Argument> p<1162> c<1160> l<71:38> el<71:42>
n<> u<1162> t<List_of_arguments> p<1163> c<1151> l<71:26> el<71:42>
n<> u<1163> t<Complex_func_call> p<1164> c<1147> l<71:19> el<71:43>
n<> u<1164> t<Primary> p<1165> c<1163> l<71:19> el<71:43>
n<> u<1165> t<Expression> p<1166> c<1164> l<71:19> el<71:43>
n<> u<1166> t<Operator_assignment> p<1167> c<1145> l<71:10> el<71:43>
n<> u<1167> t<Blocking_assignment> p<1168> c<1166> l<71:10> el<71:43>
n<> u<1168> t<Statement_item> p<1169> c<1167> l<71:10> el<71:44>
n<> u<1169> t<Statement> p<1170> c<1168> l<71:10> el<71:44>
n<> u<1170> t<Statement_or_null> p<1172> c<1169> s<1171> l<71:10> el<71:44>
n<> u<1171> t<End> p<1172> l<72:8> el<72:11>
n<> u<1172> t<Seq_block> p<1173> c<1140> l<69:8> el<72:11>
n<> u<1173> t<Statement_item> p<1174> c<1172> l<69:8> el<72:11>
n<> u<1174> t<Statement> p<1175> c<1173> l<69:8> el<72:11>
n<> u<1175> t<Statement_or_null> p<1275> c<1174> s<1274> l<69:8> el<72:11>
n<sbit_arg1> u<1176> t<StringConst> p<1177> l<75:10> el<75:19>
n<> u<1177> t<Ps_or_hierarchical_identifier> p<1184> c<1176> s<1183> l<75:10> el<75:19>
n<width_a> u<1178> t<StringConst> p<1179> l<75:20> el<75:27>
n<> u<1179> t<Primary_literal> p<1180> c<1178> l<75:20> el<75:27>
n<> u<1180> t<Primary> p<1181> c<1179> l<75:20> el<75:27>
n<> u<1181> t<Expression> p<1182> c<1180> l<75:20> el<75:27>
n<> u<1182> t<Bit_select> p<1183> c<1181> l<75:19> el<75:28>
n<> u<1183> t<Select> p<1184> c<1182> l<75:19> el<75:28>
n<> u<1184> t<Variable_lvalue> p<1190> c<1177> s<1185> l<75:10> el<75:28>
n<> u<1185> t<AssignOp_Assign> p<1190> s<1189> l<75:29> el<75:30>
n<sbit> u<1186> t<StringConst> p<1187> l<75:31> el<75:35>
n<> u<1187> t<Primary_literal> p<1188> c<1186> l<75:31> el<75:35>
n<> u<1188> t<Primary> p<1189> c<1187> l<75:31> el<75:35>
n<> u<1189> t<Expression> p<1190> c<1188> l<75:31> el<75:35>
n<> u<1190> t<Operator_assignment> p<1191> c<1184> l<75:10> el<75:35>
n<> u<1191> t<Blocking_assignment> p<1192> c<1190> l<75:10> el<75:35>
n<> u<1192> t<Statement_item> p<1193> c<1191> l<75:10> el<75:36>
n<> u<1193> t<Statement> p<1194> c<1192> l<75:10> el<75:36>
n<> u<1194> t<Statement_or_null> p<1271> c<1193> s<1225> l<75:10> el<75:36>
n<sbit_arg1> u<1195> t<StringConst> p<1196> l<76:10> el<76:19>
n<> u<1196> t<Ps_or_hierarchical_identifier> p<1215> c<1195> s<1214> l<76:10> el<76:19>
n<> u<1197> t<Bit_select> p<1214> s<1213> l<76:19> el<76:19>
n<width_a> u<1198> t<StringConst> p<1199> l<76:20> el<76:27>
n<> u<1199> t<Primary_literal> p<1200> c<1198> l<76:20> el<76:27>
n<> u<1200> t<Constant_primary> p<1201> c<1199> l<76:20> el<76:27>
n<> u<1201> t<Constant_expression> p<1207> c<1200> s<1206> l<76:20> el<76:27>
n<1> u<1202> t<IntConst> p<1203> l<76:28> el<76:29>
n<> u<1203> t<Primary_literal> p<1204> c<1202> l<76:28> el<76:29>
n<> u<1204> t<Constant_primary> p<1205> c<1203> l<76:28> el<76:29>
n<> u<1205> t<Constant_expression> p<1207> c<1204> l<76:28> el<76:29>
n<> u<1206> t<BinOp_Minus> p<1207> s<1205> l<76:27> el<76:28>
n<> u<1207> t<Constant_expression> p<1212> c<1201> s<1211> l<76:20> el<76:29>
n<0> u<1208> t<IntConst> p<1209> l<76:30> el<76:31>
n<> u<1209> t<Primary_literal> p<1210> c<1208> l<76:30> el<76:31>
n<> u<1210> t<Constant_primary> p<1211> c<1209> l<76:30> el<76:31>
n<> u<1211> t<Constant_expression> p<1212> c<1210> l<76:30> el<76:31>
n<> u<1212> t<Constant_range> p<1213> c<1207> l<76:20> el<76:31>
n<> u<1213> t<Part_select_range> p<1214> c<1212> l<76:20> el<76:31>
n<> u<1214> t<Select> p<1215> c<1197> l<76:19> el<76:32>
n<> u<1215> t<Variable_lvalue> p<1221> c<1196> s<1216> l<76:10> el<76:32>
n<> u<1216> t<AssignOp_Assign> p<1221> s<1220> l<76:33> el<76:34>
n<arg1> u<1217> t<StringConst> p<1218> l<76:35> el<76:39>
n<> u<1218> t<Primary_literal> p<1219> c<1217> l<76:35> el<76:39>
n<> u<1219> t<Primary> p<1220> c<1218> l<76:35> el<76:39>
n<> u<1220> t<Expression> p<1221> c<1219> l<76:35> el<76:39>
n<> u<1221> t<Operator_assignment> p<1222> c<1215> l<76:10> el<76:39>
n<> u<1222> t<Blocking_assignment> p<1223> c<1221> l<76:10> el<76:39>
n<> u<1223> t<Statement_item> p<1224> c<1222> l<76:10> el<76:40>
n<> u<1224> t<Statement> p<1225> c<1223> l<76:10> el<76:40>
n<> u<1225> t<Statement_or_null> p<1271> c<1224> s<1269> l<76:10> el<76:40>
n<fshl_s> u<1226> t<StringConst> p<1227> l<77:10> el<77:16>
n<> u<1227> t<Ps_or_hierarchical_identifier> p<1230> c<1226> s<1229> l<77:10> el<77:16>
n<> u<1228> t<Bit_select> p<1229> l<77:17> el<77:17>
n<> u<1229> t<Select> p<1230> c<1228> l<77:17> el<77:17>
n<> u<1230> t<Variable_lvalue> p<1265> c<1227> s<1231> l<77:10> el<77:16>
n<> u<1231> t<AssignOp_Assign> p<1265> s<1264> l<77:17> el<77:18>
n<fshr_u> u<1232> t<StringConst> p<1262> s<1261> l<77:19> el<77:25>
n<sbit_arg1> u<1233> t<StringConst> p<1246> s<1245> l<77:26> el<77:35>
n<> u<1234> t<Bit_select> p<1245> s<1244> l<77:35> el<77:35>
n<width_a> u<1235> t<StringConst> p<1236> l<77:36> el<77:43>
n<> u<1236> t<Primary_literal> p<1237> c<1235> l<77:36> el<77:43>
n<> u<1237> t<Constant_primary> p<1238> c<1236> l<77:36> el<77:43>
n<> u<1238> t<Constant_expression> p<1243> c<1237> s<1242> l<77:36> el<77:43>
n<1> u<1239> t<IntConst> p<1240> l<77:44> el<77:45>
n<> u<1240> t<Primary_literal> p<1241> c<1239> l<77:44> el<77:45>
n<> u<1241> t<Constant_primary> p<1242> c<1240> l<77:44> el<77:45>
n<> u<1242> t<Constant_expression> p<1243> c<1241> l<77:44> el<77:45>
n<> u<1243> t<Constant_range> p<1244> c<1238> l<77:36> el<77:45>
n<> u<1244> t<Part_select_range> p<1245> c<1243> l<77:36> el<77:45>
n<> u<1245> t<Select> p<1246> c<1234> l<77:35> el<77:46>
n<> u<1246> t<Complex_func_call> p<1247> c<1233> l<77:26> el<77:46>
n<> u<1247> t<Primary> p<1248> c<1246> l<77:26> el<77:46>
n<> u<1248> t<Expression> p<1261> c<1247> s<1255> l<77:26> el<77:46>
n<arg2> u<1249> t<StringConst> p<1250> l<77:49> el<77:53>
n<> u<1250> t<Primary_literal> p<1251> c<1249> l<77:49> el<77:53>
n<> u<1251> t<Primary> p<1252> c<1250> l<77:49> el<77:53>
n<> u<1252> t<Expression> p<1254> c<1251> l<77:49> el<77:53>
n<> u<1253> t<Unary_Tilda> p<1254> s<1252> l<77:48> el<77:49>
n<> u<1254> t<Expression> p<1255> c<1253> l<77:48> el<77:53>
n<> u<1255> t<Argument> p<1261> c<1254> s<1260> l<77:48> el<77:53>
n<sbit> u<1256> t<StringConst> p<1257> l<77:55> el<77:59>
n<> u<1257> t<Primary_literal> p<1258> c<1256> l<77:55> el<77:59>
n<> u<1258> t<Primary> p<1259> c<1257> l<77:55> el<77:59>
n<> u<1259> t<Expression> p<1260> c<1258> l<77:55> el<77:59>
n<> u<1260> t<Argument> p<1261> c<1259> l<77:55> el<77:59>
n<> u<1261> t<List_of_arguments> p<1262> c<1248> l<77:26> el<77:59>
n<> u<1262> t<Complex_func_call> p<1263> c<1232> l<77:19> el<77:60>
n<> u<1263> t<Primary> p<1264> c<1262> l<77:19> el<77:60>
n<> u<1264> t<Expression> p<1265> c<1263> l<77:19> el<77:60>
n<> u<1265> t<Operator_assignment> p<1266> c<1230> l<77:10> el<77:60>
n<> u<1266> t<Blocking_assignment> p<1267> c<1265> l<77:10> el<77:60>
n<> u<1267> t<Statement_item> p<1268> c<1266> l<77:10> el<77:61>
n<> u<1268> t<Statement> p<1269> c<1267> l<77:10> el<77:61>
n<> u<1269> t<Statement_or_null> p<1271> c<1268> s<1270> l<77:10> el<77:61>
n<> u<1270> t<End> p<1271> l<78:8> el<78:11>
n<> u<1271> t<Seq_block> p<1272> c<1194> l<74:8> el<78:11>
n<> u<1272> t<Statement_item> p<1273> c<1271> l<74:8> el<78:11>
n<> u<1273> t<Statement> p<1274> c<1272> l<74:8> el<78:11>
n<> u<1274> t<Statement_or_null> p<1275> c<1273> l<74:8> el<78:11>
n<> u<1275> t<Conditional_statement> p<1276> c<1100> l<68:8> el<78:11>
n<> u<1276> t<Statement_item> p<1277> c<1275> l<68:8> el<78:11>
n<> u<1277> t<Statement> p<1278> c<1276> l<68:8> el<78:11>
n<> u<1278> t<Statement_or_null> p<1280> c<1277> s<1279> l<68:8> el<78:11>
n<> u<1279> t<End> p<1280> l<79:6> el<79:9>
n<> u<1280> t<Seq_block> p<1281> c<1278> l<67:6> el<79:9>
n<> u<1281> t<Statement_item> p<1282> c<1280> l<67:6> el<79:9>
n<> u<1282> t<Statement> p<1283> c<1281> l<67:6> el<79:9>
n<> u<1283> t<Function_statement_or_null> p<1285> c<1282> s<1284> l<67:6> el<79:9>
n<> u<1284> t<Endfunction> p<1285> l<80:3> el<80:14>
n<> u<1285> t<Function_body_declaration> p<1286> c<1006> l<62:12> el<80:14>
n<> u<1286> t<Function_declaration> p<1287> c<1285> l<62:3> el<80:14>
n<> u<1287> t<Package_or_generate_item_declaration> p<1288> c<1286> l<62:3> el<80:14>
n<> u<1288> t<Module_or_generate_item_declaration> p<1289> c<1287> l<62:3> el<80:14>
n<> u<1289> t<Module_common_item> p<1290> c<1288> l<62:3> el<80:14>
n<> u<1290> t<Module_or_generate_item> p<1291> c<1289> l<62:3> el<80:14>
n<> u<1291> t<Non_port_module_item> p<1292> c<1290> l<62:3> el<80:14>
n<> u<1292> t<Module_item> p<1294> c<1291> s<1293> l<62:3> el<80:14>
n<> u<1293> t<Endmodule> p<1294> l<81:1> el<81:10>
n<> u<1294> t<Module_declaration> p<1295> c<23> l<1:1> el<81:10>
n<> u<1295> t<Description> p<1500> c<1294> s<1499> l<1:1> el<81:10>
n<module> u<1296> t<Module_keyword> p<1317> s<1297> l<83:1> el<83:7>
n<top> u<1297> t<StringConst> p<1317> s<1316> l<83:8> el<83:11>
n<a> u<1298> t<StringConst> p<1301> s<1300> l<83:13> el<83:14>
n<> u<1299> t<Constant_bit_select> p<1300> l<83:14> el<83:14>
n<> u<1300> t<Constant_select> p<1301> c<1299> l<83:14> el<83:14>
n<> u<1301> t<Port_reference> p<1302> c<1298> l<83:13> el<83:14>
n<> u<1302> t<Port_expression> p<1303> c<1301> l<83:13> el<83:14>
n<> u<1303> t<Port> p<1316> c<1302> s<1309> l<83:13> el<83:14>
n<s> u<1304> t<StringConst> p<1307> s<1306> l<83:15> el<83:16>
n<> u<1305> t<Constant_bit_select> p<1306> l<83:16> el<83:16>
n<> u<1306> t<Constant_select> p<1307> c<1305> l<83:16> el<83:16>
n<> u<1307> t<Port_reference> p<1308> c<1304> l<83:15> el<83:16>
n<> u<1308> t<Port_expression> p<1309> c<1307> l<83:15> el<83:16>
n<> u<1309> t<Port> p<1316> c<1308> s<1315> l<83:15> el<83:16>
n<z> u<1310> t<StringConst> p<1313> s<1312> l<83:17> el<83:18>
n<> u<1311> t<Constant_bit_select> p<1312> l<83:18> el<83:18>
n<> u<1312> t<Constant_select> p<1313> c<1311> l<83:18> el<83:18>
n<> u<1313> t<Port_reference> p<1314> c<1310> l<83:17> el<83:18>
n<> u<1314> t<Port_expression> p<1315> c<1313> l<83:17> el<83:18>
n<> u<1315> t<Port> p<1316> c<1314> l<83:17> el<83:18>
n<> u<1316> t<List_of_ports> p<1317> c<1303> l<83:12> el<83:19>
n<> u<1317> t<Module_nonansi_header> p<1498> c<1296> s<1334> l<83:1> el<83:20>
n<> u<1318> t<Data_type_or_implicit> p<1328> s<1327> l<85:13> el<85:13>
n<width_a> u<1319> t<StringConst> p<1326> s<1325> l<85:13> el<85:20>
n<240> u<1320> t<IntConst> p<1321> l<85:23> el<85:26>
n<> u<1321> t<Primary_literal> p<1322> c<1320> l<85:23> el<85:26>
n<> u<1322> t<Constant_primary> p<1323> c<1321> l<85:23> el<85:26>
n<> u<1323> t<Constant_expression> p<1324> c<1322> l<85:23> el<85:26>
n<> u<1324> t<Constant_mintypmax_expression> p<1325> c<1323> l<85:23> el<85:26>
n<> u<1325> t<Constant_param_expression> p<1326> c<1324> l<85:23> el<85:26>
n<> u<1326> t<Param_assignment> p<1327> c<1319> l<85:13> el<85:26>
n<> u<1327> t<List_of_param_assignments> p<1328> c<1326> l<85:13> el<85:26>
n<> u<1328> t<Parameter_declaration> p<1329> c<1318> l<85:3> el<85:26>
n<> u<1329> t<Package_or_generate_item_declaration> p<1330> c<1328> l<85:3> el<85:27>
n<> u<1330> t<Module_or_generate_item_declaration> p<1331> c<1329> l<85:3> el<85:27>
n<> u<1331> t<Module_common_item> p<1332> c<1330> l<85:3> el<85:27>
n<> u<1332> t<Module_or_generate_item> p<1333> c<1331> l<85:3> el<85:27>
n<> u<1333> t<Non_port_module_item> p<1334> c<1332> l<85:3> el<85:27>
n<> u<1334> t<Module_item> p<1498> c<1333> s<1351> l<85:3> el<85:27>
n<> u<1335> t<Data_type_or_implicit> p<1345> s<1344> l<86:13> el<86:13>
n<width_s> u<1336> t<StringConst> p<1343> s<1342> l<86:13> el<86:20>
n<9> u<1337> t<IntConst> p<1338> l<86:23> el<86:24>
n<> u<1338> t<Primary_literal> p<1339> c<1337> l<86:23> el<86:24>
n<> u<1339> t<Constant_primary> p<1340> c<1338> l<86:23> el<86:24>
n<> u<1340> t<Constant_expression> p<1341> c<1339> l<86:23> el<86:24>
n<> u<1341> t<Constant_mintypmax_expression> p<1342> c<1340> l<86:23> el<86:24>
n<> u<1342> t<Constant_param_expression> p<1343> c<1341> l<86:23> el<86:24>
n<> u<1343> t<Param_assignment> p<1344> c<1336> l<86:13> el<86:24>
n<> u<1344> t<List_of_param_assignments> p<1345> c<1343> l<86:13> el<86:24>
n<> u<1345> t<Parameter_declaration> p<1346> c<1335> l<86:3> el<86:24>
n<> u<1346> t<Package_or_generate_item_declaration> p<1347> c<1345> l<86:3> el<86:25>
n<> u<1347> t<Module_or_generate_item_declaration> p<1348> c<1346> l<86:3> el<86:25>
n<> u<1348> t<Module_common_item> p<1349> c<1347> l<86:3> el<86:25>
n<> u<1349> t<Module_or_generate_item> p<1350> c<1348> l<86:3> el<86:25>
n<> u<1350> t<Non_port_module_item> p<1351> c<1349> l<86:3> el<86:25>
n<> u<1351> t<Module_item> p<1498> c<1350> s<1368> l<86:3> el<86:25>
n<> u<1352> t<Data_type_or_implicit> p<1362> s<1361> l<87:13> el<87:13>
n<width_z> u<1353> t<StringConst> p<1360> s<1359> l<87:13> el<87:20>
n<240> u<1354> t<IntConst> p<1355> l<87:23> el<87:26>
n<> u<1355> t<Primary_literal> p<1356> c<1354> l<87:23> el<87:26>
n<> u<1356> t<Constant_primary> p<1357> c<1355> l<87:23> el<87:26>
n<> u<1357> t<Constant_expression> p<1358> c<1356> l<87:23> el<87:26>
n<> u<1358> t<Constant_mintypmax_expression> p<1359> c<1357> l<87:23> el<87:26>
n<> u<1359> t<Constant_param_expression> p<1360> c<1358> l<87:23> el<87:26>
n<> u<1360> t<Param_assignment> p<1361> c<1353> l<87:13> el<87:26>
n<> u<1361> t<List_of_param_assignments> p<1362> c<1360> l<87:13> el<87:26>
n<> u<1362> t<Parameter_declaration> p<1363> c<1352> l<87:3> el<87:26>
n<> u<1363> t<Package_or_generate_item_declaration> p<1364> c<1362> l<87:3> el<87:27>
n<> u<1364> t<Module_or_generate_item_declaration> p<1365> c<1363> l<87:3> el<87:27>
n<> u<1365> t<Module_common_item> p<1366> c<1364> l<87:3> el<87:27>
n<> u<1366> t<Module_or_generate_item> p<1367> c<1365> l<87:3> el<87:27>
n<> u<1367> t<Non_port_module_item> p<1368> c<1366> l<87:3> el<87:27>
n<> u<1368> t<Module_item> p<1498> c<1367> s<1391> l<87:3> el<87:27>
n<width_a> u<1369> t<StringConst> p<1370> l<89:10> el<89:17>
n<> u<1370> t<Primary_literal> p<1371> c<1369> l<89:10> el<89:17>
n<> u<1371> t<Constant_primary> p<1372> c<1370> l<89:10> el<89:17>
n<> u<1372> t<Constant_expression> p<1378> c<1371> s<1377> l<89:10> el<89:17>
n<1> u<1373> t<IntConst> p<1374> l<89:18> el<89:19>
n<> u<1374> t<Primary_literal> p<1375> c<1373> l<89:18> el<89:19>
n<> u<1375> t<Constant_primary> p<1376> c<1374> l<89:18> el<89:19>
n<> u<1376> t<Constant_expression> p<1378> c<1375> l<89:18> el<89:19>
n<> u<1377> t<BinOp_Minus> p<1378> s<1376> l<89:17> el<89:18>
n<> u<1378> t<Constant_expression> p<1383> c<1372> s<1382> l<89:10> el<89:19>
n<0> u<1379> t<IntConst> p<1380> l<89:20> el<89:21>
n<> u<1380> t<Primary_literal> p<1381> c<1379> l<89:20> el<89:21>
n<> u<1381> t<Constant_primary> p<1382> c<1380> l<89:20> el<89:21>
n<> u<1382> t<Constant_expression> p<1383> c<1381> l<89:20> el<89:21>
n<> u<1383> t<Constant_range> p<1384> c<1378> l<89:10> el<89:21>
n<> u<1384> t<Packed_dimension> p<1385> c<1383> l<89:9> el<89:22>
n<> u<1385> t<Data_type_or_implicit> p<1386> c<1384> l<89:9> el<89:22>
n<> u<1386> t<Net_port_type> p<1389> c<1385> s<1388> l<89:9> el<89:22>
n<a> u<1387> t<StringConst> p<1388> l<89:23> el<89:24>
n<> u<1388> t<List_of_port_identifiers> p<1389> c<1387> l<89:23> el<89:24>
n<> u<1389> t<Input_declaration> p<1390> c<1386> l<89:3> el<89:24>
n<> u<1390> t<Port_declaration> p<1391> c<1389> l<89:3> el<89:24>
n<> u<1391> t<Module_item> p<1498> c<1390> s<1414> l<89:3> el<89:25>
n<width_s> u<1392> t<StringConst> p<1393> l<90:10> el<90:17>
n<> u<1393> t<Primary_literal> p<1394> c<1392> l<90:10> el<90:17>
n<> u<1394> t<Constant_primary> p<1395> c<1393> l<90:10> el<90:17>
n<> u<1395> t<Constant_expression> p<1401> c<1394> s<1400> l<90:10> el<90:17>
n<1> u<1396> t<IntConst> p<1397> l<90:18> el<90:19>
n<> u<1397> t<Primary_literal> p<1398> c<1396> l<90:18> el<90:19>
n<> u<1398> t<Constant_primary> p<1399> c<1397> l<90:18> el<90:19>
n<> u<1399> t<Constant_expression> p<1401> c<1398> l<90:18> el<90:19>
n<> u<1400> t<BinOp_Minus> p<1401> s<1399> l<90:17> el<90:18>
n<> u<1401> t<Constant_expression> p<1406> c<1395> s<1405> l<90:10> el<90:19>
n<0> u<1402> t<IntConst> p<1403> l<90:20> el<90:21>
n<> u<1403> t<Primary_literal> p<1404> c<1402> l<90:20> el<90:21>
n<> u<1404> t<Constant_primary> p<1405> c<1403> l<90:20> el<90:21>
n<> u<1405> t<Constant_expression> p<1406> c<1404> l<90:20> el<90:21>
n<> u<1406> t<Constant_range> p<1407> c<1401> l<90:10> el<90:21>
n<> u<1407> t<Packed_dimension> p<1408> c<1406> l<90:9> el<90:22>
n<> u<1408> t<Data_type_or_implicit> p<1409> c<1407> l<90:9> el<90:22>
n<> u<1409> t<Net_port_type> p<1412> c<1408> s<1411> l<90:9> el<90:22>
n<s> u<1410> t<StringConst> p<1411> l<90:23> el<90:24>
n<> u<1411> t<List_of_port_identifiers> p<1412> c<1410> l<90:23> el<90:24>
n<> u<1412> t<Input_declaration> p<1413> c<1409> l<90:3> el<90:24>
n<> u<1413> t<Port_declaration> p<1414> c<1412> l<90:3> el<90:24>
n<> u<1414> t<Module_item> p<1498> c<1413> s<1437> l<90:3> el<90:25>
n<width_z> u<1415> t<StringConst> p<1416> l<91:11> el<91:18>
n<> u<1416> t<Primary_literal> p<1417> c<1415> l<91:11> el<91:18>
n<> u<1417> t<Constant_primary> p<1418> c<1416> l<91:11> el<91:18>
n<> u<1418> t<Constant_expression> p<1424> c<1417> s<1423> l<91:11> el<91:18>
n<1> u<1419> t<IntConst> p<1420> l<91:19> el<91:20>
n<> u<1420> t<Primary_literal> p<1421> c<1419> l<91:19> el<91:20>
n<> u<1421> t<Constant_primary> p<1422> c<1420> l<91:19> el<91:20>
n<> u<1422> t<Constant_expression> p<1424> c<1421> l<91:19> el<91:20>
n<> u<1423> t<BinOp_Minus> p<1424> s<1422> l<91:18> el<91:19>
n<> u<1424> t<Constant_expression> p<1429> c<1418> s<1428> l<91:11> el<91:20>
n<0> u<1425> t<IntConst> p<1426> l<91:21> el<91:22>
n<> u<1426> t<Primary_literal> p<1427> c<1425> l<91:21> el<91:22>
n<> u<1427> t<Constant_primary> p<1428> c<1426> l<91:21> el<91:22>
n<> u<1428> t<Constant_expression> p<1429> c<1427> l<91:21> el<91:22>
n<> u<1429> t<Constant_range> p<1430> c<1424> l<91:11> el<91:22>
n<> u<1430> t<Packed_dimension> p<1431> c<1429> l<91:10> el<91:23>
n<> u<1431> t<Data_type_or_implicit> p<1432> c<1430> l<91:10> el<91:23>
n<> u<1432> t<Net_port_type> p<1435> c<1431> s<1434> l<91:10> el<91:23>
n<z> u<1433> t<StringConst> p<1434> l<91:24> el<91:25>
n<> u<1434> t<List_of_port_identifiers> p<1435> c<1433> l<91:24> el<91:25>
n<> u<1435> t<Output_declaration> p<1436> c<1432> l<91:3> el<91:25>
n<> u<1436> t<Port_declaration> p<1437> c<1435> l<91:3> el<91:25>
n<> u<1437> t<Module_item> p<1498> c<1436> s<1496> l<91:3> el<91:26>
n<shift> u<1438> t<StringConst> p<1493> s<1464> l<93:3> el<93:8>
n<width_a> u<1439> t<StringConst> p<1446> s<1445> l<94:8> el<94:15>
n<width_a> u<1440> t<StringConst> p<1441> l<94:16> el<94:23>
n<> u<1441> t<Primary_literal> p<1442> c<1440> l<94:16> el<94:23>
n<> u<1442> t<Primary> p<1443> c<1441> l<94:16> el<94:23>
n<> u<1443> t<Expression> p<1444> c<1442> l<94:16> el<94:23>
n<> u<1444> t<Mintypmax_expression> p<1445> c<1443> l<94:16> el<94:23>
n<> u<1445> t<Param_expression> p<1446> c<1444> l<94:16> el<94:23>
n<> u<1446> t<Named_parameter_assignment> p<1463> c<1439> s<1454> l<94:7> el<94:24>
n<width_s> u<1447> t<StringConst> p<1454> s<1453> l<95:8> el<95:15>
n<width_s> u<1448> t<StringConst> p<1449> l<95:16> el<95:23>
n<> u<1449> t<Primary_literal> p<1450> c<1448> l<95:16> el<95:23>
n<> u<1450> t<Primary> p<1451> c<1449> l<95:16> el<95:23>
n<> u<1451> t<Expression> p<1452> c<1450> l<95:16> el<95:23>
n<> u<1452> t<Mintypmax_expression> p<1453> c<1451> l<95:16> el<95:23>
n<> u<1453> t<Param_expression> p<1454> c<1452> l<95:16> el<95:23>
n<> u<1454> t<Named_parameter_assignment> p<1463> c<1447> s<1462> l<95:7> el<95:24>
n<width_z> u<1455> t<StringConst> p<1462> s<1461> l<96:8> el<96:15>
n<width_z> u<1456> t<StringConst> p<1457> l<96:16> el<96:23>
n<> u<1457> t<Primary_literal> p<1458> c<1456> l<96:16> el<96:23>
n<> u<1458> t<Primary> p<1459> c<1457> l<96:16> el<96:23>
n<> u<1459> t<Expression> p<1460> c<1458> l<96:16> el<96:23>
n<> u<1460> t<Mintypmax_expression> p<1461> c<1459> l<96:16> el<96:23>
n<> u<1461> t<Param_expression> p<1462> c<1460> l<96:16> el<96:23>
n<> u<1462> t<Named_parameter_assignment> p<1463> c<1455> l<96:7> el<96:24>
n<> u<1463> t<List_of_parameter_assignments> p<1464> c<1446> l<94:7> el<96:24>
n<> u<1464> t<Parameter_value_assignment> p<1493> c<1463> s<1492> l<93:9> el<97:4>
n<inst> u<1465> t<StringConst> p<1466> l<97:5> el<97:9>
n<> u<1466> t<Name_of_instance> p<1492> c<1465> s<1491> l<97:5> el<97:9>
n<a> u<1467> t<StringConst> p<1474> s<1472> l<98:8> el<98:9>
n<a> u<1468> t<StringConst> p<1469> l<98:10> el<98:11>
n<> u<1469> t<Primary_literal> p<1470> c<1468> l<98:10> el<98:11>
n<> u<1470> t<Primary> p<1471> c<1469> l<98:10> el<98:11>
n<> u<1471> t<Expression> p<1474> c<1470> s<1473> l<98:10> el<98:11>
n<> u<1472> t<OpenParens> p<1474> s<1471> l<98:9> el<98:10>
n<> u<1473> t<CloseParens> p<1474> l<98:11> el<98:12>
n<> u<1474> t<Named_port_connection> p<1491> c<1467> s<1482> l<98:7> el<98:12>
n<s> u<1475> t<StringConst> p<1482> s<1480> l<99:8> el<99:9>
n<s> u<1476> t<StringConst> p<1477> l<99:10> el<99:11>
n<> u<1477> t<Primary_literal> p<1478> c<1476> l<99:10> el<99:11>
n<> u<1478> t<Primary> p<1479> c<1477> l<99:10> el<99:11>
n<> u<1479> t<Expression> p<1482> c<1478> s<1481> l<99:10> el<99:11>
n<> u<1480> t<OpenParens> p<1482> s<1479> l<99:9> el<99:10>
n<> u<1481> t<CloseParens> p<1482> l<99:11> el<99:12>
n<> u<1482> t<Named_port_connection> p<1491> c<1475> s<1490> l<99:7> el<99:12>
n<z> u<1483> t<StringConst> p<1490> s<1488> l<100:8> el<100:9>
n<z> u<1484> t<StringConst> p<1485> l<100:10> el<100:11>
n<> u<1485> t<Primary_literal> p<1486> c<1484> l<100:10> el<100:11>
n<> u<1486> t<Primary> p<1487> c<1485> l<100:10> el<100:11>
n<> u<1487> t<Expression> p<1490> c<1486> s<1489> l<100:10> el<100:11>
n<> u<1488> t<OpenParens> p<1490> s<1487> l<100:9> el<100:10>
n<> u<1489> t<CloseParens> p<1490> l<100:11> el<100:12>
n<> u<1490> t<Named_port_connection> p<1491> c<1483> l<100:7> el<100:12>
n<> u<1491> t<List_of_port_connections> p<1492> c<1474> l<98:7> el<100:12>
n<> u<1492> t<Hierarchical_instance> p<1493> c<1466> l<97:5> el<101:4>
n<> u<1493> t<Module_instantiation> p<1494> c<1438> l<93:3> el<101:5>
n<> u<1494> t<Module_or_generate_item> p<1495> c<1493> l<93:3> el<101:5>
n<> u<1495> t<Non_port_module_item> p<1496> c<1494> l<93:3> el<101:5>
n<> u<1496> t<Module_item> p<1498> c<1495> s<1497> l<93:3> el<101:5>
n<> u<1497> t<Endmodule> p<1498> l<102:1> el<102:10>
n<> u<1498> t<Module_declaration> p<1499> c<1317> l<83:1> el<102:10>
n<> u<1499> t<Description> p<1500> c<1498> l<83:1> el<102:10>
n<> u<1500> t<Source_text> p<1501> c<1295> l<1:1> el<102:10>
n<> u<1501> t<Top_level_rule> c<1> l<1:1> el<103:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv:1:1: No timescale set for "shift".

[WRN:PA0205] ${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv:83:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv:1:1: Compile module "work@shift".

[INF:CP0303] ${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv:83:1: Compile module "work@top".

[NTE:CP0309] ${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv:1:18: Implicit port type (wire) for "z".

[NTE:CP0309] ${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv:83:17: Implicit port type (wire) for "z".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv:12:3: Compile generate block "work@top.inst.SGNED".

[NTE:EL0503] ${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv:83:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assignment                                            14
begin                                                  6
bit_select                                             4
constant                                             173
cont_assign                                            3
design                                                 1
func_call                                              6
function                                               4
gen_if_else                                            1
gen_region                                             1
gen_scope                                              2
gen_scope_array                                        2
if_else                                                1
int_typespec                                           7
io_decl                                               12
logic_net                                             13
logic_typespec                                        40
logic_var                                             14
module_inst                                           11
named_begin                                            2
operation                                             72
param_assign                                          23
parameter                                             23
part_select                                            7
port                                                  15
range                                                 49
ref_module                                             1
ref_obj                                              115
ref_typespec                                          83
sys_func_call                                          1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
assignment                                            28
begin                                                 11
bit_select                                             7
constant                                             175
cont_assign                                            4
design                                                 1
func_call                                             10
function                                               8
gen_if_else                                            1
gen_region                                             1
gen_scope                                              3
gen_scope_array                                        3
if_else                                                2
int_typespec                                           7
io_decl                                               24
logic_net                                             13
logic_typespec                                        40
logic_var                                             19
module_inst                                           11
named_begin                                            2
operation                                             98
param_assign                                          29
parameter                                             35
part_select                                           14
port                                                  21
range                                                 49
ref_module                                             1
ref_obj                                              182
ref_typespec                                         104
sys_func_call                                          2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/FuncIoTypespec/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/FuncIoTypespec/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/FuncIoTypespec/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:1:1, endln:81:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@shift
  |vpiParameter:
  \_parameter: (work@shift.width_a), line:2:16, endln:2:23
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:1:1, endln:81:10
    |UINT:4
    |vpiTypespec:
    \_ref_typespec: (work@shift.width_a)
      |vpiParent:
      \_parameter: (work@shift.width_a), line:2:16, endln:2:23
      |vpiFullName:work@shift.width_a
      |vpiActual:
      \_int_typespec: , line:2:3, endln:2:27
    |vpiName:width_a
    |vpiFullName:work@shift.width_a
  |vpiParameter:
  \_parameter: (work@shift.signd_a), line:3:16, endln:3:23
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:1:1, endln:81:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@shift.signd_a)
      |vpiParent:
      \_parameter: (work@shift.signd_a), line:3:16, endln:3:23
      |vpiFullName:work@shift.signd_a
      |vpiActual:
      \_int_typespec: , line:3:3, endln:3:27
    |vpiName:signd_a
    |vpiFullName:work@shift.signd_a
  |vpiParameter:
  \_parameter: (work@shift.width_s), line:4:16, endln:4:23
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:1:1, endln:81:10
    |UINT:2
    |vpiTypespec:
    \_ref_typespec: (work@shift.width_s)
      |vpiParent:
      \_parameter: (work@shift.width_s), line:4:16, endln:4:23
      |vpiFullName:work@shift.width_s
      |vpiActual:
      \_int_typespec: , line:4:3, endln:4:27
    |vpiName:width_s
    |vpiFullName:work@shift.width_s
  |vpiParameter:
  \_parameter: (work@shift.width_z), line:5:16, endln:5:23
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:1:1, endln:81:10
    |UINT:8
    |vpiTypespec:
    \_ref_typespec: (work@shift.width_z)
      |vpiParent:
      \_parameter: (work@shift.width_z), line:5:16, endln:5:23
      |vpiFullName:work@shift.width_z
      |vpiActual:
      \_int_typespec: , line:5:3, endln:5:27
    |vpiName:width_z
    |vpiFullName:work@shift.width_z
  |vpiParamAssign:
  \_param_assign: , line:2:16, endln:2:27
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:1:1, endln:81:10
    |vpiRhs:
    \_constant: , line:2:26, endln:2:27
      |vpiParent:
      \_param_assign: , line:2:16, endln:2:27
      |vpiDecompile:4
      |vpiSize:32
      |UINT:4
      |vpiTypespec:
      \_ref_typespec: (work@shift)
        |vpiParent:
        \_constant: , line:2:26, endln:2:27
        |vpiFullName:work@shift
        |vpiActual:
        \_int_typespec: , line:2:3, endln:2:27
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@shift.width_a), line:2:16, endln:2:23
  |vpiParamAssign:
  \_param_assign: , line:3:16, endln:3:27
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:1:1, endln:81:10
    |vpiRhs:
    \_constant: , line:3:26, endln:3:27
      |vpiParent:
      \_param_assign: , line:3:16, endln:3:27
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@shift)
        |vpiParent:
        \_constant: , line:3:26, endln:3:27
        |vpiFullName:work@shift
        |vpiActual:
        \_int_typespec: , line:3:3, endln:3:27
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@shift.signd_a), line:3:16, endln:3:23
  |vpiParamAssign:
  \_param_assign: , line:4:16, endln:4:27
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:1:1, endln:81:10
    |vpiRhs:
    \_constant: , line:4:26, endln:4:27
      |vpiParent:
      \_param_assign: , line:4:16, endln:4:27
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_ref_typespec: (work@shift)
        |vpiParent:
        \_constant: , line:4:26, endln:4:27
        |vpiFullName:work@shift
        |vpiActual:
        \_int_typespec: , line:4:3, endln:4:27
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@shift.width_s), line:4:16, endln:4:23
  |vpiParamAssign:
  \_param_assign: , line:5:16, endln:5:27
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:1:1, endln:81:10
    |vpiRhs:
    \_constant: , line:5:26, endln:5:27
      |vpiParent:
      \_param_assign: , line:5:16, endln:5:27
      |vpiDecompile:8
      |vpiSize:32
      |UINT:8
      |vpiTypespec:
      \_ref_typespec: (work@shift)
        |vpiParent:
        \_constant: , line:5:26, endln:5:27
        |vpiFullName:work@shift
        |vpiActual:
        \_int_typespec: , line:5:3, endln:5:27
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@shift.width_z), line:5:16, endln:5:23
  |vpiDefName:work@shift
  |vpiTaskFunc:
  \_function: (work@shift.fshl_u_1), line:21:3, endln:36:14
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:1:1, endln:81:10
    |vpiName:fshl_u_1
    |vpiFullName:work@shift.fshl_u_1
    |vpiVariables:
    \_logic_var: (work@shift.fshl_u_1.result), line:28:6, endln:28:19
      |vpiParent:
      \_function: (work@shift.fshl_u_1), line:21:3, endln:36:14
      |vpiTypespec:
      \_ref_typespec: (work@shift.fshl_u_1.result)
        |vpiParent:
        \_logic_var: (work@shift.fshl_u_1.result), line:28:6, endln:28:19
        |vpiFullName:work@shift.fshl_u_1.result
        |vpiActual:
        \_logic_typespec: , line:28:6, endln:28:19
      |vpiName:result
      |vpiFullName:work@shift.fshl_u_1.result
      |vpiAutomatic:1
    |vpiVariables:
    \_logic_var: (work@shift.fshl_u_1.result_t), line:29:6, endln:29:19
      |vpiParent:
      \_function: (work@shift.fshl_u_1), line:21:3, endln:36:14
      |vpiTypespec:
      \_ref_typespec: (work@shift.fshl_u_1.result_t)
        |vpiParent:
        \_logic_var: (work@shift.fshl_u_1.result_t), line:29:6, endln:29:19
        |vpiFullName:work@shift.fshl_u_1.result_t
        |vpiActual:
        \_logic_typespec: , line:29:6, endln:29:19
      |vpiName:result_t
      |vpiFullName:work@shift.fshl_u_1.result_t
      |vpiAutomatic:1
    |vpiParameter:
    \_parameter: (work@shift.fshl_u_1.olen), line:25:16, endln:25:20
      |vpiParent:
      \_param_assign: , line:25:16, endln:25:30
      |vpiName:olen
      |vpiFullName:work@shift.fshl_u_1.olen
    |vpiParameter:
    \_parameter: (work@shift.fshl_u_1.ilen), line:26:16, endln:26:20
      |vpiParent:
      \_param_assign: , line:26:16, endln:26:32
      |vpiName:ilen
      |vpiFullName:work@shift.fshl_u_1.ilen
    |vpiParameter:
    \_parameter: (work@shift.fshl_u_1.len), line:27:16, endln:27:19
      |vpiParent:
      \_param_assign: , line:27:16, endln:27:50
      |vpiName:len
      |vpiFullName:work@shift.fshl_u_1.len
    |vpiParamAssign:
    \_param_assign: , line:25:16, endln:25:30
      |vpiParent:
      \_function: (work@shift.fshl_u_1), line:21:3, endln:36:14
      |vpiRhs:
      \_ref_obj: (work@shift.fshl_u_1.width_z), line:25:23, endln:25:30
        |vpiParent:
        \_param_assign: , line:25:16, endln:25:30
        |vpiName:width_z
        |vpiFullName:work@shift.fshl_u_1.width_z
      |vpiLhs:
      \_parameter: (work@shift.fshl_u_1.olen), line:25:16, endln:25:20
    |vpiParamAssign:
    \_param_assign: , line:26:16, endln:26:32
      |vpiParent:
      \_function: (work@shift.fshl_u_1), line:21:3, endln:36:14
      |vpiRhs:
      \_operation: , line:26:23, endln:26:32
        |vpiParent:
        \_param_assign: , line:26:16, endln:26:32
        |vpiOpType:24
        |vpiOperand:
        \_ref_obj: (work@shift.fshl_u_1.width_a), line:26:23, endln:26:30
          |vpiParent:
          \_operation: , line:26:23, endln:26:32
          |vpiName:width_a
          |vpiFullName:work@shift.fshl_u_1.width_a
        |vpiOperand:
        \_constant: , line:26:31, endln:26:32
          |vpiParent:
          \_operation: , line:26:23, endln:26:32
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@shift.fshl_u_1.ilen), line:26:16, endln:26:20
    |vpiParamAssign:
    \_param_assign: , line:27:16, endln:27:50
      |vpiParent:
      \_function: (work@shift.fshl_u_1), line:21:3, endln:36:14
      |vpiRhs:
      \_operation: , line:27:22, endln:27:50
        |vpiParent:
        \_param_assign: , line:27:16, endln:27:50
        |vpiOpType:32
        |vpiOperand:
        \_operation: , line:27:23, endln:27:35
          |vpiParent:
          \_operation: , line:27:22, endln:27:50
          |vpiOpType:19
          |vpiOperand:
          \_ref_obj: (work@shift.fshl_u_1.ilen), line:27:23, endln:27:27
            |vpiParent:
            \_operation: , line:27:23, endln:27:35
            |vpiName:ilen
            |vpiFullName:work@shift.fshl_u_1.ilen
          |vpiOperand:
          \_ref_obj: (work@shift.fshl_u_1.olen), line:27:31, endln:27:35
            |vpiParent:
            \_operation: , line:27:23, endln:27:35
            |vpiName:olen
            |vpiFullName:work@shift.fshl_u_1.olen
        |vpiOperand:
        \_ref_obj: (work@shift.fshl_u_1.ilen), line:27:39, endln:27:43
          |vpiParent:
          \_operation: , line:27:22, endln:27:50
          |vpiName:ilen
          |vpiFullName:work@shift.fshl_u_1.ilen
        |vpiOperand:
        \_ref_obj: (work@shift.fshl_u_1.olen), line:27:46, endln:27:50
          |vpiParent:
          \_operation: , line:27:22, endln:27:50
          |vpiName:olen
          |vpiFullName:work@shift.fshl_u_1.olen
      |vpiLhs:
      \_parameter: (work@shift.fshl_u_1.len), line:27:16, endln:27:19
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@shift.fshl_u_1), line:21:12, endln:21:25
      |vpiParent:
      \_function: (work@shift.fshl_u_1), line:21:3, endln:36:14
      |vpiTypespec:
      \_ref_typespec: (work@shift.fshl_u_1)
        |vpiParent:
        \_logic_var: (work@shift.fshl_u_1), line:21:12, endln:21:25
        |vpiFullName:work@shift.fshl_u_1
        |vpiActual:
        \_logic_typespec: , line:21:12, endln:21:25
      |vpiFullName:work@shift.fshl_u_1
    |vpiIODecl:
    \_io_decl: (arg1), line:22:26, endln:22:30
      |vpiParent:
      \_function: (work@shift.fshl_u_1), line:21:3, endln:36:14
      |vpiDirection:1
      |vpiName:arg1
      |vpiTypedef:
      \_ref_typespec: (work@shift.fshl_u_1.arg1)
        |vpiParent:
        \_io_decl: (arg1), line:22:26, endln:22:30
        |vpiFullName:work@shift.fshl_u_1.arg1
        |vpiActual:
        \_logic_typespec: , line:22:12, endln:22:25
    |vpiIODecl:
    \_io_decl: (arg2), line:23:26, endln:23:30
      |vpiParent:
      \_function: (work@shift.fshl_u_1), line:21:3, endln:36:14
      |vpiDirection:1
      |vpiName:arg2
      |vpiTypedef:
      \_ref_typespec: (work@shift.fshl_u_1.arg2)
        |vpiParent:
        \_io_decl: (arg2), line:23:26, endln:23:30
        |vpiFullName:work@shift.fshl_u_1.arg2
        |vpiActual:
        \_logic_typespec: , line:23:12, endln:23:25
    |vpiIODecl:
    \_io_decl: (sbit), line:24:12, endln:24:16
      |vpiParent:
      \_function: (work@shift.fshl_u_1), line:21:3, endln:36:14
      |vpiDirection:1
      |vpiName:sbit
    |vpiStmt:
    \_begin: (work@shift.fshl_u_1), line:30:6, endln:35:9
      |vpiParent:
      \_function: (work@shift.fshl_u_1), line:21:3, endln:36:14
      |vpiFullName:work@shift.fshl_u_1
      |vpiStmt:
      \_assignment: , line:31:8, endln:31:32
        |vpiParent:
        \_begin: (work@shift.fshl_u_1), line:30:6, endln:35:9
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:31:19, endln:31:32
          |vpiParent:
          \_assignment: , line:31:8, endln:31:32
          |vpiOpType:34
          |vpiOperand:
          \_ref_obj: (work@shift.fshl_u_1.len), line:31:21, endln:31:24
            |vpiParent:
            \_operation: , line:31:19, endln:31:32
            |vpiName:len
            |vpiFullName:work@shift.fshl_u_1.len
            |vpiActual:
            \_parameter: (work@shift.fshl_u_1.len), line:27:16, endln:27:19
          |vpiOperand:
          \_operation: , line:31:25, endln:31:31
            |vpiParent:
            \_operation: , line:31:19, endln:31:32
            |vpiOpType:33
            |vpiOperand:
            \_ref_obj: (work@shift.fshl_u_1.sbit), line:31:26, endln:31:30
              |vpiParent:
              \_operation: , line:31:25, endln:31:31
              |vpiName:sbit
              |vpiFullName:work@shift.fshl_u_1.sbit
              |vpiActual:
              \_io_decl: (sbit), line:24:12, endln:24:16
        |vpiLhs:
        \_ref_obj: (work@shift.fshl_u_1.result_t), line:31:8, endln:31:16
          |vpiParent:
          \_assignment: , line:31:8, endln:31:32
          |vpiName:result_t
          |vpiFullName:work@shift.fshl_u_1.result_t
          |vpiActual:
          \_logic_var: (work@shift.fshl_u_1.result_t), line:29:6, endln:29:19
      |vpiStmt:
      \_assignment: , line:32:8, endln:32:33
        |vpiParent:
        \_begin: (work@shift.fshl_u_1), line:30:6, endln:35:9
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@shift.fshl_u_1.arg1), line:32:29, endln:32:33
          |vpiParent:
          \_assignment: , line:32:8, endln:32:33
          |vpiName:arg1
          |vpiFullName:work@shift.fshl_u_1.arg1
          |vpiActual:
          \_io_decl: (arg1), line:22:26, endln:22:30
        |vpiLhs:
        \_part_select: result_t (work@shift.fshl_u_1.result_t), line:32:8, endln:32:26
          |vpiParent:
          \_assignment: , line:32:8, endln:32:33
          |vpiName:result_t
          |vpiFullName:work@shift.fshl_u_1.result_t
          |vpiDefName:result_t
          |vpiActual:
          \_logic_var: (work@shift.fshl_u_1.result_t), line:29:6, endln:29:19
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_operation: , line:32:17, endln:32:23
            |vpiParent:
            \_part_select: result_t (work@shift.fshl_u_1.result_t), line:32:8, endln:32:26
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (work@shift.fshl_u_1.result_t.ilen), line:32:17, endln:32:21
              |vpiParent:
              \_operation: , line:32:17, endln:32:23
              |vpiName:ilen
              |vpiFullName:work@shift.fshl_u_1.result_t.ilen
              |vpiActual:
              \_parameter: (work@shift.fshl_u_1.ilen), line:26:16, endln:26:20
            |vpiOperand:
            \_constant: , line:32:22, endln:32:23
              |vpiParent:
              \_operation: , line:32:17, endln:32:23
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:32:24, endln:32:25
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiStmt:
      \_assignment: , line:33:8, endln:33:34
        |vpiParent:
        \_begin: (work@shift.fshl_u_1), line:30:6, endln:35:9
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:33:17, endln:33:34
          |vpiParent:
          \_assignment: , line:33:8, endln:33:34
          |vpiOpType:41
          |vpiOperand:
          \_ref_obj: (work@shift.fshl_u_1.result_t), line:33:17, endln:33:25
            |vpiParent:
            \_operation: , line:33:17, endln:33:34
            |vpiName:result_t
            |vpiFullName:work@shift.fshl_u_1.result_t
            |vpiActual:
            \_logic_var: (work@shift.fshl_u_1.result_t), line:29:6, endln:29:19
          |vpiOperand:
          \_ref_obj: (work@shift.fshl_u_1.arg2), line:33:30, endln:33:34
            |vpiParent:
            \_operation: , line:33:17, endln:33:34
            |vpiName:arg2
            |vpiFullName:work@shift.fshl_u_1.arg2
            |vpiActual:
            \_io_decl: (arg2), line:23:26, endln:23:30
        |vpiLhs:
        \_ref_obj: (work@shift.fshl_u_1.result), line:33:8, endln:33:14
          |vpiParent:
          \_assignment: , line:33:8, endln:33:34
          |vpiName:result
          |vpiFullName:work@shift.fshl_u_1.result
          |vpiActual:
          \_logic_var: (work@shift.fshl_u_1.result), line:28:6, endln:28:19
      |vpiStmt:
      \_assignment: , line:34:8, endln:34:36
        |vpiParent:
        \_begin: (work@shift.fshl_u_1), line:30:6, endln:35:9
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_part_select: result (work@shift.fshl_u_1.result), line:34:20, endln:34:36
          |vpiParent:
          \_assignment: , line:34:8, endln:34:36
          |vpiName:result
          |vpiFullName:work@shift.fshl_u_1.result
          |vpiDefName:result
          |vpiActual:
          \_logic_var: (work@shift.fshl_u_1.result), line:28:6, endln:28:19
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_operation: , line:34:27, endln:34:33
            |vpiParent:
            \_part_select: result (work@shift.fshl_u_1.result), line:34:20, endln:34:36
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (work@shift.fshl_u_1.result.olen), line:34:27, endln:34:31
              |vpiParent:
              \_operation: , line:34:27, endln:34:33
              |vpiName:olen
              |vpiFullName:work@shift.fshl_u_1.result.olen
              |vpiActual:
              \_parameter: (work@shift.fshl_u_1.olen), line:25:16, endln:25:20
            |vpiOperand:
            \_constant: , line:34:32, endln:34:33
              |vpiParent:
              \_operation: , line:34:27, endln:34:33
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:34:34, endln:34:35
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@shift.fshl_u_1.fshl_u_1), line:34:8, endln:34:16
          |vpiParent:
          \_assignment: , line:34:8, endln:34:36
          |vpiName:fshl_u_1
          |vpiFullName:work@shift.fshl_u_1.fshl_u_1
          |vpiActual:
          \_logic_var: (work@shift.fshl_u_1), line:21:12, endln:21:25
    |vpiInstance:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:1:1, endln:81:10
  |vpiTaskFunc:
  \_function: (work@shift.fshl_u), line:38:3, endln:43:14
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:1:1, endln:81:10
    |vpiName:fshl_u
    |vpiFullName:work@shift.fshl_u
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@shift.fshl_u), line:38:12, endln:38:25
      |vpiParent:
      \_function: (work@shift.fshl_u), line:38:3, endln:43:14
      |vpiTypespec:
      \_ref_typespec: (work@shift.fshl_u)
        |vpiParent:
        \_logic_var: (work@shift.fshl_u), line:38:12, endln:38:25
        |vpiFullName:work@shift.fshl_u
        |vpiActual:
        \_logic_typespec: , line:38:12, endln:38:25
      |vpiFullName:work@shift.fshl_u
    |vpiIODecl:
    \_io_decl: (arg1), line:39:26, endln:39:30
      |vpiParent:
      \_function: (work@shift.fshl_u), line:38:3, endln:43:14
      |vpiDirection:1
      |vpiName:arg1
      |vpiTypedef:
      \_ref_typespec: (work@shift.fshl_u.arg1)
        |vpiParent:
        \_io_decl: (arg1), line:39:26, endln:39:30
        |vpiFullName:work@shift.fshl_u.arg1
        |vpiActual:
        \_logic_typespec: , line:39:12, endln:39:25
    |vpiIODecl:
    \_io_decl: (arg2), line:40:26, endln:40:30
      |vpiParent:
      \_function: (work@shift.fshl_u), line:38:3, endln:43:14
      |vpiDirection:1
      |vpiName:arg2
      |vpiTypedef:
      \_ref_typespec: (work@shift.fshl_u.arg2)
        |vpiParent:
        \_io_decl: (arg2), line:40:26, endln:40:30
        |vpiFullName:work@shift.fshl_u.arg2
        |vpiActual:
        \_logic_typespec: , line:40:12, endln:40:25
    |vpiIODecl:
    \_io_decl: (sbit), line:41:12, endln:41:16
      |vpiParent:
      \_function: (work@shift.fshl_u), line:38:3, endln:43:14
      |vpiDirection:1
      |vpiName:sbit
    |vpiStmt:
    \_assignment: , line:42:6, endln:42:48
      |vpiParent:
      \_function: (work@shift.fshl_u), line:38:3, endln:43:14
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_func_call: (fshl_u_1), line:42:15, endln:42:48
        |vpiParent:
        \_assignment: , line:42:6, endln:42:48
        |vpiArgument:
        \_operation: , line:42:24, endln:42:35
          |vpiParent:
          \_func_call: (fshl_u_1), line:42:15, endln:42:48
          |vpiOpType:33
          |vpiOperand:
          \_ref_obj: (work@shift.fshl_u.sbit), line:42:25, endln:42:29
            |vpiParent:
            \_operation: , line:42:24, endln:42:35
            |vpiName:sbit
            |vpiFullName:work@shift.fshl_u.sbit
            |vpiActual:
            \_io_decl: (sbit), line:41:12, endln:41:16
          |vpiOperand:
          \_ref_obj: (work@shift.fshl_u.arg1), line:42:30, endln:42:34
            |vpiParent:
            \_operation: , line:42:24, endln:42:35
            |vpiName:arg1
            |vpiFullName:work@shift.fshl_u.arg1
            |vpiActual:
            \_io_decl: (arg1), line:39:26, endln:39:30
        |vpiArgument:
        \_ref_obj: (work@shift.fshl_u.arg2), line:42:37, endln:42:41
          |vpiParent:
          \_func_call: (fshl_u_1), line:42:15, endln:42:48
          |vpiName:arg2
          |vpiFullName:work@shift.fshl_u.arg2
          |vpiActual:
          \_io_decl: (arg2), line:40:26, endln:40:30
        |vpiArgument:
        \_ref_obj: (work@shift.fshl_u.sbit), line:42:43, endln:42:47
          |vpiParent:
          \_func_call: (fshl_u_1), line:42:15, endln:42:48
          |vpiName:sbit
          |vpiFullName:work@shift.fshl_u.sbit
          |vpiActual:
          \_io_decl: (sbit), line:41:12, endln:41:16
        |vpiName:fshl_u_1
        |vpiFunction:
        \_function: (work@shift.fshl_u_1), line:21:3, endln:36:14
      |vpiLhs:
      \_ref_obj: (work@shift.fshl_u.fshl_u), line:42:6, endln:42:12
        |vpiParent:
        \_assignment: , line:42:6, endln:42:48
        |vpiName:fshl_u
        |vpiFullName:work@shift.fshl_u.fshl_u
        |vpiActual:
        \_logic_var: (work@shift.fshl_u), line:38:12, endln:38:25
    |vpiInstance:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:1:1, endln:81:10
  |vpiTaskFunc:
  \_function: (work@shift.fshr_u), line:45:3, endln:60:14
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:1:1, endln:81:10
    |vpiName:fshr_u
    |vpiFullName:work@shift.fshr_u
    |vpiVariables:
    \_logic_var: (work@shift.fshr_u.result), line:52:6, endln:52:26
      |vpiParent:
      \_function: (work@shift.fshr_u), line:45:3, endln:60:14
      |vpiTypespec:
      \_ref_typespec: (work@shift.fshr_u.result)
        |vpiParent:
        \_logic_var: (work@shift.fshr_u.result), line:52:6, endln:52:26
        |vpiFullName:work@shift.fshr_u.result
        |vpiActual:
        \_logic_typespec: , line:52:6, endln:52:26
      |vpiName:result
      |vpiFullName:work@shift.fshr_u.result
      |vpiAutomatic:1
    |vpiVariables:
    \_logic_var: (work@shift.fshr_u.result_t), line:53:6, endln:53:26
      |vpiParent:
      \_function: (work@shift.fshr_u), line:45:3, endln:60:14
      |vpiTypespec:
      \_ref_typespec: (work@shift.fshr_u.result_t)
        |vpiParent:
        \_logic_var: (work@shift.fshr_u.result_t), line:53:6, endln:53:26
        |vpiFullName:work@shift.fshr_u.result_t
        |vpiActual:
        \_logic_typespec: , line:53:6, endln:53:26
      |vpiName:result_t
      |vpiFullName:work@shift.fshr_u.result_t
      |vpiAutomatic:1
    |vpiParameter:
    \_parameter: (work@shift.fshr_u.olen), line:49:16, endln:49:20
      |vpiParent:
      \_param_assign: , line:49:16, endln:49:30
      |vpiName:olen
      |vpiFullName:work@shift.fshr_u.olen
    |vpiParameter:
    \_parameter: (work@shift.fshr_u.ilen), line:50:16, endln:50:20
      |vpiParent:
      \_param_assign: , line:50:16, endln:50:52
      |vpiName:ilen
      |vpiFullName:work@shift.fshr_u.ilen
    |vpiParameter:
    \_parameter: (work@shift.fshr_u.len), line:51:16, endln:51:19
      |vpiParent:
      \_param_assign: , line:51:16, endln:51:50
      |vpiName:len
      |vpiFullName:work@shift.fshr_u.len
    |vpiParamAssign:
    \_param_assign: , line:49:16, endln:49:30
      |vpiParent:
      \_function: (work@shift.fshr_u), line:45:3, endln:60:14
      |vpiRhs:
      \_ref_obj: (work@shift.fshr_u.width_z), line:49:23, endln:49:30
        |vpiParent:
        \_param_assign: , line:49:16, endln:49:30
        |vpiName:width_z
        |vpiFullName:work@shift.fshr_u.width_z
      |vpiLhs:
      \_parameter: (work@shift.fshr_u.olen), line:49:16, endln:49:20
    |vpiParamAssign:
    \_param_assign: , line:50:16, endln:50:52
      |vpiParent:
      \_function: (work@shift.fshr_u), line:45:3, endln:60:14
      |vpiRhs:
      \_operation: , line:50:23, endln:50:52
        |vpiParent:
        \_param_assign: , line:50:16, endln:50:52
        |vpiOpType:32
        |vpiOperand:
        \_ref_obj: (work@shift.fshr_u.signd_a), line:50:23, endln:50:30
          |vpiParent:
          \_operation: , line:50:23, endln:50:52
          |vpiName:signd_a
          |vpiFullName:work@shift.fshr_u.signd_a
        |vpiOperand:
        \_ref_obj: (work@shift.fshr_u.width_a), line:50:33, endln:50:40
          |vpiParent:
          \_operation: , line:50:23, endln:50:52
          |vpiName:width_a
          |vpiFullName:work@shift.fshr_u.width_a
        |vpiOperand:
        \_operation: , line:50:43, endln:50:52
          |vpiParent:
          \_operation: , line:50:23, endln:50:52
          |vpiOpType:24
          |vpiOperand:
          \_ref_obj: (work@shift.fshr_u.width_a), line:50:43, endln:50:50
            |vpiParent:
            \_operation: , line:50:43, endln:50:52
            |vpiName:width_a
            |vpiFullName:work@shift.fshr_u.width_a
          |vpiOperand:
          \_constant: , line:50:51, endln:50:52
            |vpiParent:
            \_operation: , line:50:43, endln:50:52
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@shift.fshr_u.ilen), line:50:16, endln:50:20
    |vpiParamAssign:
    \_param_assign: , line:51:16, endln:51:50
      |vpiParent:
      \_function: (work@shift.fshr_u), line:45:3, endln:60:14
      |vpiRhs:
      \_operation: , line:51:22, endln:51:50
        |vpiParent:
        \_param_assign: , line:51:16, endln:51:50
        |vpiOpType:32
        |vpiOperand:
        \_operation: , line:51:23, endln:51:35
          |vpiParent:
          \_operation: , line:51:22, endln:51:50
          |vpiOpType:19
          |vpiOperand:
          \_ref_obj: (work@shift.fshr_u.ilen), line:51:23, endln:51:27
            |vpiParent:
            \_operation: , line:51:23, endln:51:35
            |vpiName:ilen
            |vpiFullName:work@shift.fshr_u.ilen
          |vpiOperand:
          \_ref_obj: (work@shift.fshr_u.olen), line:51:31, endln:51:35
            |vpiParent:
            \_operation: , line:51:23, endln:51:35
            |vpiName:olen
            |vpiFullName:work@shift.fshr_u.olen
        |vpiOperand:
        \_ref_obj: (work@shift.fshr_u.ilen), line:51:39, endln:51:43
          |vpiParent:
          \_operation: , line:51:22, endln:51:50
          |vpiName:ilen
          |vpiFullName:work@shift.fshr_u.ilen
        |vpiOperand:
        \_ref_obj: (work@shift.fshr_u.olen), line:51:46, endln:51:50
          |vpiParent:
          \_operation: , line:51:22, endln:51:50
          |vpiName:olen
          |vpiFullName:work@shift.fshr_u.olen
      |vpiLhs:
      \_parameter: (work@shift.fshr_u.len), line:51:16, endln:51:19
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@shift.fshr_u), line:45:12, endln:45:25
      |vpiParent:
      \_function: (work@shift.fshr_u), line:45:3, endln:60:14
      |vpiTypespec:
      \_ref_typespec: (work@shift.fshr_u)
        |vpiParent:
        \_logic_var: (work@shift.fshr_u), line:45:12, endln:45:25
        |vpiFullName:work@shift.fshr_u
        |vpiActual:
        \_logic_typespec: , line:45:12, endln:45:25
      |vpiFullName:work@shift.fshr_u
    |vpiIODecl:
    \_io_decl: (arg1), line:46:26, endln:46:30
      |vpiParent:
      \_function: (work@shift.fshr_u), line:45:3, endln:60:14
      |vpiDirection:1
      |vpiName:arg1
      |vpiTypedef:
      \_ref_typespec: (work@shift.fshr_u.arg1)
        |vpiParent:
        \_io_decl: (arg1), line:46:26, endln:46:30
        |vpiFullName:work@shift.fshr_u.arg1
        |vpiActual:
        \_logic_typespec: , line:46:12, endln:46:25
    |vpiIODecl:
    \_io_decl: (arg2), line:47:26, endln:47:30
      |vpiParent:
      \_function: (work@shift.fshr_u), line:45:3, endln:60:14
      |vpiDirection:1
      |vpiName:arg2
      |vpiTypedef:
      \_ref_typespec: (work@shift.fshr_u.arg2)
        |vpiParent:
        \_io_decl: (arg2), line:47:26, endln:47:30
        |vpiFullName:work@shift.fshr_u.arg2
        |vpiActual:
        \_logic_typespec: , line:47:12, endln:47:25
    |vpiIODecl:
    \_io_decl: (sbit), line:48:12, endln:48:16
      |vpiParent:
      \_function: (work@shift.fshr_u), line:45:3, endln:60:14
      |vpiDirection:1
      |vpiName:sbit
    |vpiStmt:
    \_begin: (work@shift.fshr_u), line:54:6, endln:59:9
      |vpiParent:
      \_function: (work@shift.fshr_u), line:45:3, endln:60:14
      |vpiFullName:work@shift.fshr_u
      |vpiStmt:
      \_assignment: , line:55:8, endln:55:43
        |vpiParent:
        \_begin: (work@shift.fshr_u), line:54:6, endln:59:9
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_sys_func_call: ($signed), line:55:19, endln:55:26
          |vpiParent:
          \_assignment: , line:55:8, endln:55:43
          |vpiArgument:
          \_operation: , line:55:28, endln:55:41
            |vpiParent:
            \_sys_func_call: ($signed), line:55:19, endln:55:26
            |vpiOpType:34
            |vpiOperand:
            \_ref_obj: (work@shift.fshr_u.len), line:55:30, endln:55:33
              |vpiParent:
              \_operation: , line:55:28, endln:55:41
              |vpiName:len
              |vpiFullName:work@shift.fshr_u.len
              |vpiActual:
              \_parameter: (work@shift.fshr_u.len), line:51:16, endln:51:19
            |vpiOperand:
            \_operation: , line:55:34, endln:55:40
              |vpiParent:
              \_operation: , line:55:28, endln:55:41
              |vpiOpType:33
              |vpiOperand:
              \_ref_obj: (work@shift.fshr_u.sbit), line:55:35, endln:55:39
                |vpiParent:
                \_operation: , line:55:34, endln:55:40
                |vpiName:sbit
                |vpiFullName:work@shift.fshr_u.sbit
                |vpiActual:
                \_io_decl: (sbit), line:48:12, endln:48:16
          |vpiName:$signed
        |vpiLhs:
        \_ref_obj: (work@shift.fshr_u.result_t), line:55:8, endln:55:16
          |vpiParent:
          \_assignment: , line:55:8, endln:55:43
          |vpiName:result_t
          |vpiFullName:work@shift.fshr_u.result_t
          |vpiActual:
          \_logic_var: (work@shift.fshr_u.result_t), line:53:6, endln:53:26
      |vpiStmt:
      \_assignment: , line:56:8, endln:56:36
        |vpiParent:
        \_begin: (work@shift.fshr_u), line:54:6, endln:59:9
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@shift.fshr_u.arg1), line:56:32, endln:56:36
          |vpiParent:
          \_assignment: , line:56:8, endln:56:36
          |vpiName:arg1
          |vpiFullName:work@shift.fshr_u.arg1
          |vpiActual:
          \_io_decl: (arg1), line:46:26, endln:46:30
        |vpiLhs:
        \_part_select: result_t (work@shift.fshr_u.result_t), line:56:8, endln:56:29
          |vpiParent:
          \_assignment: , line:56:8, endln:56:36
          |vpiName:result_t
          |vpiFullName:work@shift.fshr_u.result_t
          |vpiDefName:result_t
          |vpiActual:
          \_logic_var: (work@shift.fshr_u.result_t), line:53:6, endln:53:26
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_operation: , line:56:17, endln:56:26
            |vpiParent:
            \_part_select: result_t (work@shift.fshr_u.result_t), line:56:8, endln:56:29
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (work@shift.fshr_u.result_t.width_a), line:56:17, endln:56:24
              |vpiParent:
              \_operation: , line:56:17, endln:56:26
              |vpiName:width_a
              |vpiFullName:work@shift.fshr_u.result_t.width_a
            |vpiOperand:
            \_constant: , line:56:25, endln:56:26
              |vpiParent:
              \_operation: , line:56:17, endln:56:26
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:56:27, endln:56:28
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiStmt:
      \_assignment: , line:57:8, endln:57:34
        |vpiParent:
        \_begin: (work@shift.fshr_u), line:54:6, endln:59:9
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:57:17, endln:57:34
          |vpiParent:
          \_assignment: , line:57:8, endln:57:34
          |vpiOpType:42
          |vpiOperand:
          \_ref_obj: (work@shift.fshr_u.result_t), line:57:17, endln:57:25
            |vpiParent:
            \_operation: , line:57:17, endln:57:34
            |vpiName:result_t
            |vpiFullName:work@shift.fshr_u.result_t
            |vpiActual:
            \_logic_var: (work@shift.fshr_u.result_t), line:53:6, endln:53:26
          |vpiOperand:
          \_ref_obj: (work@shift.fshr_u.arg2), line:57:30, endln:57:34
            |vpiParent:
            \_operation: , line:57:17, endln:57:34
            |vpiName:arg2
            |vpiFullName:work@shift.fshr_u.arg2
            |vpiActual:
            \_io_decl: (arg2), line:47:26, endln:47:30
        |vpiLhs:
        \_ref_obj: (work@shift.fshr_u.result), line:57:8, endln:57:14
          |vpiParent:
          \_assignment: , line:57:8, endln:57:34
          |vpiName:result
          |vpiFullName:work@shift.fshr_u.result
          |vpiActual:
          \_logic_var: (work@shift.fshr_u.result), line:52:6, endln:52:26
      |vpiStmt:
      \_assignment: , line:58:8, endln:58:34
        |vpiParent:
        \_begin: (work@shift.fshr_u), line:54:6, endln:59:9
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_part_select: result (work@shift.fshr_u.result), line:58:18, endln:58:34
          |vpiParent:
          \_assignment: , line:58:8, endln:58:34
          |vpiName:result
          |vpiFullName:work@shift.fshr_u.result
          |vpiDefName:result
          |vpiActual:
          \_logic_var: (work@shift.fshr_u.result), line:52:6, endln:52:26
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_operation: , line:58:25, endln:58:31
            |vpiParent:
            \_part_select: result (work@shift.fshr_u.result), line:58:18, endln:58:34
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (work@shift.fshr_u.result.olen), line:58:25, endln:58:29
              |vpiParent:
              \_operation: , line:58:25, endln:58:31
              |vpiName:olen
              |vpiFullName:work@shift.fshr_u.result.olen
              |vpiActual:
              \_parameter: (work@shift.fshr_u.olen), line:49:16, endln:49:20
            |vpiOperand:
            \_constant: , line:58:30, endln:58:31
              |vpiParent:
              \_operation: , line:58:25, endln:58:31
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:58:32, endln:58:33
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@shift.fshr_u.fshr_u), line:58:8, endln:58:14
          |vpiParent:
          \_assignment: , line:58:8, endln:58:34
          |vpiName:fshr_u
          |vpiFullName:work@shift.fshr_u.fshr_u
          |vpiActual:
          \_logic_var: (work@shift.fshr_u), line:45:12, endln:45:25
    |vpiInstance:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:1:1, endln:81:10
  |vpiTaskFunc:
  \_function: (work@shift.fshl_s), line:62:3, endln:80:14
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:1:1, endln:81:10
    |vpiName:fshl_s
    |vpiFullName:work@shift.fshl_s
    |vpiVariables:
    \_logic_var: (work@shift.fshl_s.sbit_arg1), line:66:6, endln:66:21
      |vpiParent:
      \_function: (work@shift.fshl_s), line:62:3, endln:80:14
      |vpiTypespec:
      \_ref_typespec: (work@shift.fshl_s.sbit_arg1)
        |vpiParent:
        \_logic_var: (work@shift.fshl_s.sbit_arg1), line:66:6, endln:66:21
        |vpiFullName:work@shift.fshl_s.sbit_arg1
        |vpiActual:
        \_logic_typespec: , line:66:6, endln:66:21
      |vpiName:sbit_arg1
      |vpiFullName:work@shift.fshl_s.sbit_arg1
      |vpiAutomatic:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@shift.fshl_s), line:62:12, endln:62:25
      |vpiParent:
      \_function: (work@shift.fshl_s), line:62:3, endln:80:14
      |vpiTypespec:
      \_ref_typespec: (work@shift.fshl_s)
        |vpiParent:
        \_logic_var: (work@shift.fshl_s), line:62:12, endln:62:25
        |vpiFullName:work@shift.fshl_s
        |vpiActual:
        \_logic_typespec: , line:62:12, endln:62:25
      |vpiFullName:work@shift.fshl_s
    |vpiIODecl:
    \_io_decl: (arg1), line:63:26, endln:63:30
      |vpiParent:
      \_function: (work@shift.fshl_s), line:62:3, endln:80:14
      |vpiDirection:1
      |vpiName:arg1
      |vpiTypedef:
      \_ref_typespec: (work@shift.fshl_s.arg1)
        |vpiParent:
        \_io_decl: (arg1), line:63:26, endln:63:30
        |vpiFullName:work@shift.fshl_s.arg1
        |vpiActual:
        \_logic_typespec: , line:63:12, endln:63:25
    |vpiIODecl:
    \_io_decl: (arg2), line:64:26, endln:64:30
      |vpiParent:
      \_function: (work@shift.fshl_s), line:62:3, endln:80:14
      |vpiDirection:1
      |vpiName:arg2
      |vpiTypedef:
      \_ref_typespec: (work@shift.fshl_s.arg2)
        |vpiParent:
        \_io_decl: (arg2), line:64:26, endln:64:30
        |vpiFullName:work@shift.fshl_s.arg2
        |vpiActual:
        \_logic_typespec: , line:64:12, endln:64:25
    |vpiIODecl:
    \_io_decl: (sbit), line:65:12, endln:65:16
      |vpiParent:
      \_function: (work@shift.fshl_s), line:62:3, endln:80:14
      |vpiDirection:1
      |vpiName:sbit
    |vpiStmt:
    \_begin: (work@shift.fshl_s), line:67:6, endln:79:9
      |vpiParent:
      \_function: (work@shift.fshl_s), line:62:3, endln:80:14
      |vpiFullName:work@shift.fshl_s
      |vpiStmt:
      \_if_else: , line:68:8, endln:78:11
        |vpiParent:
        \_begin: (work@shift.fshl_s), line:67:6, endln:79:9
        |vpiCondition:
        \_operation: , line:68:13, endln:68:36
          |vpiParent:
          \_begin: (work@shift.fshl_s), line:67:6, endln:79:9
          |vpiOpType:14
          |vpiOperand:
          \_bit_select: (work@shift.fshl_s.arg2), line:68:18, endln:68:27
            |vpiParent:
            \_operation: , line:68:13, endln:68:36
            |vpiName:arg2
            |vpiFullName:work@shift.fshl_s.arg2
            |vpiActual:
            \_io_decl: (arg2), line:64:26, endln:64:30
            |vpiIndex:
            \_operation: , line:68:18, endln:68:27
              |vpiParent:
              \_bit_select: (work@shift.fshl_s.arg2), line:68:18, endln:68:27
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@shift.fshl_s.arg2.width_s), line:68:18, endln:68:25
                |vpiParent:
                \_operation: , line:68:18, endln:68:27
                |vpiName:width_s
                |vpiFullName:work@shift.fshl_s.arg2.width_s
              |vpiOperand:
              \_constant: , line:68:26, endln:68:27
                |vpiParent:
                \_operation: , line:68:18, endln:68:27
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
          |vpiOperand:
          \_constant: , line:68:32, endln:68:36
            |vpiParent:
            \_operation: , line:68:13, endln:68:36
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
        |vpiStmt:
        \_begin: (work@shift.fshl_s), line:69:8, endln:72:11
          |vpiParent:
          \_if_else: , line:68:8, endln:78:11
          |vpiFullName:work@shift.fshl_s
          |vpiStmt:
          \_assignment: , line:70:10, endln:70:52
            |vpiParent:
            \_begin: (work@shift.fshl_s), line:69:8, endln:72:11
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:70:33, endln:70:52
              |vpiParent:
              \_assignment: , line:70:10, endln:70:52
              |vpiOpType:34
              |vpiOperand:
              \_operation: , line:70:35, endln:70:44
                |vpiParent:
                \_operation: , line:70:33, endln:70:52
                |vpiOpType:24
                |vpiOperand:
                \_ref_obj: (work@shift.fshl_s.width_a), line:70:35, endln:70:42
                  |vpiParent:
                  \_operation: , line:70:35, endln:70:44
                  |vpiName:width_a
                  |vpiFullName:work@shift.fshl_s.width_a
                |vpiOperand:
                \_constant: , line:70:43, endln:70:44
                  |vpiParent:
                  \_operation: , line:70:35, endln:70:44
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiOperand:
              \_operation: , line:70:45, endln:70:51
                |vpiParent:
                \_operation: , line:70:33, endln:70:52
                |vpiOpType:33
                |vpiOperand:
                \_constant: , line:70:46, endln:70:50
                  |vpiDecompile:1'b0
                  |vpiSize:1
                  |BIN:0
                  |vpiConstType:3
            |vpiLhs:
            \_part_select: sbit_arg1 (work@shift.fshl_s.sbit_arg1), line:70:10, endln:70:30
              |vpiParent:
              \_assignment: , line:70:10, endln:70:52
              |vpiName:sbit_arg1
              |vpiFullName:work@shift.fshl_s.sbit_arg1
              |vpiDefName:sbit_arg1
              |vpiActual:
              \_logic_var: (work@shift.fshl_s.sbit_arg1), line:66:6, endln:66:21
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_ref_obj: (work@shift.fshl_s.sbit_arg1.width_a), line:70:20, endln:70:27
                |vpiParent:
                \_part_select: sbit_arg1 (work@shift.fshl_s.sbit_arg1), line:70:10, endln:70:30
                |vpiName:width_a
                |vpiFullName:work@shift.fshl_s.sbit_arg1.width_a
              |vpiRightRange:
              \_constant: , line:70:28, endln:70:29
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
          |vpiStmt:
          \_assignment: , line:71:10, endln:71:43
            |vpiParent:
            \_begin: (work@shift.fshl_s), line:69:8, endln:72:11
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_func_call: (fshl_u), line:71:19, endln:71:43
              |vpiParent:
              \_assignment: , line:71:10, endln:71:43
              |vpiArgument:
              \_ref_obj: (work@shift.fshl_s.arg1), line:71:26, endln:71:30
                |vpiParent:
                \_func_call: (fshl_u), line:71:19, endln:71:43
                |vpiName:arg1
                |vpiFullName:work@shift.fshl_s.arg1
                |vpiActual:
                \_io_decl: (arg1), line:63:26, endln:63:30
              |vpiArgument:
              \_ref_obj: (work@shift.fshl_s.arg2), line:71:32, endln:71:36
                |vpiParent:
                \_func_call: (fshl_u), line:71:19, endln:71:43
                |vpiName:arg2
                |vpiFullName:work@shift.fshl_s.arg2
                |vpiActual:
                \_io_decl: (arg2), line:64:26, endln:64:30
              |vpiArgument:
              \_ref_obj: (work@shift.fshl_s.sbit), line:71:38, endln:71:42
                |vpiParent:
                \_func_call: (fshl_u), line:71:19, endln:71:43
                |vpiName:sbit
                |vpiFullName:work@shift.fshl_s.sbit
                |vpiActual:
                \_io_decl: (sbit), line:65:12, endln:65:16
              |vpiName:fshl_u
              |vpiFunction:
              \_function: (work@shift.fshl_u), line:38:3, endln:43:14
            |vpiLhs:
            \_ref_obj: (work@shift.fshl_s.fshl_s), line:71:10, endln:71:16
              |vpiParent:
              \_assignment: , line:71:10, endln:71:43
              |vpiName:fshl_s
              |vpiFullName:work@shift.fshl_s.fshl_s
              |vpiActual:
              \_logic_var: (work@shift.fshl_s), line:62:12, endln:62:25
        |vpiElseStmt:
        \_begin: (work@shift.fshl_s), line:74:8, endln:78:11
          |vpiParent:
          \_if_else: , line:68:8, endln:78:11
          |vpiFullName:work@shift.fshl_s
          |vpiStmt:
          \_assignment: , line:75:10, endln:75:35
            |vpiParent:
            \_begin: (work@shift.fshl_s), line:74:8, endln:78:11
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_ref_obj: (work@shift.fshl_s.sbit), line:75:31, endln:75:35
              |vpiParent:
              \_assignment: , line:75:10, endln:75:35
              |vpiName:sbit
              |vpiFullName:work@shift.fshl_s.sbit
              |vpiActual:
              \_io_decl: (sbit), line:65:12, endln:65:16
            |vpiLhs:
            \_bit_select: (work@shift.fshl_s.sbit_arg1), line:75:10, endln:75:28
              |vpiParent:
              \_assignment: , line:75:10, endln:75:35
              |vpiName:sbit_arg1
              |vpiFullName:work@shift.fshl_s.sbit_arg1
              |vpiActual:
              \_logic_var: (work@shift.fshl_s.sbit_arg1), line:66:6, endln:66:21
              |vpiIndex:
              \_ref_obj: (work@shift.fshl_s.width_a), line:75:20, endln:75:27
                |vpiParent:
                \_bit_select: (work@shift.fshl_s.sbit_arg1), line:75:10, endln:75:28
                |vpiName:width_a
                |vpiFullName:work@shift.fshl_s.width_a
          |vpiStmt:
          \_assignment: , line:76:10, endln:76:39
            |vpiParent:
            \_begin: (work@shift.fshl_s), line:74:8, endln:78:11
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_ref_obj: (work@shift.fshl_s.arg1), line:76:35, endln:76:39
              |vpiParent:
              \_assignment: , line:76:10, endln:76:39
              |vpiName:arg1
              |vpiFullName:work@shift.fshl_s.arg1
              |vpiActual:
              \_io_decl: (arg1), line:63:26, endln:63:30
            |vpiLhs:
            \_part_select: sbit_arg1 (work@shift.fshl_s.sbit_arg1), line:76:10, endln:76:32
              |vpiParent:
              \_assignment: , line:76:10, endln:76:39
              |vpiName:sbit_arg1
              |vpiFullName:work@shift.fshl_s.sbit_arg1
              |vpiDefName:sbit_arg1
              |vpiActual:
              \_logic_var: (work@shift.fshl_s.sbit_arg1), line:66:6, endln:66:21
              |vpiConstantSelect:1
              |vpiLeftRange:
              \_operation: , line:76:20, endln:76:29
                |vpiParent:
                \_part_select: sbit_arg1 (work@shift.fshl_s.sbit_arg1), line:76:10, endln:76:32
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@shift.fshl_s.sbit_arg1.width_a), line:76:20, endln:76:27
                  |vpiParent:
                  \_operation: , line:76:20, endln:76:29
                  |vpiName:width_a
                  |vpiFullName:work@shift.fshl_s.sbit_arg1.width_a
                |vpiOperand:
                \_constant: , line:76:28, endln:76:29
                  |vpiParent:
                  \_operation: , line:76:20, endln:76:29
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:76:30, endln:76:31
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
          |vpiStmt:
          \_assignment: , line:77:10, endln:77:60
            |vpiParent:
            \_begin: (work@shift.fshl_s), line:74:8, endln:78:11
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_func_call: (fshr_u), line:77:19, endln:77:60
              |vpiParent:
              \_assignment: , line:77:10, endln:77:60
              |vpiArgument:
              \_part_select: sbit_arg1 (work@shift.fshl_s.sbit_arg1), line:77:26, endln:77:46
                |vpiParent:
                \_func_call: (fshr_u), line:77:19, endln:77:60
                |vpiName:sbit_arg1
                |vpiFullName:work@shift.fshl_s.sbit_arg1
                |vpiDefName:sbit_arg1
                |vpiActual:
                \_logic_var: (work@shift.fshl_s.sbit_arg1), line:66:6, endln:66:21
                |vpiConstantSelect:1
                |vpiLeftRange:
                \_ref_obj: (work@shift.fshl_s.sbit_arg1.width_a), line:77:36, endln:77:43
                  |vpiParent:
                  \_part_select: sbit_arg1 (work@shift.fshl_s.sbit_arg1), line:77:26, endln:77:46
                  |vpiName:width_a
                  |vpiFullName:work@shift.fshl_s.sbit_arg1.width_a
                |vpiRightRange:
                \_constant: , line:77:44, endln:77:45
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiArgument:
              \_operation: , line:77:48, endln:77:53
                |vpiParent:
                \_func_call: (fshr_u), line:77:19, endln:77:60
                |vpiOpType:4
                |vpiOperand:
                \_ref_obj: (work@shift.fshl_s.arg2), line:77:49, endln:77:53
                  |vpiParent:
                  \_operation: , line:77:48, endln:77:53
                  |vpiName:arg2
                  |vpiFullName:work@shift.fshl_s.arg2
                  |vpiActual:
                  \_io_decl: (arg2), line:64:26, endln:64:30
              |vpiArgument:
              \_ref_obj: (work@shift.fshl_s.sbit), line:77:55, endln:77:59
                |vpiParent:
                \_func_call: (fshr_u), line:77:19, endln:77:60
                |vpiName:sbit
                |vpiFullName:work@shift.fshl_s.sbit
                |vpiActual:
                \_io_decl: (sbit), line:65:12, endln:65:16
              |vpiName:fshr_u
              |vpiFunction:
              \_function: (work@shift.fshr_u), line:45:3, endln:60:14
            |vpiLhs:
            \_ref_obj: (work@shift.fshl_s.fshl_s), line:77:10, endln:77:16
              |vpiParent:
              \_assignment: , line:77:10, endln:77:60
              |vpiName:fshl_s
              |vpiFullName:work@shift.fshl_s.fshl_s
              |vpiActual:
              \_logic_var: (work@shift.fshl_s), line:62:12, endln:62:25
    |vpiInstance:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:1:1, endln:81:10
  |vpiNet:
  \_logic_net: (work@shift.a), line:1:14, endln:1:15
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:1:1, endln:81:10
    |vpiName:a
    |vpiFullName:work@shift.a
  |vpiNet:
  \_logic_net: (work@shift.s), line:1:16, endln:1:17
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:1:1, endln:81:10
    |vpiName:s
    |vpiFullName:work@shift.s
  |vpiNet:
  \_logic_net: (work@shift.z), line:1:18, endln:1:19
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:1:1, endln:81:10
    |vpiName:z
    |vpiFullName:work@shift.z
  |vpiNet:
  \_logic_net: (work@shift.len), line:28:11, endln:28:14
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:1:1, endln:81:10
    |vpiName:len
    |vpiFullName:work@shift.len
    |vpiNetType:1
  |vpiPort:
  \_port: (a), line:1:14, endln:1:15
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:1:1, endln:81:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@shift.a.a), line:1:14, endln:1:15
      |vpiParent:
      \_port: (a), line:1:14, endln:1:15
      |vpiName:a
      |vpiFullName:work@shift.a.a
      |vpiActual:
      \_logic_net: (work@shift.a), line:1:14, endln:1:15
    |vpiTypedef:
    \_ref_typespec: (work@shift.a)
      |vpiParent:
      \_port: (a), line:1:14, endln:1:15
      |vpiFullName:work@shift.a
      |vpiActual:
      \_logic_typespec: , line:7:9, endln:7:22
  |vpiPort:
  \_port: (s), line:1:16, endln:1:17
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:1:1, endln:81:10
    |vpiName:s
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@shift.s.s), line:1:16, endln:1:17
      |vpiParent:
      \_port: (s), line:1:16, endln:1:17
      |vpiName:s
      |vpiFullName:work@shift.s.s
      |vpiActual:
      \_logic_net: (work@shift.s), line:1:16, endln:1:17
    |vpiTypedef:
    \_ref_typespec: (work@shift.s)
      |vpiParent:
      \_port: (s), line:1:16, endln:1:17
      |vpiFullName:work@shift.s
      |vpiActual:
      \_logic_typespec: , line:8:9, endln:8:22
  |vpiPort:
  \_port: (z), line:1:18, endln:1:19
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:1:1, endln:81:10
    |vpiName:z
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@shift.z.z), line:1:18, endln:1:19
      |vpiParent:
      \_port: (z), line:1:18, endln:1:19
      |vpiName:z
      |vpiFullName:work@shift.z.z
      |vpiActual:
      \_logic_net: (work@shift.z), line:1:18, endln:1:19
    |vpiTypedef:
    \_ref_typespec: (work@shift.z)
      |vpiParent:
      \_port: (z), line:1:18, endln:1:19
      |vpiFullName:work@shift.z
      |vpiActual:
      \_logic_typespec: , line:9:10, endln:9:24
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:1:1, endln:81:10
    |vpiStmt:
    \_begin: (work@shift)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@shift
      |vpiStmt:
      \_gen_if_else: , line:11:12, endln:18:6
        |vpiParent:
        \_begin: (work@shift)
        |vpiCondition:
        \_ref_obj: (work@shift.signd_a), line:11:17, endln:11:24
          |vpiParent:
          \_gen_if_else: , line:11:12, endln:18:6
          |vpiName:signd_a
          |vpiFullName:work@shift.signd_a
        |vpiStmt:
        \_named_begin: (work@shift.SGNED)
          |vpiParent:
          \_gen_if_else: , line:11:12, endln:18:6
          |vpiName:SGNED
          |vpiFullName:work@shift.SGNED
          |vpiStmt:
          \_cont_assign: , line:13:12, endln:13:40
            |vpiParent:
            \_named_begin: (work@shift.SGNED)
            |vpiRhs:
            \_func_call: (fshl_s), line:13:16, endln:13:40
              |vpiParent:
              \_cont_assign: , line:13:12, endln:13:40
              |vpiArgument:
              \_ref_obj: (work@shift.SGNED.a), line:13:23, endln:13:24
                |vpiParent:
                \_func_call: (fshl_s), line:13:16, endln:13:40
                |vpiName:a
                |vpiFullName:work@shift.SGNED.a
              |vpiArgument:
              \_ref_obj: (work@shift.SGNED.s), line:13:25, endln:13:26
                |vpiParent:
                \_func_call: (fshl_s), line:13:16, endln:13:40
                |vpiName:s
                |vpiFullName:work@shift.SGNED.s
              |vpiArgument:
              \_bit_select: (work@shift.SGNED.a), line:13:29, endln:13:38
                |vpiParent:
                \_func_call: (fshl_s), line:13:16, endln:13:40
                |vpiName:a
                |vpiFullName:work@shift.SGNED.a
                |vpiIndex:
                \_operation: , line:13:29, endln:13:38
                  |vpiParent:
                  \_bit_select: (work@shift.SGNED.a), line:13:29, endln:13:38
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@shift.SGNED.a.width_a), line:13:29, endln:13:36
                    |vpiParent:
                    \_operation: , line:13:29, endln:13:38
                    |vpiName:width_a
                    |vpiFullName:work@shift.SGNED.a.width_a
                  |vpiOperand:
                  \_constant: , line:13:37, endln:13:38
                    |vpiParent:
                    \_operation: , line:13:29, endln:13:38
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
              |vpiName:fshl_s
            |vpiLhs:
            \_ref_obj: (work@shift.SGNED.z), line:13:12, endln:13:13
              |vpiParent:
              \_cont_assign: , line:13:12, endln:13:40
              |vpiName:z
              |vpiFullName:work@shift.SGNED.z
        |vpiElseStmt:
        \_named_begin: (work@shift.UNSGNED)
          |vpiParent:
          \_gen_if_else: , line:11:12, endln:18:6
          |vpiName:UNSGNED
          |vpiFullName:work@shift.UNSGNED
          |vpiStmt:
          \_cont_assign: , line:17:12, endln:17:32
            |vpiParent:
            \_named_begin: (work@shift.UNSGNED)
            |vpiRhs:
            \_func_call: (fshl_s), line:17:16, endln:17:32
              |vpiParent:
              \_cont_assign: , line:17:12, endln:17:32
              |vpiArgument:
              \_ref_obj: (work@shift.UNSGNED.a), line:17:23, endln:17:24
                |vpiParent:
                \_func_call: (fshl_s), line:17:16, endln:17:32
                |vpiName:a
                |vpiFullName:work@shift.UNSGNED.a
              |vpiArgument:
              \_ref_obj: (work@shift.UNSGNED.s), line:17:25, endln:17:26
                |vpiParent:
                \_func_call: (fshl_s), line:17:16, endln:17:32
                |vpiName:s
                |vpiFullName:work@shift.UNSGNED.s
              |vpiArgument:
              \_constant: , line:17:27, endln:17:31
                |vpiParent:
                \_func_call: (fshl_s), line:17:16, endln:17:32
                |vpiDecompile:1'b0
                |vpiSize:1
                |BIN:0
                |vpiConstType:3
              |vpiName:fshl_s
            |vpiLhs:
            \_ref_obj: (work@shift.UNSGNED.z), line:17:12, endln:17:13
              |vpiParent:
              \_cont_assign: , line:17:12, endln:17:32
              |vpiName:z
              |vpiFullName:work@shift.UNSGNED.z
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.width_a), line:85:13, endln:85:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |UINT:240
    |vpiTypespec:
    \_ref_typespec: (work@top.width_a)
      |vpiParent:
      \_parameter: (work@top.width_a), line:85:13, endln:85:20
      |vpiFullName:work@top.width_a
      |vpiActual:
      \_int_typespec: , line:85:3, endln:85:26
    |vpiName:width_a
    |vpiFullName:work@top.width_a
  |vpiParameter:
  \_parameter: (work@top.width_s), line:86:13, endln:86:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |UINT:9
    |vpiTypespec:
    \_ref_typespec: (work@top.width_s)
      |vpiParent:
      \_parameter: (work@top.width_s), line:86:13, endln:86:20
      |vpiFullName:work@top.width_s
      |vpiActual:
      \_int_typespec: , line:86:3, endln:86:24
    |vpiName:width_s
    |vpiFullName:work@top.width_s
  |vpiParameter:
  \_parameter: (work@top.width_z), line:87:13, endln:87:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |UINT:240
    |vpiTypespec:
    \_ref_typespec: (work@top.width_z)
      |vpiParent:
      \_parameter: (work@top.width_z), line:87:13, endln:87:20
      |vpiFullName:work@top.width_z
      |vpiActual:
      \_int_typespec: , line:87:3, endln:87:26
    |vpiName:width_z
    |vpiFullName:work@top.width_z
  |vpiParamAssign:
  \_param_assign: , line:85:13, endln:85:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |vpiRhs:
    \_constant: , line:85:23, endln:85:26
      |vpiParent:
      \_param_assign: , line:85:13, endln:85:26
      |vpiDecompile:240
      |vpiSize:32
      |UINT:240
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:85:23, endln:85:26
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:85:3, endln:85:26
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.width_a), line:85:13, endln:85:20
  |vpiParamAssign:
  \_param_assign: , line:86:13, endln:86:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |vpiRhs:
    \_constant: , line:86:23, endln:86:24
      |vpiParent:
      \_param_assign: , line:86:13, endln:86:24
      |vpiDecompile:9
      |vpiSize:32
      |UINT:9
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:86:23, endln:86:24
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:86:3, endln:86:24
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.width_s), line:86:13, endln:86:20
  |vpiParamAssign:
  \_param_assign: , line:87:13, endln:87:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |vpiRhs:
    \_constant: , line:87:23, endln:87:26
      |vpiParent:
      \_param_assign: , line:87:13, endln:87:26
      |vpiDecompile:240
      |vpiSize:32
      |UINT:240
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:87:23, endln:87:26
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:87:3, endln:87:26
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.width_z), line:87:13, endln:87:20
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:83:13, endln:83:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiNet:
  \_logic_net: (work@top.s), line:83:15, endln:83:16
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |vpiName:s
    |vpiFullName:work@top.s
  |vpiNet:
  \_logic_net: (work@top.z), line:83:17, endln:83:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |vpiName:z
    |vpiFullName:work@top.z
  |vpiPort:
  \_port: (a), line:83:13, endln:83:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.a.a), line:83:13, endln:83:14
      |vpiParent:
      \_port: (a), line:83:13, endln:83:14
      |vpiName:a
      |vpiFullName:work@top.a.a
      |vpiActual:
      \_logic_net: (work@top.a), line:83:13, endln:83:14
    |vpiTypedef:
    \_ref_typespec: (work@top.a)
      |vpiParent:
      \_port: (a), line:83:13, endln:83:14
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_typespec: , line:89:9, endln:89:22
  |vpiPort:
  \_port: (s), line:83:15, endln:83:16
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |vpiName:s
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.s.s), line:83:15, endln:83:16
      |vpiParent:
      \_port: (s), line:83:15, endln:83:16
      |vpiName:s
      |vpiFullName:work@top.s.s
      |vpiActual:
      \_logic_net: (work@top.s), line:83:15, endln:83:16
    |vpiTypedef:
    \_ref_typespec: (work@top.s)
      |vpiParent:
      \_port: (s), line:83:15, endln:83:16
      |vpiFullName:work@top.s
      |vpiActual:
      \_logic_typespec: , line:90:9, endln:90:22
  |vpiPort:
  \_port: (z), line:83:17, endln:83:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |vpiName:z
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.z.z), line:83:17, endln:83:18
      |vpiParent:
      \_port: (z), line:83:17, endln:83:18
      |vpiName:z
      |vpiFullName:work@top.z.z
      |vpiActual:
      \_logic_net: (work@top.z), line:83:17, endln:83:18
    |vpiTypedef:
    \_ref_typespec: (work@top.z)
      |vpiParent:
      \_port: (z), line:83:17, endln:83:18
      |vpiFullName:work@top.z
      |vpiActual:
      \_logic_typespec: , line:91:10, endln:91:23
  |vpiRefModule:
  \_ref_module: work@shift (inst), line:97:5, endln:97:9
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |vpiName:inst
    |vpiDefName:work@shift
    |vpiActual:
    \_module_inst: work@shift (work@shift), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:1:1, endln:81:10
    |vpiPort:
    \_port: (a), line:98:7, endln:98:12
      |vpiParent:
      \_ref_module: work@shift (inst), line:97:5, endln:97:9
      |vpiName:a
      |vpiHighConn:
      \_ref_obj: (work@top.inst.a.a), line:98:10, endln:98:11
        |vpiParent:
        \_port: (a), line:98:7, endln:98:12
        |vpiName:a
        |vpiFullName:work@top.inst.a.a
        |vpiActual:
        \_logic_net: (work@top.a), line:83:13, endln:83:14
    |vpiPort:
    \_port: (s), line:99:7, endln:99:12
      |vpiParent:
      \_ref_module: work@shift (inst), line:97:5, endln:97:9
      |vpiName:s
      |vpiHighConn:
      \_ref_obj: (work@top.inst.s.s), line:99:10, endln:99:11
        |vpiParent:
        \_port: (s), line:99:7, endln:99:12
        |vpiName:s
        |vpiFullName:work@top.inst.s.s
        |vpiActual:
        \_logic_net: (work@top.s), line:83:15, endln:83:16
    |vpiPort:
    \_port: (z), line:100:7, endln:100:12
      |vpiParent:
      \_ref_module: work@shift (inst), line:97:5, endln:97:9
      |vpiName:z
      |vpiHighConn:
      \_ref_obj: (work@top.inst.z.z), line:100:10, endln:100:11
        |vpiParent:
        \_port: (z), line:100:7, endln:100:12
        |vpiName:z
        |vpiFullName:work@top.inst.z.z
        |vpiActual:
        \_logic_net: (work@top.z), line:83:17, endln:83:18
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.width_a), line:85:13, endln:85:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |UINT:240
    |vpiTypespec:
    \_ref_typespec: (work@top.width_a)
      |vpiParent:
      \_parameter: (work@top.width_a), line:85:13, endln:85:20
      |vpiFullName:work@top.width_a
      |vpiActual:
      \_int_typespec: , line:85:3, endln:85:26
    |vpiName:width_a
    |vpiFullName:work@top.width_a
  |vpiParameter:
  \_parameter: (work@top.width_s), line:86:13, endln:86:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |UINT:9
    |vpiTypespec:
    \_ref_typespec: (work@top.width_s)
      |vpiParent:
      \_parameter: (work@top.width_s), line:86:13, endln:86:20
      |vpiFullName:work@top.width_s
      |vpiActual:
      \_int_typespec: , line:86:3, endln:86:24
    |vpiName:width_s
    |vpiFullName:work@top.width_s
  |vpiParameter:
  \_parameter: (work@top.width_z), line:87:13, endln:87:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |UINT:240
    |vpiTypespec:
    \_ref_typespec: (work@top.width_z)
      |vpiParent:
      \_parameter: (work@top.width_z), line:87:13, endln:87:20
      |vpiFullName:work@top.width_z
      |vpiActual:
      \_int_typespec: , line:87:3, endln:87:26
    |vpiName:width_z
    |vpiFullName:work@top.width_z
  |vpiParamAssign:
  \_param_assign: , line:85:13, endln:85:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |vpiRhs:
    \_constant: , line:85:23, endln:85:26
      |vpiParent:
      \_param_assign: , line:85:13, endln:85:26
      |vpiDecompile:240
      |vpiSize:32
      |UINT:240
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:85:23, endln:85:26
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:85:3, endln:85:26
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.width_a), line:85:13, endln:85:20
  |vpiParamAssign:
  \_param_assign: , line:86:13, endln:86:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |vpiRhs:
    \_constant: , line:86:23, endln:86:24
      |vpiParent:
      \_param_assign: , line:86:13, endln:86:24
      |vpiDecompile:9
      |vpiSize:32
      |UINT:9
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:86:23, endln:86:24
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:86:3, endln:86:24
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.width_s), line:86:13, endln:86:20
  |vpiParamAssign:
  \_param_assign: , line:87:13, endln:87:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |vpiRhs:
    \_constant: , line:87:23, endln:87:26
      |vpiParent:
      \_param_assign: , line:87:13, endln:87:26
      |vpiDecompile:240
      |vpiSize:32
      |UINT:240
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:87:23, endln:87:26
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:87:3, endln:87:26
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.width_z), line:87:13, endln:87:20
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.a), line:83:13, endln:83:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |vpiTypespec:
    \_ref_typespec: (work@top.a)
      |vpiParent:
      \_logic_net: (work@top.a), line:83:13, endln:83:14
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_typespec: , line:89:9, endln:89:22
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiNet:
  \_logic_net: (work@top.s), line:83:15, endln:83:16
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |vpiTypespec:
    \_ref_typespec: (work@top.s)
      |vpiParent:
      \_logic_net: (work@top.s), line:83:15, endln:83:16
      |vpiFullName:work@top.s
      |vpiActual:
      \_logic_typespec: , line:90:9, endln:90:22
    |vpiName:s
    |vpiFullName:work@top.s
  |vpiNet:
  \_logic_net: (work@top.z), line:83:17, endln:83:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |vpiTypespec:
    \_ref_typespec: (work@top.z)
      |vpiParent:
      \_logic_net: (work@top.z), line:83:17, endln:83:18
      |vpiFullName:work@top.z
      |vpiActual:
      \_logic_typespec: , line:91:10, endln:91:23
    |vpiName:z
    |vpiFullName:work@top.z
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:83:13, endln:83:14
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.a), line:83:13, endln:83:14
      |vpiParent:
      \_port: (a), line:83:13, endln:83:14
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:83:13, endln:83:14
    |vpiTypedef:
    \_ref_typespec: (work@top.a)
      |vpiParent:
      \_port: (a), line:83:13, endln:83:14
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_typespec: , line:89:9, endln:89:22
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
  |vpiPort:
  \_port: (s), line:83:15, endln:83:16
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |vpiName:s
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.s), line:83:15, endln:83:16
      |vpiParent:
      \_port: (s), line:83:15, endln:83:16
      |vpiName:s
      |vpiFullName:work@top.s
      |vpiActual:
      \_logic_net: (work@top.s), line:83:15, endln:83:16
    |vpiTypedef:
    \_ref_typespec: (work@top.s)
      |vpiParent:
      \_port: (s), line:83:15, endln:83:16
      |vpiFullName:work@top.s
      |vpiActual:
      \_logic_typespec: , line:90:9, endln:90:22
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
  |vpiPort:
  \_port: (z), line:83:17, endln:83:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |vpiName:z
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.z), line:83:17, endln:83:18
      |vpiParent:
      \_port: (z), line:83:17, endln:83:18
      |vpiName:z
      |vpiFullName:work@top.z
      |vpiActual:
      \_logic_net: (work@top.z), line:83:17, endln:83:18
    |vpiTypedef:
    \_ref_typespec: (work@top.z)
      |vpiParent:
      \_port: (z), line:83:17, endln:83:18
      |vpiFullName:work@top.z
      |vpiActual:
      \_logic_typespec: , line:91:10, endln:91:23
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
  |vpiModule:
  \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |vpiName:inst
    |vpiFullName:work@top.inst
    |vpiParameter:
    \_parameter: (work@top.inst.width_a), line:2:16, endln:2:23
      |vpiParent:
      \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
      |UINT:4
      |vpiTypespec:
      \_ref_typespec: (work@top.inst.width_a)
        |vpiParent:
        \_parameter: (work@top.inst.width_a), line:2:16, endln:2:23
        |vpiFullName:work@top.inst.width_a
        |vpiActual:
        \_int_typespec: , line:2:3, endln:2:27
      |vpiName:width_a
      |vpiFullName:work@top.inst.width_a
    |vpiParameter:
    \_parameter: (work@top.inst.signd_a), line:3:16, endln:3:23
      |vpiParent:
      \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@top.inst.signd_a)
        |vpiParent:
        \_parameter: (work@top.inst.signd_a), line:3:16, endln:3:23
        |vpiFullName:work@top.inst.signd_a
        |vpiActual:
        \_int_typespec: , line:3:3, endln:3:27
      |vpiName:signd_a
      |vpiFullName:work@top.inst.signd_a
    |vpiParameter:
    \_parameter: (work@top.inst.width_s), line:4:16, endln:4:23
      |vpiParent:
      \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
      |UINT:2
      |vpiTypespec:
      \_ref_typespec: (work@top.inst.width_s)
        |vpiParent:
        \_parameter: (work@top.inst.width_s), line:4:16, endln:4:23
        |vpiFullName:work@top.inst.width_s
        |vpiActual:
        \_int_typespec: , line:4:3, endln:4:27
      |vpiName:width_s
      |vpiFullName:work@top.inst.width_s
    |vpiParameter:
    \_parameter: (work@top.inst.width_z), line:5:16, endln:5:23
      |vpiParent:
      \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
      |UINT:8
      |vpiTypespec:
      \_ref_typespec: (work@top.inst.width_z)
        |vpiParent:
        \_parameter: (work@top.inst.width_z), line:5:16, endln:5:23
        |vpiFullName:work@top.inst.width_z
        |vpiActual:
        \_int_typespec: , line:5:3, endln:5:27
      |vpiName:width_z
      |vpiFullName:work@top.inst.width_z
    |vpiParamAssign:
    \_param_assign: , line:2:16, endln:2:27
      |vpiParent:
      \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:2:26, endln:2:27
        |vpiParent:
        \_param_assign: , line:2:16, endln:2:27
        |vpiDecompile:240
        |vpiSize:32
        |UINT:240
        |vpiTypespec:
        \_ref_typespec: (work@top.inst)
          |vpiParent:
          \_constant: , line:2:26, endln:2:27
          |vpiFullName:work@top.inst
          |vpiActual:
          \_int_typespec: , line:2:3, endln:2:27
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.inst.width_a), line:2:16, endln:2:23
    |vpiParamAssign:
    \_param_assign: , line:3:16, endln:3:27
      |vpiParent:
      \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
      |vpiRhs:
      \_constant: , line:3:26, endln:3:27
        |vpiParent:
        \_param_assign: , line:3:16, endln:3:27
        |vpiDecompile:1
        |vpiSize:32
        |UINT:1
        |vpiTypespec:
        \_ref_typespec: (work@top.inst)
          |vpiParent:
          \_constant: , line:3:26, endln:3:27
          |vpiFullName:work@top.inst
          |vpiActual:
          \_int_typespec: , line:3:3, endln:3:27
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.inst.signd_a), line:3:16, endln:3:23
    |vpiParamAssign:
    \_param_assign: , line:4:16, endln:4:27
      |vpiParent:
      \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:4:26, endln:4:27
        |vpiParent:
        \_param_assign: , line:4:16, endln:4:27
        |vpiDecompile:9
        |vpiSize:32
        |UINT:9
        |vpiTypespec:
        \_ref_typespec: (work@top.inst)
          |vpiParent:
          \_constant: , line:4:26, endln:4:27
          |vpiFullName:work@top.inst
          |vpiActual:
          \_int_typespec: , line:4:3, endln:4:27
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.inst.width_s), line:4:16, endln:4:23
    |vpiParamAssign:
    \_param_assign: , line:5:16, endln:5:27
      |vpiParent:
      \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:5:26, endln:5:27
        |vpiParent:
        \_param_assign: , line:5:16, endln:5:27
        |vpiDecompile:240
        |vpiSize:32
        |UINT:240
        |vpiTypespec:
        \_ref_typespec: (work@top.inst)
          |vpiParent:
          \_constant: , line:5:26, endln:5:27
          |vpiFullName:work@top.inst
          |vpiActual:
          \_int_typespec: , line:5:3, endln:5:27
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.inst.width_z), line:5:16, endln:5:23
    |vpiDefName:work@shift
    |vpiDefFile:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv
    |vpiDefLineNo:1
    |vpiTaskFunc:
    \_function: (work@top.inst.fshl_u_1), line:21:3, endln:36:14
      |vpiParent:
      \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
      |vpiName:fshl_u_1
      |vpiFullName:work@top.inst.fshl_u_1
      |vpiVariables:
      \_logic_var: (work@top.inst.fshl_u_1.result), line:28:6, endln:28:19
        |vpiParent:
        \_function: (work@top.inst.fshl_u_1), line:21:3, endln:36:14
        |vpiTypespec:
        \_ref_typespec: (work@top.inst.fshl_u_1.result)
          |vpiParent:
          \_logic_var: (work@top.inst.fshl_u_1.result), line:28:6, endln:28:19
          |vpiFullName:work@top.inst.fshl_u_1.result
          |vpiActual:
          \_logic_typespec: , line:28:6, endln:28:19
        |vpiName:result
        |vpiFullName:work@top.inst.fshl_u_1.result
        |vpiAutomatic:1
      |vpiVariables:
      \_logic_var: (work@top.inst.fshl_u_1.result_t), line:29:6, endln:29:19
        |vpiParent:
        \_function: (work@top.inst.fshl_u_1), line:21:3, endln:36:14
        |vpiTypespec:
        \_ref_typespec: (work@top.inst.fshl_u_1.result_t)
          |vpiParent:
          \_logic_var: (work@top.inst.fshl_u_1.result_t), line:29:6, endln:29:19
          |vpiFullName:work@top.inst.fshl_u_1.result_t
          |vpiActual:
          \_logic_typespec: , line:29:6, endln:29:19
        |vpiName:result_t
        |vpiFullName:work@top.inst.fshl_u_1.result_t
        |vpiAutomatic:1
      |vpiParameter:
      \_parameter: (work@top.inst.fshl_u_1.olen), line:25:16, endln:25:20
        |vpiParent:
        \_function: (work@top.inst.fshl_u_1), line:21:3, endln:36:14
        |vpiName:olen
        |vpiFullName:work@top.inst.fshl_u_1.olen
      |vpiParameter:
      \_parameter: (work@top.inst.fshl_u_1.ilen), line:26:16, endln:26:20
        |vpiParent:
        \_function: (work@top.inst.fshl_u_1), line:21:3, endln:36:14
        |vpiName:ilen
        |vpiFullName:work@top.inst.fshl_u_1.ilen
      |vpiParameter:
      \_parameter: (work@top.inst.fshl_u_1.len), line:27:16, endln:27:19
        |vpiParent:
        \_function: (work@top.inst.fshl_u_1), line:21:3, endln:36:14
        |vpiName:len
        |vpiFullName:work@top.inst.fshl_u_1.len
      |vpiParamAssign:
      \_param_assign: , line:25:16, endln:25:30
        |vpiParent:
        \_function: (work@top.inst.fshl_u_1), line:21:3, endln:36:14
        |vpiRhs:
        \_ref_obj: (work@top.inst.fshl_u_1.width_z), line:25:23, endln:25:30
          |vpiParent:
          \_param_assign: , line:25:16, endln:25:30
          |vpiName:width_z
          |vpiFullName:work@top.inst.fshl_u_1.width_z
          |vpiActual:
          \_parameter: (work@top.inst.width_z), line:5:16, endln:5:23
        |vpiLhs:
        \_parameter: (work@top.inst.fshl_u_1.olen), line:25:16, endln:25:20
          |vpiParent:
          \_param_assign: , line:25:16, endln:25:30
          |vpiName:olen
          |vpiFullName:work@top.inst.fshl_u_1.olen
      |vpiParamAssign:
      \_param_assign: , line:26:16, endln:26:32
        |vpiParent:
        \_function: (work@top.inst.fshl_u_1), line:21:3, endln:36:14
        |vpiRhs:
        \_operation: , line:26:23, endln:26:32
          |vpiParent:
          \_param_assign: , line:26:16, endln:26:32
          |vpiOpType:24
          |vpiOperand:
          \_ref_obj: (work@top.inst.fshl_u_1.width_a), line:26:23, endln:26:30
            |vpiParent:
            \_operation: , line:26:23, endln:26:32
            |vpiName:width_a
            |vpiFullName:work@top.inst.fshl_u_1.width_a
            |vpiActual:
            \_parameter: (work@top.inst.width_a), line:2:16, endln:2:23
          |vpiOperand:
          \_constant: , line:26:31, endln:26:32
        |vpiLhs:
        \_parameter: (work@top.inst.fshl_u_1.ilen), line:26:16, endln:26:20
          |vpiParent:
          \_param_assign: , line:26:16, endln:26:32
          |vpiName:ilen
          |vpiFullName:work@top.inst.fshl_u_1.ilen
      |vpiParamAssign:
      \_param_assign: , line:27:16, endln:27:50
        |vpiParent:
        \_function: (work@top.inst.fshl_u_1), line:21:3, endln:36:14
        |vpiRhs:
        \_operation: , line:27:22, endln:27:50
          |vpiParent:
          \_param_assign: , line:27:16, endln:27:50
          |vpiOpType:32
          |vpiOperand:
          \_operation: , line:27:23, endln:27:35
            |vpiParent:
            \_operation: , line:27:22, endln:27:50
            |vpiOpType:19
            |vpiOperand:
            \_ref_obj: (work@top.inst.fshl_u_1.ilen), line:27:23, endln:27:27
              |vpiParent:
              \_operation: , line:27:23, endln:27:35
              |vpiName:ilen
              |vpiFullName:work@top.inst.fshl_u_1.ilen
            |vpiOperand:
            \_ref_obj: (work@top.inst.fshl_u_1.olen), line:27:31, endln:27:35
              |vpiParent:
              \_operation: , line:27:23, endln:27:35
              |vpiName:olen
              |vpiFullName:work@top.inst.fshl_u_1.olen
          |vpiOperand:
          \_ref_obj: (work@top.inst.fshl_u_1.ilen), line:27:39, endln:27:43
            |vpiParent:
            \_operation: , line:27:22, endln:27:50
            |vpiName:ilen
            |vpiFullName:work@top.inst.fshl_u_1.ilen
          |vpiOperand:
          \_ref_obj: (work@top.inst.fshl_u_1.olen), line:27:46, endln:27:50
            |vpiParent:
            \_operation: , line:27:22, endln:27:50
            |vpiName:olen
            |vpiFullName:work@top.inst.fshl_u_1.olen
        |vpiLhs:
        \_parameter: (work@top.inst.fshl_u_1.len), line:27:16, endln:27:19
          |vpiParent:
          \_param_assign: , line:27:16, endln:27:50
          |vpiName:len
          |vpiFullName:work@top.inst.fshl_u_1.len
      |vpiVisibility:1
      |vpiReturn:
      \_logic_var: (work@shift.fshl_u_1), line:21:12, endln:21:25
      |vpiIODecl:
      \_io_decl: (arg1), line:22:26, endln:22:30
        |vpiParent:
        \_function: (work@top.inst.fshl_u_1), line:21:3, endln:36:14
        |vpiDirection:1
        |vpiName:arg1
        |vpiTypedef:
        \_ref_typespec: (work@top.inst.fshl_u_1.arg1)
          |vpiParent:
          \_io_decl: (arg1), line:22:26, endln:22:30
          |vpiFullName:work@top.inst.fshl_u_1.arg1
          |vpiActual:
          \_logic_typespec: , line:22:12, endln:22:25
      |vpiIODecl:
      \_io_decl: (arg2), line:23:26, endln:23:30
        |vpiParent:
        \_function: (work@top.inst.fshl_u_1), line:21:3, endln:36:14
        |vpiDirection:1
        |vpiName:arg2
        |vpiTypedef:
        \_ref_typespec: (work@top.inst.fshl_u_1.arg2)
          |vpiParent:
          \_io_decl: (arg2), line:23:26, endln:23:30
          |vpiFullName:work@top.inst.fshl_u_1.arg2
          |vpiActual:
          \_logic_typespec: , line:23:12, endln:23:25
      |vpiIODecl:
      \_io_decl: (sbit), line:24:12, endln:24:16
        |vpiParent:
        \_function: (work@top.inst.fshl_u_1), line:21:3, endln:36:14
        |vpiDirection:1
        |vpiName:sbit
      |vpiStmt:
      \_begin: (work@top.inst.fshl_u_1), line:30:6, endln:35:9
        |vpiParent:
        \_function: (work@top.inst.fshl_u_1), line:21:3, endln:36:14
        |vpiFullName:work@top.inst.fshl_u_1
        |vpiStmt:
        \_assignment: , line:31:8, endln:31:32
          |vpiParent:
          \_begin: (work@top.inst.fshl_u_1), line:30:6, endln:35:9
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:31:19, endln:31:32
            |vpiParent:
            \_assignment: , line:31:8, endln:31:32
            |vpiOpType:34
            |vpiOperand:
            \_ref_obj: (work@top.inst.fshl_u_1.len), line:31:21, endln:31:24
              |vpiParent:
              \_operation: , line:31:19, endln:31:32
              |vpiName:len
              |vpiFullName:work@top.inst.fshl_u_1.len
              |vpiActual:
              \_parameter: (work@shift.fshl_u_1.len), line:27:16, endln:27:19
            |vpiOperand:
            \_operation: , line:31:25, endln:31:31
              |vpiParent:
              \_operation: , line:31:19, endln:31:32
              |vpiOpType:33
              |vpiOperand:
              \_ref_obj: (work@top.inst.fshl_u_1.sbit), line:31:26, endln:31:30
                |vpiParent:
                \_operation: , line:31:25, endln:31:31
                |vpiName:sbit
                |vpiFullName:work@top.inst.fshl_u_1.sbit
                |vpiActual:
                \_io_decl: (sbit), line:24:12, endln:24:16
          |vpiLhs:
          \_ref_obj: (work@top.inst.fshl_u_1.result_t), line:31:8, endln:31:16
            |vpiParent:
            \_assignment: , line:31:8, endln:31:32
            |vpiName:result_t
            |vpiFullName:work@top.inst.fshl_u_1.result_t
            |vpiActual:
            \_logic_var: (work@top.inst.fshl_u_1.result_t), line:29:6, endln:29:19
        |vpiStmt:
        \_assignment: , line:32:8, endln:32:33
          |vpiParent:
          \_begin: (work@top.inst.fshl_u_1), line:30:6, endln:35:9
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_ref_obj: (work@top.inst.fshl_u_1.arg1), line:32:29, endln:32:33
            |vpiParent:
            \_assignment: , line:32:8, endln:32:33
            |vpiName:arg1
            |vpiFullName:work@top.inst.fshl_u_1.arg1
            |vpiActual:
            \_io_decl: (arg1), line:22:26, endln:22:30
          |vpiLhs:
          \_part_select: result_t (work@top.inst.fshl_u_1.result_t), line:32:8, endln:32:26
            |vpiParent:
            \_assignment: , line:32:8, endln:32:33
            |vpiName:result_t
            |vpiFullName:work@top.inst.fshl_u_1.result_t
            |vpiDefName:result_t
            |vpiActual:
            \_logic_var: (work@top.inst.fshl_u_1.result_t), line:29:6, endln:29:19
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_operation: , line:32:17, endln:32:23
              |vpiParent:
              \_part_select: result_t (work@top.inst.fshl_u_1.result_t), line:32:8, endln:32:26
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@top.inst.fshl_u_1.result_t.ilen), line:32:17, endln:32:21
                |vpiParent:
                \_operation: , line:32:17, endln:32:23
                |vpiName:ilen
                |vpiFullName:work@top.inst.fshl_u_1.result_t.ilen
                |vpiActual:
                \_parameter: (work@shift.fshl_u_1.ilen), line:26:16, endln:26:20
              |vpiOperand:
              \_constant: , line:32:22, endln:32:23
            |vpiRightRange:
            \_constant: , line:32:24, endln:32:25
        |vpiStmt:
        \_assignment: , line:33:8, endln:33:34
          |vpiParent:
          \_begin: (work@top.inst.fshl_u_1), line:30:6, endln:35:9
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:33:17, endln:33:34
            |vpiParent:
            \_assignment: , line:33:8, endln:33:34
            |vpiOpType:41
            |vpiOperand:
            \_ref_obj: (work@top.inst.fshl_u_1.result_t), line:33:17, endln:33:25
              |vpiParent:
              \_operation: , line:33:17, endln:33:34
              |vpiName:result_t
              |vpiFullName:work@top.inst.fshl_u_1.result_t
              |vpiActual:
              \_logic_var: (work@top.inst.fshl_u_1.result_t), line:29:6, endln:29:19
            |vpiOperand:
            \_ref_obj: (work@top.inst.fshl_u_1.arg2), line:33:30, endln:33:34
              |vpiParent:
              \_operation: , line:33:17, endln:33:34
              |vpiName:arg2
              |vpiFullName:work@top.inst.fshl_u_1.arg2
              |vpiActual:
              \_io_decl: (arg2), line:23:26, endln:23:30
          |vpiLhs:
          \_ref_obj: (work@top.inst.fshl_u_1.result), line:33:8, endln:33:14
            |vpiParent:
            \_assignment: , line:33:8, endln:33:34
            |vpiName:result
            |vpiFullName:work@top.inst.fshl_u_1.result
            |vpiActual:
            \_logic_var: (work@top.inst.fshl_u_1.result), line:28:6, endln:28:19
        |vpiStmt:
        \_assignment: , line:34:8, endln:34:36
          |vpiParent:
          \_begin: (work@top.inst.fshl_u_1), line:30:6, endln:35:9
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_part_select: result (work@top.inst.fshl_u_1.result), line:34:20, endln:34:36
            |vpiParent:
            \_assignment: , line:34:8, endln:34:36
            |vpiName:result
            |vpiFullName:work@top.inst.fshl_u_1.result
            |vpiDefName:result
            |vpiActual:
            \_logic_var: (work@top.inst.fshl_u_1.result), line:28:6, endln:28:19
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_operation: , line:34:27, endln:34:33
              |vpiParent:
              \_part_select: result (work@top.inst.fshl_u_1.result), line:34:20, endln:34:36
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@top.inst.fshl_u_1.result.olen), line:34:27, endln:34:31
                |vpiParent:
                \_operation: , line:34:27, endln:34:33
                |vpiName:olen
                |vpiFullName:work@top.inst.fshl_u_1.result.olen
                |vpiActual:
                \_parameter: (work@shift.fshl_u_1.olen), line:25:16, endln:25:20
              |vpiOperand:
              \_constant: , line:34:32, endln:34:33
            |vpiRightRange:
            \_constant: , line:34:34, endln:34:35
          |vpiLhs:
          \_ref_obj: (work@top.inst.fshl_u_1.fshl_u_1), line:34:8, endln:34:16
            |vpiParent:
            \_assignment: , line:34:8, endln:34:36
            |vpiName:fshl_u_1
            |vpiFullName:work@top.inst.fshl_u_1.fshl_u_1
            |vpiActual:
            \_logic_var: (work@shift.fshl_u_1), line:21:12, endln:21:25
      |vpiInstance:
      \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
    |vpiTaskFunc:
    \_function: (work@top.inst.fshl_u), line:38:3, endln:43:14
      |vpiParent:
      \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
      |vpiName:fshl_u
      |vpiFullName:work@top.inst.fshl_u
      |vpiVisibility:1
      |vpiReturn:
      \_logic_var: (work@shift.fshl_u), line:38:12, endln:38:25
      |vpiIODecl:
      \_io_decl: (arg1), line:39:26, endln:39:30
        |vpiParent:
        \_function: (work@top.inst.fshl_u), line:38:3, endln:43:14
        |vpiDirection:1
        |vpiName:arg1
        |vpiTypedef:
        \_ref_typespec: (work@top.inst.fshl_u.arg1)
          |vpiParent:
          \_io_decl: (arg1), line:39:26, endln:39:30
          |vpiFullName:work@top.inst.fshl_u.arg1
          |vpiActual:
          \_logic_typespec: , line:39:12, endln:39:25
      |vpiIODecl:
      \_io_decl: (arg2), line:40:26, endln:40:30
        |vpiParent:
        \_function: (work@top.inst.fshl_u), line:38:3, endln:43:14
        |vpiDirection:1
        |vpiName:arg2
        |vpiTypedef:
        \_ref_typespec: (work@top.inst.fshl_u.arg2)
          |vpiParent:
          \_io_decl: (arg2), line:40:26, endln:40:30
          |vpiFullName:work@top.inst.fshl_u.arg2
          |vpiActual:
          \_logic_typespec: , line:40:12, endln:40:25
      |vpiIODecl:
      \_io_decl: (sbit), line:41:12, endln:41:16
        |vpiParent:
        \_function: (work@top.inst.fshl_u), line:38:3, endln:43:14
        |vpiDirection:1
        |vpiName:sbit
      |vpiStmt:
      \_assignment: , line:42:6, endln:42:48
        |vpiParent:
        \_function: (work@top.inst.fshl_u), line:38:3, endln:43:14
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_func_call: (fshl_u_1), line:42:15, endln:42:48
          |vpiParent:
          \_assignment: , line:42:6, endln:42:48
          |vpiArgument:
          \_operation: , line:42:24, endln:42:35
            |vpiParent:
            \_func_call: (fshl_u_1), line:42:15, endln:42:48
            |vpiOpType:33
            |vpiOperand:
            \_ref_obj: (work@top.inst.fshl_u.sbit), line:42:25, endln:42:29
              |vpiParent:
              \_operation: , line:42:24, endln:42:35
              |vpiName:sbit
              |vpiFullName:work@top.inst.fshl_u.sbit
              |vpiActual:
              \_io_decl: (sbit), line:41:12, endln:41:16
            |vpiOperand:
            \_ref_obj: (work@top.inst.fshl_u.arg1), line:42:30, endln:42:34
              |vpiParent:
              \_operation: , line:42:24, endln:42:35
              |vpiName:arg1
              |vpiFullName:work@top.inst.fshl_u.arg1
              |vpiActual:
              \_io_decl: (arg1), line:39:26, endln:39:30
          |vpiArgument:
          \_ref_obj: (work@top.inst.fshl_u.arg2), line:42:37, endln:42:41
            |vpiParent:
            \_func_call: (fshl_u_1), line:42:15, endln:42:48
            |vpiName:arg2
            |vpiFullName:work@top.inst.fshl_u.arg2
            |vpiActual:
            \_io_decl: (arg2), line:40:26, endln:40:30
          |vpiArgument:
          \_ref_obj: (work@top.inst.fshl_u.sbit), line:42:43, endln:42:47
            |vpiParent:
            \_func_call: (fshl_u_1), line:42:15, endln:42:48
            |vpiName:sbit
            |vpiFullName:work@top.inst.fshl_u.sbit
            |vpiActual:
            \_io_decl: (sbit), line:41:12, endln:41:16
          |vpiName:fshl_u_1
          |vpiFunction:
          \_function: (work@top.inst.fshl_u_1), line:21:3, endln:36:14
        |vpiLhs:
        \_ref_obj: (work@top.inst.fshl_u.fshl_u), line:42:6, endln:42:12
          |vpiParent:
          \_assignment: , line:42:6, endln:42:48
          |vpiName:fshl_u
          |vpiFullName:work@top.inst.fshl_u.fshl_u
          |vpiActual:
          \_logic_var: (work@shift.fshl_u), line:38:12, endln:38:25
      |vpiInstance:
      \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
    |vpiTaskFunc:
    \_function: (work@top.inst.fshr_u), line:45:3, endln:60:14
      |vpiParent:
      \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
      |vpiName:fshr_u
      |vpiFullName:work@top.inst.fshr_u
      |vpiVariables:
      \_logic_var: (work@top.inst.fshr_u.result), line:52:6, endln:52:26
        |vpiParent:
        \_function: (work@top.inst.fshr_u), line:45:3, endln:60:14
        |vpiTypespec:
        \_ref_typespec: (work@top.inst.fshr_u.result)
          |vpiParent:
          \_logic_var: (work@top.inst.fshr_u.result), line:52:6, endln:52:26
          |vpiFullName:work@top.inst.fshr_u.result
          |vpiActual:
          \_logic_typespec: , line:52:6, endln:52:26
        |vpiName:result
        |vpiFullName:work@top.inst.fshr_u.result
        |vpiAutomatic:1
      |vpiVariables:
      \_logic_var: (work@top.inst.fshr_u.result_t), line:53:6, endln:53:26
        |vpiParent:
        \_function: (work@top.inst.fshr_u), line:45:3, endln:60:14
        |vpiTypespec:
        \_ref_typespec: (work@top.inst.fshr_u.result_t)
          |vpiParent:
          \_logic_var: (work@top.inst.fshr_u.result_t), line:53:6, endln:53:26
          |vpiFullName:work@top.inst.fshr_u.result_t
          |vpiActual:
          \_logic_typespec: , line:53:6, endln:53:26
        |vpiName:result_t
        |vpiFullName:work@top.inst.fshr_u.result_t
        |vpiAutomatic:1
      |vpiParameter:
      \_parameter: (work@top.inst.fshr_u.olen), line:49:16, endln:49:20
        |vpiParent:
        \_function: (work@top.inst.fshr_u), line:45:3, endln:60:14
        |vpiName:olen
        |vpiFullName:work@top.inst.fshr_u.olen
      |vpiParameter:
      \_parameter: (work@top.inst.fshr_u.ilen), line:50:16, endln:50:20
        |vpiParent:
        \_function: (work@top.inst.fshr_u), line:45:3, endln:60:14
        |vpiName:ilen
        |vpiFullName:work@top.inst.fshr_u.ilen
      |vpiParameter:
      \_parameter: (work@top.inst.fshr_u.len), line:51:16, endln:51:19
        |vpiParent:
        \_function: (work@top.inst.fshr_u), line:45:3, endln:60:14
        |vpiName:len
        |vpiFullName:work@top.inst.fshr_u.len
      |vpiParamAssign:
      \_param_assign: , line:49:16, endln:49:30
        |vpiParent:
        \_function: (work@top.inst.fshr_u), line:45:3, endln:60:14
        |vpiRhs:
        \_ref_obj: (work@top.inst.fshr_u.width_z), line:49:23, endln:49:30
          |vpiParent:
          \_param_assign: , line:49:16, endln:49:30
          |vpiName:width_z
          |vpiFullName:work@top.inst.fshr_u.width_z
          |vpiActual:
          \_parameter: (work@top.inst.width_z), line:5:16, endln:5:23
        |vpiLhs:
        \_parameter: (work@top.inst.fshr_u.olen), line:49:16, endln:49:20
          |vpiParent:
          \_param_assign: , line:49:16, endln:49:30
          |vpiName:olen
          |vpiFullName:work@top.inst.fshr_u.olen
      |vpiParamAssign:
      \_param_assign: , line:50:16, endln:50:52
        |vpiParent:
        \_function: (work@top.inst.fshr_u), line:45:3, endln:60:14
        |vpiRhs:
        \_operation: , line:50:23, endln:50:52
          |vpiParent:
          \_param_assign: , line:50:16, endln:50:52
          |vpiOpType:32
          |vpiOperand:
          \_ref_obj: (work@top.inst.fshr_u.signd_a), line:50:23, endln:50:30
            |vpiParent:
            \_operation: , line:50:23, endln:50:52
            |vpiName:signd_a
            |vpiFullName:work@top.inst.fshr_u.signd_a
            |vpiActual:
            \_parameter: (work@top.inst.signd_a), line:3:16, endln:3:23
          |vpiOperand:
          \_ref_obj: (work@top.inst.fshr_u.width_a), line:50:33, endln:50:40
            |vpiParent:
            \_operation: , line:50:23, endln:50:52
            |vpiName:width_a
            |vpiFullName:work@top.inst.fshr_u.width_a
            |vpiActual:
            \_parameter: (work@top.inst.width_a), line:2:16, endln:2:23
          |vpiOperand:
          \_operation: , line:50:43, endln:50:52
            |vpiParent:
            \_operation: , line:50:23, endln:50:52
            |vpiOpType:24
            |vpiOperand:
            \_ref_obj: (work@top.inst.fshr_u.width_a), line:50:43, endln:50:50
              |vpiParent:
              \_operation: , line:50:43, endln:50:52
              |vpiName:width_a
              |vpiFullName:work@top.inst.fshr_u.width_a
              |vpiActual:
              \_parameter: (work@top.inst.width_a), line:2:16, endln:2:23
            |vpiOperand:
            \_constant: , line:50:51, endln:50:52
        |vpiLhs:
        \_parameter: (work@top.inst.fshr_u.ilen), line:50:16, endln:50:20
          |vpiParent:
          \_param_assign: , line:50:16, endln:50:52
          |vpiName:ilen
          |vpiFullName:work@top.inst.fshr_u.ilen
      |vpiParamAssign:
      \_param_assign: , line:51:16, endln:51:50
        |vpiParent:
        \_function: (work@top.inst.fshr_u), line:45:3, endln:60:14
        |vpiRhs:
        \_operation: , line:51:22, endln:51:50
          |vpiParent:
          \_param_assign: , line:51:16, endln:51:50
          |vpiOpType:32
          |vpiOperand:
          \_operation: , line:51:23, endln:51:35
            |vpiParent:
            \_operation: , line:51:22, endln:51:50
            |vpiOpType:19
            |vpiOperand:
            \_ref_obj: (work@top.inst.fshr_u.ilen), line:51:23, endln:51:27
              |vpiParent:
              \_operation: , line:51:23, endln:51:35
              |vpiName:ilen
              |vpiFullName:work@top.inst.fshr_u.ilen
            |vpiOperand:
            \_ref_obj: (work@top.inst.fshr_u.olen), line:51:31, endln:51:35
              |vpiParent:
              \_operation: , line:51:23, endln:51:35
              |vpiName:olen
              |vpiFullName:work@top.inst.fshr_u.olen
          |vpiOperand:
          \_ref_obj: (work@top.inst.fshr_u.ilen), line:51:39, endln:51:43
            |vpiParent:
            \_operation: , line:51:22, endln:51:50
            |vpiName:ilen
            |vpiFullName:work@top.inst.fshr_u.ilen
          |vpiOperand:
          \_ref_obj: (work@top.inst.fshr_u.olen), line:51:46, endln:51:50
            |vpiParent:
            \_operation: , line:51:22, endln:51:50
            |vpiName:olen
            |vpiFullName:work@top.inst.fshr_u.olen
        |vpiLhs:
        \_parameter: (work@top.inst.fshr_u.len), line:51:16, endln:51:19
          |vpiParent:
          \_param_assign: , line:51:16, endln:51:50
          |vpiName:len
          |vpiFullName:work@top.inst.fshr_u.len
      |vpiVisibility:1
      |vpiReturn:
      \_logic_var: (work@shift.fshr_u), line:45:12, endln:45:25
      |vpiIODecl:
      \_io_decl: (arg1), line:46:26, endln:46:30
        |vpiParent:
        \_function: (work@top.inst.fshr_u), line:45:3, endln:60:14
        |vpiDirection:1
        |vpiName:arg1
        |vpiTypedef:
        \_ref_typespec: (work@top.inst.fshr_u.arg1)
          |vpiParent:
          \_io_decl: (arg1), line:46:26, endln:46:30
          |vpiFullName:work@top.inst.fshr_u.arg1
          |vpiActual:
          \_logic_typespec: , line:46:12, endln:46:25
      |vpiIODecl:
      \_io_decl: (arg2), line:47:26, endln:47:30
        |vpiParent:
        \_function: (work@top.inst.fshr_u), line:45:3, endln:60:14
        |vpiDirection:1
        |vpiName:arg2
        |vpiTypedef:
        \_ref_typespec: (work@top.inst.fshr_u.arg2)
          |vpiParent:
          \_io_decl: (arg2), line:47:26, endln:47:30
          |vpiFullName:work@top.inst.fshr_u.arg2
          |vpiActual:
          \_logic_typespec: , line:47:12, endln:47:25
      |vpiIODecl:
      \_io_decl: (sbit), line:48:12, endln:48:16
        |vpiParent:
        \_function: (work@top.inst.fshr_u), line:45:3, endln:60:14
        |vpiDirection:1
        |vpiName:sbit
      |vpiStmt:
      \_begin: (work@top.inst.fshr_u), line:54:6, endln:59:9
        |vpiParent:
        \_function: (work@top.inst.fshr_u), line:45:3, endln:60:14
        |vpiFullName:work@top.inst.fshr_u
        |vpiStmt:
        \_assignment: , line:55:8, endln:55:43
          |vpiParent:
          \_begin: (work@top.inst.fshr_u), line:54:6, endln:59:9
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_sys_func_call: ($signed), line:55:19, endln:55:26
            |vpiParent:
            \_assignment: , line:55:8, endln:55:43
            |vpiArgument:
            \_operation: , line:55:28, endln:55:41
              |vpiParent:
              \_sys_func_call: ($signed), line:55:19, endln:55:26
              |vpiOpType:34
              |vpiOperand:
              \_ref_obj: (work@top.inst.fshr_u.len), line:55:30, endln:55:33
                |vpiParent:
                \_operation: , line:55:28, endln:55:41
                |vpiName:len
                |vpiFullName:work@top.inst.fshr_u.len
                |vpiActual:
                \_parameter: (work@shift.fshr_u.len), line:51:16, endln:51:19
              |vpiOperand:
              \_operation: , line:55:34, endln:55:40
                |vpiParent:
                \_operation: , line:55:28, endln:55:41
                |vpiOpType:33
                |vpiOperand:
                \_ref_obj: (work@top.inst.fshr_u.sbit), line:55:35, endln:55:39
                  |vpiParent:
                  \_operation: , line:55:34, endln:55:40
                  |vpiName:sbit
                  |vpiFullName:work@top.inst.fshr_u.sbit
                  |vpiActual:
                  \_io_decl: (sbit), line:48:12, endln:48:16
            |vpiName:$signed
          |vpiLhs:
          \_ref_obj: (work@top.inst.fshr_u.result_t), line:55:8, endln:55:16
            |vpiParent:
            \_assignment: , line:55:8, endln:55:43
            |vpiName:result_t
            |vpiFullName:work@top.inst.fshr_u.result_t
            |vpiActual:
            \_logic_var: (work@top.inst.fshr_u.result_t), line:53:6, endln:53:26
        |vpiStmt:
        \_assignment: , line:56:8, endln:56:36
          |vpiParent:
          \_begin: (work@top.inst.fshr_u), line:54:6, endln:59:9
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_ref_obj: (work@top.inst.fshr_u.arg1), line:56:32, endln:56:36
            |vpiParent:
            \_assignment: , line:56:8, endln:56:36
            |vpiName:arg1
            |vpiFullName:work@top.inst.fshr_u.arg1
            |vpiActual:
            \_io_decl: (arg1), line:46:26, endln:46:30
          |vpiLhs:
          \_part_select: result_t (work@top.inst.fshr_u.result_t), line:56:8, endln:56:29
            |vpiParent:
            \_assignment: , line:56:8, endln:56:36
            |vpiName:result_t
            |vpiFullName:work@top.inst.fshr_u.result_t
            |vpiDefName:result_t
            |vpiActual:
            \_logic_var: (work@top.inst.fshr_u.result_t), line:53:6, endln:53:26
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_operation: , line:56:17, endln:56:26
              |vpiParent:
              \_part_select: result_t (work@top.inst.fshr_u.result_t), line:56:8, endln:56:29
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@top.inst.fshr_u.result_t.width_a), line:56:17, endln:56:24
                |vpiParent:
                \_operation: , line:56:17, endln:56:26
                |vpiName:width_a
                |vpiFullName:work@top.inst.fshr_u.result_t.width_a
                |vpiActual:
                \_parameter: (work@top.inst.width_a), line:2:16, endln:2:23
              |vpiOperand:
              \_constant: , line:56:25, endln:56:26
            |vpiRightRange:
            \_constant: , line:56:27, endln:56:28
        |vpiStmt:
        \_assignment: , line:57:8, endln:57:34
          |vpiParent:
          \_begin: (work@top.inst.fshr_u), line:54:6, endln:59:9
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:57:17, endln:57:34
            |vpiParent:
            \_assignment: , line:57:8, endln:57:34
            |vpiOpType:42
            |vpiOperand:
            \_ref_obj: (work@top.inst.fshr_u.result_t), line:57:17, endln:57:25
              |vpiParent:
              \_operation: , line:57:17, endln:57:34
              |vpiName:result_t
              |vpiFullName:work@top.inst.fshr_u.result_t
              |vpiActual:
              \_logic_var: (work@top.inst.fshr_u.result_t), line:53:6, endln:53:26
            |vpiOperand:
            \_ref_obj: (work@top.inst.fshr_u.arg2), line:57:30, endln:57:34
              |vpiParent:
              \_operation: , line:57:17, endln:57:34
              |vpiName:arg2
              |vpiFullName:work@top.inst.fshr_u.arg2
              |vpiActual:
              \_io_decl: (arg2), line:47:26, endln:47:30
          |vpiLhs:
          \_ref_obj: (work@top.inst.fshr_u.result), line:57:8, endln:57:14
            |vpiParent:
            \_assignment: , line:57:8, endln:57:34
            |vpiName:result
            |vpiFullName:work@top.inst.fshr_u.result
            |vpiActual:
            \_logic_var: (work@top.inst.fshr_u.result), line:52:6, endln:52:26
        |vpiStmt:
        \_assignment: , line:58:8, endln:58:34
          |vpiParent:
          \_begin: (work@top.inst.fshr_u), line:54:6, endln:59:9
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_part_select: result (work@top.inst.fshr_u.result), line:58:18, endln:58:34
            |vpiParent:
            \_assignment: , line:58:8, endln:58:34
            |vpiName:result
            |vpiFullName:work@top.inst.fshr_u.result
            |vpiDefName:result
            |vpiActual:
            \_logic_var: (work@top.inst.fshr_u.result), line:52:6, endln:52:26
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_operation: , line:58:25, endln:58:31
              |vpiParent:
              \_part_select: result (work@top.inst.fshr_u.result), line:58:18, endln:58:34
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@top.inst.fshr_u.result.olen), line:58:25, endln:58:29
                |vpiParent:
                \_operation: , line:58:25, endln:58:31
                |vpiName:olen
                |vpiFullName:work@top.inst.fshr_u.result.olen
                |vpiActual:
                \_parameter: (work@shift.fshr_u.olen), line:49:16, endln:49:20
              |vpiOperand:
              \_constant: , line:58:30, endln:58:31
            |vpiRightRange:
            \_constant: , line:58:32, endln:58:33
          |vpiLhs:
          \_ref_obj: (work@top.inst.fshr_u.fshr_u), line:58:8, endln:58:14
            |vpiParent:
            \_assignment: , line:58:8, endln:58:34
            |vpiName:fshr_u
            |vpiFullName:work@top.inst.fshr_u.fshr_u
            |vpiActual:
            \_logic_var: (work@shift.fshr_u), line:45:12, endln:45:25
      |vpiInstance:
      \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
    |vpiTaskFunc:
    \_function: (work@top.inst.fshl_s), line:62:3, endln:80:14
      |vpiParent:
      \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
      |vpiName:fshl_s
      |vpiFullName:work@top.inst.fshl_s
      |vpiVariables:
      \_logic_var: (work@top.inst.fshl_s.sbit_arg1), line:66:6, endln:66:21
        |vpiParent:
        \_function: (work@top.inst.fshl_s), line:62:3, endln:80:14
        |vpiTypespec:
        \_ref_typespec: (work@top.inst.fshl_s.sbit_arg1)
          |vpiParent:
          \_logic_var: (work@top.inst.fshl_s.sbit_arg1), line:66:6, endln:66:21
          |vpiFullName:work@top.inst.fshl_s.sbit_arg1
          |vpiActual:
          \_logic_typespec: , line:66:6, endln:66:21
        |vpiName:sbit_arg1
        |vpiFullName:work@top.inst.fshl_s.sbit_arg1
        |vpiAutomatic:1
      |vpiVisibility:1
      |vpiReturn:
      \_logic_var: (work@shift.fshl_s), line:62:12, endln:62:25
      |vpiIODecl:
      \_io_decl: (arg1), line:63:26, endln:63:30
        |vpiParent:
        \_function: (work@top.inst.fshl_s), line:62:3, endln:80:14
        |vpiDirection:1
        |vpiName:arg1
        |vpiTypedef:
        \_ref_typespec: (work@top.inst.fshl_s.arg1)
          |vpiParent:
          \_io_decl: (arg1), line:63:26, endln:63:30
          |vpiFullName:work@top.inst.fshl_s.arg1
          |vpiActual:
          \_logic_typespec: , line:63:12, endln:63:25
      |vpiIODecl:
      \_io_decl: (arg2), line:64:26, endln:64:30
        |vpiParent:
        \_function: (work@top.inst.fshl_s), line:62:3, endln:80:14
        |vpiDirection:1
        |vpiName:arg2
        |vpiTypedef:
        \_ref_typespec: (work@top.inst.fshl_s.arg2)
          |vpiParent:
          \_io_decl: (arg2), line:64:26, endln:64:30
          |vpiFullName:work@top.inst.fshl_s.arg2
          |vpiActual:
          \_logic_typespec: , line:64:12, endln:64:25
      |vpiIODecl:
      \_io_decl: (sbit), line:65:12, endln:65:16
        |vpiParent:
        \_function: (work@top.inst.fshl_s), line:62:3, endln:80:14
        |vpiDirection:1
        |vpiName:sbit
      |vpiStmt:
      \_begin: (work@top.inst.fshl_s), line:67:6, endln:79:9
        |vpiParent:
        \_function: (work@top.inst.fshl_s), line:62:3, endln:80:14
        |vpiFullName:work@top.inst.fshl_s
        |vpiStmt:
        \_if_else: , line:68:8, endln:78:11
          |vpiParent:
          \_begin: (work@top.inst.fshl_s), line:67:6, endln:79:9
          |vpiCondition:
          \_operation: , line:68:13, endln:68:36
            |vpiParent:
            \_if_else: , line:68:8, endln:78:11
            |vpiOpType:14
            |vpiOperand:
            \_bit_select: (work@top.inst.fshl_s.arg2), line:68:18, endln:68:27
              |vpiParent:
              \_operation: , line:68:13, endln:68:36
              |vpiName:arg2
              |vpiFullName:work@top.inst.fshl_s.arg2
              |vpiActual:
              \_io_decl: (arg2), line:64:26, endln:64:30
              |vpiIndex:
              \_operation: , line:68:18, endln:68:27
                |vpiParent:
                \_bit_select: (work@top.inst.fshl_s.arg2), line:68:18, endln:68:27
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@top.inst.fshl_s.arg2.width_s), line:68:18, endln:68:25
                  |vpiParent:
                  \_operation: , line:68:18, endln:68:27
                  |vpiName:width_s
                  |vpiFullName:work@top.inst.fshl_s.arg2.width_s
                  |vpiActual:
                  \_parameter: (work@top.inst.width_s), line:4:16, endln:4:23
                |vpiOperand:
                \_constant: , line:68:26, endln:68:27
            |vpiOperand:
            \_constant: , line:68:32, endln:68:36
          |vpiStmt:
          \_begin: (work@top.inst.fshl_s), line:69:8, endln:72:11
            |vpiParent:
            \_if_else: , line:68:8, endln:78:11
            |vpiFullName:work@top.inst.fshl_s
            |vpiStmt:
            \_assignment: , line:70:10, endln:70:52
              |vpiParent:
              \_begin: (work@top.inst.fshl_s), line:69:8, endln:72:11
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:70:33, endln:70:52
                |vpiParent:
                \_assignment: , line:70:10, endln:70:52
                |vpiOpType:34
                |vpiOperand:
                \_operation: , line:70:35, endln:70:44
                  |vpiParent:
                  \_operation: , line:70:33, endln:70:52
                  |vpiOpType:24
                  |vpiOperand:
                  \_ref_obj: (work@top.inst.fshl_s.width_a), line:70:35, endln:70:42
                    |vpiParent:
                    \_operation: , line:70:35, endln:70:44
                    |vpiName:width_a
                    |vpiFullName:work@top.inst.fshl_s.width_a
                    |vpiActual:
                    \_parameter: (work@top.inst.width_a), line:2:16, endln:2:23
                  |vpiOperand:
                  \_constant: , line:70:43, endln:70:44
                |vpiOperand:
                \_operation: , line:70:45, endln:70:51
                  |vpiParent:
                  \_operation: , line:70:33, endln:70:52
                  |vpiOpType:33
                  |vpiOperand:
                  \_constant: , line:70:46, endln:70:50
              |vpiLhs:
              \_part_select: sbit_arg1 (work@top.inst.fshl_s.sbit_arg1), line:70:10, endln:70:30
                |vpiParent:
                \_assignment: , line:70:10, endln:70:52
                |vpiName:sbit_arg1
                |vpiFullName:work@top.inst.fshl_s.sbit_arg1
                |vpiDefName:sbit_arg1
                |vpiActual:
                \_logic_var: (work@top.inst.fshl_s.sbit_arg1), line:66:6, endln:66:21
                |vpiConstantSelect:1
                |vpiLeftRange:
                \_ref_obj: (work@top.inst.fshl_s.sbit_arg1.width_a), line:70:20, endln:70:27
                  |vpiParent:
                  \_part_select: sbit_arg1 (work@top.inst.fshl_s.sbit_arg1), line:70:10, endln:70:30
                  |vpiName:width_a
                  |vpiFullName:work@top.inst.fshl_s.sbit_arg1.width_a
                  |vpiActual:
                  \_parameter: (work@top.inst.width_a), line:2:16, endln:2:23
                |vpiRightRange:
                \_constant: , line:70:28, endln:70:29
            |vpiStmt:
            \_assignment: , line:71:10, endln:71:43
              |vpiParent:
              \_begin: (work@top.inst.fshl_s), line:69:8, endln:72:11
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_func_call: (fshl_u), line:71:19, endln:71:43
                |vpiParent:
                \_assignment: , line:71:10, endln:71:43
                |vpiArgument:
                \_ref_obj: (work@top.inst.fshl_s.arg1), line:71:26, endln:71:30
                  |vpiParent:
                  \_func_call: (fshl_u), line:71:19, endln:71:43
                  |vpiName:arg1
                  |vpiFullName:work@top.inst.fshl_s.arg1
                  |vpiActual:
                  \_io_decl: (arg1), line:63:26, endln:63:30
                |vpiArgument:
                \_ref_obj: (work@top.inst.fshl_s.arg2), line:71:32, endln:71:36
                  |vpiParent:
                  \_func_call: (fshl_u), line:71:19, endln:71:43
                  |vpiName:arg2
                  |vpiFullName:work@top.inst.fshl_s.arg2
                  |vpiActual:
                  \_io_decl: (arg2), line:64:26, endln:64:30
                |vpiArgument:
                \_ref_obj: (work@top.inst.fshl_s.sbit), line:71:38, endln:71:42
                  |vpiParent:
                  \_func_call: (fshl_u), line:71:19, endln:71:43
                  |vpiName:sbit
                  |vpiFullName:work@top.inst.fshl_s.sbit
                  |vpiActual:
                  \_io_decl: (sbit), line:65:12, endln:65:16
                |vpiName:fshl_u
                |vpiFunction:
                \_function: (work@top.inst.fshl_u), line:38:3, endln:43:14
              |vpiLhs:
              \_ref_obj: (work@top.inst.fshl_s.fshl_s), line:71:10, endln:71:16
                |vpiParent:
                \_assignment: , line:71:10, endln:71:43
                |vpiName:fshl_s
                |vpiFullName:work@top.inst.fshl_s.fshl_s
                |vpiActual:
                \_logic_var: (work@shift.fshl_s), line:62:12, endln:62:25
          |vpiElseStmt:
          \_begin: (work@top.inst.fshl_s), line:74:8, endln:78:11
            |vpiParent:
            \_if_else: , line:68:8, endln:78:11
            |vpiFullName:work@top.inst.fshl_s
            |vpiStmt:
            \_assignment: , line:75:10, endln:75:35
              |vpiParent:
              \_begin: (work@top.inst.fshl_s), line:74:8, endln:78:11
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@top.inst.fshl_s.sbit), line:75:31, endln:75:35
                |vpiParent:
                \_assignment: , line:75:10, endln:75:35
                |vpiName:sbit
                |vpiFullName:work@top.inst.fshl_s.sbit
                |vpiActual:
                \_io_decl: (sbit), line:65:12, endln:65:16
              |vpiLhs:
              \_bit_select: (work@top.inst.fshl_s.sbit_arg1), line:75:10, endln:75:28
                |vpiParent:
                \_assignment: , line:75:10, endln:75:35
                |vpiName:sbit_arg1
                |vpiFullName:work@top.inst.fshl_s.sbit_arg1
                |vpiActual:
                \_logic_var: (work@top.inst.fshl_s.sbit_arg1), line:66:6, endln:66:21
                |vpiIndex:
                \_ref_obj: (work@top.inst.fshl_s.width_a), line:75:20, endln:75:27
                  |vpiParent:
                  \_bit_select: (work@top.inst.fshl_s.sbit_arg1), line:75:10, endln:75:28
                  |vpiName:width_a
                  |vpiFullName:work@top.inst.fshl_s.width_a
                  |vpiActual:
                  \_parameter: (work@top.inst.width_a), line:2:16, endln:2:23
            |vpiStmt:
            \_assignment: , line:76:10, endln:76:39
              |vpiParent:
              \_begin: (work@top.inst.fshl_s), line:74:8, endln:78:11
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@top.inst.fshl_s.arg1), line:76:35, endln:76:39
                |vpiParent:
                \_assignment: , line:76:10, endln:76:39
                |vpiName:arg1
                |vpiFullName:work@top.inst.fshl_s.arg1
                |vpiActual:
                \_io_decl: (arg1), line:63:26, endln:63:30
              |vpiLhs:
              \_part_select: sbit_arg1 (work@top.inst.fshl_s.sbit_arg1), line:76:10, endln:76:32
                |vpiParent:
                \_assignment: , line:76:10, endln:76:39
                |vpiName:sbit_arg1
                |vpiFullName:work@top.inst.fshl_s.sbit_arg1
                |vpiDefName:sbit_arg1
                |vpiActual:
                \_logic_var: (work@top.inst.fshl_s.sbit_arg1), line:66:6, endln:66:21
                |vpiConstantSelect:1
                |vpiLeftRange:
                \_operation: , line:76:20, endln:76:29
                  |vpiParent:
                  \_part_select: sbit_arg1 (work@top.inst.fshl_s.sbit_arg1), line:76:10, endln:76:32
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@top.inst.fshl_s.sbit_arg1.width_a), line:76:20, endln:76:27
                    |vpiParent:
                    \_operation: , line:76:20, endln:76:29
                    |vpiName:width_a
                    |vpiFullName:work@top.inst.fshl_s.sbit_arg1.width_a
                    |vpiActual:
                    \_parameter: (work@top.inst.width_a), line:2:16, endln:2:23
                  |vpiOperand:
                  \_constant: , line:76:28, endln:76:29
                |vpiRightRange:
                \_constant: , line:76:30, endln:76:31
            |vpiStmt:
            \_assignment: , line:77:10, endln:77:60
              |vpiParent:
              \_begin: (work@top.inst.fshl_s), line:74:8, endln:78:11
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_func_call: (fshr_u), line:77:19, endln:77:60
                |vpiParent:
                \_assignment: , line:77:10, endln:77:60
                |vpiArgument:
                \_part_select: sbit_arg1 (work@top.inst.fshl_s.sbit_arg1), line:77:26, endln:77:46
                  |vpiParent:
                  \_func_call: (fshr_u), line:77:19, endln:77:60
                  |vpiName:sbit_arg1
                  |vpiFullName:work@top.inst.fshl_s.sbit_arg1
                  |vpiDefName:sbit_arg1
                  |vpiActual:
                  \_logic_var: (work@top.inst.fshl_s.sbit_arg1), line:66:6, endln:66:21
                  |vpiConstantSelect:1
                  |vpiLeftRange:
                  \_ref_obj: (work@top.inst.fshl_s.sbit_arg1.width_a), line:77:36, endln:77:43
                    |vpiParent:
                    \_part_select: sbit_arg1 (work@top.inst.fshl_s.sbit_arg1), line:77:26, endln:77:46
                    |vpiName:width_a
                    |vpiFullName:work@top.inst.fshl_s.sbit_arg1.width_a
                    |vpiActual:
                    \_parameter: (work@top.inst.width_a), line:2:16, endln:2:23
                  |vpiRightRange:
                  \_constant: , line:77:44, endln:77:45
                |vpiArgument:
                \_operation: , line:77:48, endln:77:53
                  |vpiParent:
                  \_func_call: (fshr_u), line:77:19, endln:77:60
                  |vpiOpType:4
                  |vpiOperand:
                  \_ref_obj: (work@top.inst.fshl_s.arg2), line:77:49, endln:77:53
                    |vpiParent:
                    \_operation: , line:77:48, endln:77:53
                    |vpiName:arg2
                    |vpiFullName:work@top.inst.fshl_s.arg2
                    |vpiActual:
                    \_io_decl: (arg2), line:64:26, endln:64:30
                |vpiArgument:
                \_ref_obj: (work@top.inst.fshl_s.sbit), line:77:55, endln:77:59
                  |vpiParent:
                  \_func_call: (fshr_u), line:77:19, endln:77:60
                  |vpiName:sbit
                  |vpiFullName:work@top.inst.fshl_s.sbit
                  |vpiActual:
                  \_io_decl: (sbit), line:65:12, endln:65:16
                |vpiName:fshr_u
                |vpiFunction:
                \_function: (work@top.inst.fshr_u), line:45:3, endln:60:14
              |vpiLhs:
              \_ref_obj: (work@top.inst.fshl_s.fshl_s), line:77:10, endln:77:16
                |vpiParent:
                \_assignment: , line:77:10, endln:77:60
                |vpiName:fshl_s
                |vpiFullName:work@top.inst.fshl_s.fshl_s
                |vpiActual:
                \_logic_var: (work@shift.fshl_s), line:62:12, endln:62:25
      |vpiInstance:
      \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
    |vpiNet:
    \_logic_net: (work@top.inst.a), line:1:14, endln:1:15
      |vpiParent:
      \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
      |vpiTypespec:
      \_ref_typespec: (work@top.inst.a)
        |vpiParent:
        \_logic_net: (work@top.inst.a), line:1:14, endln:1:15
        |vpiFullName:work@top.inst.a
        |vpiActual:
        \_logic_typespec: , line:7:9, endln:7:22
      |vpiName:a
      |vpiFullName:work@top.inst.a
    |vpiNet:
    \_logic_net: (work@top.inst.s), line:1:16, endln:1:17
      |vpiParent:
      \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
      |vpiTypespec:
      \_ref_typespec: (work@top.inst.s)
        |vpiParent:
        \_logic_net: (work@top.inst.s), line:1:16, endln:1:17
        |vpiFullName:work@top.inst.s
        |vpiActual:
        \_logic_typespec: , line:8:9, endln:8:22
      |vpiName:s
      |vpiFullName:work@top.inst.s
    |vpiNet:
    \_logic_net: (work@top.inst.z), line:1:18, endln:1:19
      |vpiParent:
      \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
      |vpiTypespec:
      \_ref_typespec: (work@top.inst.z)
        |vpiParent:
        \_logic_net: (work@top.inst.z), line:1:18, endln:1:19
        |vpiFullName:work@top.inst.z
        |vpiActual:
        \_logic_typespec: , line:9:10, endln:9:24
      |vpiName:z
      |vpiFullName:work@top.inst.z
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:83:1, endln:102:10
    |vpiPort:
    \_port: (a), line:1:14, endln:1:15
      |vpiParent:
      \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
      |vpiName:a
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@top.a), line:98:10, endln:98:11
        |vpiParent:
        \_port: (a), line:1:14, endln:1:15
        |vpiName:a
        |vpiFullName:work@top.a
        |vpiActual:
        \_logic_net: (work@top.inst.a), line:1:14, endln:1:15
      |vpiLowConn:
      \_ref_obj: (work@top.inst.a), line:98:8, endln:98:9
        |vpiParent:
        \_port: (a), line:1:14, endln:1:15
        |vpiName:a
        |vpiFullName:work@top.inst.a
        |vpiActual:
        \_logic_net: (work@top.inst.a), line:1:14, endln:1:15
      |vpiTypedef:
      \_ref_typespec: (work@top.inst.a)
        |vpiParent:
        \_port: (a), line:1:14, endln:1:15
        |vpiFullName:work@top.inst.a
        |vpiActual:
        \_logic_typespec: , line:7:9, endln:7:22
      |vpiInstance:
      \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
    |vpiPort:
    \_port: (s), line:1:16, endln:1:17
      |vpiParent:
      \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
      |vpiName:s
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@top.s), line:99:10, endln:99:11
        |vpiParent:
        \_port: (s), line:1:16, endln:1:17
        |vpiName:s
        |vpiFullName:work@top.s
        |vpiActual:
        \_logic_net: (work@top.inst.s), line:1:16, endln:1:17
      |vpiLowConn:
      \_ref_obj: (work@top.inst.s), line:99:8, endln:99:9
        |vpiParent:
        \_port: (s), line:1:16, endln:1:17
        |vpiName:s
        |vpiFullName:work@top.inst.s
        |vpiActual:
        \_logic_net: (work@top.inst.s), line:1:16, endln:1:17
      |vpiTypedef:
      \_ref_typespec: (work@top.inst.s)
        |vpiParent:
        \_port: (s), line:1:16, endln:1:17
        |vpiFullName:work@top.inst.s
        |vpiActual:
        \_logic_typespec: , line:8:9, endln:8:22
      |vpiInstance:
      \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
    |vpiPort:
    \_port: (z), line:1:18, endln:1:19
      |vpiParent:
      \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
      |vpiName:z
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@top.z), line:100:10, endln:100:11
        |vpiParent:
        \_port: (z), line:1:18, endln:1:19
        |vpiName:z
        |vpiFullName:work@top.z
        |vpiActual:
        \_logic_net: (work@top.inst.z), line:1:18, endln:1:19
      |vpiLowConn:
      \_ref_obj: (work@top.inst.z), line:100:8, endln:100:9
        |vpiParent:
        \_port: (z), line:1:18, endln:1:19
        |vpiName:z
        |vpiFullName:work@top.inst.z
        |vpiActual:
        \_logic_net: (work@top.inst.z), line:1:18, endln:1:19
      |vpiTypedef:
      \_ref_typespec: (work@top.inst.z)
        |vpiParent:
        \_port: (z), line:1:18, endln:1:19
        |vpiFullName:work@top.inst.z
        |vpiActual:
        \_logic_typespec: , line:9:10, endln:9:24
      |vpiInstance:
      \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
    |vpiGenScopeArray:
    \_gen_scope_array: (work@top.inst.SGNED), line:12:3, endln:14:6
      |vpiParent:
      \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
      |vpiName:SGNED
      |vpiFullName:work@top.inst.SGNED
      |vpiGenScope:
      \_gen_scope: (work@top.inst.SGNED), line:12:3, endln:14:6
        |vpiParent:
        \_gen_scope_array: (work@top.inst.SGNED), line:12:3, endln:14:6
        |vpiFullName:work@top.inst.SGNED
        |vpiContAssign:
        \_cont_assign: , line:13:12, endln:13:40
          |vpiParent:
          \_gen_scope: (work@top.inst.SGNED), line:12:3, endln:14:6
          |vpiRhs:
          \_func_call: (fshl_s), line:13:16, endln:13:40
            |vpiParent:
            \_cont_assign: , line:13:12, endln:13:40
            |vpiArgument:
            \_ref_obj: (work@top.inst.SGNED.a), line:13:23, endln:13:24
              |vpiParent:
              \_func_call: (fshl_s), line:13:16, endln:13:40
              |vpiTypespec:
              \_ref_typespec: (work@top.inst.SGNED.a)
                |vpiParent:
                \_ref_obj: (work@top.inst.SGNED.a), line:13:23, endln:13:24
                |vpiFullName:work@top.inst.SGNED.a
                |vpiActual:
                \_logic_typespec: , line:63:12, endln:63:25
              |vpiName:a
              |vpiFullName:work@top.inst.SGNED.a
              |vpiActual:
              \_logic_net: (work@top.inst.a), line:1:14, endln:1:15
            |vpiArgument:
            \_ref_obj: (work@top.inst.SGNED.s), line:13:25, endln:13:26
              |vpiParent:
              \_func_call: (fshl_s), line:13:16, endln:13:40
              |vpiTypespec:
              \_ref_typespec: (work@top.inst.SGNED.s)
                |vpiParent:
                \_ref_obj: (work@top.inst.SGNED.s), line:13:25, endln:13:26
                |vpiFullName:work@top.inst.SGNED.s
                |vpiActual:
                \_logic_typespec: , line:64:12, endln:64:25
              |vpiName:s
              |vpiFullName:work@top.inst.SGNED.s
              |vpiActual:
              \_logic_net: (work@top.inst.s), line:1:16, endln:1:17
            |vpiArgument:
            \_bit_select: (work@top.inst.a), line:13:29, endln:13:38
              |vpiParent:
              \_func_call: (fshl_s), line:13:16, endln:13:40
              |vpiName:a
              |vpiFullName:work@top.inst.a
              |vpiActual:
              \_logic_net: (work@top.inst.a), line:1:14, endln:1:15
              |vpiIndex:
              \_operation: , line:13:29, endln:13:38
                |vpiParent:
                \_bit_select: (work@top.inst.a), line:13:29, endln:13:38
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@top.inst.SGNED.a.width_a), line:13:29, endln:13:36
                  |vpiParent:
                  \_operation: , line:13:29, endln:13:38
                  |vpiName:width_a
                  |vpiFullName:work@top.inst.SGNED.a.width_a
                  |vpiActual:
                  \_parameter: (work@top.inst.width_a), line:2:16, endln:2:23
                |vpiOperand:
                \_constant: , line:13:37, endln:13:38
                  |vpiParent:
                  \_operation: , line:13:29, endln:13:38
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
            |vpiName:fshl_s
            |vpiFunction:
            \_function: (work@top.inst.fshl_s), line:62:3, endln:80:14
          |vpiLhs:
          \_ref_obj: (work@top.inst.SGNED.z), line:13:12, endln:13:13
            |vpiParent:
            \_cont_assign: , line:13:12, endln:13:40
            |vpiName:z
            |vpiFullName:work@top.inst.SGNED.z
            |vpiActual:
            \_logic_net: (work@top.inst.z), line:1:18, endln:1:19
\_weaklyReferenced:
\_int_typespec: , line:2:3, endln:2:27
\_int_typespec: , line:3:3, endln:3:27
\_int_typespec: , line:4:3, endln:4:27
\_int_typespec: , line:5:3, endln:5:27
\_logic_typespec: , line:21:12, endln:21:25
  |vpiRange:
  \_range: , line:21:12, endln:21:25
    |vpiParent:
    \_logic_typespec: , line:21:12, endln:21:25
    |vpiLeftRange:
    \_operation: , line:21:13, endln:21:22
      |vpiParent:
      \_range: , line:21:12, endln:21:25
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (width_z), line:21:13, endln:21:20
        |vpiParent:
        \_operation: , line:21:13, endln:21:22
        |vpiName:width_z
        |vpiActual:
        \_parameter: (work@top.inst.width_z), line:5:16, endln:5:23
      |vpiOperand:
      \_constant: , line:21:21, endln:21:22
        |vpiParent:
        \_operation: , line:21:13, endln:21:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:21:23, endln:21:24
      |vpiParent:
      \_range: , line:21:12, endln:21:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:22:12, endln:22:25
  |vpiRange:
  \_range: , line:22:12, endln:22:25
    |vpiParent:
    \_logic_typespec: , line:22:12, endln:22:25
    |vpiLeftRange:
    \_ref_obj: (width_a), line:22:13, endln:22:20
      |vpiParent:
      \_range: , line:22:12, endln:22:25
      |vpiName:width_a
      |vpiActual:
      \_parameter: (work@top.inst.width_a), line:2:16, endln:2:23
    |vpiRightRange:
    \_constant: , line:22:23, endln:22:24
      |vpiParent:
      \_range: , line:22:12, endln:22:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:23:12, endln:23:25
  |vpiRange:
  \_range: , line:23:12, endln:23:25
    |vpiParent:
    \_logic_typespec: , line:23:12, endln:23:25
    |vpiLeftRange:
    \_operation: , line:23:13, endln:23:22
      |vpiParent:
      \_range: , line:23:12, endln:23:25
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (width_s), line:23:13, endln:23:20
        |vpiParent:
        \_operation: , line:23:13, endln:23:22
        |vpiName:width_s
        |vpiActual:
        \_parameter: (work@top.inst.width_s), line:4:16, endln:4:23
      |vpiOperand:
      \_constant: , line:23:21, endln:23:22
        |vpiParent:
        \_operation: , line:23:13, endln:23:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:23:23, endln:23:24
      |vpiParent:
      \_range: , line:23:12, endln:23:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:28:6, endln:28:19
  |vpiRange:
  \_range: , line:28:10, endln:28:19
    |vpiParent:
    \_logic_typespec: , line:28:6, endln:28:19
    |vpiLeftRange:
    \_operation: , line:28:11, endln:28:16
      |vpiParent:
      \_range: , line:28:10, endln:28:19
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (len), line:28:11, endln:28:14
        |vpiParent:
        \_operation: , line:28:11, endln:28:16
        |vpiName:len
        |vpiActual:
        \_logic_net: (work@shift.len), line:28:11, endln:28:14
      |vpiOperand:
      \_constant: , line:28:15, endln:28:16
        |vpiParent:
        \_operation: , line:28:11, endln:28:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:28:17, endln:28:18
      |vpiParent:
      \_range: , line:28:10, endln:28:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:29:6, endln:29:19
  |vpiRange:
  \_range: , line:29:10, endln:29:19
    |vpiParent:
    \_logic_typespec: , line:29:6, endln:29:19
    |vpiLeftRange:
    \_operation: , line:29:11, endln:29:16
      |vpiParent:
      \_range: , line:29:10, endln:29:19
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (len), line:29:11, endln:29:14
        |vpiParent:
        \_operation: , line:29:11, endln:29:16
        |vpiName:len
        |vpiActual:
        \_logic_net: (work@shift.len), line:28:11, endln:28:14
      |vpiOperand:
      \_constant: , line:29:15, endln:29:16
        |vpiParent:
        \_operation: , line:29:11, endln:29:16
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:29:17, endln:29:18
      |vpiParent:
      \_range: , line:29:10, endln:29:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:38:12, endln:38:25
  |vpiRange:
  \_range: , line:38:12, endln:38:25
    |vpiParent:
    \_logic_typespec: , line:38:12, endln:38:25
    |vpiLeftRange:
    \_operation: , line:38:13, endln:38:22
      |vpiParent:
      \_range: , line:38:12, endln:38:25
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (width_z), line:38:13, endln:38:20
        |vpiParent:
        \_operation: , line:38:13, endln:38:22
        |vpiName:width_z
        |vpiActual:
        \_parameter: (work@top.inst.width_z), line:5:16, endln:5:23
      |vpiOperand:
      \_constant: , line:38:21, endln:38:22
        |vpiParent:
        \_operation: , line:38:13, endln:38:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:38:23, endln:38:24
      |vpiParent:
      \_range: , line:38:12, endln:38:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:39:12, endln:39:25
  |vpiRange:
  \_range: , line:39:12, endln:39:25
    |vpiParent:
    \_logic_typespec: , line:39:12, endln:39:25
    |vpiLeftRange:
    \_operation: , line:39:13, endln:39:22
      |vpiParent:
      \_range: , line:39:12, endln:39:25
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (width_a), line:39:13, endln:39:20
        |vpiParent:
        \_operation: , line:39:13, endln:39:22
        |vpiName:width_a
        |vpiActual:
        \_parameter: (work@top.inst.width_a), line:2:16, endln:2:23
      |vpiOperand:
      \_constant: , line:39:21, endln:39:22
        |vpiParent:
        \_operation: , line:39:13, endln:39:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:39:23, endln:39:24
      |vpiParent:
      \_range: , line:39:12, endln:39:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:40:12, endln:40:25
  |vpiRange:
  \_range: , line:40:12, endln:40:25
    |vpiParent:
    \_logic_typespec: , line:40:12, endln:40:25
    |vpiLeftRange:
    \_operation: , line:40:13, endln:40:22
      |vpiParent:
      \_range: , line:40:12, endln:40:25
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (width_s), line:40:13, endln:40:20
        |vpiParent:
        \_operation: , line:40:13, endln:40:22
        |vpiName:width_s
        |vpiActual:
        \_parameter: (work@top.inst.width_s), line:4:16, endln:4:23
      |vpiOperand:
      \_constant: , line:40:21, endln:40:22
        |vpiParent:
        \_operation: , line:40:13, endln:40:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:40:23, endln:40:24
      |vpiParent:
      \_range: , line:40:12, endln:40:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:45:12, endln:45:25
  |vpiRange:
  \_range: , line:45:12, endln:45:25
    |vpiParent:
    \_logic_typespec: , line:45:12, endln:45:25
    |vpiLeftRange:
    \_operation: , line:45:13, endln:45:22
      |vpiParent:
      \_range: , line:45:12, endln:45:25
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (width_z), line:45:13, endln:45:20
        |vpiParent:
        \_operation: , line:45:13, endln:45:22
        |vpiName:width_z
        |vpiActual:
        \_parameter: (work@top.inst.width_z), line:5:16, endln:5:23
      |vpiOperand:
      \_constant: , line:45:21, endln:45:22
        |vpiParent:
        \_operation: , line:45:13, endln:45:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:45:23, endln:45:24
      |vpiParent:
      \_range: , line:45:12, endln:45:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:46:12, endln:46:25
  |vpiRange:
  \_range: , line:46:12, endln:46:25
    |vpiParent:
    \_logic_typespec: , line:46:12, endln:46:25
    |vpiLeftRange:
    \_operation: , line:46:13, endln:46:22
      |vpiParent:
      \_range: , line:46:12, endln:46:25
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (width_a), line:46:13, endln:46:20
        |vpiParent:
        \_operation: , line:46:13, endln:46:22
        |vpiName:width_a
        |vpiActual:
        \_parameter: (work@top.inst.width_a), line:2:16, endln:2:23
      |vpiOperand:
      \_constant: , line:46:21, endln:46:22
        |vpiParent:
        \_operation: , line:46:13, endln:46:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:46:23, endln:46:24
      |vpiParent:
      \_range: , line:46:12, endln:46:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:47:12, endln:47:25
  |vpiRange:
  \_range: , line:47:12, endln:47:25
    |vpiParent:
    \_logic_typespec: , line:47:12, endln:47:25
    |vpiLeftRange:
    \_operation: , line:47:13, endln:47:22
      |vpiParent:
      \_range: , line:47:12, endln:47:25
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (width_s), line:47:13, endln:47:20
        |vpiParent:
        \_operation: , line:47:13, endln:47:22
        |vpiName:width_s
        |vpiActual:
        \_parameter: (work@top.inst.width_s), line:4:16, endln:4:23
      |vpiOperand:
      \_constant: , line:47:21, endln:47:22
        |vpiParent:
        \_operation: , line:47:13, endln:47:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:47:23, endln:47:24
      |vpiParent:
      \_range: , line:47:12, endln:47:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:52:6, endln:52:26
  |vpiRange:
  \_range: , line:52:17, endln:52:26
    |vpiParent:
    \_logic_typespec: , line:52:6, endln:52:26
    |vpiLeftRange:
    \_operation: , line:52:18, endln:52:23
      |vpiParent:
      \_range: , line:52:17, endln:52:26
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (len), line:52:18, endln:52:21
        |vpiParent:
        \_operation: , line:52:18, endln:52:23
        |vpiName:len
        |vpiActual:
        \_logic_net: (work@shift.len), line:28:11, endln:28:14
      |vpiOperand:
      \_constant: , line:52:22, endln:52:23
        |vpiParent:
        \_operation: , line:52:18, endln:52:23
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:52:24, endln:52:25
      |vpiParent:
      \_range: , line:52:17, endln:52:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiSigned:1
\_logic_typespec: , line:53:6, endln:53:26
  |vpiRange:
  \_range: , line:53:17, endln:53:26
    |vpiParent:
    \_logic_typespec: , line:53:6, endln:53:26
    |vpiLeftRange:
    \_operation: , line:53:18, endln:53:23
      |vpiParent:
      \_range: , line:53:17, endln:53:26
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (len), line:53:18, endln:53:21
        |vpiParent:
        \_operation: , line:53:18, endln:53:23
        |vpiName:len
        |vpiActual:
        \_logic_net: (work@shift.len), line:28:11, endln:28:14
      |vpiOperand:
      \_constant: , line:53:22, endln:53:23
        |vpiParent:
        \_operation: , line:53:18, endln:53:23
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:53:24, endln:53:25
      |vpiParent:
      \_range: , line:53:17, endln:53:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiSigned:1
\_logic_typespec: , line:62:12, endln:62:25
  |vpiRange:
  \_range: , line:62:12, endln:62:25
    |vpiParent:
    \_logic_typespec: , line:62:12, endln:62:25
    |vpiLeftRange:
    \_operation: , line:62:13, endln:62:22
      |vpiParent:
      \_range: , line:62:12, endln:62:25
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (width_z), line:62:13, endln:62:20
        |vpiParent:
        \_operation: , line:62:13, endln:62:22
        |vpiName:width_z
        |vpiActual:
        \_parameter: (work@top.inst.width_z), line:5:16, endln:5:23
      |vpiOperand:
      \_constant: , line:62:21, endln:62:22
        |vpiParent:
        \_operation: , line:62:13, endln:62:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:62:23, endln:62:24
      |vpiParent:
      \_range: , line:62:12, endln:62:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:63:12, endln:63:25
  |vpiRange:
  \_range: , line:63:12, endln:63:25
    |vpiParent:
    \_logic_typespec: , line:63:12, endln:63:25
    |vpiLeftRange:
    \_operation: , line:63:13, endln:63:22
      |vpiParent:
      \_range: , line:63:12, endln:63:25
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (width_a), line:63:13, endln:63:20
        |vpiParent:
        \_operation: , line:63:13, endln:63:22
        |vpiName:width_a
        |vpiActual:
        \_parameter: (work@top.inst.width_a), line:2:16, endln:2:23
      |vpiOperand:
      \_constant: , line:63:21, endln:63:22
        |vpiParent:
        \_operation: , line:63:13, endln:63:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:63:23, endln:63:24
      |vpiParent:
      \_range: , line:63:12, endln:63:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:64:12, endln:64:25
  |vpiRange:
  \_range: , line:64:12, endln:64:25
    |vpiParent:
    \_logic_typespec: , line:64:12, endln:64:25
    |vpiLeftRange:
    \_operation: , line:64:13, endln:64:22
      |vpiParent:
      \_range: , line:64:12, endln:64:25
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (width_s), line:64:13, endln:64:20
        |vpiParent:
        \_operation: , line:64:13, endln:64:22
        |vpiName:width_s
        |vpiActual:
        \_parameter: (work@top.inst.width_s), line:4:16, endln:4:23
      |vpiOperand:
      \_constant: , line:64:21, endln:64:22
        |vpiParent:
        \_operation: , line:64:13, endln:64:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:64:23, endln:64:24
      |vpiParent:
      \_range: , line:64:12, endln:64:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:66:6, endln:66:21
  |vpiRange:
  \_range: , line:66:10, endln:66:21
    |vpiParent:
    \_logic_typespec: , line:66:6, endln:66:21
    |vpiLeftRange:
    \_ref_obj: (width_a), line:66:11, endln:66:18
      |vpiParent:
      \_range: , line:66:10, endln:66:21
      |vpiName:width_a
      |vpiActual:
      \_parameter: (work@top.inst.width_a), line:2:16, endln:2:23
    |vpiRightRange:
    \_constant: , line:66:19, endln:66:20
      |vpiParent:
      \_range: , line:66:10, endln:66:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:85:3, endln:85:26
\_int_typespec: , line:86:3, endln:86:24
\_int_typespec: , line:87:3, endln:87:26
\_logic_typespec: , line:89:9, endln:89:22
  |vpiRange:
  \_range: , line:89:9, endln:89:22
    |vpiParent:
    \_logic_typespec: , line:89:9, endln:89:22
    |vpiLeftRange:
    \_constant: , line:89:10, endln:89:17
      |vpiParent:
      \_range: , line:89:9, endln:89:22
      |vpiDecompile:239
      |vpiSize:64
      |INT:239
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:89:20, endln:89:21
      |vpiParent:
      \_range: , line:89:9, endln:89:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:90:9, endln:90:22
  |vpiRange:
  \_range: , line:90:9, endln:90:22
    |vpiParent:
    \_logic_typespec: , line:90:9, endln:90:22
    |vpiLeftRange:
    \_constant: , line:90:10, endln:90:17
      |vpiParent:
      \_range: , line:90:9, endln:90:22
      |vpiDecompile:8
      |vpiSize:64
      |INT:8
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:90:20, endln:90:21
      |vpiParent:
      \_range: , line:90:9, endln:90:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:91:10, endln:91:23
  |vpiRange:
  \_range: , line:91:10, endln:91:23
    |vpiParent:
    \_logic_typespec: , line:91:10, endln:91:23
    |vpiLeftRange:
    \_constant: , line:91:11, endln:91:18
      |vpiParent:
      \_range: , line:91:10, endln:91:23
      |vpiDecompile:239
      |vpiSize:64
      |INT:239
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:91:21, endln:91:22
      |vpiParent:
      \_range: , line:91:10, endln:91:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:89:9, endln:89:22
  |vpiParent:
  \_logic_net: (work@top.a), line:83:13, endln:83:14
  |vpiRange:
  \_range: , line:89:9, endln:89:22
    |vpiParent:
    \_logic_typespec: , line:89:9, endln:89:22
    |vpiLeftRange:
    \_constant: , line:89:10, endln:89:17
      |vpiParent:
      \_range: , line:89:9, endln:89:22
      |vpiDecompile:239
      |vpiSize:64
      |INT:239
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:89:20, endln:89:21
      |vpiParent:
      \_range: , line:89:9, endln:89:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:90:9, endln:90:22
  |vpiParent:
  \_logic_net: (work@top.s), line:83:15, endln:83:16
  |vpiRange:
  \_range: , line:90:9, endln:90:22
    |vpiParent:
    \_logic_typespec: , line:90:9, endln:90:22
    |vpiLeftRange:
    \_constant: , line:90:10, endln:90:17
      |vpiParent:
      \_range: , line:90:9, endln:90:22
      |vpiDecompile:8
      |vpiSize:64
      |INT:8
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:90:20, endln:90:21
      |vpiParent:
      \_range: , line:90:9, endln:90:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:91:10, endln:91:23
  |vpiParent:
  \_logic_net: (work@top.z), line:83:17, endln:83:18
  |vpiRange:
  \_range: , line:91:10, endln:91:23
    |vpiParent:
    \_logic_typespec: , line:91:10, endln:91:23
    |vpiLeftRange:
    \_constant: , line:91:11, endln:91:18
      |vpiParent:
      \_range: , line:91:10, endln:91:23
      |vpiDecompile:239
      |vpiSize:64
      |INT:239
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:91:21, endln:91:22
      |vpiParent:
      \_range: , line:91:10, endln:91:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:9, endln:7:22
  |vpiRange:
  \_range: , line:7:9, endln:7:22
    |vpiParent:
    \_logic_typespec: , line:7:9, endln:7:22
    |vpiLeftRange:
    \_constant: , line:7:10, endln:7:17
      |vpiParent:
      \_range: , line:7:9, endln:7:22
      |vpiDecompile:239
      |vpiSize:64
      |INT:239
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:7:20, endln:7:21
      |vpiParent:
      \_range: , line:7:9, endln:7:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:8:9, endln:8:22
  |vpiRange:
  \_range: , line:8:9, endln:8:22
    |vpiParent:
    \_logic_typespec: , line:8:9, endln:8:22
    |vpiLeftRange:
    \_constant: , line:8:10, endln:8:17
      |vpiParent:
      \_range: , line:8:9, endln:8:22
      |vpiDecompile:8
      |vpiSize:64
      |INT:8
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:8:20, endln:8:21
      |vpiParent:
      \_range: , line:8:9, endln:8:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:9:10, endln:9:24
  |vpiRange:
  \_range: , line:9:10, endln:9:24
    |vpiParent:
    \_logic_typespec: , line:9:10, endln:9:24
    |vpiLeftRange:
    \_constant: , line:9:11, endln:9:18
      |vpiParent:
      \_range: , line:9:10, endln:9:24
      |vpiDecompile:239
      |vpiSize:64
      |INT:239
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:9:22, endln:9:23
      |vpiParent:
      \_range: , line:9:10, endln:9:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:9, endln:7:22
  |vpiParent:
  \_logic_net: (work@top.inst.a), line:1:14, endln:1:15
  |vpiRange:
  \_range: , line:7:9, endln:7:22
    |vpiParent:
    \_logic_typespec: , line:7:9, endln:7:22
    |vpiLeftRange:
    \_constant: , line:7:10, endln:7:17
      |vpiParent:
      \_range: , line:7:9, endln:7:22
      |vpiDecompile:239
      |vpiSize:64
      |INT:239
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:7:20, endln:7:21
      |vpiParent:
      \_range: , line:7:9, endln:7:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:8:9, endln:8:22
  |vpiParent:
  \_logic_net: (work@top.inst.s), line:1:16, endln:1:17
  |vpiRange:
  \_range: , line:8:9, endln:8:22
    |vpiParent:
    \_logic_typespec: , line:8:9, endln:8:22
    |vpiLeftRange:
    \_constant: , line:8:10, endln:8:17
      |vpiParent:
      \_range: , line:8:9, endln:8:22
      |vpiDecompile:8
      |vpiSize:64
      |INT:8
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:8:20, endln:8:21
      |vpiParent:
      \_range: , line:8:9, endln:8:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:9:10, endln:9:24
  |vpiRange:
  \_range: , line:9:10, endln:9:24
    |vpiParent:
    \_logic_typespec: , line:9:10, endln:9:24
    |vpiLeftRange:
    \_constant: , line:9:11, endln:9:18
      |vpiParent:
      \_range: , line:9:10, endln:9:24
      |vpiDecompile:239
      |vpiSize:64
      |INT:239
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:9:22, endln:9:23
      |vpiParent:
      \_range: , line:9:10, endln:9:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_operation: , line:13:29, endln:13:38
  |vpiParent:
  \_bit_select: (work@top.inst.SGNED.a), line:13:29, endln:13:38
  |vpiOpType:11
  |vpiOperand:
  \_ref_obj: (work@top.inst.SGNED.a.width_a), line:13:29, endln:13:36
    |vpiParent:
    \_operation: , line:13:29, endln:13:38
    |vpiName:width_a
    |vpiFullName:work@top.inst.SGNED.a.width_a
  |vpiOperand:
  \_constant: , line:13:37, endln:13:38
\_bit_select: (work@top.inst.SGNED.a), line:13:29, endln:13:38
  |vpiParent:
  \_func_call: (fshl_s), line:13:16, endln:13:40
  |vpiName:a
  |vpiFullName:work@top.inst.SGNED.a
  |vpiIndex:
  \_operation: , line:13:29, endln:13:38
\_func_call: (fshl_s), line:13:16, endln:13:40
  |vpiParent:
  \_cont_assign: , line:13:12, endln:13:40
  |vpiArgument:
  \_ref_obj: (work@top.inst.SGNED.a), line:13:23, endln:13:24
    |vpiParent:
    \_func_call: (fshl_s), line:13:16, endln:13:40
    |vpiTypespec:
    \_ref_typespec: (work@top.inst.SGNED.a)
      |vpiParent:
      \_ref_obj: (work@top.inst.SGNED.a), line:13:23, endln:13:24
      |vpiFullName:work@top.inst.SGNED.a
      |vpiActual:
      \_logic_typespec: , line:63:12, endln:63:25
    |vpiName:a
    |vpiFullName:work@top.inst.SGNED.a
  |vpiArgument:
  \_ref_obj: (work@top.inst.SGNED.s), line:13:25, endln:13:26
    |vpiParent:
    \_func_call: (fshl_s), line:13:16, endln:13:40
    |vpiTypespec:
    \_ref_typespec: (work@top.inst.SGNED.s)
      |vpiParent:
      \_ref_obj: (work@top.inst.SGNED.s), line:13:25, endln:13:26
      |vpiFullName:work@top.inst.SGNED.s
      |vpiActual:
      \_logic_typespec: , line:64:12, endln:64:25
    |vpiName:s
    |vpiFullName:work@top.inst.SGNED.s
  |vpiArgument:
  \_bit_select: (work@top.inst.SGNED.a), line:13:29, endln:13:38
  |vpiName:fshl_s
  |vpiFunction:
  \_function: (work@shift.fshl_s), line:62:3, endln:80:14
\_cont_assign: , line:13:12, endln:13:40
  |vpiParent:
  \_gen_scope: (work@top.inst.SGNED), line:12:3, endln:14:6
  |vpiRhs:
  \_func_call: (fshl_s), line:13:16, endln:13:40
  |vpiLhs:
  \_ref_obj: (work@top.inst.SGNED.z), line:13:12, endln:13:13
    |vpiParent:
    \_cont_assign: , line:13:12, endln:13:40
    |vpiName:z
    |vpiFullName:work@top.inst.SGNED.z
    |vpiActual:
    \_logic_net: (work@top.inst.z), line:1:18, endln:1:19
\_logic_typespec: , line:7:9, endln:7:22
  |vpiRange:
  \_range: , line:7:9, endln:7:22
    |vpiParent:
    \_logic_typespec: , line:7:9, endln:7:22
    |vpiLeftRange:
    \_operation: , line:7:10, endln:7:19
      |vpiParent:
      \_range: , line:7:9, endln:7:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (width_a), line:7:10, endln:7:17
        |vpiParent:
        \_operation: , line:7:10, endln:7:19
        |vpiName:width_a
      |vpiOperand:
      \_constant: , line:7:18, endln:7:19
        |vpiParent:
        \_operation: , line:7:10, endln:7:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:20, endln:7:21
      |vpiParent:
      \_range: , line:7:9, endln:7:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:8:9, endln:8:22
  |vpiRange:
  \_range: , line:8:9, endln:8:22
    |vpiParent:
    \_logic_typespec: , line:8:9, endln:8:22
    |vpiLeftRange:
    \_operation: , line:8:10, endln:8:19
      |vpiParent:
      \_range: , line:8:9, endln:8:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (width_s), line:8:10, endln:8:17
        |vpiParent:
        \_operation: , line:8:10, endln:8:19
        |vpiName:width_s
      |vpiOperand:
      \_constant: , line:8:18, endln:8:19
        |vpiParent:
        \_operation: , line:8:10, endln:8:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:8:20, endln:8:21
      |vpiParent:
      \_range: , line:8:9, endln:8:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:9:10, endln:9:24
  |vpiRange:
  \_range: , line:9:10, endln:9:24
    |vpiParent:
    \_logic_typespec: , line:9:10, endln:9:24
    |vpiLeftRange:
    \_operation: , line:9:11, endln:9:21
      |vpiParent:
      \_range: , line:9:10, endln:9:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (width_z), line:9:11, endln:9:18
        |vpiParent:
        \_operation: , line:9:11, endln:9:21
        |vpiName:width_z
      |vpiOperand:
      \_constant: , line:9:20, endln:9:21
        |vpiParent:
        \_operation: , line:9:11, endln:9:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:22, endln:9:23
      |vpiParent:
      \_range: , line:9:10, endln:9:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:89:9, endln:89:22
  |vpiRange:
  \_range: , line:89:9, endln:89:22
    |vpiParent:
    \_logic_typespec: , line:89:9, endln:89:22
    |vpiLeftRange:
    \_operation: , line:89:10, endln:89:19
      |vpiParent:
      \_range: , line:89:9, endln:89:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (width_a), line:89:10, endln:89:17
        |vpiParent:
        \_operation: , line:89:10, endln:89:19
        |vpiName:width_a
      |vpiOperand:
      \_constant: , line:89:18, endln:89:19
        |vpiParent:
        \_operation: , line:89:10, endln:89:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:89:20, endln:89:21
      |vpiParent:
      \_range: , line:89:9, endln:89:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:90:9, endln:90:22
  |vpiRange:
  \_range: , line:90:9, endln:90:22
    |vpiParent:
    \_logic_typespec: , line:90:9, endln:90:22
    |vpiLeftRange:
    \_operation: , line:90:10, endln:90:19
      |vpiParent:
      \_range: , line:90:9, endln:90:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (width_s), line:90:10, endln:90:17
        |vpiParent:
        \_operation: , line:90:10, endln:90:19
        |vpiName:width_s
      |vpiOperand:
      \_constant: , line:90:18, endln:90:19
        |vpiParent:
        \_operation: , line:90:10, endln:90:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:90:20, endln:90:21
      |vpiParent:
      \_range: , line:90:9, endln:90:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:91:10, endln:91:23
  |vpiRange:
  \_range: , line:91:10, endln:91:23
    |vpiParent:
    \_logic_typespec: , line:91:10, endln:91:23
    |vpiLeftRange:
    \_operation: , line:91:11, endln:91:20
      |vpiParent:
      \_range: , line:91:10, endln:91:23
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (width_z), line:91:11, endln:91:18
        |vpiParent:
        \_operation: , line:91:11, endln:91:20
        |vpiName:width_z
      |vpiOperand:
      \_constant: , line:91:19, endln:91:20
        |vpiParent:
        \_operation: , line:91:11, endln:91:20
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:91:21, endln:91:22
      |vpiParent:
      \_range: , line:91:10, endln:91:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_gen_scope: (work@top.inst.SGNED), line:12:3, endln:14:6
  |vpiParent:
  \_gen_scope_array: (work@top.inst.SGNED), line:12:3, endln:14:6
  |vpiFullName:work@top.inst.SGNED
  |vpiContAssign:
  \_cont_assign: , line:13:12, endln:13:40
\_gen_scope_array: (work@top.inst.SGNED), line:12:3, endln:14:6
  |vpiParent:
  \_module_inst: work@shift (work@top.inst), file:${SURELOG_DIR}/tests/FuncIoTypespec/dut.sv, line:93:3, endln:101:5
  |vpiName:SGNED
  |vpiFullName:work@top.inst.SGNED
  |vpiGenScope:
  \_gen_scope: (work@top.inst.SGNED), line:12:3, endln:14:6
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7
