Analysis & Synthesis report for Processador
Thu Oct 10 22:04:35 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: Top-level Entity: |Relogio
 12. Parameter Settings for User Entity Instance: rom:ROM
 13. Parameter Settings for User Entity Instance: Processador:PR
 14. Parameter Settings for User Entity Instance: Processador:PR|somador:Somador
 15. Parameter Settings for User Entity Instance: Processador:PR|mux:Mux2_Jump
 16. Parameter Settings for User Entity Instance: Processador:PR|pc:PC
 17. Parameter Settings for User Entity Instance: Processador:PR|UC:UC
 18. Parameter Settings for User Entity Instance: Processador:PR|muxULA:Mux_entrada_ULA
 19. Parameter Settings for User Entity Instance: Processador:PR|BancodeRegistradores:BR
 20. Parameter Settings for User Entity Instance: Processador:PR|ula:ULA
 21. Parameter Settings for User Entity Instance: divisorGenerico:BASE_TEMPO2
 22. Parameter Settings for User Entity Instance: divisorGenerico2:BASE_TEMPO3
 23. Parameter Settings for User Entity Instance: divisorGenerico3:BASE_TEMPO4
 24. Parameter Settings for User Entity Instance: divisorGenerico4:BASE_TEMPO5
 25. Parameter Settings for User Entity Instance: fliflopRESET:tf
 26. Port Connectivity Checks: "conversorHex7SegDisplay:DISPLAY7"
 27. Port Connectivity Checks: "fliflopRESET:tf"
 28. Port Connectivity Checks: "decoder:DE"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 10 22:04:35 2019       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; Processador                                 ;
; Top-level Entity Name              ; Relogio                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 558                                         ;
;     Total combinational functions  ; 491                                         ;
;     Dedicated logic registers      ; 205                                         ;
; Total registers                    ; 205                                         ;
; Total pins                         ; 101                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Relogio            ; Processador        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                       ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------+---------+
; ula.vhd                          ; yes             ; User VHDL File  ; C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/ula.vhd                     ;         ;
; UC.vhd                           ; yes             ; User VHDL File  ; C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/UC.vhd                      ;         ;
; somador.vhd                      ; yes             ; User VHDL File  ; C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/somador.vhd                 ;         ;
; rom.vhd                          ; yes             ; User VHDL File  ; C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/rom.vhd                     ;         ;
; Relogio.vhd                      ; yes             ; User VHDL File  ; C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd                 ;         ;
; pc.vhd                           ; yes             ; User VHDL File  ; C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/pc.vhd                      ;         ;
; muxULA.vhd                       ; yes             ; User VHDL File  ; C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/muxULA.vhd                  ;         ;
; mux.vhd                          ; yes             ; User VHDL File  ; C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/mux.vhd                     ;         ;
; divisorGenerico.vhd              ; yes             ; User VHDL File  ; C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/divisorGenerico.vhd         ;         ;
; decoder.vhd                      ; yes             ; User VHDL File  ; C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/decoder.vhd                 ;         ;
; conversorHex7SegDisplay.vhd      ; yes             ; User VHDL File  ; C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/conversorHex7SegDisplay.vhd ;         ;
; BancodeRegistradores.vhd         ; yes             ; User VHDL File  ; C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/BancodeRegistradores.vhd    ;         ;
; divisorGenerico2.vhd             ; yes             ; User VHDL File  ; C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/divisorGenerico2.vhd        ;         ;
; muxVel.vhd                       ; yes             ; User VHDL File  ; C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/muxVel.vhd                  ;         ;
; Processador.vhd                  ; yes             ; User VHDL File  ; C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Processador.vhd             ;         ;
; reg_compare.vhd                  ; yes             ; User VHDL File  ; C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/reg_compare.vhd             ;         ;
; flipflopRESET.vhd                ; yes             ; User VHDL File  ; C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/flipflopRESET.vhd           ;         ;
; divisorGenerico3.vhd             ; yes             ; User VHDL File  ; C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/divisorGenerico3.vhd        ;         ;
; divisorGenerico4.vhd             ; yes             ; User VHDL File  ; C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/divisorGenerico4.vhd        ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 558            ;
;                                             ;                ;
; Total combinational functions               ; 491            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 340            ;
;     -- 3 input functions                    ; 33             ;
;     -- <=2 input functions                  ; 118            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 404            ;
;     -- arithmetic mode                      ; 87             ;
;                                             ;                ;
; Total registers                             ; 205            ;
;     -- Dedicated logic registers            ; 205            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 101            ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 203            ;
; Total fan-out                               ; 2465           ;
; Average fan-out                             ; 2.74           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                         ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                             ; Entity Name             ; Library Name ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------+-------------------------+--------------+
; |Relogio                              ; 491 (0)             ; 205 (0)                   ; 0           ; 0            ; 0       ; 0         ; 101  ; 0            ; |Relogio                                        ; Relogio                 ; work         ;
;    |Processador:PR|                   ; 115 (0)             ; 73 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Relogio|Processador:PR                         ; Processador             ; work         ;
;       |BancodeRegistradores:BR|       ; 72 (72)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Relogio|Processador:PR|BancodeRegistradores:BR ; BancodeRegistradores    ; work         ;
;       |UC:UC|                         ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Relogio|Processador:PR|UC:UC                   ; UC                      ; work         ;
;       |muxULA:Mux_entrada_ULA|        ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Relogio|Processador:PR|muxULA:Mux_entrada_ULA  ; muxULA                  ; work         ;
;       |pc:PC|                         ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Relogio|Processador:PR|pc:PC                   ; pc                      ; work         ;
;       |reg_compare:REG_IG|            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Relogio|Processador:PR|reg_compare:REG_IG      ; reg_compare             ; work         ;
;       |ula:ULA|                       ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Relogio|Processador:PR|ula:ULA                 ; ula                     ; work         ;
;    |conversorHex7SegDisplay:DISPLAY0| ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Relogio|conversorHex7SegDisplay:DISPLAY0       ; conversorHex7SegDisplay ; work         ;
;    |conversorHex7SegDisplay:DISPLAY1| ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Relogio|conversorHex7SegDisplay:DISPLAY1       ; conversorHex7SegDisplay ; work         ;
;    |conversorHex7SegDisplay:DISPLAY2| ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Relogio|conversorHex7SegDisplay:DISPLAY2       ; conversorHex7SegDisplay ; work         ;
;    |conversorHex7SegDisplay:DISPLAY3| ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Relogio|conversorHex7SegDisplay:DISPLAY3       ; conversorHex7SegDisplay ; work         ;
;    |conversorHex7SegDisplay:DISPLAY4| ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Relogio|conversorHex7SegDisplay:DISPLAY4       ; conversorHex7SegDisplay ; work         ;
;    |conversorHex7SegDisplay:DISPLAY5| ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Relogio|conversorHex7SegDisplay:DISPLAY5       ; conversorHex7SegDisplay ; work         ;
;    |conversorHex7SegDisplay:DISPLAY6| ; 17 (17)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Relogio|conversorHex7SegDisplay:DISPLAY6       ; conversorHex7SegDisplay ; work         ;
;    |decoder:DE|                       ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Relogio|decoder:DE                             ; decoder                 ; work         ;
;    |divisorGenerico2:BASE_TEMPO3|     ; 25 (25)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Relogio|divisorGenerico2:BASE_TEMPO3           ; divisorGenerico2        ; work         ;
;    |divisorGenerico3:BASE_TEMPO4|     ; 21 (21)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Relogio|divisorGenerico3:BASE_TEMPO4           ; divisorGenerico3        ; work         ;
;    |divisorGenerico4:BASE_TEMPO5|     ; 17 (17)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Relogio|divisorGenerico4:BASE_TEMPO5           ; divisorGenerico4        ; work         ;
;    |divisorGenerico:BASE_TEMPO2|      ; 32 (32)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Relogio|divisorGenerico:BASE_TEMPO2            ; divisorGenerico         ; work         ;
;    |fliflopRESET:tf|                  ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Relogio|fliflopRESET:tf                        ; fliflopRESET            ; work         ;
;    |muxVel:Mux_Vel|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Relogio|muxVel:Mux_Vel                         ; muxVel                  ; work         ;
;    |rom:ROM|                          ; 204 (204)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Relogio|rom:ROM                                ; rom                     ; work         ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                        ;
+--------------------------------------------------+----------------------------------------+
; Register name                                    ; Reason for Removal                     ;
+--------------------------------------------------+----------------------------------------+
; fliflopRESET:tf|saida_clk[1,2]                   ; Stuck at GND due to stuck port data_in ;
; Processador:PR|reg_compare:REG_IG|B[1,2]         ; Stuck at GND due to stuck port data_in ;
; conversorHex7SegDisplay:DISPLAY7|saida7seg[0..6] ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 11           ;                                        ;
+--------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 205   ;
; Number of registers using Synchronous Clear  ; 77    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 2     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 113   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Relogio|conversorHex7SegDisplay:DISPLAY6|saida7seg[5] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Relogio|conversorHex7SegDisplay:DISPLAY0|saida7seg[5] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Relogio|conversorHex7SegDisplay:DISPLAY1|saida7seg[0] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Relogio|conversorHex7SegDisplay:DISPLAY2|saida7seg[5] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Relogio|conversorHex7SegDisplay:DISPLAY3|saida7seg[0] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Relogio|conversorHex7SegDisplay:DISPLAY4|saida7seg[5] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Relogio|conversorHex7SegDisplay:DISPLAY5|saida7seg[5] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Relogio|conversorHex7SegDisplay:DISPLAY6|saida7seg[3] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Relogio|conversorHex7SegDisplay:DISPLAY0|saida7seg[4] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Relogio|conversorHex7SegDisplay:DISPLAY1|saida7seg[3] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Relogio|conversorHex7SegDisplay:DISPLAY2|saida7seg[3] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Relogio|conversorHex7SegDisplay:DISPLAY3|saida7seg[3] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Relogio|conversorHex7SegDisplay:DISPLAY4|saida7seg[4] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Relogio|conversorHex7SegDisplay:DISPLAY5|saida7seg[4] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Relogio|Processador:PR|ula:ULA|C[0]                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Relogio|Processador:PR|UC:UC|ULA_func[2]              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Relogio ;
+----------------------------+-------+------------------------------------+
; Parameter Name             ; Value ; Type                               ;
+----------------------------+-------+------------------------------------+
; larguraBarramentoEnderecos ; 8     ; Signed Integer                     ;
; larguraBarramentoDados     ; 4     ; Signed Integer                     ;
; quantidadeLedsRed          ; 18    ; Signed Integer                     ;
; quantidadeLedsGreen        ; 8     ; Signed Integer                     ;
; quantidadeChaves           ; 18    ; Signed Integer                     ;
; quantidadeBotoes           ; 4     ; Signed Integer                     ;
; quantidadeDisplays         ; 8     ; Signed Integer                     ;
+----------------------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:ROM ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; datawidth      ; 12    ; Signed Integer              ;
; addrwidth      ; 8     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processador:PR ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; largura_dados  ; 4     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processador:PR|somador:Somador ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; largura_dados  ; 8     ; Signed Integer                                     ;
; incremento     ; 1     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processador:PR|mux:Mux2_Jump ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; largura_dados  ; 8     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processador:PR|pc:PC ;
+---------------------+-------+-------------------------------------+
; Parameter Name      ; Value ; Type                                ;
+---------------------+-------+-------------------------------------+
; largura_pc_endereco ; 8     ; Signed Integer                      ;
+---------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processador:PR|UC:UC ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; largura_dados  ; 4     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processador:PR|muxULA:Mux_entrada_ULA ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; largura_dados  ; 4     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processador:PR|BancodeRegistradores:BR ;
+---------------------+-------+-------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                  ;
+---------------------+-------+-------------------------------------------------------+
; larguradados        ; 4     ; Signed Integer                                        ;
; larguraendbancoregs ; 4     ; Signed Integer                                        ;
+---------------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processador:PR|ula:ULA ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; largura_dados  ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divisorGenerico:BASE_TEMPO2 ;
+----------------+----------+----------------------------------------------+
; Parameter Name ; Value    ; Type                                         ;
+----------------+----------+----------------------------------------------+
; divisor        ; 50000000 ; Signed Integer                               ;
+----------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divisorGenerico2:BASE_TEMPO3 ;
+----------------+---------+------------------------------------------------+
; Parameter Name ; Value   ; Type                                           ;
+----------------+---------+------------------------------------------------+
; divisor        ; 1000000 ; Signed Integer                                 ;
+----------------+---------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divisorGenerico3:BASE_TEMPO4 ;
+----------------+--------+-------------------------------------------------+
; Parameter Name ; Value  ; Type                                            ;
+----------------+--------+-------------------------------------------------+
; divisor        ; 100000 ; Signed Integer                                  ;
+----------------+--------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divisorGenerico4:BASE_TEMPO5 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; divisor        ; 10000 ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fliflopRESET:tf ;
+----------------+---------+-----------------------------------+
; Parameter Name ; Value   ; Type                              ;
+----------------+---------+-----------------------------------+
; divisor        ; 1000000 ; Signed Integer                    ;
+----------------+---------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Port Connectivity Checks: "conversorHex7SegDisplay:DISPLAY7" ;
+----------+-------+----------+--------------------------------+
; Port     ; Type  ; Severity ; Details                        ;
+----------+-------+----------+--------------------------------+
; dadohex  ; Input ; Info     ; Stuck at VCC                   ;
; habilita ; Input ; Info     ; Stuck at VCC                   ;
+----------+-------+----------+--------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "fliflopRESET:tf" ;
+---------+-------+----------+----------------+
; Port    ; Type  ; Severity ; Details        ;
+---------+-------+----------+----------------+
; d[0..1] ; Input ; Info     ; Stuck at GND   ;
; d[2]    ; Input ; Info     ; Stuck at VCC   ;
+---------+-------+----------+----------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decoder:DE"                                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; eseg77 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; esw    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ebt    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 101                         ;
; cycloneiii_ff         ; 205                         ;
;     CLR               ; 2                           ;
;     ENA               ; 113                         ;
;     SCLR              ; 77                          ;
;     SLD               ; 8                           ;
;     plain             ; 5                           ;
; cycloneiii_lcell_comb ; 493                         ;
;     arith             ; 87                          ;
;         2 data inputs ; 81                          ;
;         3 data inputs ; 6                           ;
;     normal            ; 406                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 27                          ;
;         4 data inputs ; 340                         ;
;                       ;                             ;
; Max LUT depth         ; 14.30                       ;
; Average LUT depth     ; 7.82                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Oct 10 22:04:17 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhd
    Info (12022): Found design unit 1: ula-Arch File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/ula.vhd Line: 35
    Info (12023): Found entity 1: ula File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/ula.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file uc.vhd
    Info (12022): Found design unit 1: UC-Arch File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/UC.vhd Line: 35
    Info (12023): Found entity 1: UC File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/UC.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file somador.vhd
    Info (12022): Found design unit 1: somador-Arc File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/somador.vhd Line: 18
    Info (12023): Found entity 1: somador File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/somador.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: rom-initFileROM File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/rom.vhd Line: 19
    Info (12023): Found entity 1: rom File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/rom.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file relogio.vhd
    Info (12022): Found design unit 1: Relogio-estrutural File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 30
    Info (12023): Found entity 1: Relogio File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: pc-Arch File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/pc.vhd Line: 16
    Info (12023): Found entity 1: pc File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/pc.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file muxula.vhd
    Info (12022): Found design unit 1: muxULA-Arc File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/muxULA.vhd Line: 22
    Info (12023): Found entity 1: muxULA File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/muxULA.vhd Line: 4
Warning (12090): Entity "mux" obtained from "mux.vhd" instead of from Quartus Prime megafunction library File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/mux.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: mux-Arc File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/mux.vhd Line: 22
    Info (12023): Found entity 1: mux File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/mux.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file io.vhd
    Info (12022): Found design unit 1: io-Arc File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/io.vhd Line: 16
    Info (12023): Found entity 1: io File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/io.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file flipflop.vhd
    Info (12022): Found design unit 1: flipflop-Arc File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/flipflop.vhd Line: 13
    Info (12023): Found entity 1: flipflop File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/flipflop.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file divisorgenerico.vhd
    Info (12022): Found design unit 1: divisorGenerico-divInteiro File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/divisorGenerico.vhd Line: 14
    Info (12023): Found entity 1: divisorGenerico File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/divisorGenerico.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhd
    Info (12022): Found design unit 1: decoder-Arc File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/decoder.vhd Line: 19
    Info (12023): Found entity 1: decoder File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/decoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file conversorhex7segdisplay.vhd
    Info (12022): Found design unit 1: conversorHex7SegDisplay-comportamento File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/conversorHex7SegDisplay.vhd Line: 17
    Info (12023): Found entity 1: conversorHex7SegDisplay File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/conversorHex7SegDisplay.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file chaves.vhd
    Info (12022): Found design unit 1: chaves-Arc File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/chaves.vhd Line: 16
    Info (12023): Found entity 1: chaves File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/chaves.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bancoderegistradores.vhd
    Info (12022): Found design unit 1: BancodeRegistradores-comportamento File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/BancodeRegistradores.vhd Line: 27
    Info (12023): Found entity 1: BancodeRegistradores File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/BancodeRegistradores.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file divisorgenerico2.vhd
    Info (12022): Found design unit 1: divisorGenerico2-divInteiro File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/divisorGenerico2.vhd Line: 14
    Info (12023): Found entity 1: divisorGenerico2 File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/divisorGenerico2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file muxvel.vhd
    Info (12022): Found design unit 1: muxVel-Arc File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/muxVel.vhd Line: 20
    Info (12023): Found entity 1: muxVel File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/muxVel.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file processador.vhd
    Info (12022): Found design unit 1: Processador-Arch File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Processador.vhd Line: 21
    Info (12023): Found entity 1: Processador File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Processador.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file reg_compare.vhd
    Info (12022): Found design unit 1: reg_compare-Arc File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/reg_compare.vhd Line: 14
    Info (12023): Found entity 1: reg_compare File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/reg_compare.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file flipflopreset.vhd
    Info (12022): Found design unit 1: fliflopRESET-arc_fliflopRESET File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/flipflopRESET.vhd Line: 17
    Info (12023): Found entity 1: fliflopRESET File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/flipflopRESET.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file muxio.vhd
    Info (12022): Found design unit 1: muxIO-Arc File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/muxIO.vhd Line: 22
    Info (12023): Found entity 1: muxIO File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/muxIO.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file divisorgenerico3.vhd
    Info (12022): Found design unit 1: divisorGenerico3-divInteiro File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/divisorGenerico3.vhd Line: 14
    Info (12023): Found entity 1: divisorGenerico3 File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/divisorGenerico3.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file divisorgenerico4.vhd
    Info (12022): Found design unit 1: divisorGenerico4-divInteiro File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/divisorGenerico4.vhd Line: 14
    Info (12023): Found entity 1: divisorGenerico4 File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/divisorGenerico4.vhd Line: 5
Info (12127): Elaborating entity "Relogio" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Relogio.vhd(23): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 23
Warning (10036): Verilog HDL or VHDL warning at Relogio.vhd(54): object "habChaves" assigned a value but never read File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 54
Warning (10036): Verilog HDL or VHDL warning at Relogio.vhd(55): object "habilitaBaseTempo" assigned a value but never read File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 55
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:DE" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 80
Info (12128): Elaborating entity "rom" for hierarchy "rom:ROM" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 99
Warning (10541): VHDL Signal Declaration warning at rom.vhd(22): used implicit default value for signal "content" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/rom.vhd Line: 22
Info (12128): Elaborating entity "Processador" for hierarchy "Processador:PR" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 106
Info (12128): Elaborating entity "somador" for hierarchy "Processador:PR|somador:Somador" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Processador.vhd Line: 37
Info (12128): Elaborating entity "mux" for hierarchy "Processador:PR|mux:Mux2_Jump" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Processador.vhd Line: 44
Info (12128): Elaborating entity "pc" for hierarchy "Processador:PR|pc:PC" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Processador.vhd Line: 53
Info (12128): Elaborating entity "UC" for hierarchy "Processador:PR|UC:UC" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Processador.vhd Line: 62
Info (10041): Inferred latch for "HabCmp" at UC.vhd(51) File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/UC.vhd Line: 51
Info (12128): Elaborating entity "muxULA" for hierarchy "Processador:PR|muxULA:Mux_entrada_ULA" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Processador.vhd Line: 76
Info (12128): Elaborating entity "BancodeRegistradores" for hierarchy "Processador:PR|BancodeRegistradores:BR" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Processador.vhd Line: 85
Info (12128): Elaborating entity "ula" for hierarchy "Processador:PR|ula:ULA" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Processador.vhd Line: 94
Info (12128): Elaborating entity "reg_compare" for hierarchy "Processador:PR|reg_compare:REG_IG" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Processador.vhd Line: 105
Warning (10492): VHDL Process Statement warning at reg_compare.vhd(20): signal "habilita" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/reg_compare.vhd Line: 20
Info (12128): Elaborating entity "divisorGenerico" for hierarchy "divisorGenerico:BASE_TEMPO2" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 122
Info (12128): Elaborating entity "divisorGenerico2" for hierarchy "divisorGenerico2:BASE_TEMPO3" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 131
Info (12128): Elaborating entity "divisorGenerico3" for hierarchy "divisorGenerico3:BASE_TEMPO4" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 140
Info (12128): Elaborating entity "divisorGenerico4" for hierarchy "divisorGenerico4:BASE_TEMPO5" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 149
Info (12128): Elaborating entity "muxVel" for hierarchy "muxVel:Mux_Vel" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 156
Info (10041): Inferred latch for "X" at muxVel.vhd(27) File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/muxVel.vhd Line: 27
Info (12128): Elaborating entity "fliflopRESET" for hierarchy "fliflopRESET:tf" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 168
Warning (10492): VHDL Process Statement warning at flipflopRESET.vhd(23): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/flipflopRESET.vhd Line: 23
Warning (10492): VHDL Process Statement warning at flipflopRESET.vhd(24): signal "ampm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/flipflopRESET.vhd Line: 24
Info (12128): Elaborating entity "conversorHex7SegDisplay" for hierarchy "conversorHex7SegDisplay:DISPLAY0" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 180
Warning (14026): LATCH primitive "muxVel:Mux_Vel|X" is permanently enabled File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/muxVel.vhd Line: 16
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer muxVel:Mux_Vel|X~0 File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/muxVel.vhd Line: 16
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "Processador:PR|BancodeRegistradores:BR|registrador" is uninferred due to inappropriate RAM size File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/BancodeRegistradores.vhd Line: 33
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "fliflopRESET:tf|saida_clk[3]" is converted into an equivalent circuit using register "fliflopRESET:tf|saida_clk[3]~_emulated" and latch "fliflopRESET:tf|saida_clk[3]~1" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/flipflopRESET.vhd Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 23
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 23
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 23
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 23
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 23
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 23
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 23
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 23
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 23
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 23
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 23
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 23
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 23
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 23
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 23
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 23
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 23
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 23
    Warning (13410): Pin "HEX1[0]" is stuck at VCC File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 26
    Warning (13410): Pin "HEX1[1]" is stuck at VCC File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 26
    Warning (13410): Pin "HEX1[2]" is stuck at VCC File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 26
    Warning (13410): Pin "HEX1[3]" is stuck at VCC File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 26
    Warning (13410): Pin "HEX1[4]" is stuck at VCC File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 26
    Warning (13410): Pin "HEX1[5]" is stuck at VCC File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 26
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 26
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 20
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 20
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 20
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 20
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 20
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 20
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 20
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 20
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 20
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 20
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 20
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 20
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 20
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 20
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/Users/victo/Documents/GitHub/Processador-Relogio/Terceira_tentativa/Relogio.vhd Line: 20
Info (21057): Implemented 668 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 82 output pins
    Info (21061): Implemented 567 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings
    Info: Peak virtual memory: 4801 megabytes
    Info: Processing ended: Thu Oct 10 22:04:35 2019
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:33


