C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_generic.exe  -mp  4  -prjfile  D:\GitHub\FPGA\FPGA_SoC\synthesis\scratchproject.prs  -implementation  synthesis  -prodtype  synplify_pro   -encrypt  -pro  -rundir  D:\GitHub\FPGA\FPGA_SoC\synthesis   -part M2S010T  -package VF400  -grade -1    -maxfan 10000 -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -RWCheckOnRam 0 -summaryfile D:\GitHub\FPGA\FPGA_SoC\synthesis\synlog\report\FPGA_SoC_premap.xml  -top_level_module  FPGA_SoC  -oedif  D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.edn  -conchk_prepass  D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC_cck.rpt   -freq 100.000   D:\GitHub\FPGA\FPGA_SoC\synthesis\synwork\FPGA_SoC_mult.srs  -flow prepass  -gcc_prepass  -osrd  D:\GitHub\FPGA\FPGA_SoC\synthesis\synwork\FPGA_SoC_prem.srd  -qsap  D:\GitHub\FPGA\FPGA_SoC\synthesis\FPGA_SoC.sap  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  D:\GitHub\FPGA\FPGA_SoC\synthesis\syntmp\FPGA_SoC.plg  -osyn  D:\GitHub\FPGA\FPGA_SoC\synthesis\synwork\FPGA_SoC_prem.srd  -prjdir  D:\GitHub\FPGA\FPGA_SoC\synthesis\  -prjname  FPGA_SoC_syn  -log  D:\GitHub\FPGA\FPGA_SoC\synthesis\synlog\FPGA_SoC_premap.srr 
relcom:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_generic.exe -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S010T -package VF400 -grade -1 -maxfan 10000 -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\FPGA_SoC_premap.xml -top_level_module FPGA_SoC -oedif ..\FPGA_SoC.edn -conchk_prepass ..\FPGA_SoC_cck.rpt -freq 100.000 ..\synwork\FPGA_SoC_mult.srs -flow prepass -gcc_prepass -osrd ..\synwork\FPGA_SoC_prem.srd -qsap ..\FPGA_SoC.sap -devicelib C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v -ologparam FPGA_SoC.plg -osyn ..\synwork\FPGA_SoC_prem.srd -prjdir ..\ -prjname FPGA_SoC_syn -log ..\synlog\FPGA_SoC_premap.srr
rc:1 success:1 runtime:0
file:..\scratchproject.prs|io:o|time:1688713898|size:3750|exec:0|csum:
file:..\FPGA_SoC.edn|io:o|time:1688712078|size:1541740|exec:0|csum:
file:..\FPGA_SoC_cck.rpt|io:o|time:1688713901|size:3137|exec:0|csum:
file:..\synwork\FPGA_SoC_mult.srs|io:i|time:1688713900|size:19451|exec:0|csum:3BD1BB606B5AC9B687703BC076940FF6
file:..\synwork\FPGA_SoC_prem.srd|io:o|time:1688713901|size:163290|exec:0|csum:
file:..\FPGA_SoC.sap|io:o|time:1688713901|size:4424|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1508985798|size:16359|exec:0|csum:587C3C1194ED0BA18828F7023B991695
file:FPGA_SoC.plg|io:o|time:1688713901|size:0|exec:0|csum:
file:..\synwork\FPGA_SoC_prem.srd|io:o|time:1688713901|size:163290|exec:0|csum:
file:..\synlog\FPGA_SoC_premap.srr|io:o|time:1688713901|size:8135|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_generic.exe|io:i|time:1509330678|size:18200576|exec:1|csum:52A987FCAB41A5671D5E3B472F3B4626
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_generic.exe|io:i|time:1509332212|size:32918016|exec:1|csum:39651D4CAB7B7D4F35D4DD514D41AE95
