
Twis_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000078d8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08007a60  08007a60  00008a60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a98  08007a98  00009020  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08007a98  08007a98  00009020  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08007a98  08007a98  00009020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a98  08007a98  00008a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007a9c  08007a9c  00008a9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000020  20000000  08007aa0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009020  2**0
                  CONTENTS
 10 .bss          00000248  20000020  20000020  00009020  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000268  20000268  00009020  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009020  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015717  00000000  00000000  00009050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000033e1  00000000  00000000  0001e767  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011c0  00000000  00000000  00021b48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000dde  00000000  00000000  00022d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001cf85  00000000  00000000  00023ae6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018ec7  00000000  00000000  00040a6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a6b3b  00000000  00000000  00059932  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010046d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000495c  00000000  00000000  001004b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  00104e0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000020 	.word	0x20000020
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007a48 	.word	0x08007a48

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000024 	.word	0x20000024
 80001c4:	08007a48 	.word	0x08007a48

080001c8 <StartRx>:
static uint8_t rx_byte;
static uint8_t frame[FRAME_LEN];
static uint8_t idx = 0;

static void StartRx(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  (void)HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 80001cc:	2201      	movs	r2, #1
 80001ce:	4903      	ldr	r1, [pc, #12]	@ (80001dc <StartRx+0x14>)
 80001d0:	4803      	ldr	r0, [pc, #12]	@ (80001e0 <StartRx+0x18>)
 80001d2:	f006 fab4 	bl	800673e <HAL_UART_Receive_IT>
}
 80001d6:	bf00      	nop
 80001d8:	bd80      	pop	{r7, pc}
 80001da:	bf00      	nop
 80001dc:	2000003d 	.word	0x2000003d
 80001e0:	2000017c 	.word	0x2000017c

080001e4 <checksum_xor>:

static uint8_t checksum_xor(const uint8_t *p, uint8_t n)
{
 80001e4:	b480      	push	{r7}
 80001e6:	b085      	sub	sp, #20
 80001e8:	af00      	add	r7, sp, #0
 80001ea:	6078      	str	r0, [r7, #4]
 80001ec:	460b      	mov	r3, r1
 80001ee:	70fb      	strb	r3, [r7, #3]
  uint8_t c = 0;
 80001f0:	2300      	movs	r3, #0
 80001f2:	73fb      	strb	r3, [r7, #15]
  for (uint8_t i = 0; i < n; i++) c ^= p[i];
 80001f4:	2300      	movs	r3, #0
 80001f6:	73bb      	strb	r3, [r7, #14]
 80001f8:	e009      	b.n	800020e <checksum_xor+0x2a>
 80001fa:	7bbb      	ldrb	r3, [r7, #14]
 80001fc:	687a      	ldr	r2, [r7, #4]
 80001fe:	4413      	add	r3, r2
 8000200:	781a      	ldrb	r2, [r3, #0]
 8000202:	7bfb      	ldrb	r3, [r7, #15]
 8000204:	4053      	eors	r3, r2
 8000206:	73fb      	strb	r3, [r7, #15]
 8000208:	7bbb      	ldrb	r3, [r7, #14]
 800020a:	3301      	adds	r3, #1
 800020c:	73bb      	strb	r3, [r7, #14]
 800020e:	7bba      	ldrb	r2, [r7, #14]
 8000210:	78fb      	ldrb	r3, [r7, #3]
 8000212:	429a      	cmp	r2, r3
 8000214:	d3f1      	bcc.n	80001fa <checksum_xor+0x16>
  return c;
 8000216:	7bfb      	ldrb	r3, [r7, #15]
}
 8000218:	4618      	mov	r0, r3
 800021a:	3714      	adds	r7, #20
 800021c:	46bd      	mov	sp, r7
 800021e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000222:	4770      	bx	lr

08000224 <Comm_Init>:

void Comm_Init(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
  idx = 0;
 8000228:	4b04      	ldr	r3, [pc, #16]	@ (800023c <Comm_Init+0x18>)
 800022a:	2200      	movs	r2, #0
 800022c:	701a      	strb	r2, [r3, #0]
  g_keys_state = 0;
 800022e:	4b04      	ldr	r3, [pc, #16]	@ (8000240 <Comm_Init+0x1c>)
 8000230:	2200      	movs	r2, #0
 8000232:	701a      	strb	r2, [r3, #0]
  StartRx();
 8000234:	f7ff ffc8 	bl	80001c8 <StartRx>
}
 8000238:	bf00      	nop
 800023a:	bd80      	pop	{r7, pc}
 800023c:	20000043 	.word	0x20000043
 8000240:	2000003c 	.word	0x2000003c

08000244 <HAL_UART_RxCpltCallback>:
{
  
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b084      	sub	sp, #16
 8000248:	af00      	add	r7, sp, #0
 800024a:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART1) return;
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	4a28      	ldr	r2, [pc, #160]	@ (80002f4 <HAL_UART_RxCpltCallback+0xb0>)
 8000252:	4293      	cmp	r3, r2
 8000254:	d149      	bne.n	80002ea <HAL_UART_RxCpltCallback+0xa6>

  uint8_t b = rx_byte;
 8000256:	4b28      	ldr	r3, [pc, #160]	@ (80002f8 <HAL_UART_RxCpltCallback+0xb4>)
 8000258:	781b      	ldrb	r3, [r3, #0]
 800025a:	73fb      	strb	r3, [r7, #15]

  if (idx == 0) {
 800025c:	4b27      	ldr	r3, [pc, #156]	@ (80002fc <HAL_UART_RxCpltCallback+0xb8>)
 800025e:	781b      	ldrb	r3, [r3, #0]
 8000260:	2b00      	cmp	r3, #0
 8000262:	d10d      	bne.n	8000280 <HAL_UART_RxCpltCallback+0x3c>
    if (b == START_BYTE) {
 8000264:	7bfb      	ldrb	r3, [r7, #15]
 8000266:	2bab      	cmp	r3, #171	@ 0xab
 8000268:	d13c      	bne.n	80002e4 <HAL_UART_RxCpltCallback+0xa0>
      frame[idx++] = b;
 800026a:	4b24      	ldr	r3, [pc, #144]	@ (80002fc <HAL_UART_RxCpltCallback+0xb8>)
 800026c:	781b      	ldrb	r3, [r3, #0]
 800026e:	1c5a      	adds	r2, r3, #1
 8000270:	b2d1      	uxtb	r1, r2
 8000272:	4a22      	ldr	r2, [pc, #136]	@ (80002fc <HAL_UART_RxCpltCallback+0xb8>)
 8000274:	7011      	strb	r1, [r2, #0]
 8000276:	4619      	mov	r1, r3
 8000278:	4a21      	ldr	r2, [pc, #132]	@ (8000300 <HAL_UART_RxCpltCallback+0xbc>)
 800027a:	7bfb      	ldrb	r3, [r7, #15]
 800027c:	5453      	strb	r3, [r2, r1]
 800027e:	e031      	b.n	80002e4 <HAL_UART_RxCpltCallback+0xa0>
    }
  } else {
    frame[idx++] = b;
 8000280:	4b1e      	ldr	r3, [pc, #120]	@ (80002fc <HAL_UART_RxCpltCallback+0xb8>)
 8000282:	781b      	ldrb	r3, [r3, #0]
 8000284:	1c5a      	adds	r2, r3, #1
 8000286:	b2d1      	uxtb	r1, r2
 8000288:	4a1c      	ldr	r2, [pc, #112]	@ (80002fc <HAL_UART_RxCpltCallback+0xb8>)
 800028a:	7011      	strb	r1, [r2, #0]
 800028c:	4619      	mov	r1, r3
 800028e:	4a1c      	ldr	r2, [pc, #112]	@ (8000300 <HAL_UART_RxCpltCallback+0xbc>)
 8000290:	7bfb      	ldrb	r3, [r7, #15]
 8000292:	5453      	strb	r3, [r2, r1]

    if (idx >= FRAME_LEN) {
 8000294:	4b19      	ldr	r3, [pc, #100]	@ (80002fc <HAL_UART_RxCpltCallback+0xb8>)
 8000296:	781b      	ldrb	r3, [r3, #0]
 8000298:	2b02      	cmp	r3, #2
 800029a:	d923      	bls.n	80002e4 <HAL_UART_RxCpltCallback+0xa0>
      uint8_t state = frame[1] & 0x3F;
 800029c:	4b18      	ldr	r3, [pc, #96]	@ (8000300 <HAL_UART_RxCpltCallback+0xbc>)
 800029e:	785b      	ldrb	r3, [r3, #1]
 80002a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80002a4:	73bb      	strb	r3, [r7, #14]
      uint8_t chk   = frame[2];
 80002a6:	4b16      	ldr	r3, [pc, #88]	@ (8000300 <HAL_UART_RxCpltCallback+0xbc>)
 80002a8:	789b      	ldrb	r3, [r3, #2]
 80002aa:	737b      	strb	r3, [r7, #13]
      idx = 0;
 80002ac:	4b13      	ldr	r3, [pc, #76]	@ (80002fc <HAL_UART_RxCpltCallback+0xb8>)
 80002ae:	2200      	movs	r2, #0
 80002b0:	701a      	strb	r2, [r3, #0]

      if (((uint8_t)(state ^ 0xFF)) == chk) {
 80002b2:	7bbb      	ldrb	r3, [r7, #14]
 80002b4:	43db      	mvns	r3, r3
 80002b6:	b2db      	uxtb	r3, r3
 80002b8:	7b7a      	ldrb	r2, [r7, #13]
 80002ba:	429a      	cmp	r2, r3
 80002bc:	d112      	bne.n	80002e4 <HAL_UART_RxCpltCallback+0xa0>
        g_keys_state = state;
 80002be:	4a11      	ldr	r2, [pc, #68]	@ (8000304 <HAL_UART_RxCpltCallback+0xc0>)
 80002c0:	7bbb      	ldrb	r3, [r7, #14]
 80002c2:	7013      	strb	r3, [r2, #0]

        if (g_keys_state) {
 80002c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000304 <HAL_UART_RxCpltCallback+0xc0>)
 80002c6:	781b      	ldrb	r3, [r3, #0]
 80002c8:	b2db      	uxtb	r3, r3
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d005      	beq.n	80002da <HAL_UART_RxCpltCallback+0x96>
          HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 80002ce:	2201      	movs	r2, #1
 80002d0:	2108      	movs	r1, #8
 80002d2:	480d      	ldr	r0, [pc, #52]	@ (8000308 <HAL_UART_RxCpltCallback+0xc4>)
 80002d4:	f002 fb6e 	bl	80029b4 <HAL_GPIO_WritePin>
 80002d8:	e004      	b.n	80002e4 <HAL_UART_RxCpltCallback+0xa0>
        } else {
          HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80002da:	2200      	movs	r2, #0
 80002dc:	2108      	movs	r1, #8
 80002de:	480a      	ldr	r0, [pc, #40]	@ (8000308 <HAL_UART_RxCpltCallback+0xc4>)
 80002e0:	f002 fb68 	bl	80029b4 <HAL_GPIO_WritePin>
        }
      }
    }
  }

  StartRx();
 80002e4:	f7ff ff70 	bl	80001c8 <StartRx>
 80002e8:	e000      	b.n	80002ec <HAL_UART_RxCpltCallback+0xa8>
  if (huart->Instance != USART1) return;
 80002ea:	bf00      	nop
}
 80002ec:	3710      	adds	r7, #16
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bd80      	pop	{r7, pc}
 80002f2:	bf00      	nop
 80002f4:	40013800 	.word	0x40013800
 80002f8:	2000003d 	.word	0x2000003d
 80002fc:	20000043 	.word	0x20000043
 8000300:	20000040 	.word	0x20000040
 8000304:	2000003c 	.word	0x2000003c
 8000308:	48000400 	.word	0x48000400

0800030c <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	b082      	sub	sp, #8
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART1) return;
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a06      	ldr	r2, [pc, #24]	@ (8000334 <HAL_UART_ErrorCallback+0x28>)
 800031a:	4293      	cmp	r3, r2
 800031c:	d105      	bne.n	800032a <HAL_UART_ErrorCallback+0x1e>
  idx = 0;
 800031e:	4b06      	ldr	r3, [pc, #24]	@ (8000338 <HAL_UART_ErrorCallback+0x2c>)
 8000320:	2200      	movs	r2, #0
 8000322:	701a      	strb	r2, [r3, #0]
  StartRx();
 8000324:	f7ff ff50 	bl	80001c8 <StartRx>
 8000328:	e000      	b.n	800032c <HAL_UART_ErrorCallback+0x20>
  if (huart->Instance != USART1) return;
 800032a:	bf00      	nop
}
 800032c:	3708      	adds	r7, #8
 800032e:	46bd      	mov	sp, r7
 8000330:	bd80      	pop	{r7, pc}
 8000332:	bf00      	nop
 8000334:	40013800 	.word	0x40013800
 8000338:	20000043 	.word	0x20000043

0800033c <Comm_SendTelem11>:

void Comm_SendTelem11(const float v[11])
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b08e      	sub	sp, #56	@ 0x38
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
  
  uint8_t tx[1 + 1 + 1 + 44 + 1];
  tx[0] = START_BYTE;
 8000344:	23ab      	movs	r3, #171	@ 0xab
 8000346:	723b      	strb	r3, [r7, #8]
  tx[1] = MSG_TELEM;
 8000348:	23d2      	movs	r3, #210	@ 0xd2
 800034a:	727b      	strb	r3, [r7, #9]
  tx[2] = 44; // 11 floats
 800034c:	232c      	movs	r3, #44	@ 0x2c
 800034e:	72bb      	strb	r3, [r7, #10]

  memcpy(&tx[3], v, 44);
 8000350:	f107 0308 	add.w	r3, r7, #8
 8000354:	3303      	adds	r3, #3
 8000356:	222c      	movs	r2, #44	@ 0x2c
 8000358:	6879      	ldr	r1, [r7, #4]
 800035a:	4618      	mov	r0, r3
 800035c:	f007 fb66 	bl	8007a2c <memcpy>

  
  tx[3 + 44] = checksum_xor(&tx[1], 1 + 1 + 44);
 8000360:	f107 0308 	add.w	r3, r7, #8
 8000364:	3301      	adds	r3, #1
 8000366:	212e      	movs	r1, #46	@ 0x2e
 8000368:	4618      	mov	r0, r3
 800036a:	f7ff ff3b 	bl	80001e4 <checksum_xor>
 800036e:	4603      	mov	r3, r0
 8000370:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  HAL_UART_Transmit(&huart1, tx, sizeof(tx), 50);
 8000374:	f107 0108 	add.w	r1, r7, #8
 8000378:	2332      	movs	r3, #50	@ 0x32
 800037a:	2230      	movs	r2, #48	@ 0x30
 800037c:	4803      	ldr	r0, [pc, #12]	@ (800038c <Comm_SendTelem11+0x50>)
 800037e:	f006 f955 	bl	800662c <HAL_UART_Transmit>
}
 8000382:	bf00      	nop
 8000384:	3738      	adds	r7, #56	@ 0x38
 8000386:	46bd      	mov	sp, r7
 8000388:	bd80      	pop	{r7, pc}
 800038a:	bf00      	nop
 800038c:	2000017c 	.word	0x2000017c

08000390 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b088      	sub	sp, #32
 8000394:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000396:	f107 030c 	add.w	r3, r7, #12
 800039a:	2200      	movs	r2, #0
 800039c:	601a      	str	r2, [r3, #0]
 800039e:	605a      	str	r2, [r3, #4]
 80003a0:	609a      	str	r2, [r3, #8]
 80003a2:	60da      	str	r2, [r3, #12]
 80003a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003a6:	4b23      	ldr	r3, [pc, #140]	@ (8000434 <MX_GPIO_Init+0xa4>)
 80003a8:	695b      	ldr	r3, [r3, #20]
 80003aa:	4a22      	ldr	r2, [pc, #136]	@ (8000434 <MX_GPIO_Init+0xa4>)
 80003ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003b0:	6153      	str	r3, [r2, #20]
 80003b2:	4b20      	ldr	r3, [pc, #128]	@ (8000434 <MX_GPIO_Init+0xa4>)
 80003b4:	695b      	ldr	r3, [r3, #20]
 80003b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80003ba:	60bb      	str	r3, [r7, #8]
 80003bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003be:	4b1d      	ldr	r3, [pc, #116]	@ (8000434 <MX_GPIO_Init+0xa4>)
 80003c0:	695b      	ldr	r3, [r3, #20]
 80003c2:	4a1c      	ldr	r2, [pc, #112]	@ (8000434 <MX_GPIO_Init+0xa4>)
 80003c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80003c8:	6153      	str	r3, [r2, #20]
 80003ca:	4b1a      	ldr	r3, [pc, #104]	@ (8000434 <MX_GPIO_Init+0xa4>)
 80003cc:	695b      	ldr	r3, [r3, #20]
 80003ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80003d2:	607b      	str	r3, [r7, #4]
 80003d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, L_EN_Pin|R_DIR_Pin|L_DIR_Pin|GPIO_PIN_12, GPIO_PIN_RESET);
 80003d6:	2200      	movs	r2, #0
 80003d8:	f241 010e 	movw	r1, #4110	@ 0x100e
 80003dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003e0:	f002 fae8 	bl	80029b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|R_EN_Pin, GPIO_PIN_RESET);
 80003e4:	2200      	movs	r2, #0
 80003e6:	2118      	movs	r1, #24
 80003e8:	4813      	ldr	r0, [pc, #76]	@ (8000438 <MX_GPIO_Init+0xa8>)
 80003ea:	f002 fae3 	bl	80029b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : L_EN_Pin R_DIR_Pin L_DIR_Pin PA12 */
  GPIO_InitStruct.Pin = L_EN_Pin|R_DIR_Pin|L_DIR_Pin|GPIO_PIN_12;
 80003ee:	f241 030e 	movw	r3, #4110	@ 0x100e
 80003f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003f4:	2301      	movs	r3, #1
 80003f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003f8:	2300      	movs	r3, #0
 80003fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003fc:	2300      	movs	r3, #0
 80003fe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000400:	f107 030c 	add.w	r3, r7, #12
 8000404:	4619      	mov	r1, r3
 8000406:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800040a:	f002 f949 	bl	80026a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 R_EN_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_3|R_EN_Pin;
 800040e:	2318      	movs	r3, #24
 8000410:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000412:	2301      	movs	r3, #1
 8000414:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000416:	2300      	movs	r3, #0
 8000418:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800041a:	2300      	movs	r3, #0
 800041c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800041e:	f107 030c 	add.w	r3, r7, #12
 8000422:	4619      	mov	r1, r3
 8000424:	4804      	ldr	r0, [pc, #16]	@ (8000438 <MX_GPIO_Init+0xa8>)
 8000426:	f002 f93b 	bl	80026a0 <HAL_GPIO_Init>

}
 800042a:	bf00      	nop
 800042c:	3720      	adds	r7, #32
 800042e:	46bd      	mov	sp, r7
 8000430:	bd80      	pop	{r7, pc}
 8000432:	bf00      	nop
 8000434:	40021000 	.word	0x40021000
 8000438:	48000400 	.word	0x48000400

0800043c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000440:	4b1b      	ldr	r3, [pc, #108]	@ (80004b0 <MX_I2C1_Init+0x74>)
 8000442:	4a1c      	ldr	r2, [pc, #112]	@ (80004b4 <MX_I2C1_Init+0x78>)
 8000444:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8000446:	4b1a      	ldr	r3, [pc, #104]	@ (80004b0 <MX_I2C1_Init+0x74>)
 8000448:	4a1b      	ldr	r2, [pc, #108]	@ (80004b8 <MX_I2C1_Init+0x7c>)
 800044a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800044c:	4b18      	ldr	r3, [pc, #96]	@ (80004b0 <MX_I2C1_Init+0x74>)
 800044e:	2200      	movs	r2, #0
 8000450:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000452:	4b17      	ldr	r3, [pc, #92]	@ (80004b0 <MX_I2C1_Init+0x74>)
 8000454:	2201      	movs	r2, #1
 8000456:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000458:	4b15      	ldr	r3, [pc, #84]	@ (80004b0 <MX_I2C1_Init+0x74>)
 800045a:	2200      	movs	r2, #0
 800045c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800045e:	4b14      	ldr	r3, [pc, #80]	@ (80004b0 <MX_I2C1_Init+0x74>)
 8000460:	2200      	movs	r2, #0
 8000462:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000464:	4b12      	ldr	r3, [pc, #72]	@ (80004b0 <MX_I2C1_Init+0x74>)
 8000466:	2200      	movs	r2, #0
 8000468:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800046a:	4b11      	ldr	r3, [pc, #68]	@ (80004b0 <MX_I2C1_Init+0x74>)
 800046c:	2200      	movs	r2, #0
 800046e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000470:	4b0f      	ldr	r3, [pc, #60]	@ (80004b0 <MX_I2C1_Init+0x74>)
 8000472:	2200      	movs	r2, #0
 8000474:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000476:	480e      	ldr	r0, [pc, #56]	@ (80004b0 <MX_I2C1_Init+0x74>)
 8000478:	f002 fab4 	bl	80029e4 <HAL_I2C_Init>
 800047c:	4603      	mov	r3, r0
 800047e:	2b00      	cmp	r3, #0
 8000480:	d001      	beq.n	8000486 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000482:	f000 f91e 	bl	80006c2 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000486:	2100      	movs	r1, #0
 8000488:	4809      	ldr	r0, [pc, #36]	@ (80004b0 <MX_I2C1_Init+0x74>)
 800048a:	f003 f837 	bl	80034fc <HAL_I2CEx_ConfigAnalogFilter>
 800048e:	4603      	mov	r3, r0
 8000490:	2b00      	cmp	r3, #0
 8000492:	d001      	beq.n	8000498 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000494:	f000 f915 	bl	80006c2 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000498:	2100      	movs	r1, #0
 800049a:	4805      	ldr	r0, [pc, #20]	@ (80004b0 <MX_I2C1_Init+0x74>)
 800049c:	f003 f879 	bl	8003592 <HAL_I2CEx_ConfigDigitalFilter>
 80004a0:	4603      	mov	r3, r0
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d001      	beq.n	80004aa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80004a6:	f000 f90c 	bl	80006c2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80004aa:	bf00      	nop
 80004ac:	bd80      	pop	{r7, pc}
 80004ae:	bf00      	nop
 80004b0:	20000044 	.word	0x20000044
 80004b4:	40005400 	.word	0x40005400
 80004b8:	00201d2b 	.word	0x00201d2b

080004bc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	b08a      	sub	sp, #40	@ 0x28
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004c4:	f107 0314 	add.w	r3, r7, #20
 80004c8:	2200      	movs	r2, #0
 80004ca:	601a      	str	r2, [r3, #0]
 80004cc:	605a      	str	r2, [r3, #4]
 80004ce:	609a      	str	r2, [r3, #8]
 80004d0:	60da      	str	r2, [r3, #12]
 80004d2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	4a17      	ldr	r2, [pc, #92]	@ (8000538 <HAL_I2C_MspInit+0x7c>)
 80004da:	4293      	cmp	r3, r2
 80004dc:	d127      	bne.n	800052e <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80004de:	4b17      	ldr	r3, [pc, #92]	@ (800053c <HAL_I2C_MspInit+0x80>)
 80004e0:	695b      	ldr	r3, [r3, #20]
 80004e2:	4a16      	ldr	r2, [pc, #88]	@ (800053c <HAL_I2C_MspInit+0x80>)
 80004e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80004e8:	6153      	str	r3, [r2, #20]
 80004ea:	4b14      	ldr	r3, [pc, #80]	@ (800053c <HAL_I2C_MspInit+0x80>)
 80004ec:	695b      	ldr	r3, [r3, #20]
 80004ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80004f2:	613b      	str	r3, [r7, #16]
 80004f4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80004f6:	23c0      	movs	r3, #192	@ 0xc0
 80004f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80004fa:	2312      	movs	r3, #18
 80004fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004fe:	2300      	movs	r3, #0
 8000500:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000502:	2303      	movs	r3, #3
 8000504:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000506:	2304      	movs	r3, #4
 8000508:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800050a:	f107 0314 	add.w	r3, r7, #20
 800050e:	4619      	mov	r1, r3
 8000510:	480b      	ldr	r0, [pc, #44]	@ (8000540 <HAL_I2C_MspInit+0x84>)
 8000512:	f002 f8c5 	bl	80026a0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000516:	4b09      	ldr	r3, [pc, #36]	@ (800053c <HAL_I2C_MspInit+0x80>)
 8000518:	69db      	ldr	r3, [r3, #28]
 800051a:	4a08      	ldr	r2, [pc, #32]	@ (800053c <HAL_I2C_MspInit+0x80>)
 800051c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000520:	61d3      	str	r3, [r2, #28]
 8000522:	4b06      	ldr	r3, [pc, #24]	@ (800053c <HAL_I2C_MspInit+0x80>)
 8000524:	69db      	ldr	r3, [r3, #28]
 8000526:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800052a:	60fb      	str	r3, [r7, #12]
 800052c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800052e:	bf00      	nop
 8000530:	3728      	adds	r7, #40	@ 0x28
 8000532:	46bd      	mov	sp, r7
 8000534:	bd80      	pop	{r7, pc}
 8000536:	bf00      	nop
 8000538:	40005400 	.word	0x40005400
 800053c:	40021000 	.word	0x40021000
 8000540:	48000400 	.word	0x48000400

08000544 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b098      	sub	sp, #96	@ 0x60
 8000548:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800054a:	f001 fe91 	bl	8002270 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800054e:	f000 f85b 	bl	8000608 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000552:	f7ff ff1d 	bl	8000390 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000556:	f000 fa05 	bl	8000964 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800055a:	f000 fb53 	bl	8000c04 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800055e:	f000 f98b 	bl	8000878 <MX_TIM2_Init>
  MX_TIM1_Init();
 8000562:	f000 f92f 	bl	80007c4 <MX_TIM1_Init>
  MX_I2C1_Init();
 8000566:	f7ff ff69 	bl	800043c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  Comm_Init();
 800056a:	f7ff fe5b 	bl	8000224 <Comm_Init>
  uint32_t last_tx = 0;
 800056e:	2300      	movs	r3, #0
 8000570:	65fb      	str	r3, [r7, #92]	@ 0x5c

  Motors_Init();
 8000572:	f001 f8db 	bl	800172c <Motors_Init>

  Ultrasonic_Init(&htim1);
 8000576:	4822      	ldr	r0, [pc, #136]	@ (8000600 <main+0xbc>)
 8000578:	f001 fd92 	bl	80020a0 <Ultrasonic_Init>

  IMU_Init();
 800057c:	f000 fd24 	bl	8000fc8 <IMU_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	IMU_ReadData(&imu);
 8000580:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000584:	4618      	mov	r0, r3
 8000586:	f000 fea7 	bl	80012d8 <IMU_ReadData>

	float d_cm     = Ultrasonic_ReadDistanceCM();
 800058a:	f001 fda3 	bl	80020d4 <Ultrasonic_ReadDistanceCM>
 800058e:	ed87 0a16 	vstr	s0, [r7, #88]	@ 0x58
	float d_avg_cm = Ultrasonic_ReadDistanceAvg(5);
 8000592:	2005      	movs	r0, #5
 8000594:	f001 fdee 	bl	8002174 <Ultrasonic_ReadDistanceAvg>
 8000598:	ed87 0a15 	vstr	s0, [r7, #84]	@ 0x54

	Motors_Control(g_keys_state, imu.roll_degmean, d_avg_cm);
 800059c:	4b19      	ldr	r3, [pc, #100]	@ (8000604 <main+0xc0>)
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	b2db      	uxtb	r3, r3
 80005a2:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80005a6:	edd7 0a15 	vldr	s1, [r7, #84]	@ 0x54
 80005aa:	eeb0 0a67 	vmov.f32	s0, s15
 80005ae:	4618      	mov	r0, r3
 80005b0:	f001 fb3c 	bl	8001c2c <Motors_Control>

	uint32_t now = HAL_GetTick();
 80005b4:	f001 feb6 	bl	8002324 <HAL_GetTick>
 80005b8:	6538      	str	r0, [r7, #80]	@ 0x50
	if (now - last_tx >= 100) {   
 80005ba:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80005bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80005be:	1ad3      	subs	r3, r2, r3
 80005c0:	2b63      	cmp	r3, #99	@ 0x63
 80005c2:	d9dd      	bls.n	8000580 <main+0x3c>
	  last_tx = now;
 80005c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80005c6:	65fb      	str	r3, [r7, #92]	@ 0x5c

      float v[11] = {
	    imu.ax_g, imu.ay_g, imu.az_g,
 80005c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      float v[11] = {
 80005ca:	603b      	str	r3, [r7, #0]
	    imu.ax_g, imu.ay_g, imu.az_g,
 80005cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
      float v[11] = {
 80005ce:	607b      	str	r3, [r7, #4]
	    imu.ax_g, imu.ay_g, imu.az_g,
 80005d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      float v[11] = {
 80005d2:	60bb      	str	r3, [r7, #8]
	    imu.gx_dps, imu.gy_dps, imu.gz_dps,
 80005d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
      float v[11] = {
 80005d6:	60fb      	str	r3, [r7, #12]
	    imu.gx_dps, imu.gy_dps, imu.gz_dps,
 80005d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
      float v[11] = {
 80005da:	613b      	str	r3, [r7, #16]
	    imu.gx_dps, imu.gy_dps, imu.gz_dps,
 80005dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
      float v[11] = {
 80005de:	617b      	str	r3, [r7, #20]
	    imu.temp_c,
 80005e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
      float v[11] = {
 80005e2:	61bb      	str	r3, [r7, #24]
 80005e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80005e6:	61fb      	str	r3, [r7, #28]
	    d_cm,
	    imu.roll_deg,
 80005e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
      float v[11] = {
 80005ea:	623b      	str	r3, [r7, #32]
		imu.roll_degmean, //mean_roll_deg,
 80005ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
      float v[11] = {
 80005ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80005f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80005f2:	62bb      	str	r3, [r7, #40]	@ 0x28
	    d_avg_cm
	  };

	  Comm_SendTelem11(v);
 80005f4:	463b      	mov	r3, r7
 80005f6:	4618      	mov	r0, r3
 80005f8:	f7ff fea0 	bl	800033c <Comm_SendTelem11>
  {
 80005fc:	e7c0      	b.n	8000580 <main+0x3c>
 80005fe:	bf00      	nop
 8000600:	20000098 	.word	0x20000098
 8000604:	2000003c 	.word	0x2000003c

08000608 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b096      	sub	sp, #88	@ 0x58
 800060c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800060e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000612:	2228      	movs	r2, #40	@ 0x28
 8000614:	2100      	movs	r1, #0
 8000616:	4618      	mov	r0, r3
 8000618:	f007 f9dc 	bl	80079d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800061c:	f107 031c 	add.w	r3, r7, #28
 8000620:	2200      	movs	r2, #0
 8000622:	601a      	str	r2, [r3, #0]
 8000624:	605a      	str	r2, [r3, #4]
 8000626:	609a      	str	r2, [r3, #8]
 8000628:	60da      	str	r2, [r3, #12]
 800062a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800062c:	1d3b      	adds	r3, r7, #4
 800062e:	2200      	movs	r2, #0
 8000630:	601a      	str	r2, [r3, #0]
 8000632:	605a      	str	r2, [r3, #4]
 8000634:	609a      	str	r2, [r3, #8]
 8000636:	60da      	str	r2, [r3, #12]
 8000638:	611a      	str	r2, [r3, #16]
 800063a:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800063c:	2302      	movs	r3, #2
 800063e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000640:	2301      	movs	r3, #1
 8000642:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000644:	2310      	movs	r3, #16
 8000646:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000648:	2302      	movs	r3, #2
 800064a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800064c:	2300      	movs	r3, #0
 800064e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000650:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8000654:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000656:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800065a:	4618      	mov	r0, r3
 800065c:	f002 ffe6 	bl	800362c <HAL_RCC_OscConfig>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000666:	f000 f82c 	bl	80006c2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800066a:	230f      	movs	r3, #15
 800066c:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800066e:	2302      	movs	r3, #2
 8000670:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000672:	2380      	movs	r3, #128	@ 0x80
 8000674:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000676:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800067a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800067c:	2300      	movs	r3, #0
 800067e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000680:	f107 031c 	add.w	r3, r7, #28
 8000684:	2100      	movs	r1, #0
 8000686:	4618      	mov	r0, r3
 8000688:	f003 ffde 	bl	8004648 <HAL_RCC_ClockConfig>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000692:	f000 f816 	bl	80006c2 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 8000696:	f241 0321 	movw	r3, #4129	@ 0x1021
 800069a:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800069c:	2300      	movs	r3, #0
 800069e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80006a0:	2300      	movs	r3, #0
 80006a2:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80006a4:	2300      	movs	r3, #0
 80006a6:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006a8:	1d3b      	adds	r3, r7, #4
 80006aa:	4618      	mov	r0, r3
 80006ac:	f004 fa10 	bl	8004ad0 <HAL_RCCEx_PeriphCLKConfig>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d001      	beq.n	80006ba <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80006b6:	f000 f804 	bl	80006c2 <Error_Handler>
  }
}
 80006ba:	bf00      	nop
 80006bc:	3758      	adds	r7, #88	@ 0x58
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}

080006c2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006c2:	b480      	push	{r7}
 80006c4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006c6:	b672      	cpsid	i
}
 80006c8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006ca:	bf00      	nop
 80006cc:	e7fd      	b.n	80006ca <Error_Handler+0x8>
	...

080006d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b083      	sub	sp, #12
 80006d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006d6:	4b0f      	ldr	r3, [pc, #60]	@ (8000714 <HAL_MspInit+0x44>)
 80006d8:	699b      	ldr	r3, [r3, #24]
 80006da:	4a0e      	ldr	r2, [pc, #56]	@ (8000714 <HAL_MspInit+0x44>)
 80006dc:	f043 0301 	orr.w	r3, r3, #1
 80006e0:	6193      	str	r3, [r2, #24]
 80006e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000714 <HAL_MspInit+0x44>)
 80006e4:	699b      	ldr	r3, [r3, #24]
 80006e6:	f003 0301 	and.w	r3, r3, #1
 80006ea:	607b      	str	r3, [r7, #4]
 80006ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ee:	4b09      	ldr	r3, [pc, #36]	@ (8000714 <HAL_MspInit+0x44>)
 80006f0:	69db      	ldr	r3, [r3, #28]
 80006f2:	4a08      	ldr	r2, [pc, #32]	@ (8000714 <HAL_MspInit+0x44>)
 80006f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006f8:	61d3      	str	r3, [r2, #28]
 80006fa:	4b06      	ldr	r3, [pc, #24]	@ (8000714 <HAL_MspInit+0x44>)
 80006fc:	69db      	ldr	r3, [r3, #28]
 80006fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000702:	603b      	str	r3, [r7, #0]
 8000704:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000706:	bf00      	nop
 8000708:	370c      	adds	r7, #12
 800070a:	46bd      	mov	sp, r7
 800070c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	40021000 	.word	0x40021000

08000718 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000718:	b480      	push	{r7}
 800071a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800071c:	bf00      	nop
 800071e:	e7fd      	b.n	800071c <NMI_Handler+0x4>

08000720 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000724:	bf00      	nop
 8000726:	e7fd      	b.n	8000724 <HardFault_Handler+0x4>

08000728 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800072c:	bf00      	nop
 800072e:	e7fd      	b.n	800072c <MemManage_Handler+0x4>

08000730 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000734:	bf00      	nop
 8000736:	e7fd      	b.n	8000734 <BusFault_Handler+0x4>

08000738 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800073c:	bf00      	nop
 800073e:	e7fd      	b.n	800073c <UsageFault_Handler+0x4>

08000740 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000744:	bf00      	nop
 8000746:	46bd      	mov	sp, r7
 8000748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074c:	4770      	bx	lr

0800074e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800074e:	b480      	push	{r7}
 8000750:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000752:	bf00      	nop
 8000754:	46bd      	mov	sp, r7
 8000756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075a:	4770      	bx	lr

0800075c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000760:	bf00      	nop
 8000762:	46bd      	mov	sp, r7
 8000764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000768:	4770      	bx	lr

0800076a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800076a:	b580      	push	{r7, lr}
 800076c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800076e:	f001 fdc5 	bl	80022fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000772:	bf00      	nop
 8000774:	bd80      	pop	{r7, pc}
	...

08000778 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800077c:	4802      	ldr	r0, [pc, #8]	@ (8000788 <TIM1_CC_IRQHandler+0x10>)
 800077e:	f004 fdaa 	bl	80052d6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8000782:	bf00      	nop
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	20000098 	.word	0x20000098

0800078c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
  */
void USART1_IRQHandler(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000790:	4802      	ldr	r0, [pc, #8]	@ (800079c <USART1_IRQHandler+0x10>)
 8000792:	f006 f819 	bl	80067c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000796:	bf00      	nop
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	2000017c 	.word	0x2000017c

080007a0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80007a4:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <SystemInit+0x20>)
 80007a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007aa:	4a05      	ldr	r2, [pc, #20]	@ (80007c0 <SystemInit+0x20>)
 80007ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80007b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	e000ed00 	.word	0xe000ed00

080007c4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b088      	sub	sp, #32
 80007c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007ca:	f107 0314 	add.w	r3, r7, #20
 80007ce:	2200      	movs	r2, #0
 80007d0:	601a      	str	r2, [r3, #0]
 80007d2:	605a      	str	r2, [r3, #4]
 80007d4:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80007d6:	1d3b      	adds	r3, r7, #4
 80007d8:	2200      	movs	r2, #0
 80007da:	601a      	str	r2, [r3, #0]
 80007dc:	605a      	str	r2, [r3, #4]
 80007de:	609a      	str	r2, [r3, #8]
 80007e0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80007e2:	4b23      	ldr	r3, [pc, #140]	@ (8000870 <MX_TIM1_Init+0xac>)
 80007e4:	4a23      	ldr	r2, [pc, #140]	@ (8000874 <MX_TIM1_Init+0xb0>)
 80007e6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 80007e8:	4b21      	ldr	r3, [pc, #132]	@ (8000870 <MX_TIM1_Init+0xac>)
 80007ea:	2247      	movs	r2, #71	@ 0x47
 80007ec:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007ee:	4b20      	ldr	r3, [pc, #128]	@ (8000870 <MX_TIM1_Init+0xac>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80007f4:	4b1e      	ldr	r3, [pc, #120]	@ (8000870 <MX_TIM1_Init+0xac>)
 80007f6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80007fa:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007fc:	4b1c      	ldr	r3, [pc, #112]	@ (8000870 <MX_TIM1_Init+0xac>)
 80007fe:	2200      	movs	r2, #0
 8000800:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0xfff-1;
 8000802:	4b1b      	ldr	r3, [pc, #108]	@ (8000870 <MX_TIM1_Init+0xac>)
 8000804:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8000808:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800080a:	4b19      	ldr	r3, [pc, #100]	@ (8000870 <MX_TIM1_Init+0xac>)
 800080c:	2200      	movs	r2, #0
 800080e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8000810:	4817      	ldr	r0, [pc, #92]	@ (8000870 <MX_TIM1_Init+0xac>)
 8000812:	f004 fd09 	bl	8005228 <HAL_TIM_IC_Init>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 800081c:	f7ff ff51 	bl	80006c2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000820:	2300      	movs	r3, #0
 8000822:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000824:	2300      	movs	r3, #0
 8000826:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000828:	2300      	movs	r3, #0
 800082a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800082c:	f107 0314 	add.w	r3, r7, #20
 8000830:	4619      	mov	r1, r3
 8000832:	480f      	ldr	r0, [pc, #60]	@ (8000870 <MX_TIM1_Init+0xac>)
 8000834:	f005 fe20 	bl	8006478 <HAL_TIMEx_MasterConfigSynchronization>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 800083e:	f7ff ff40 	bl	80006c2 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000842:	2300      	movs	r3, #0
 8000844:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000846:	2301      	movs	r3, #1
 8000848:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800084a:	2300      	movs	r3, #0
 800084c:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800084e:	2300      	movs	r3, #0
 8000850:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000852:	1d3b      	adds	r3, r7, #4
 8000854:	2200      	movs	r2, #0
 8000856:	4619      	mov	r1, r3
 8000858:	4805      	ldr	r0, [pc, #20]	@ (8000870 <MX_TIM1_Init+0xac>)
 800085a:	f004 fe3e 	bl	80054da <HAL_TIM_IC_ConfigChannel>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8000864:	f7ff ff2d 	bl	80006c2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000868:	bf00      	nop
 800086a:	3720      	adds	r7, #32
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	20000098 	.word	0x20000098
 8000874:	40012c00 	.word	0x40012c00

08000878 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b08e      	sub	sp, #56	@ 0x38
 800087c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800087e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000882:	2200      	movs	r2, #0
 8000884:	601a      	str	r2, [r3, #0]
 8000886:	605a      	str	r2, [r3, #4]
 8000888:	609a      	str	r2, [r3, #8]
 800088a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800088c:	f107 031c 	add.w	r3, r7, #28
 8000890:	2200      	movs	r2, #0
 8000892:	601a      	str	r2, [r3, #0]
 8000894:	605a      	str	r2, [r3, #4]
 8000896:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000898:	463b      	mov	r3, r7
 800089a:	2200      	movs	r2, #0
 800089c:	601a      	str	r2, [r3, #0]
 800089e:	605a      	str	r2, [r3, #4]
 80008a0:	609a      	str	r2, [r3, #8]
 80008a2:	60da      	str	r2, [r3, #12]
 80008a4:	611a      	str	r2, [r3, #16]
 80008a6:	615a      	str	r2, [r3, #20]
 80008a8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008aa:	4b2d      	ldr	r3, [pc, #180]	@ (8000960 <MX_TIM2_Init+0xe8>)
 80008ac:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008b0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80008b2:	4b2b      	ldr	r3, [pc, #172]	@ (8000960 <MX_TIM2_Init+0xe8>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008b8:	4b29      	ldr	r3, [pc, #164]	@ (8000960 <MX_TIM2_Init+0xe8>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80008be:	4b28      	ldr	r3, [pc, #160]	@ (8000960 <MX_TIM2_Init+0xe8>)
 80008c0:	f04f 32ff 	mov.w	r2, #4294967295
 80008c4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008c6:	4b26      	ldr	r3, [pc, #152]	@ (8000960 <MX_TIM2_Init+0xe8>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008cc:	4b24      	ldr	r3, [pc, #144]	@ (8000960 <MX_TIM2_Init+0xe8>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80008d2:	4823      	ldr	r0, [pc, #140]	@ (8000960 <MX_TIM2_Init+0xe8>)
 80008d4:	f004 fa20 	bl	8004d18 <HAL_TIM_Base_Init>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80008de:	f7ff fef0 	bl	80006c2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80008e8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008ec:	4619      	mov	r1, r3
 80008ee:	481c      	ldr	r0, [pc, #112]	@ (8000960 <MX_TIM2_Init+0xe8>)
 80008f0:	f004 ffcb 	bl	800588a <HAL_TIM_ConfigClockSource>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d001      	beq.n	80008fe <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80008fa:	f7ff fee2 	bl	80006c2 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80008fe:	4818      	ldr	r0, [pc, #96]	@ (8000960 <MX_TIM2_Init+0xe8>)
 8000900:	f004 fab6 	bl	8004e70 <HAL_TIM_PWM_Init>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800090a:	f7ff feda 	bl	80006c2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800090e:	2300      	movs	r3, #0
 8000910:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000912:	2300      	movs	r3, #0
 8000914:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000916:	f107 031c 	add.w	r3, r7, #28
 800091a:	4619      	mov	r1, r3
 800091c:	4810      	ldr	r0, [pc, #64]	@ (8000960 <MX_TIM2_Init+0xe8>)
 800091e:	f005 fdab 	bl	8006478 <HAL_TIMEx_MasterConfigSynchronization>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d001      	beq.n	800092c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000928:	f7ff fecb 	bl	80006c2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800092c:	2360      	movs	r3, #96	@ 0x60
 800092e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000930:	2300      	movs	r3, #0
 8000932:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000934:	2300      	movs	r3, #0
 8000936:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000938:	2300      	movs	r3, #0
 800093a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800093c:	463b      	mov	r3, r7
 800093e:	2200      	movs	r2, #0
 8000940:	4619      	mov	r1, r3
 8000942:	4807      	ldr	r0, [pc, #28]	@ (8000960 <MX_TIM2_Init+0xe8>)
 8000944:	f004 fe66 	bl	8005614 <HAL_TIM_PWM_ConfigChannel>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d001      	beq.n	8000952 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800094e:	f7ff feb8 	bl	80006c2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000952:	4803      	ldr	r0, [pc, #12]	@ (8000960 <MX_TIM2_Init+0xe8>)
 8000954:	f000 f8fc 	bl	8000b50 <HAL_TIM_MspPostInit>

}
 8000958:	bf00      	nop
 800095a:	3738      	adds	r7, #56	@ 0x38
 800095c:	46bd      	mov	sp, r7
 800095e:	bd80      	pop	{r7, pc}
 8000960:	200000e4 	.word	0x200000e4

08000964 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b08e      	sub	sp, #56	@ 0x38
 8000968:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800096a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800096e:	2200      	movs	r2, #0
 8000970:	601a      	str	r2, [r3, #0]
 8000972:	605a      	str	r2, [r3, #4]
 8000974:	609a      	str	r2, [r3, #8]
 8000976:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000978:	f107 031c 	add.w	r3, r7, #28
 800097c:	2200      	movs	r2, #0
 800097e:	601a      	str	r2, [r3, #0]
 8000980:	605a      	str	r2, [r3, #4]
 8000982:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000984:	463b      	mov	r3, r7
 8000986:	2200      	movs	r2, #0
 8000988:	601a      	str	r2, [r3, #0]
 800098a:	605a      	str	r2, [r3, #4]
 800098c:	609a      	str	r2, [r3, #8]
 800098e:	60da      	str	r2, [r3, #12]
 8000990:	611a      	str	r2, [r3, #16]
 8000992:	615a      	str	r2, [r3, #20]
 8000994:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000996:	4b2d      	ldr	r3, [pc, #180]	@ (8000a4c <MX_TIM3_Init+0xe8>)
 8000998:	4a2d      	ldr	r2, [pc, #180]	@ (8000a50 <MX_TIM3_Init+0xec>)
 800099a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800099c:	4b2b      	ldr	r3, [pc, #172]	@ (8000a4c <MX_TIM3_Init+0xe8>)
 800099e:	2200      	movs	r2, #0
 80009a0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009a2:	4b2a      	ldr	r3, [pc, #168]	@ (8000a4c <MX_TIM3_Init+0xe8>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80009a8:	4b28      	ldr	r3, [pc, #160]	@ (8000a4c <MX_TIM3_Init+0xe8>)
 80009aa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80009ae:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009b0:	4b26      	ldr	r3, [pc, #152]	@ (8000a4c <MX_TIM3_Init+0xe8>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009b6:	4b25      	ldr	r3, [pc, #148]	@ (8000a4c <MX_TIM3_Init+0xe8>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80009bc:	4823      	ldr	r0, [pc, #140]	@ (8000a4c <MX_TIM3_Init+0xe8>)
 80009be:	f004 f9ab 	bl	8004d18 <HAL_TIM_Base_Init>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80009c8:	f7ff fe7b 	bl	80006c2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80009d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80009d6:	4619      	mov	r1, r3
 80009d8:	481c      	ldr	r0, [pc, #112]	@ (8000a4c <MX_TIM3_Init+0xe8>)
 80009da:	f004 ff56 	bl	800588a <HAL_TIM_ConfigClockSource>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d001      	beq.n	80009e8 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80009e4:	f7ff fe6d 	bl	80006c2 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80009e8:	4818      	ldr	r0, [pc, #96]	@ (8000a4c <MX_TIM3_Init+0xe8>)
 80009ea:	f004 fa41 	bl	8004e70 <HAL_TIM_PWM_Init>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d001      	beq.n	80009f8 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80009f4:	f7ff fe65 	bl	80006c2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009f8:	2300      	movs	r3, #0
 80009fa:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009fc:	2300      	movs	r3, #0
 80009fe:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a00:	f107 031c 	add.w	r3, r7, #28
 8000a04:	4619      	mov	r1, r3
 8000a06:	4811      	ldr	r0, [pc, #68]	@ (8000a4c <MX_TIM3_Init+0xe8>)
 8000a08:	f005 fd36 	bl	8006478 <HAL_TIMEx_MasterConfigSynchronization>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000a12:	f7ff fe56 	bl	80006c2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a16:	2360      	movs	r3, #96	@ 0x60
 8000a18:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a22:	2300      	movs	r3, #0
 8000a24:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a26:	463b      	mov	r3, r7
 8000a28:	2204      	movs	r2, #4
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	4807      	ldr	r0, [pc, #28]	@ (8000a4c <MX_TIM3_Init+0xe8>)
 8000a2e:	f004 fdf1 	bl	8005614 <HAL_TIM_PWM_ConfigChannel>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000a38:	f7ff fe43 	bl	80006c2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000a3c:	4803      	ldr	r0, [pc, #12]	@ (8000a4c <MX_TIM3_Init+0xe8>)
 8000a3e:	f000 f887 	bl	8000b50 <HAL_TIM_MspPostInit>

}
 8000a42:	bf00      	nop
 8000a44:	3738      	adds	r7, #56	@ 0x38
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	20000130 	.word	0x20000130
 8000a50:	40000400 	.word	0x40000400

08000a54 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b08a      	sub	sp, #40	@ 0x28
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a5c:	f107 0314 	add.w	r3, r7, #20
 8000a60:	2200      	movs	r2, #0
 8000a62:	601a      	str	r2, [r3, #0]
 8000a64:	605a      	str	r2, [r3, #4]
 8000a66:	609a      	str	r2, [r3, #8]
 8000a68:	60da      	str	r2, [r3, #12]
 8000a6a:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM1)
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4a1c      	ldr	r2, [pc, #112]	@ (8000ae4 <HAL_TIM_IC_MspInit+0x90>)
 8000a72:	4293      	cmp	r3, r2
 8000a74:	d131      	bne.n	8000ada <HAL_TIM_IC_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000a76:	4b1c      	ldr	r3, [pc, #112]	@ (8000ae8 <HAL_TIM_IC_MspInit+0x94>)
 8000a78:	699b      	ldr	r3, [r3, #24]
 8000a7a:	4a1b      	ldr	r2, [pc, #108]	@ (8000ae8 <HAL_TIM_IC_MspInit+0x94>)
 8000a7c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000a80:	6193      	str	r3, [r2, #24]
 8000a82:	4b19      	ldr	r3, [pc, #100]	@ (8000ae8 <HAL_TIM_IC_MspInit+0x94>)
 8000a84:	699b      	ldr	r3, [r3, #24]
 8000a86:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000a8a:	613b      	str	r3, [r7, #16]
 8000a8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a8e:	4b16      	ldr	r3, [pc, #88]	@ (8000ae8 <HAL_TIM_IC_MspInit+0x94>)
 8000a90:	695b      	ldr	r3, [r3, #20]
 8000a92:	4a15      	ldr	r2, [pc, #84]	@ (8000ae8 <HAL_TIM_IC_MspInit+0x94>)
 8000a94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a98:	6153      	str	r3, [r2, #20]
 8000a9a:	4b13      	ldr	r3, [pc, #76]	@ (8000ae8 <HAL_TIM_IC_MspInit+0x94>)
 8000a9c:	695b      	ldr	r3, [r3, #20]
 8000a9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000aa2:	60fb      	str	r3, [r7, #12]
 8000aa4:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000aa6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000aaa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aac:	2302      	movs	r3, #2
 8000aae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8000ab8:	2306      	movs	r3, #6
 8000aba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000abc:	f107 0314 	add.w	r3, r7, #20
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ac6:	f001 fdeb 	bl	80026a0 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8000aca:	2200      	movs	r2, #0
 8000acc:	2100      	movs	r1, #0
 8000ace:	201b      	movs	r0, #27
 8000ad0:	f001 fd33 	bl	800253a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8000ad4:	201b      	movs	r0, #27
 8000ad6:	f001 fd4c 	bl	8002572 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000ada:	bf00      	nop
 8000adc:	3728      	adds	r7, #40	@ 0x28
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	40012c00 	.word	0x40012c00
 8000ae8:	40021000 	.word	0x40021000

08000aec <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000aec:	b480      	push	{r7}
 8000aee:	b085      	sub	sp, #20
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000afc:	d10c      	bne.n	8000b18 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000afe:	4b12      	ldr	r3, [pc, #72]	@ (8000b48 <HAL_TIM_Base_MspInit+0x5c>)
 8000b00:	69db      	ldr	r3, [r3, #28]
 8000b02:	4a11      	ldr	r2, [pc, #68]	@ (8000b48 <HAL_TIM_Base_MspInit+0x5c>)
 8000b04:	f043 0301 	orr.w	r3, r3, #1
 8000b08:	61d3      	str	r3, [r2, #28]
 8000b0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000b48 <HAL_TIM_Base_MspInit+0x5c>)
 8000b0c:	69db      	ldr	r3, [r3, #28]
 8000b0e:	f003 0301 	and.w	r3, r3, #1
 8000b12:	60fb      	str	r3, [r7, #12]
 8000b14:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000b16:	e010      	b.n	8000b3a <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM3)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a0b      	ldr	r2, [pc, #44]	@ (8000b4c <HAL_TIM_Base_MspInit+0x60>)
 8000b1e:	4293      	cmp	r3, r2
 8000b20:	d10b      	bne.n	8000b3a <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000b22:	4b09      	ldr	r3, [pc, #36]	@ (8000b48 <HAL_TIM_Base_MspInit+0x5c>)
 8000b24:	69db      	ldr	r3, [r3, #28]
 8000b26:	4a08      	ldr	r2, [pc, #32]	@ (8000b48 <HAL_TIM_Base_MspInit+0x5c>)
 8000b28:	f043 0302 	orr.w	r3, r3, #2
 8000b2c:	61d3      	str	r3, [r2, #28]
 8000b2e:	4b06      	ldr	r3, [pc, #24]	@ (8000b48 <HAL_TIM_Base_MspInit+0x5c>)
 8000b30:	69db      	ldr	r3, [r3, #28]
 8000b32:	f003 0302 	and.w	r3, r3, #2
 8000b36:	60bb      	str	r3, [r7, #8]
 8000b38:	68bb      	ldr	r3, [r7, #8]
}
 8000b3a:	bf00      	nop
 8000b3c:	3714      	adds	r7, #20
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop
 8000b48:	40021000 	.word	0x40021000
 8000b4c:	40000400 	.word	0x40000400

08000b50 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b08a      	sub	sp, #40	@ 0x28
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b58:	f107 0314 	add.w	r3, r7, #20
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	601a      	str	r2, [r3, #0]
 8000b60:	605a      	str	r2, [r3, #4]
 8000b62:	609a      	str	r2, [r3, #8]
 8000b64:	60da      	str	r2, [r3, #12]
 8000b66:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b70:	d11d      	bne.n	8000bae <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b72:	4b22      	ldr	r3, [pc, #136]	@ (8000bfc <HAL_TIM_MspPostInit+0xac>)
 8000b74:	695b      	ldr	r3, [r3, #20]
 8000b76:	4a21      	ldr	r2, [pc, #132]	@ (8000bfc <HAL_TIM_MspPostInit+0xac>)
 8000b78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b7c:	6153      	str	r3, [r2, #20]
 8000b7e:	4b1f      	ldr	r3, [pc, #124]	@ (8000bfc <HAL_TIM_MspPostInit+0xac>)
 8000b80:	695b      	ldr	r3, [r3, #20]
 8000b82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b86:	613b      	str	r3, [r7, #16]
 8000b88:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = L_PWM_Pin;
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b8e:	2302      	movs	r3, #2
 8000b90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b92:	2300      	movs	r3, #0
 8000b94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b96:	2300      	movs	r3, #0
 8000b98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(L_PWM_GPIO_Port, &GPIO_InitStruct);
 8000b9e:	f107 0314 	add.w	r3, r7, #20
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ba8:	f001 fd7a 	bl	80026a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000bac:	e021      	b.n	8000bf2 <HAL_TIM_MspPostInit+0xa2>
  else if(timHandle->Instance==TIM3)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4a13      	ldr	r2, [pc, #76]	@ (8000c00 <HAL_TIM_MspPostInit+0xb0>)
 8000bb4:	4293      	cmp	r3, r2
 8000bb6:	d11c      	bne.n	8000bf2 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb8:	4b10      	ldr	r3, [pc, #64]	@ (8000bfc <HAL_TIM_MspPostInit+0xac>)
 8000bba:	695b      	ldr	r3, [r3, #20]
 8000bbc:	4a0f      	ldr	r2, [pc, #60]	@ (8000bfc <HAL_TIM_MspPostInit+0xac>)
 8000bbe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bc2:	6153      	str	r3, [r2, #20]
 8000bc4:	4b0d      	ldr	r3, [pc, #52]	@ (8000bfc <HAL_TIM_MspPostInit+0xac>)
 8000bc6:	695b      	ldr	r3, [r3, #20]
 8000bc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bcc:	60fb      	str	r3, [r7, #12]
 8000bce:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = R_PWM_Pin;
 8000bd0:	2380      	movs	r3, #128	@ 0x80
 8000bd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd4:	2302      	movs	r3, #2
 8000bd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000be0:	2302      	movs	r3, #2
 8000be2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(R_PWM_GPIO_Port, &GPIO_InitStruct);
 8000be4:	f107 0314 	add.w	r3, r7, #20
 8000be8:	4619      	mov	r1, r3
 8000bea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bee:	f001 fd57 	bl	80026a0 <HAL_GPIO_Init>
}
 8000bf2:	bf00      	nop
 8000bf4:	3728      	adds	r7, #40	@ 0x28
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	40021000 	.word	0x40021000
 8000c00:	40000400 	.word	0x40000400

08000c04 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c08:	4b14      	ldr	r3, [pc, #80]	@ (8000c5c <MX_USART1_UART_Init+0x58>)
 8000c0a:	4a15      	ldr	r2, [pc, #84]	@ (8000c60 <MX_USART1_UART_Init+0x5c>)
 8000c0c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c0e:	4b13      	ldr	r3, [pc, #76]	@ (8000c5c <MX_USART1_UART_Init+0x58>)
 8000c10:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c14:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c16:	4b11      	ldr	r3, [pc, #68]	@ (8000c5c <MX_USART1_UART_Init+0x58>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c1c:	4b0f      	ldr	r3, [pc, #60]	@ (8000c5c <MX_USART1_UART_Init+0x58>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c22:	4b0e      	ldr	r3, [pc, #56]	@ (8000c5c <MX_USART1_UART_Init+0x58>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c28:	4b0c      	ldr	r3, [pc, #48]	@ (8000c5c <MX_USART1_UART_Init+0x58>)
 8000c2a:	220c      	movs	r2, #12
 8000c2c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000c5c <MX_USART1_UART_Init+0x58>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c34:	4b09      	ldr	r3, [pc, #36]	@ (8000c5c <MX_USART1_UART_Init+0x58>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c3a:	4b08      	ldr	r3, [pc, #32]	@ (8000c5c <MX_USART1_UART_Init+0x58>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c40:	4b06      	ldr	r3, [pc, #24]	@ (8000c5c <MX_USART1_UART_Init+0x58>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c46:	4805      	ldr	r0, [pc, #20]	@ (8000c5c <MX_USART1_UART_Init+0x58>)
 8000c48:	f005 fca2 	bl	8006590 <HAL_UART_Init>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d001      	beq.n	8000c56 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000c52:	f7ff fd36 	bl	80006c2 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c56:	bf00      	nop
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	2000017c 	.word	0x2000017c
 8000c60:	40013800 	.word	0x40013800

08000c64 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b08a      	sub	sp, #40	@ 0x28
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c6c:	f107 0314 	add.w	r3, r7, #20
 8000c70:	2200      	movs	r2, #0
 8000c72:	601a      	str	r2, [r3, #0]
 8000c74:	605a      	str	r2, [r3, #4]
 8000c76:	609a      	str	r2, [r3, #8]
 8000c78:	60da      	str	r2, [r3, #12]
 8000c7a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a1c      	ldr	r2, [pc, #112]	@ (8000cf4 <HAL_UART_MspInit+0x90>)
 8000c82:	4293      	cmp	r3, r2
 8000c84:	d131      	bne.n	8000cea <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c86:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf8 <HAL_UART_MspInit+0x94>)
 8000c88:	699b      	ldr	r3, [r3, #24]
 8000c8a:	4a1b      	ldr	r2, [pc, #108]	@ (8000cf8 <HAL_UART_MspInit+0x94>)
 8000c8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c90:	6193      	str	r3, [r2, #24]
 8000c92:	4b19      	ldr	r3, [pc, #100]	@ (8000cf8 <HAL_UART_MspInit+0x94>)
 8000c94:	699b      	ldr	r3, [r3, #24]
 8000c96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c9a:	613b      	str	r3, [r7, #16]
 8000c9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c9e:	4b16      	ldr	r3, [pc, #88]	@ (8000cf8 <HAL_UART_MspInit+0x94>)
 8000ca0:	695b      	ldr	r3, [r3, #20]
 8000ca2:	4a15      	ldr	r2, [pc, #84]	@ (8000cf8 <HAL_UART_MspInit+0x94>)
 8000ca4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ca8:	6153      	str	r3, [r2, #20]
 8000caa:	4b13      	ldr	r3, [pc, #76]	@ (8000cf8 <HAL_UART_MspInit+0x94>)
 8000cac:	695b      	ldr	r3, [r3, #20]
 8000cae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cb2:	60fb      	str	r3, [r7, #12]
 8000cb4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000cb6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000cba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cbc:	2302      	movs	r3, #2
 8000cbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cc4:	2303      	movs	r3, #3
 8000cc6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000cc8:	2307      	movs	r3, #7
 8000cca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ccc:	f107 0314 	add.w	r3, r7, #20
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cd6:	f001 fce3 	bl	80026a0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2100      	movs	r1, #0
 8000cde:	2025      	movs	r0, #37	@ 0x25
 8000ce0:	f001 fc2b 	bl	800253a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000ce4:	2025      	movs	r0, #37	@ 0x25
 8000ce6:	f001 fc44 	bl	8002572 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000cea:	bf00      	nop
 8000cec:	3728      	adds	r7, #40	@ 0x28
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40013800 	.word	0x40013800
 8000cf8:	40021000 	.word	0x40021000

08000cfc <filter_reset>:
} AvgFilter;

static AvgFilter f_ay_deg;

static void filter_reset(AvgFilter *f)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b085      	sub	sp, #20
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  for (int i = 0; i < IMU_AVG_N; i++) f->buf[i] = 0.0f;
 8000d04:	2300      	movs	r3, #0
 8000d06:	60fb      	str	r3, [r7, #12]
 8000d08:	e009      	b.n	8000d1e <filter_reset+0x22>
 8000d0a:	687a      	ldr	r2, [r7, #4]
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	009b      	lsls	r3, r3, #2
 8000d10:	4413      	add	r3, r2
 8000d12:	f04f 0200 	mov.w	r2, #0
 8000d16:	601a      	str	r2, [r3, #0]
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	3301      	adds	r3, #1
 8000d1c:	60fb      	str	r3, [r7, #12]
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	2b04      	cmp	r3, #4
 8000d22:	ddf2      	ble.n	8000d0a <filter_reset+0xe>
  f->idx = 0;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	2200      	movs	r2, #0
 8000d28:	751a      	strb	r2, [r3, #20]
  f->cnt = 0;
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	755a      	strb	r2, [r3, #21]

}
 8000d30:	bf00      	nop
 8000d32:	3714      	adds	r7, #20
 8000d34:	46bd      	mov	sp, r7
 8000d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3a:	4770      	bx	lr

08000d3c <filter_prefill>:

static void filter_prefill(AvgFilter *f, float val)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b085      	sub	sp, #20
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
 8000d44:	ed87 0a00 	vstr	s0, [r7]
  for (int i = 0; i < IMU_AVG_N; i++) f->buf[i] = val;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	60fb      	str	r3, [r7, #12]
 8000d4c:	e008      	b.n	8000d60 <filter_prefill+0x24>
 8000d4e:	687a      	ldr	r2, [r7, #4]
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	009b      	lsls	r3, r3, #2
 8000d54:	4413      	add	r3, r2
 8000d56:	683a      	ldr	r2, [r7, #0]
 8000d58:	601a      	str	r2, [r3, #0]
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	60fb      	str	r3, [r7, #12]
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	2b04      	cmp	r3, #4
 8000d64:	ddf3      	ble.n	8000d4e <filter_prefill+0x12>
  f->idx = 0;
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	2200      	movs	r2, #0
 8000d6a:	751a      	strb	r2, [r3, #20]
  f->cnt = IMU_AVG_N;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	2205      	movs	r2, #5
 8000d70:	755a      	strb	r2, [r3, #21]
}
 8000d72:	bf00      	nop
 8000d74:	3714      	adds	r7, #20
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr
	...

08000d80 <filter_update>:

static float filter_update(AvgFilter *f, float new_val)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b087      	sub	sp, #28
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
 8000d88:	ed87 0a00 	vstr	s0, [r7]
  float avg = new_val;
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	60fb      	str	r3, [r7, #12]

  f->buf[f->idx] = new_val;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	7d1b      	ldrb	r3, [r3, #20]
 8000d94:	687a      	ldr	r2, [r7, #4]
 8000d96:	009b      	lsls	r3, r3, #2
 8000d98:	4413      	add	r3, r2
 8000d9a:	683a      	ldr	r2, [r7, #0]
 8000d9c:	601a      	str	r2, [r3, #0]
  f->idx = (uint8_t)((f->idx + 1u) % IMU_AVG_N);
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	7d1b      	ldrb	r3, [r3, #20]
 8000da2:	1c59      	adds	r1, r3, #1
 8000da4:	4b21      	ldr	r3, [pc, #132]	@ (8000e2c <filter_update+0xac>)
 8000da6:	fba3 2301 	umull	r2, r3, r3, r1
 8000daa:	089a      	lsrs	r2, r3, #2
 8000dac:	4613      	mov	r3, r2
 8000dae:	009b      	lsls	r3, r3, #2
 8000db0:	4413      	add	r3, r2
 8000db2:	1aca      	subs	r2, r1, r3
 8000db4:	b2d2      	uxtb	r2, r2
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	751a      	strb	r2, [r3, #20]
  if (f->cnt < IMU_AVG_N) f->cnt++;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	7d5b      	ldrb	r3, [r3, #21]
 8000dbe:	2b04      	cmp	r3, #4
 8000dc0:	d805      	bhi.n	8000dce <filter_update+0x4e>
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	7d5b      	ldrb	r3, [r3, #21]
 8000dc6:	3301      	adds	r3, #1
 8000dc8:	b2da      	uxtb	r2, r3
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	755a      	strb	r2, [r3, #21]

  float sum = 0.0f;
 8000dce:	f04f 0300 	mov.w	r3, #0
 8000dd2:	617b      	str	r3, [r7, #20]
  for (int i = 0; i < f->cnt; i++) sum += f->buf[i];
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	613b      	str	r3, [r7, #16]
 8000dd8:	e00e      	b.n	8000df8 <filter_update+0x78>
 8000dda:	687a      	ldr	r2, [r7, #4]
 8000ddc:	693b      	ldr	r3, [r7, #16]
 8000dde:	009b      	lsls	r3, r3, #2
 8000de0:	4413      	add	r3, r2
 8000de2:	edd3 7a00 	vldr	s15, [r3]
 8000de6:	ed97 7a05 	vldr	s14, [r7, #20]
 8000dea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000dee:	edc7 7a05 	vstr	s15, [r7, #20]
 8000df2:	693b      	ldr	r3, [r7, #16]
 8000df4:	3301      	adds	r3, #1
 8000df6:	613b      	str	r3, [r7, #16]
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	7d5b      	ldrb	r3, [r3, #21]
 8000dfc:	461a      	mov	r2, r3
 8000dfe:	693b      	ldr	r3, [r7, #16]
 8000e00:	4293      	cmp	r3, r2
 8000e02:	dbea      	blt.n	8000dda <filter_update+0x5a>
  return sum / (float)f->cnt;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	7d5b      	ldrb	r3, [r3, #21]
 8000e08:	ee07 3a90 	vmov	s15, r3
 8000e0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e10:	ed97 7a05 	vldr	s14, [r7, #20]
 8000e14:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000e18:	eef0 7a66 	vmov.f32	s15, s13
}
 8000e1c:	eeb0 0a67 	vmov.f32	s0, s15
 8000e20:	371c      	adds	r7, #28
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	cccccccd 	.word	0xcccccccd

08000e30 <imu_read_u8>:


static HAL_StatusTypeDef imu_read_u8(uint8_t reg, uint8_t *val)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b086      	sub	sp, #24
 8000e34:	af04      	add	r7, sp, #16
 8000e36:	4603      	mov	r3, r0
 8000e38:	6039      	str	r1, [r7, #0]
 8000e3a:	71fb      	strb	r3, [r7, #7]
  return HAL_I2C_Mem_Read(&hi2c1, MPU6500_ADDR8, reg, I2C_MEMADD_SIZE_8BIT,
 8000e3c:	79fb      	ldrb	r3, [r7, #7]
 8000e3e:	b29a      	uxth	r2, r3
 8000e40:	2332      	movs	r3, #50	@ 0x32
 8000e42:	9302      	str	r3, [sp, #8]
 8000e44:	2301      	movs	r3, #1
 8000e46:	9301      	str	r3, [sp, #4]
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	9300      	str	r3, [sp, #0]
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	21d0      	movs	r1, #208	@ 0xd0
 8000e50:	4803      	ldr	r0, [pc, #12]	@ (8000e60 <imu_read_u8+0x30>)
 8000e52:	f001 ff77 	bl	8002d44 <HAL_I2C_Mem_Read>
 8000e56:	4603      	mov	r3, r0
                          val, 1, I2C_TIMEOUT_MS);
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	3708      	adds	r7, #8
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	20000044 	.word	0x20000044

08000e64 <imu_write_u8>:

static HAL_StatusTypeDef imu_write_u8(uint8_t reg, uint8_t val)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b086      	sub	sp, #24
 8000e68:	af04      	add	r7, sp, #16
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	460a      	mov	r2, r1
 8000e6e:	71fb      	strb	r3, [r7, #7]
 8000e70:	4613      	mov	r3, r2
 8000e72:	71bb      	strb	r3, [r7, #6]
  return HAL_I2C_Mem_Write(&hi2c1, MPU6500_ADDR8, reg, I2C_MEMADD_SIZE_8BIT,
 8000e74:	79fb      	ldrb	r3, [r7, #7]
 8000e76:	b29a      	uxth	r2, r3
 8000e78:	2332      	movs	r3, #50	@ 0x32
 8000e7a:	9302      	str	r3, [sp, #8]
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	9301      	str	r3, [sp, #4]
 8000e80:	1dbb      	adds	r3, r7, #6
 8000e82:	9300      	str	r3, [sp, #0]
 8000e84:	2301      	movs	r3, #1
 8000e86:	21d0      	movs	r1, #208	@ 0xd0
 8000e88:	4803      	ldr	r0, [pc, #12]	@ (8000e98 <imu_write_u8+0x34>)
 8000e8a:	f001 fe47 	bl	8002b1c <HAL_I2C_Mem_Write>
 8000e8e:	4603      	mov	r3, r0
                           &val, 1, I2C_TIMEOUT_MS);
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	3708      	adds	r7, #8
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	20000044 	.word	0x20000044

08000e9c <imu_read_bytes>:

static HAL_StatusTypeDef imu_read_bytes(uint8_t reg, uint8_t *buf, uint16_t len)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b086      	sub	sp, #24
 8000ea0:	af04      	add	r7, sp, #16
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	6039      	str	r1, [r7, #0]
 8000ea6:	71fb      	strb	r3, [r7, #7]
 8000ea8:	4613      	mov	r3, r2
 8000eaa:	80bb      	strh	r3, [r7, #4]
  return HAL_I2C_Mem_Read(&hi2c1, MPU6500_ADDR8, reg, I2C_MEMADD_SIZE_8BIT,
 8000eac:	79fb      	ldrb	r3, [r7, #7]
 8000eae:	b29a      	uxth	r2, r3
 8000eb0:	2332      	movs	r3, #50	@ 0x32
 8000eb2:	9302      	str	r3, [sp, #8]
 8000eb4:	88bb      	ldrh	r3, [r7, #4]
 8000eb6:	9301      	str	r3, [sp, #4]
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	9300      	str	r3, [sp, #0]
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	21d0      	movs	r1, #208	@ 0xd0
 8000ec0:	4803      	ldr	r0, [pc, #12]	@ (8000ed0 <imu_read_bytes+0x34>)
 8000ec2:	f001 ff3f 	bl	8002d44 <HAL_I2C_Mem_Read>
 8000ec6:	4603      	mov	r3, r0
                          buf, len, I2C_TIMEOUT_MS);
}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	3708      	adds	r7, #8
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	20000044 	.word	0x20000044

08000ed4 <whoami_ok>:

static bool whoami_ok(uint8_t w)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	4603      	mov	r3, r0
 8000edc:	71fb      	strb	r3, [r7, #7]

  return (w == 0x70u) || (w == 0x71u) || (w == 0x68u);
 8000ede:	79fb      	ldrb	r3, [r7, #7]
 8000ee0:	2b70      	cmp	r3, #112	@ 0x70
 8000ee2:	d005      	beq.n	8000ef0 <whoami_ok+0x1c>
 8000ee4:	79fb      	ldrb	r3, [r7, #7]
 8000ee6:	2b71      	cmp	r3, #113	@ 0x71
 8000ee8:	d002      	beq.n	8000ef0 <whoami_ok+0x1c>
 8000eea:	79fb      	ldrb	r3, [r7, #7]
 8000eec:	2b68      	cmp	r3, #104	@ 0x68
 8000eee:	d101      	bne.n	8000ef4 <whoami_ok+0x20>
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	e000      	b.n	8000ef6 <whoami_ok+0x22>
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	f003 0301 	and.w	r3, r3, #1
 8000efa:	b2db      	uxtb	r3, r3
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	370c      	adds	r7, #12
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr

08000f08 <imu_read_raw_burst>:


static HAL_StatusTypeDef imu_read_raw_burst(int16_t* ax, int16_t* ay, int16_t* az,
                                           int16_t* gx, int16_t* gy, int16_t* gz,
                                           int16_t* temp)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b088      	sub	sp, #32
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	60f8      	str	r0, [r7, #12]
 8000f10:	60b9      	str	r1, [r7, #8]
 8000f12:	607a      	str	r2, [r7, #4]
 8000f14:	603b      	str	r3, [r7, #0]
  uint8_t b[14];
  HAL_StatusTypeDef st = imu_read_bytes(REG_ACCEL_XOUT_H, b, (uint16_t)sizeof(b));
 8000f16:	f107 0310 	add.w	r3, r7, #16
 8000f1a:	220e      	movs	r2, #14
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	203b      	movs	r0, #59	@ 0x3b
 8000f20:	f7ff ffbc 	bl	8000e9c <imu_read_bytes>
 8000f24:	4603      	mov	r3, r0
 8000f26:	77fb      	strb	r3, [r7, #31]
  if (st != HAL_OK) return st;
 8000f28:	7ffb      	ldrb	r3, [r7, #31]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <imu_read_raw_burst+0x2a>
 8000f2e:	7ffb      	ldrb	r3, [r7, #31]
 8000f30:	e046      	b.n	8000fc0 <imu_read_raw_burst+0xb8>

  *ax = (int16_t)((b[0] << 8) | b[1]);
 8000f32:	7c3b      	ldrb	r3, [r7, #16]
 8000f34:	b21b      	sxth	r3, r3
 8000f36:	021b      	lsls	r3, r3, #8
 8000f38:	b21a      	sxth	r2, r3
 8000f3a:	7c7b      	ldrb	r3, [r7, #17]
 8000f3c:	b21b      	sxth	r3, r3
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	b21a      	sxth	r2, r3
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	801a      	strh	r2, [r3, #0]
  *ay = (int16_t)((b[2] << 8) | b[3]);
 8000f46:	7cbb      	ldrb	r3, [r7, #18]
 8000f48:	b21b      	sxth	r3, r3
 8000f4a:	021b      	lsls	r3, r3, #8
 8000f4c:	b21a      	sxth	r2, r3
 8000f4e:	7cfb      	ldrb	r3, [r7, #19]
 8000f50:	b21b      	sxth	r3, r3
 8000f52:	4313      	orrs	r3, r2
 8000f54:	b21a      	sxth	r2, r3
 8000f56:	68bb      	ldr	r3, [r7, #8]
 8000f58:	801a      	strh	r2, [r3, #0]
  *az = (int16_t)((b[4] << 8) | b[5]);
 8000f5a:	7d3b      	ldrb	r3, [r7, #20]
 8000f5c:	b21b      	sxth	r3, r3
 8000f5e:	021b      	lsls	r3, r3, #8
 8000f60:	b21a      	sxth	r2, r3
 8000f62:	7d7b      	ldrb	r3, [r7, #21]
 8000f64:	b21b      	sxth	r3, r3
 8000f66:	4313      	orrs	r3, r2
 8000f68:	b21a      	sxth	r2, r3
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	801a      	strh	r2, [r3, #0]

  *temp = (int16_t)((b[6] << 8) | b[7]);
 8000f6e:	7dbb      	ldrb	r3, [r7, #22]
 8000f70:	b21b      	sxth	r3, r3
 8000f72:	021b      	lsls	r3, r3, #8
 8000f74:	b21a      	sxth	r2, r3
 8000f76:	7dfb      	ldrb	r3, [r7, #23]
 8000f78:	b21b      	sxth	r3, r3
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	b21a      	sxth	r2, r3
 8000f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f80:	801a      	strh	r2, [r3, #0]

  *gx = (int16_t)((b[8]  << 8) | b[9]);
 8000f82:	7e3b      	ldrb	r3, [r7, #24]
 8000f84:	b21b      	sxth	r3, r3
 8000f86:	021b      	lsls	r3, r3, #8
 8000f88:	b21a      	sxth	r2, r3
 8000f8a:	7e7b      	ldrb	r3, [r7, #25]
 8000f8c:	b21b      	sxth	r3, r3
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	b21a      	sxth	r2, r3
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	801a      	strh	r2, [r3, #0]
  *gy = (int16_t)((b[10] << 8) | b[11]);
 8000f96:	7ebb      	ldrb	r3, [r7, #26]
 8000f98:	b21b      	sxth	r3, r3
 8000f9a:	021b      	lsls	r3, r3, #8
 8000f9c:	b21a      	sxth	r2, r3
 8000f9e:	7efb      	ldrb	r3, [r7, #27]
 8000fa0:	b21b      	sxth	r3, r3
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	b21a      	sxth	r2, r3
 8000fa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fa8:	801a      	strh	r2, [r3, #0]
  *gz = (int16_t)((b[12] << 8) | b[13]);
 8000faa:	7f3b      	ldrb	r3, [r7, #28]
 8000fac:	b21b      	sxth	r3, r3
 8000fae:	021b      	lsls	r3, r3, #8
 8000fb0:	b21a      	sxth	r2, r3
 8000fb2:	7f7b      	ldrb	r3, [r7, #29]
 8000fb4:	b21b      	sxth	r3, r3
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	b21a      	sxth	r2, r3
 8000fba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fbc:	801a      	strh	r2, [r3, #0]

  return HAL_OK;
 8000fbe:	2300      	movs	r3, #0
}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	3720      	adds	r7, #32
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}

08000fc8 <IMU_Init>:

uint8_t IMU_IsReady(void)   { return s_inited ? 1u : 0u; }
uint8_t IMU_GetWhoAmI(void) { return s_who; }

HAL_StatusTypeDef IMU_Init(void)
{
 8000fc8:	b590      	push	{r4, r7, lr}
 8000fca:	b093      	sub	sp, #76	@ 0x4c
 8000fcc:	af04      	add	r7, sp, #16
  s_inited = false;
 8000fce:	4b8f      	ldr	r3, [pc, #572]	@ (800120c <IMU_Init+0x244>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	701a      	strb	r2, [r3, #0]
  s_who = 0xFF;
 8000fd4:	4b8e      	ldr	r3, [pc, #568]	@ (8001210 <IMU_Init+0x248>)
 8000fd6:	22ff      	movs	r2, #255	@ 0xff
 8000fd8:	701a      	strb	r2, [r3, #0]


  (void)imu_write_u8(REG_PWR_MGMT_1, 0x00u);
 8000fda:	2100      	movs	r1, #0
 8000fdc:	206b      	movs	r0, #107	@ 0x6b
 8000fde:	f7ff ff41 	bl	8000e64 <imu_write_u8>
  HAL_Delay(10);
 8000fe2:	200a      	movs	r0, #10
 8000fe4:	f001 f9aa 	bl	800233c <HAL_Delay>


  uint8_t w = 0;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	77fb      	strb	r3, [r7, #31]
  if (imu_read_u8(REG_WHO_AM_I, &w) != HAL_OK) return HAL_ERROR;
 8000fec:	f107 031f 	add.w	r3, r7, #31
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	2075      	movs	r0, #117	@ 0x75
 8000ff4:	f7ff ff1c 	bl	8000e30 <imu_read_u8>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <IMU_Init+0x3a>
 8000ffe:	2301      	movs	r3, #1
 8001000:	e100      	b.n	8001204 <IMU_Init+0x23c>
  if (!whoami_ok(w)) return HAL_ERROR;
 8001002:	7ffb      	ldrb	r3, [r7, #31]
 8001004:	4618      	mov	r0, r3
 8001006:	f7ff ff65 	bl	8000ed4 <whoami_ok>
 800100a:	4603      	mov	r3, r0
 800100c:	f083 0301 	eor.w	r3, r3, #1
 8001010:	b2db      	uxtb	r3, r3
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <IMU_Init+0x52>
 8001016:	2301      	movs	r3, #1
 8001018:	e0f4      	b.n	8001204 <IMU_Init+0x23c>
  s_who = w;
 800101a:	7ffa      	ldrb	r2, [r7, #31]
 800101c:	4b7c      	ldr	r3, [pc, #496]	@ (8001210 <IMU_Init+0x248>)
 800101e:	701a      	strb	r2, [r3, #0]


  (void)imu_write_u8(REG_CONFIG, 0x03u);
 8001020:	2103      	movs	r1, #3
 8001022:	201a      	movs	r0, #26
 8001024:	f7ff ff1e 	bl	8000e64 <imu_write_u8>
  (void)imu_write_u8(REG_SMPLRT_DIV, 4u);
 8001028:	2104      	movs	r1, #4
 800102a:	2019      	movs	r0, #25
 800102c:	f7ff ff1a 	bl	8000e64 <imu_write_u8>

  (void)imu_write_u8(REG_GYRO_CONFIG, (uint8_t)(3u << 3));
 8001030:	2118      	movs	r1, #24
 8001032:	201b      	movs	r0, #27
 8001034:	f7ff ff16 	bl	8000e64 <imu_write_u8>
  s_gyro_lsb_per_dps = 16.4f;
 8001038:	4b76      	ldr	r3, [pc, #472]	@ (8001214 <IMU_Init+0x24c>)
 800103a:	4a77      	ldr	r2, [pc, #476]	@ (8001218 <IMU_Init+0x250>)
 800103c:	601a      	str	r2, [r3, #0]

  (void)imu_write_u8(REG_ACCEL_CONFIG, (uint8_t)(1u << 3));
 800103e:	2108      	movs	r1, #8
 8001040:	201c      	movs	r0, #28
 8001042:	f7ff ff0f 	bl	8000e64 <imu_write_u8>
  s_accel_lsb_per_g = 8192.0f;
 8001046:	4b75      	ldr	r3, [pc, #468]	@ (800121c <IMU_Init+0x254>)
 8001048:	f04f 428c 	mov.w	r2, #1174405120	@ 0x46000000
 800104c:	601a      	str	r2, [r3, #0]

  (void)imu_write_u8(REG_ACCEL_CONFIG2, 0x03u);
 800104e:	2103      	movs	r1, #3
 8001050:	201d      	movs	r0, #29
 8001052:	f7ff ff07 	bl	8000e64 <imu_write_u8>


  s_gx_bias = 0.0f; s_gy_bias = 0.0f; s_gz_bias = 0.0f;
 8001056:	4b72      	ldr	r3, [pc, #456]	@ (8001220 <IMU_Init+0x258>)
 8001058:	f04f 0200 	mov.w	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	4b71      	ldr	r3, [pc, #452]	@ (8001224 <IMU_Init+0x25c>)
 8001060:	f04f 0200 	mov.w	r2, #0
 8001064:	601a      	str	r2, [r3, #0]
 8001066:	4b70      	ldr	r3, [pc, #448]	@ (8001228 <IMU_Init+0x260>)
 8001068:	f04f 0200 	mov.w	r2, #0
 800106c:	601a      	str	r2, [r3, #0]

  const int N = 200;
 800106e:	23c8      	movs	r3, #200	@ 0xc8
 8001070:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const uint32_t sample_delay_ms = 5;
 8001072:	2305      	movs	r3, #5
 8001074:	62bb      	str	r3, [r7, #40]	@ 0x28
  int good = 0;
 8001076:	2300      	movs	r3, #0
 8001078:	637b      	str	r3, [r7, #52]	@ 0x34

  for (int i = 0; i < N; i++) {
 800107a:	2300      	movs	r3, #0
 800107c:	633b      	str	r3, [r7, #48]	@ 0x30
 800107e:	e058      	b.n	8001132 <IMU_Init+0x16a>
    int16_t ax, ay, az, gx, gy, gz, temp;
    if (imu_read_raw_burst(&ax, &ay, &az, &gx, &gy, &gz, &temp) == HAL_OK) {
 8001080:	f107 0416 	add.w	r4, r7, #22
 8001084:	f107 0218 	add.w	r2, r7, #24
 8001088:	f107 011a 	add.w	r1, r7, #26
 800108c:	f107 001c 	add.w	r0, r7, #28
 8001090:	f107 0310 	add.w	r3, r7, #16
 8001094:	9302      	str	r3, [sp, #8]
 8001096:	f107 0312 	add.w	r3, r7, #18
 800109a:	9301      	str	r3, [sp, #4]
 800109c:	f107 0314 	add.w	r3, r7, #20
 80010a0:	9300      	str	r3, [sp, #0]
 80010a2:	4623      	mov	r3, r4
 80010a4:	f7ff ff30 	bl	8000f08 <imu_read_raw_burst>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d13b      	bne.n	8001126 <IMU_Init+0x15e>
      s_gx_bias += (float)gx / s_gyro_lsb_per_dps;
 80010ae:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80010b2:	ee07 3a90 	vmov	s15, r3
 80010b6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80010ba:	4b56      	ldr	r3, [pc, #344]	@ (8001214 <IMU_Init+0x24c>)
 80010bc:	edd3 7a00 	vldr	s15, [r3]
 80010c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80010c4:	4b56      	ldr	r3, [pc, #344]	@ (8001220 <IMU_Init+0x258>)
 80010c6:	edd3 7a00 	vldr	s15, [r3]
 80010ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010ce:	4b54      	ldr	r3, [pc, #336]	@ (8001220 <IMU_Init+0x258>)
 80010d0:	edc3 7a00 	vstr	s15, [r3]
      s_gy_bias += (float)gy / s_gyro_lsb_per_dps;
 80010d4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80010d8:	ee07 3a90 	vmov	s15, r3
 80010dc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80010e0:	4b4c      	ldr	r3, [pc, #304]	@ (8001214 <IMU_Init+0x24c>)
 80010e2:	edd3 7a00 	vldr	s15, [r3]
 80010e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80010ea:	4b4e      	ldr	r3, [pc, #312]	@ (8001224 <IMU_Init+0x25c>)
 80010ec:	edd3 7a00 	vldr	s15, [r3]
 80010f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010f4:	4b4b      	ldr	r3, [pc, #300]	@ (8001224 <IMU_Init+0x25c>)
 80010f6:	edc3 7a00 	vstr	s15, [r3]
      s_gz_bias += (float)gz / s_gyro_lsb_per_dps;
 80010fa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80010fe:	ee07 3a90 	vmov	s15, r3
 8001102:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001106:	4b43      	ldr	r3, [pc, #268]	@ (8001214 <IMU_Init+0x24c>)
 8001108:	edd3 7a00 	vldr	s15, [r3]
 800110c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001110:	4b45      	ldr	r3, [pc, #276]	@ (8001228 <IMU_Init+0x260>)
 8001112:	edd3 7a00 	vldr	s15, [r3]
 8001116:	ee77 7a27 	vadd.f32	s15, s14, s15
 800111a:	4b43      	ldr	r3, [pc, #268]	@ (8001228 <IMU_Init+0x260>)
 800111c:	edc3 7a00 	vstr	s15, [r3]
      good++;
 8001120:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001122:	3301      	adds	r3, #1
 8001124:	637b      	str	r3, [r7, #52]	@ 0x34
    }
    HAL_Delay(sample_delay_ms);
 8001126:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001128:	f001 f908 	bl	800233c <HAL_Delay>
  for (int i = 0; i < N; i++) {
 800112c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800112e:	3301      	adds	r3, #1
 8001130:	633b      	str	r3, [r7, #48]	@ 0x30
 8001132:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001136:	429a      	cmp	r2, r3
 8001138:	dba2      	blt.n	8001080 <IMU_Init+0xb8>
  }

  if (good > 0) {
 800113a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800113c:	2b00      	cmp	r3, #0
 800113e:	dd26      	ble.n	800118e <IMU_Init+0x1c6>
    s_gx_bias /= (float)good;
 8001140:	4b37      	ldr	r3, [pc, #220]	@ (8001220 <IMU_Init+0x258>)
 8001142:	edd3 6a00 	vldr	s13, [r3]
 8001146:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001148:	ee07 3a90 	vmov	s15, r3
 800114c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001150:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001154:	4b32      	ldr	r3, [pc, #200]	@ (8001220 <IMU_Init+0x258>)
 8001156:	edc3 7a00 	vstr	s15, [r3]
    s_gy_bias /= (float)good;
 800115a:	4b32      	ldr	r3, [pc, #200]	@ (8001224 <IMU_Init+0x25c>)
 800115c:	edd3 6a00 	vldr	s13, [r3]
 8001160:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001162:	ee07 3a90 	vmov	s15, r3
 8001166:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800116a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800116e:	4b2d      	ldr	r3, [pc, #180]	@ (8001224 <IMU_Init+0x25c>)
 8001170:	edc3 7a00 	vstr	s15, [r3]
    s_gz_bias /= (float)good;
 8001174:	4b2c      	ldr	r3, [pc, #176]	@ (8001228 <IMU_Init+0x260>)
 8001176:	edd3 6a00 	vldr	s13, [r3]
 800117a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800117c:	ee07 3a90 	vmov	s15, r3
 8001180:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001184:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001188:	4b27      	ldr	r3, [pc, #156]	@ (8001228 <IMU_Init+0x260>)
 800118a:	edc3 7a00 	vstr	s15, [r3]
  }


  filter_reset(&f_ay_deg);
 800118e:	4827      	ldr	r0, [pc, #156]	@ (800122c <IMU_Init+0x264>)
 8001190:	f7ff fdb4 	bl	8000cfc <filter_reset>

  {
    int16_t ax, ay, az, gx, gy, gz, temp;
    if (imu_read_raw_burst(&ax, &ay, &az, &gx, &gy, &gz, &temp) == HAL_OK) {
 8001194:	f107 0408 	add.w	r4, r7, #8
 8001198:	f107 020a 	add.w	r2, r7, #10
 800119c:	f107 010c 	add.w	r1, r7, #12
 80011a0:	f107 000e 	add.w	r0, r7, #14
 80011a4:	1cbb      	adds	r3, r7, #2
 80011a6:	9302      	str	r3, [sp, #8]
 80011a8:	1d3b      	adds	r3, r7, #4
 80011aa:	9301      	str	r3, [sp, #4]
 80011ac:	1dbb      	adds	r3, r7, #6
 80011ae:	9300      	str	r3, [sp, #0]
 80011b0:	4623      	mov	r3, r4
 80011b2:	f7ff fea9 	bl	8000f08 <imu_read_raw_burst>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d11a      	bne.n	80011f2 <IMU_Init+0x22a>
      float ay_g = (float)ay / s_accel_lsb_per_g;
 80011bc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80011c0:	ee07 3a90 	vmov	s15, r3
 80011c4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80011c8:	4b14      	ldr	r3, [pc, #80]	@ (800121c <IMU_Init+0x254>)
 80011ca:	ed93 7a00 	vldr	s14, [r3]
 80011ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011d2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
      float ay_deg = ay_g * 90.0f;
 80011d6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80011da:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001230 <IMU_Init+0x268>
 80011de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011e2:	edc7 7a08 	vstr	s15, [r7, #32]
      filter_prefill(&f_ay_deg, ay_deg);
 80011e6:	ed97 0a08 	vldr	s0, [r7, #32]
 80011ea:	4810      	ldr	r0, [pc, #64]	@ (800122c <IMU_Init+0x264>)
 80011ec:	f7ff fda6 	bl	8000d3c <filter_prefill>
 80011f0:	e004      	b.n	80011fc <IMU_Init+0x234>
    } else {
      filter_prefill(&f_ay_deg, 0.0f);
 80011f2:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 8001234 <IMU_Init+0x26c>
 80011f6:	480d      	ldr	r0, [pc, #52]	@ (800122c <IMU_Init+0x264>)
 80011f8:	f7ff fda0 	bl	8000d3c <filter_prefill>
    }
  }

  s_inited = true;
 80011fc:	4b03      	ldr	r3, [pc, #12]	@ (800120c <IMU_Init+0x244>)
 80011fe:	2201      	movs	r2, #1
 8001200:	701a      	strb	r2, [r3, #0]
  return HAL_OK;
 8001202:	2300      	movs	r3, #0
}
 8001204:	4618      	mov	r0, r3
 8001206:	373c      	adds	r7, #60	@ 0x3c
 8001208:	46bd      	mov	sp, r7
 800120a:	bd90      	pop	{r4, r7, pc}
 800120c:	20000204 	.word	0x20000204
 8001210:	20000004 	.word	0x20000004
 8001214:	20000008 	.word	0x20000008
 8001218:	41833333 	.word	0x41833333
 800121c:	2000000c 	.word	0x2000000c
 8001220:	20000208 	.word	0x20000208
 8001224:	2000020c 	.word	0x2000020c
 8001228:	20000210 	.word	0x20000210
 800122c:	20000214 	.word	0x20000214
 8001230:	42b40000 	.word	0x42b40000
 8001234:	00000000 	.word	0x00000000

08001238 <IMU_ReadRaw>:

HAL_StatusTypeDef IMU_ReadRaw(IMU_Raw *out)
{
 8001238:	b590      	push	{r4, r7, lr}
 800123a:	b08b      	sub	sp, #44	@ 0x2c
 800123c:	af04      	add	r7, sp, #16
 800123e:	6078      	str	r0, [r7, #4]
  if (!out) return HAL_ERROR;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d101      	bne.n	800124a <IMU_ReadRaw+0x12>
 8001246:	2301      	movs	r3, #1
 8001248:	e040      	b.n	80012cc <IMU_ReadRaw+0x94>
  if (!s_inited) return HAL_ERROR;
 800124a:	4b22      	ldr	r3, [pc, #136]	@ (80012d4 <IMU_ReadRaw+0x9c>)
 800124c:	781b      	ldrb	r3, [r3, #0]
 800124e:	f083 0301 	eor.w	r3, r3, #1
 8001252:	b2db      	uxtb	r3, r3
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <IMU_ReadRaw+0x24>
 8001258:	2301      	movs	r3, #1
 800125a:	e037      	b.n	80012cc <IMU_ReadRaw+0x94>

  int16_t ax, ay, az, gx, gy, gz, temp;
  HAL_StatusTypeDef st = imu_read_raw_burst(&ax, &ay, &az, &gx, &gy, &gz, &temp);
 800125c:	f107 040e 	add.w	r4, r7, #14
 8001260:	f107 0210 	add.w	r2, r7, #16
 8001264:	f107 0112 	add.w	r1, r7, #18
 8001268:	f107 0014 	add.w	r0, r7, #20
 800126c:	f107 0308 	add.w	r3, r7, #8
 8001270:	9302      	str	r3, [sp, #8]
 8001272:	f107 030a 	add.w	r3, r7, #10
 8001276:	9301      	str	r3, [sp, #4]
 8001278:	f107 030c 	add.w	r3, r7, #12
 800127c:	9300      	str	r3, [sp, #0]
 800127e:	4623      	mov	r3, r4
 8001280:	f7ff fe42 	bl	8000f08 <imu_read_raw_burst>
 8001284:	4603      	mov	r3, r0
 8001286:	75fb      	strb	r3, [r7, #23]
  if (st != HAL_OK) return st;
 8001288:	7dfb      	ldrb	r3, [r7, #23]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <IMU_ReadRaw+0x5a>
 800128e:	7dfb      	ldrb	r3, [r7, #23]
 8001290:	e01c      	b.n	80012cc <IMU_ReadRaw+0x94>

  out->ax = ax; out->ay = ay; out->az = az;
 8001292:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	801a      	strh	r2, [r3, #0]
 800129a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	805a      	strh	r2, [r3, #2]
 80012a2:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	809a      	strh	r2, [r3, #4]
  out->gx = gx; out->gy = gy; out->gz = gz;
 80012aa:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	80da      	strh	r2, [r3, #6]
 80012b2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	811a      	strh	r2, [r3, #8]
 80012ba:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	815a      	strh	r2, [r3, #10]
  out->temp = temp;
 80012c2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	819a      	strh	r2, [r3, #12]

  return HAL_OK;
 80012ca:	2300      	movs	r3, #0
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	371c      	adds	r7, #28
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd90      	pop	{r4, r7, pc}
 80012d4:	20000204 	.word	0x20000204

080012d8 <IMU_ReadData>:

HAL_StatusTypeDef IMU_ReadData(IMU_Data *out)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b088      	sub	sp, #32
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  if (!out) return HAL_ERROR;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d101      	bne.n	80012ea <IMU_ReadData+0x12>
 80012e6:	2301      	movs	r3, #1
 80012e8:	e09f      	b.n	800142a <IMU_ReadData+0x152>
  if (!s_inited) return HAL_ERROR;
 80012ea:	4b52      	ldr	r3, [pc, #328]	@ (8001434 <IMU_ReadData+0x15c>)
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	f083 0301 	eor.w	r3, r3, #1
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <IMU_ReadData+0x24>
 80012f8:	2301      	movs	r3, #1
 80012fa:	e096      	b.n	800142a <IMU_ReadData+0x152>

  IMU_Raw r;
  HAL_StatusTypeDef st = IMU_ReadRaw(&r);
 80012fc:	f107 0308 	add.w	r3, r7, #8
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff ff99 	bl	8001238 <IMU_ReadRaw>
 8001306:	4603      	mov	r3, r0
 8001308:	77fb      	strb	r3, [r7, #31]
  if (st != HAL_OK) return st;
 800130a:	7ffb      	ldrb	r3, [r7, #31]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <IMU_ReadData+0x3c>
 8001310:	7ffb      	ldrb	r3, [r7, #31]
 8001312:	e08a      	b.n	800142a <IMU_ReadData+0x152>


  out->ax_g = (float)r.ax / s_accel_lsb_per_g;
 8001314:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001318:	ee07 3a90 	vmov	s15, r3
 800131c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001320:	4b45      	ldr	r3, [pc, #276]	@ (8001438 <IMU_ReadData+0x160>)
 8001322:	ed93 7a00 	vldr	s14, [r3]
 8001326:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	edc3 7a00 	vstr	s15, [r3]
  out->ay_g = (float)r.ay / s_accel_lsb_per_g;
 8001330:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001334:	ee07 3a90 	vmov	s15, r3
 8001338:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800133c:	4b3e      	ldr	r3, [pc, #248]	@ (8001438 <IMU_ReadData+0x160>)
 800133e:	ed93 7a00 	vldr	s14, [r3]
 8001342:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	edc3 7a01 	vstr	s15, [r3, #4]
  out->az_g = (float)r.az / s_accel_lsb_per_g;
 800134c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001350:	ee07 3a90 	vmov	s15, r3
 8001354:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001358:	4b37      	ldr	r3, [pc, #220]	@ (8001438 <IMU_ReadData+0x160>)
 800135a:	ed93 7a00 	vldr	s14, [r3]
 800135e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	edc3 7a02 	vstr	s15, [r3, #8]
  out->gx_dps = ((float)r.gx / s_gyro_lsb_per_dps) - s_gx_bias;
 8001368:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800136c:	ee07 3a90 	vmov	s15, r3
 8001370:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001374:	4b31      	ldr	r3, [pc, #196]	@ (800143c <IMU_ReadData+0x164>)
 8001376:	edd3 7a00 	vldr	s15, [r3]
 800137a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800137e:	4b30      	ldr	r3, [pc, #192]	@ (8001440 <IMU_ReadData+0x168>)
 8001380:	edd3 7a00 	vldr	s15, [r3]
 8001384:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	edc3 7a03 	vstr	s15, [r3, #12]
  out->gy_dps = ((float)r.gy / s_gyro_lsb_per_dps) - s_gy_bias;
 800138e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001392:	ee07 3a90 	vmov	s15, r3
 8001396:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800139a:	4b28      	ldr	r3, [pc, #160]	@ (800143c <IMU_ReadData+0x164>)
 800139c:	edd3 7a00 	vldr	s15, [r3]
 80013a0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80013a4:	4b27      	ldr	r3, [pc, #156]	@ (8001444 <IMU_ReadData+0x16c>)
 80013a6:	edd3 7a00 	vldr	s15, [r3]
 80013aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	edc3 7a04 	vstr	s15, [r3, #16]
  out->gz_dps = ((float)r.gz / s_gyro_lsb_per_dps) - s_gz_bias;
 80013b4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80013b8:	ee07 3a90 	vmov	s15, r3
 80013bc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80013c0:	4b1e      	ldr	r3, [pc, #120]	@ (800143c <IMU_ReadData+0x164>)
 80013c2:	edd3 7a00 	vldr	s15, [r3]
 80013c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80013ca:	4b1f      	ldr	r3, [pc, #124]	@ (8001448 <IMU_ReadData+0x170>)
 80013cc:	edd3 7a00 	vldr	s15, [r3]
 80013d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	edc3 7a05 	vstr	s15, [r3, #20]
  out->temp_c = ((float)r.temp) / 333.87f + 21.0f;
 80013da:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80013de:	ee07 3a90 	vmov	s15, r3
 80013e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013e6:	eddf 6a19 	vldr	s13, [pc, #100]	@ 800144c <IMU_ReadData+0x174>
 80013ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013ee:	eeb3 7a05 	vmov.f32	s14, #53	@ 0x41a80000  21.0
 80013f2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	edc3 7a06 	vstr	s15, [r3, #24]


  float ay_deg = out->ay_g * 90.0f;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	edd3 7a01 	vldr	s15, [r3, #4]
 8001402:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001450 <IMU_ReadData+0x178>
 8001406:	ee67 7a87 	vmul.f32	s15, s15, s14
 800140a:	edc7 7a06 	vstr	s15, [r7, #24]


  out->roll_degmean = filter_update(&f_ay_deg, ay_deg);
 800140e:	ed97 0a06 	vldr	s0, [r7, #24]
 8001412:	4810      	ldr	r0, [pc, #64]	@ (8001454 <IMU_ReadData+0x17c>)
 8001414:	f7ff fcb4 	bl	8000d80 <filter_update>
 8001418:	eef0 7a40 	vmov.f32	s15, s0
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	edc3 7a07 	vstr	s15, [r3, #28]

  out->roll_deg = ay_deg;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	69ba      	ldr	r2, [r7, #24]
 8001426:	621a      	str	r2, [r3, #32]

  return HAL_OK;
 8001428:	2300      	movs	r3, #0
}
 800142a:	4618      	mov	r0, r3
 800142c:	3720      	adds	r7, #32
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	20000204 	.word	0x20000204
 8001438:	2000000c 	.word	0x2000000c
 800143c:	20000008 	.word	0x20000008
 8001440:	20000208 	.word	0x20000208
 8001444:	2000020c 	.word	0x2000020c
 8001448:	20000210 	.word	0x20000210
 800144c:	43a6ef5c 	.word	0x43a6ef5c
 8001450:	42b40000 	.word	0x42b40000
 8001454:	20000214 	.word	0x20000214

08001458 <tim_apb1_clk_hz>:
static motor_dir_t s_dirL = MOTOR_FWD;
static motor_dir_t s_dirR = MOTOR_FWD;

// Returns the effective APB1 timer clock (TIM2/TIM3)
static uint32_t tim_apb1_clk_hz(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b088      	sub	sp, #32
 800145c:	af00      	add	r7, sp, #0
    RCC_ClkInitTypeDef clk = {0};
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	2200      	movs	r2, #0
 8001464:	601a      	str	r2, [r3, #0]
 8001466:	605a      	str	r2, [r3, #4]
 8001468:	609a      	str	r2, [r3, #8]
 800146a:	60da      	str	r2, [r3, #12]
 800146c:	611a      	str	r2, [r3, #16]
    uint32_t lat;
    HAL_RCC_GetClockConfig(&clk, &lat);
 800146e:	1d3a      	adds	r2, r7, #4
 8001470:	f107 0308 	add.w	r3, r7, #8
 8001474:	4611      	mov	r1, r2
 8001476:	4618      	mov	r0, r3
 8001478:	f003 faf8 	bl	8004a6c <HAL_RCC_GetClockConfig>

    uint32_t pclk1 = HAL_RCC_GetPCLK1Freq();
 800147c:	f003 fab2 	bl	80049e4 <HAL_RCC_GetPCLK1Freq>
 8001480:	61f8      	str	r0, [r7, #28]
    return (clk.APB1CLKDivider == RCC_HCLK_DIV1) ? pclk1 : (2u * pclk1);
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d002      	beq.n	800148e <tim_apb1_clk_hz+0x36>
 8001488:	69fb      	ldr	r3, [r7, #28]
 800148a:	005b      	lsls	r3, r3, #1
 800148c:	e000      	b.n	8001490 <tim_apb1_clk_hz+0x38>
 800148e:	69fb      	ldr	r3, [r7, #28]
}
 8001490:	4618      	mov	r0, r3
 8001492:	3720      	adds	r7, #32
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}

08001498 <compute_psc_arr>:

// Computes PSC and ARR values so that the timer generates a PWM signal with the requested frequency (pwm_hz), respecting 16-bit timer limits.
static void compute_psc_arr(uint32_t pwm_hz, uint32_t *psc, uint32_t *arr)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b088      	sub	sp, #32
 800149c:	af00      	add	r7, sp, #0
 800149e:	60f8      	str	r0, [r7, #12]
 80014a0:	60b9      	str	r1, [r7, #8]
 80014a2:	607a      	str	r2, [r7, #4]
    uint32_t clk = tim_apb1_clk_hz();
 80014a4:	f7ff ffd8 	bl	8001458 <tim_apb1_clk_hz>
 80014a8:	61b8      	str	r0, [r7, #24]
    if (pwm_hz < 1u) pwm_hz = 1u;
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d101      	bne.n	80014b4 <compute_psc_arr+0x1c>
 80014b0:	2301      	movs	r3, #1
 80014b2:	60fb      	str	r3, [r7, #12]

    for (uint32_t p = 0; p <= 0xFFFFu; p++)
 80014b4:	2300      	movs	r3, #0
 80014b6:	61fb      	str	r3, [r7, #28]
 80014b8:	e024      	b.n	8001504 <compute_psc_arr+0x6c>
    {
        uint32_t denom = (p + 1u) * pwm_hz;
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	1c5a      	adds	r2, r3, #1
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	fb02 f303 	mul.w	r3, r2, r3
 80014c4:	617b      	str	r3, [r7, #20]
        if (denom == 0u) continue;
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d015      	beq.n	80014f8 <compute_psc_arr+0x60>

        uint32_t a = (clk / denom);
 80014cc:	69ba      	ldr	r2, [r7, #24]
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80014d4:	613b      	str	r3, [r7, #16]
        if (a == 0u) continue;
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d00f      	beq.n	80014fc <compute_psc_arr+0x64>
        a -= 1u;
 80014dc:	693b      	ldr	r3, [r7, #16]
 80014de:	3b01      	subs	r3, #1
 80014e0:	613b      	str	r3, [r7, #16]

        if (a <= 0xFFFFu) { *psc = p; *arr = a; return; }
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014e8:	d209      	bcs.n	80014fe <compute_psc_arr+0x66>
 80014ea:	68bb      	ldr	r3, [r7, #8]
 80014ec:	69fa      	ldr	r2, [r7, #28]
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	693a      	ldr	r2, [r7, #16]
 80014f4:	601a      	str	r2, [r3, #0]
 80014f6:	e011      	b.n	800151c <compute_psc_arr+0x84>
        if (denom == 0u) continue;
 80014f8:	bf00      	nop
 80014fa:	e000      	b.n	80014fe <compute_psc_arr+0x66>
        if (a == 0u) continue;
 80014fc:	bf00      	nop
    for (uint32_t p = 0; p <= 0xFFFFu; p++)
 80014fe:	69fb      	ldr	r3, [r7, #28]
 8001500:	3301      	adds	r3, #1
 8001502:	61fb      	str	r3, [r7, #28]
 8001504:	69fb      	ldr	r3, [r7, #28]
 8001506:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800150a:	d3d6      	bcc.n	80014ba <compute_psc_arr+0x22>
    }

    *psc = 0xFFFFu;
 800150c:	68bb      	ldr	r3, [r7, #8]
 800150e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001512:	601a      	str	r2, [r3, #0]
    *arr = 0xFFFFu;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800151a:	601a      	str	r2, [r3, #0]
}
 800151c:	3720      	adds	r7, #32
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
	...

08001524 <pct_to_freq_hz>:

// Maps 0..100% to 0..MAX_FREQ_HZ (0% => stop PWM).
static uint32_t pct_to_freq_hz(float pct)
{
 8001524:	b480      	push	{r7}
 8001526:	b085      	sub	sp, #20
 8001528:	af00      	add	r7, sp, #0
 800152a:	ed87 0a01 	vstr	s0, [r7, #4]
    if (pct <= 0.0f)  return 0u;
 800152e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001532:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800153a:	d801      	bhi.n	8001540 <pct_to_freq_hz+0x1c>
 800153c:	2300      	movs	r3, #0
 800153e:	e02d      	b.n	800159c <pct_to_freq_hz+0x78>
    if (pct >= 100.0f) return MAX_FREQ_HZ;
 8001540:	edd7 7a01 	vldr	s15, [r7, #4]
 8001544:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80015a8 <pct_to_freq_hz+0x84>
 8001548:	eef4 7ac7 	vcmpe.f32	s15, s14
 800154c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001550:	db02      	blt.n	8001558 <pct_to_freq_hz+0x34>
 8001552:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8001556:	e021      	b.n	800159c <pct_to_freq_hz+0x78>

    float f = (pct * (float)MAX_FREQ_HZ) / 100.0f;
 8001558:	edd7 7a01 	vldr	s15, [r7, #4]
 800155c:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80015ac <pct_to_freq_hz+0x88>
 8001560:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001564:	eddf 6a10 	vldr	s13, [pc, #64]	@ 80015a8 <pct_to_freq_hz+0x84>
 8001568:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800156c:	edc7 7a03 	vstr	s15, [r7, #12]
    if (f < 1.0f) f = 1.0f;
 8001570:	edd7 7a03 	vldr	s15, [r7, #12]
 8001574:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001578:	eef4 7ac7 	vcmpe.f32	s15, s14
 800157c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001580:	d502      	bpl.n	8001588 <pct_to_freq_hz+0x64>
 8001582:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001586:	60fb      	str	r3, [r7, #12]
    return (uint32_t)(f + 0.5f);
 8001588:	edd7 7a03 	vldr	s15, [r7, #12]
 800158c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001590:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001594:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001598:	ee17 3a90 	vmov	r3, s15
}
 800159c:	4618      	mov	r0, r3
 800159e:	3714      	adds	r7, #20
 80015a0:	46bd      	mov	sp, r7
 80015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a6:	4770      	bx	lr
 80015a8:	42c80000 	.word	0x42c80000
 80015ac:	46c35000 	.word	0x46c35000

080015b0 <pwm_set_freq_50pct>:

// Sets PWM frequency on a given timer/channel with fixed 50% duty, and starts/stops output as needed.
static void pwm_set_freq_50pct(TIM_HandleTypeDef *htim, uint32_t channel, bool *running, uint32_t freq_hz)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b086      	sub	sp, #24
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	60f8      	str	r0, [r7, #12]
 80015b8:	60b9      	str	r1, [r7, #8]
 80015ba:	607a      	str	r2, [r7, #4]
 80015bc:	603b      	str	r3, [r7, #0]
    if (freq_hz == 0u) {
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d10b      	bne.n	80015dc <pwm_set_freq_50pct+0x2c>
        if (*running) {
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d069      	beq.n	80016a0 <pwm_set_freq_50pct+0xf0>
            HAL_TIM_PWM_Stop(htim, channel);
 80015cc:	68b9      	ldr	r1, [r7, #8]
 80015ce:	68f8      	ldr	r0, [r7, #12]
 80015d0:	f003 fd9c 	bl	800510c <HAL_TIM_PWM_Stop>
            *running = false;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2200      	movs	r2, #0
 80015d8:	701a      	strb	r2, [r3, #0]
 80015da:	e062      	b.n	80016a2 <pwm_set_freq_50pct+0xf2>
        }
        return;
    }

    uint32_t psc, arr;
    compute_psc_arr(freq_hz, &psc, &arr);
 80015dc:	f107 0210 	add.w	r2, r7, #16
 80015e0:	f107 0314 	add.w	r3, r7, #20
 80015e4:	4619      	mov	r1, r3
 80015e6:	6838      	ldr	r0, [r7, #0]
 80015e8:	f7ff ff56 	bl	8001498 <compute_psc_arr>

    __HAL_TIM_SET_PRESCALER(htim, psc);
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	697a      	ldr	r2, [r7, #20]
 80015f2:	629a      	str	r2, [r3, #40]	@ 0x28
    __HAL_TIM_SET_AUTORELOAD(htim, arr);
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	693a      	ldr	r2, [r7, #16]
 80015fa:	62da      	str	r2, [r3, #44]	@ 0x2c
 80015fc:	693a      	ldr	r2, [r7, #16]
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	60da      	str	r2, [r3, #12]

    __HAL_TIM_SET_COMPARE(htim, channel, (arr + 1u) / 2u); /* 50% */
 8001602:	68bb      	ldr	r3, [r7, #8]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d106      	bne.n	8001616 <pwm_set_freq_50pct+0x66>
 8001608:	693b      	ldr	r3, [r7, #16]
 800160a:	1c5a      	adds	r2, r3, #1
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	0852      	lsrs	r2, r2, #1
 8001612:	635a      	str	r2, [r3, #52]	@ 0x34
 8001614:	e02d      	b.n	8001672 <pwm_set_freq_50pct+0xc2>
 8001616:	68bb      	ldr	r3, [r7, #8]
 8001618:	2b04      	cmp	r3, #4
 800161a:	d106      	bne.n	800162a <pwm_set_freq_50pct+0x7a>
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	3301      	adds	r3, #1
 8001620:	68fa      	ldr	r2, [r7, #12]
 8001622:	6812      	ldr	r2, [r2, #0]
 8001624:	085b      	lsrs	r3, r3, #1
 8001626:	6393      	str	r3, [r2, #56]	@ 0x38
 8001628:	e023      	b.n	8001672 <pwm_set_freq_50pct+0xc2>
 800162a:	68bb      	ldr	r3, [r7, #8]
 800162c:	2b08      	cmp	r3, #8
 800162e:	d106      	bne.n	800163e <pwm_set_freq_50pct+0x8e>
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	3301      	adds	r3, #1
 8001634:	68fa      	ldr	r2, [r7, #12]
 8001636:	6812      	ldr	r2, [r2, #0]
 8001638:	085b      	lsrs	r3, r3, #1
 800163a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800163c:	e019      	b.n	8001672 <pwm_set_freq_50pct+0xc2>
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	2b0c      	cmp	r3, #12
 8001642:	d106      	bne.n	8001652 <pwm_set_freq_50pct+0xa2>
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	3301      	adds	r3, #1
 8001648:	68fa      	ldr	r2, [r7, #12]
 800164a:	6812      	ldr	r2, [r2, #0]
 800164c:	085b      	lsrs	r3, r3, #1
 800164e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001650:	e00f      	b.n	8001672 <pwm_set_freq_50pct+0xc2>
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	2b10      	cmp	r3, #16
 8001656:	d106      	bne.n	8001666 <pwm_set_freq_50pct+0xb6>
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	3301      	adds	r3, #1
 800165c:	68fa      	ldr	r2, [r7, #12]
 800165e:	6812      	ldr	r2, [r2, #0]
 8001660:	085b      	lsrs	r3, r3, #1
 8001662:	6593      	str	r3, [r2, #88]	@ 0x58
 8001664:	e005      	b.n	8001672 <pwm_set_freq_50pct+0xc2>
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	3301      	adds	r3, #1
 800166a:	68fa      	ldr	r2, [r7, #12]
 800166c:	6812      	ldr	r2, [r2, #0]
 800166e:	085b      	lsrs	r3, r3, #1
 8001670:	65d3      	str	r3, [r2, #92]	@ 0x5c
    __HAL_TIM_SET_COUNTER(htim, 0u);
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	2200      	movs	r2, #0
 8001678:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_GenerateEvent(htim, TIM_EVENTSOURCE_UPDATE);
 800167a:	2101      	movs	r1, #1
 800167c:	68f8      	ldr	r0, [r7, #12]
 800167e:	f004 f8dd 	bl	800583c <HAL_TIM_GenerateEvent>

    if (!*running) {
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	f083 0301 	eor.w	r3, r3, #1
 800168a:	b2db      	uxtb	r3, r3
 800168c:	2b00      	cmp	r3, #0
 800168e:	d008      	beq.n	80016a2 <pwm_set_freq_50pct+0xf2>
        HAL_TIM_PWM_Start(htim, channel);
 8001690:	68b9      	ldr	r1, [r7, #8]
 8001692:	68f8      	ldr	r0, [r7, #12]
 8001694:	f003 fc4e 	bl	8004f34 <HAL_TIM_PWM_Start>
        *running = true;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2201      	movs	r2, #1
 800169c:	701a      	strb	r2, [r3, #0]
 800169e:	e000      	b.n	80016a2 <pwm_set_freq_50pct+0xf2>
        return;
 80016a0:	bf00      	nop
    }
}
 80016a2:	3718      	adds	r7, #24
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}

080016a8 <motor_set_dir_left>:

// Directions control
static void motor_set_dir_left(motor_dir_t dir)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	4603      	mov	r3, r0
 80016b0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(L_DIR_GPIO_Port, L_DIR_Pin,
 80016b2:	79fb      	ldrb	r3, [r7, #7]
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	bf0c      	ite	eq
 80016b8:	2301      	moveq	r3, #1
 80016ba:	2300      	movne	r3, #0
 80016bc:	b2db      	uxtb	r3, r3
 80016be:	461a      	mov	r2, r3
 80016c0:	2108      	movs	r1, #8
 80016c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016c6:	f001 f975 	bl	80029b4 <HAL_GPIO_WritePin>
                      (dir == MOTOR_REV) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 80016ca:	bf00      	nop
 80016cc:	3708      	adds	r7, #8
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}

080016d2 <motor_set_dir_right>:

static void motor_set_dir_right(motor_dir_t dir)
{
 80016d2:	b580      	push	{r7, lr}
 80016d4:	b082      	sub	sp, #8
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	4603      	mov	r3, r0
 80016da:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(R_DIR_GPIO_Port, R_DIR_Pin,
 80016dc:	79fb      	ldrb	r3, [r7, #7]
 80016de:	2b01      	cmp	r3, #1
 80016e0:	bf0c      	ite	eq
 80016e2:	2301      	moveq	r3, #1
 80016e4:	2300      	movne	r3, #0
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	461a      	mov	r2, r3
 80016ea:	2104      	movs	r1, #4
 80016ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016f0:	f001 f960 	bl	80029b4 <HAL_GPIO_WritePin>
                      (dir == MOTOR_REV) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 80016f4:	bf00      	nop
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <Motors_SetEnable>:

// Driver enable control
void Motors_SetEnable(bool enable)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	4603      	mov	r3, r0
 8001704:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(L_EN_GPIO_Port, L_EN_Pin,
 8001706:	79fb      	ldrb	r3, [r7, #7]
 8001708:	461a      	mov	r2, r3
 800170a:	2102      	movs	r1, #2
 800170c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001710:	f001 f950 	bl	80029b4 <HAL_GPIO_WritePin>
                      enable ? GPIO_PIN_SET : GPIO_PIN_RESET);
    HAL_GPIO_WritePin(R_EN_GPIO_Port, R_EN_Pin,
 8001714:	79fb      	ldrb	r3, [r7, #7]
 8001716:	461a      	mov	r2, r3
 8001718:	2110      	movs	r1, #16
 800171a:	4803      	ldr	r0, [pc, #12]	@ (8001728 <Motors_SetEnable+0x2c>)
 800171c:	f001 f94a 	bl	80029b4 <HAL_GPIO_WritePin>
                      enable ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8001720:	bf00      	nop
 8001722:	3708      	adds	r7, #8
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	48000400 	.word	0x48000400

0800172c <Motors_Init>:

// Initializes the motor PWM control state: stops TIM2/TIM3 PWM outputs, resets ramp variables, and captures the initial tick time.
void Motors_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop(&LEFT_TIM,  LEFT_CH);
 8001730:	2100      	movs	r1, #0
 8001732:	481b      	ldr	r0, [pc, #108]	@ (80017a0 <Motors_Init+0x74>)
 8001734:	f003 fcea 	bl	800510c <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&RIGHT_TIM, RIGHT_CH);
 8001738:	2104      	movs	r1, #4
 800173a:	481a      	ldr	r0, [pc, #104]	@ (80017a4 <Motors_Init+0x78>)
 800173c:	f003 fce6 	bl	800510c <HAL_TIM_PWM_Stop>
    s_runL = false;
 8001740:	4b19      	ldr	r3, [pc, #100]	@ (80017a8 <Motors_Init+0x7c>)
 8001742:	2200      	movs	r2, #0
 8001744:	701a      	strb	r2, [r3, #0]
    s_runR = false;
 8001746:	4b19      	ldr	r3, [pc, #100]	@ (80017ac <Motors_Init+0x80>)
 8001748:	2200      	movs	r2, #0
 800174a:	701a      	strb	r2, [r3, #0]

    s_curL = s_curR = 0.0f;
 800174c:	4b18      	ldr	r3, [pc, #96]	@ (80017b0 <Motors_Init+0x84>)
 800174e:	f04f 0200 	mov.w	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	4b16      	ldr	r3, [pc, #88]	@ (80017b0 <Motors_Init+0x84>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a16      	ldr	r2, [pc, #88]	@ (80017b4 <Motors_Init+0x88>)
 800175a:	6013      	str	r3, [r2, #0]
    s_tgtL = s_tgtR = 0.0f;
 800175c:	4b16      	ldr	r3, [pc, #88]	@ (80017b8 <Motors_Init+0x8c>)
 800175e:	f04f 0200 	mov.w	r2, #0
 8001762:	601a      	str	r2, [r3, #0]
 8001764:	4b14      	ldr	r3, [pc, #80]	@ (80017b8 <Motors_Init+0x8c>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a14      	ldr	r2, [pc, #80]	@ (80017bc <Motors_Init+0x90>)
 800176a:	6013      	str	r3, [r2, #0]
    s_lastTick = HAL_GetTick();
 800176c:	f000 fdda 	bl	8002324 <HAL_GetTick>
 8001770:	4603      	mov	r3, r0
 8001772:	4a13      	ldr	r2, [pc, #76]	@ (80017c0 <Motors_Init+0x94>)
 8001774:	6013      	str	r3, [r2, #0]

    s_dirL = MOTOR_FWD;
 8001776:	4b13      	ldr	r3, [pc, #76]	@ (80017c4 <Motors_Init+0x98>)
 8001778:	2200      	movs	r2, #0
 800177a:	701a      	strb	r2, [r3, #0]
    s_dirR = MOTOR_FWD;
 800177c:	4b12      	ldr	r3, [pc, #72]	@ (80017c8 <Motors_Init+0x9c>)
 800177e:	2200      	movs	r2, #0
 8001780:	701a      	strb	r2, [r3, #0]
    motor_set_dir_left(s_dirL);
 8001782:	4b10      	ldr	r3, [pc, #64]	@ (80017c4 <Motors_Init+0x98>)
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	4618      	mov	r0, r3
 8001788:	f7ff ff8e 	bl	80016a8 <motor_set_dir_left>
    motor_set_dir_right(s_dirR);
 800178c:	4b0e      	ldr	r3, [pc, #56]	@ (80017c8 <Motors_Init+0x9c>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff ff9e 	bl	80016d2 <motor_set_dir_right>

    Motors_SetEnable(false);
 8001796:	2000      	movs	r0, #0
 8001798:	f7ff ffb0 	bl	80016fc <Motors_SetEnable>
}
 800179c:	bf00      	nop
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	200000e4 	.word	0x200000e4
 80017a4:	20000130 	.word	0x20000130
 80017a8:	20000244 	.word	0x20000244
 80017ac:	20000245 	.word	0x20000245
 80017b0:	20000234 	.word	0x20000234
 80017b4:	20000230 	.word	0x20000230
 80017b8:	2000023c 	.word	0x2000023c
 80017bc:	20000238 	.word	0x20000238
 80017c0:	20000240 	.word	0x20000240
 80017c4:	20000246 	.word	0x20000246
 80017c8:	20000247 	.word	0x20000247

080017cc <Motors_Speed_inPercent>:

// Updates left/right "speed" in percent (0% => stop, 100% => 25 kHz, -100% => reverse 25kHz) using ramp.
void Motors_Speed_inPercent(float left_pct, float right_pct)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b088      	sub	sp, #32
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	ed87 0a01 	vstr	s0, [r7, #4]
 80017d6:	edc7 0a00 	vstr	s1, [r7]
    /* Determine requested direction from the sign */
    motor_dir_t reqDirL = (left_pct  < 0.0f) ? MOTOR_REV : MOTOR_FWD;
 80017da:	edd7 7a01 	vldr	s15, [r7, #4]
 80017de:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017e6:	bf4c      	ite	mi
 80017e8:	2301      	movmi	r3, #1
 80017ea:	2300      	movpl	r3, #0
 80017ec:	b2db      	uxtb	r3, r3
 80017ee:	757b      	strb	r3, [r7, #21]
    motor_dir_t reqDirR = (right_pct < 0.0f) ? MOTOR_REV : MOTOR_FWD;
 80017f0:	edd7 7a00 	vldr	s15, [r7]
 80017f4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017fc:	bf4c      	ite	mi
 80017fe:	2301      	movmi	r3, #1
 8001800:	2300      	movpl	r3, #0
 8001802:	b2db      	uxtb	r3, r3
 8001804:	753b      	strb	r3, [r7, #20]

    /* Absolute magnitude in percent */
    float absL = (left_pct  < 0.0f) ? -left_pct  : left_pct;
 8001806:	edd7 7a01 	vldr	s15, [r7, #4]
 800180a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800180e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001812:	d504      	bpl.n	800181e <Motors_Speed_inPercent+0x52>
 8001814:	edd7 7a01 	vldr	s15, [r7, #4]
 8001818:	eef1 7a67 	vneg.f32	s15, s15
 800181c:	e001      	b.n	8001822 <Motors_Speed_inPercent+0x56>
 800181e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001822:	edc7 7a07 	vstr	s15, [r7, #28]
    float absR = (right_pct < 0.0f) ? -right_pct : right_pct;
 8001826:	edd7 7a00 	vldr	s15, [r7]
 800182a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800182e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001832:	d504      	bpl.n	800183e <Motors_Speed_inPercent+0x72>
 8001834:	edd7 7a00 	vldr	s15, [r7]
 8001838:	eef1 7a67 	vneg.f32	s15, s15
 800183c:	e001      	b.n	8001842 <Motors_Speed_inPercent+0x76>
 800183e:	edd7 7a00 	vldr	s15, [r7]
 8001842:	edc7 7a06 	vstr	s15, [r7, #24]

    if (absL > 100.0f) absL = 100.0f;
 8001846:	edd7 7a07 	vldr	s15, [r7, #28]
 800184a:	ed9f 7a92 	vldr	s14, [pc, #584]	@ 8001a94 <Motors_Speed_inPercent+0x2c8>
 800184e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001852:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001856:	dd01      	ble.n	800185c <Motors_Speed_inPercent+0x90>
 8001858:	4b8f      	ldr	r3, [pc, #572]	@ (8001a98 <Motors_Speed_inPercent+0x2cc>)
 800185a:	61fb      	str	r3, [r7, #28]
    if (absR > 100.0f) absR = 100.0f;
 800185c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001860:	ed9f 7a8c 	vldr	s14, [pc, #560]	@ 8001a94 <Motors_Speed_inPercent+0x2c8>
 8001864:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800186c:	dd01      	ble.n	8001872 <Motors_Speed_inPercent+0xa6>
 800186e:	4b8a      	ldr	r3, [pc, #552]	@ (8001a98 <Motors_Speed_inPercent+0x2cc>)
 8001870:	61bb      	str	r3, [r7, #24]

    bool wantFlipL = (reqDirL != s_dirL);
 8001872:	4b8a      	ldr	r3, [pc, #552]	@ (8001a9c <Motors_Speed_inPercent+0x2d0>)
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	7d7a      	ldrb	r2, [r7, #21]
 8001878:	429a      	cmp	r2, r3
 800187a:	bf14      	ite	ne
 800187c:	2301      	movne	r3, #1
 800187e:	2300      	moveq	r3, #0
 8001880:	75fb      	strb	r3, [r7, #23]
    bool wantFlipR = (reqDirR != s_dirR);
 8001882:	4b87      	ldr	r3, [pc, #540]	@ (8001aa0 <Motors_Speed_inPercent+0x2d4>)
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	7d3a      	ldrb	r2, [r7, #20]
 8001888:	429a      	cmp	r2, r3
 800188a:	bf14      	ite	ne
 800188c:	2301      	movne	r3, #1
 800188e:	2300      	moveq	r3, #0
 8001890:	75bb      	strb	r3, [r7, #22]

    /* If currently stopped, apply direction change immediately before ramping up */
    const float ZERO_EPS = 0.0001f;
 8001892:	4b84      	ldr	r3, [pc, #528]	@ (8001aa4 <Motors_Speed_inPercent+0x2d8>)
 8001894:	613b      	str	r3, [r7, #16]

    if (wantFlipL && (s_curL <= ZERO_EPS)) {
 8001896:	7dfb      	ldrb	r3, [r7, #23]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d013      	beq.n	80018c4 <Motors_Speed_inPercent+0xf8>
 800189c:	4b82      	ldr	r3, [pc, #520]	@ (8001aa8 <Motors_Speed_inPercent+0x2dc>)
 800189e:	edd3 7a00 	vldr	s15, [r3]
 80018a2:	ed97 7a04 	vldr	s14, [r7, #16]
 80018a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ae:	db09      	blt.n	80018c4 <Motors_Speed_inPercent+0xf8>
        s_dirL = reqDirL;
 80018b0:	4a7a      	ldr	r2, [pc, #488]	@ (8001a9c <Motors_Speed_inPercent+0x2d0>)
 80018b2:	7d7b      	ldrb	r3, [r7, #21]
 80018b4:	7013      	strb	r3, [r2, #0]
        motor_set_dir_left(s_dirL);
 80018b6:	4b79      	ldr	r3, [pc, #484]	@ (8001a9c <Motors_Speed_inPercent+0x2d0>)
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7ff fef4 	bl	80016a8 <motor_set_dir_left>
        wantFlipL = false; /* direction is now correct */
 80018c0:	2300      	movs	r3, #0
 80018c2:	75fb      	strb	r3, [r7, #23]
    }

    if (wantFlipR && (s_curR <= ZERO_EPS)) {
 80018c4:	7dbb      	ldrb	r3, [r7, #22]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d013      	beq.n	80018f2 <Motors_Speed_inPercent+0x126>
 80018ca:	4b78      	ldr	r3, [pc, #480]	@ (8001aac <Motors_Speed_inPercent+0x2e0>)
 80018cc:	edd3 7a00 	vldr	s15, [r3]
 80018d0:	ed97 7a04 	vldr	s14, [r7, #16]
 80018d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018dc:	db09      	blt.n	80018f2 <Motors_Speed_inPercent+0x126>
        s_dirR = reqDirR;
 80018de:	4a70      	ldr	r2, [pc, #448]	@ (8001aa0 <Motors_Speed_inPercent+0x2d4>)
 80018e0:	7d3b      	ldrb	r3, [r7, #20]
 80018e2:	7013      	strb	r3, [r2, #0]
        motor_set_dir_right(s_dirR);
 80018e4:	4b6e      	ldr	r3, [pc, #440]	@ (8001aa0 <Motors_Speed_inPercent+0x2d4>)
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff fef2 	bl	80016d2 <motor_set_dir_right>
        wantFlipR = false; /* direction is now correct */
 80018ee:	2300      	movs	r3, #0
 80018f0:	75bb      	strb	r3, [r7, #22]
    }

    /* If moving and direction needs to change, force target to 0 first */
    if (wantFlipL && (s_curL > ZERO_EPS)) absL = 0.0f;
 80018f2:	7dfb      	ldrb	r3, [r7, #23]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d00c      	beq.n	8001912 <Motors_Speed_inPercent+0x146>
 80018f8:	4b6b      	ldr	r3, [pc, #428]	@ (8001aa8 <Motors_Speed_inPercent+0x2dc>)
 80018fa:	edd3 7a00 	vldr	s15, [r3]
 80018fe:	ed97 7a04 	vldr	s14, [r7, #16]
 8001902:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800190a:	d502      	bpl.n	8001912 <Motors_Speed_inPercent+0x146>
 800190c:	f04f 0300 	mov.w	r3, #0
 8001910:	61fb      	str	r3, [r7, #28]
    if (wantFlipR && (s_curR > ZERO_EPS)) absR = 0.0f;
 8001912:	7dbb      	ldrb	r3, [r7, #22]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d00c      	beq.n	8001932 <Motors_Speed_inPercent+0x166>
 8001918:	4b64      	ldr	r3, [pc, #400]	@ (8001aac <Motors_Speed_inPercent+0x2e0>)
 800191a:	edd3 7a00 	vldr	s15, [r3]
 800191e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001922:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001926:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800192a:	d502      	bpl.n	8001932 <Motors_Speed_inPercent+0x166>
 800192c:	f04f 0300 	mov.w	r3, #0
 8001930:	61bb      	str	r3, [r7, #24]

    s_tgtL = absL;
 8001932:	4a5f      	ldr	r2, [pc, #380]	@ (8001ab0 <Motors_Speed_inPercent+0x2e4>)
 8001934:	69fb      	ldr	r3, [r7, #28]
 8001936:	6013      	str	r3, [r2, #0]
    s_tgtR = absR;
 8001938:	4a5e      	ldr	r2, [pc, #376]	@ (8001ab4 <Motors_Speed_inPercent+0x2e8>)
 800193a:	69bb      	ldr	r3, [r7, #24]
 800193c:	6013      	str	r3, [r2, #0]

    uint32_t now = HAL_GetTick();
 800193e:	f000 fcf1 	bl	8002324 <HAL_GetTick>
 8001942:	60f8      	str	r0, [r7, #12]
    if ((now - s_lastTick) < g_step_period_ms) {
 8001944:	4b5c      	ldr	r3, [pc, #368]	@ (8001ab8 <Motors_Speed_inPercent+0x2ec>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	68fa      	ldr	r2, [r7, #12]
 800194a:	1ad2      	subs	r2, r2, r3
 800194c:	4b5b      	ldr	r3, [pc, #364]	@ (8001abc <Motors_Speed_inPercent+0x2f0>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	429a      	cmp	r2, r3
 8001952:	d21a      	bcs.n	800198a <Motors_Speed_inPercent+0x1be>
        /* Even if we skip ramp update, outputs are based on current s_cur */
        pwm_set_freq_50pct(&LEFT_TIM,  LEFT_CH,  &s_runL, pct_to_freq_hz(s_curL));
 8001954:	4b54      	ldr	r3, [pc, #336]	@ (8001aa8 <Motors_Speed_inPercent+0x2dc>)
 8001956:	edd3 7a00 	vldr	s15, [r3]
 800195a:	eeb0 0a67 	vmov.f32	s0, s15
 800195e:	f7ff fde1 	bl	8001524 <pct_to_freq_hz>
 8001962:	4603      	mov	r3, r0
 8001964:	4a56      	ldr	r2, [pc, #344]	@ (8001ac0 <Motors_Speed_inPercent+0x2f4>)
 8001966:	2100      	movs	r1, #0
 8001968:	4856      	ldr	r0, [pc, #344]	@ (8001ac4 <Motors_Speed_inPercent+0x2f8>)
 800196a:	f7ff fe21 	bl	80015b0 <pwm_set_freq_50pct>
        pwm_set_freq_50pct(&RIGHT_TIM, RIGHT_CH, &s_runR, pct_to_freq_hz(s_curR));
 800196e:	4b4f      	ldr	r3, [pc, #316]	@ (8001aac <Motors_Speed_inPercent+0x2e0>)
 8001970:	edd3 7a00 	vldr	s15, [r3]
 8001974:	eeb0 0a67 	vmov.f32	s0, s15
 8001978:	f7ff fdd4 	bl	8001524 <pct_to_freq_hz>
 800197c:	4603      	mov	r3, r0
 800197e:	4a52      	ldr	r2, [pc, #328]	@ (8001ac8 <Motors_Speed_inPercent+0x2fc>)
 8001980:	2104      	movs	r1, #4
 8001982:	4852      	ldr	r0, [pc, #328]	@ (8001acc <Motors_Speed_inPercent+0x300>)
 8001984:	f7ff fe14 	bl	80015b0 <pwm_set_freq_50pct>
        return;
 8001988:	e110      	b.n	8001bac <Motors_Speed_inPercent+0x3e0>
    }
    s_lastTick = now;
 800198a:	4a4b      	ldr	r2, [pc, #300]	@ (8001ab8 <Motors_Speed_inPercent+0x2ec>)
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	6013      	str	r3, [r2, #0]

    /* Ramp toward target */
    float step = g_step_pct;
 8001990:	4b4f      	ldr	r3, [pc, #316]	@ (8001ad0 <Motors_Speed_inPercent+0x304>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	60bb      	str	r3, [r7, #8]
    if (step <= 0.0f) {
 8001996:	edd7 7a02 	vldr	s15, [r7, #8]
 800199a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800199e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019a2:	d808      	bhi.n	80019b6 <Motors_Speed_inPercent+0x1ea>
        s_curL = s_tgtL;
 80019a4:	4b42      	ldr	r3, [pc, #264]	@ (8001ab0 <Motors_Speed_inPercent+0x2e4>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a3f      	ldr	r2, [pc, #252]	@ (8001aa8 <Motors_Speed_inPercent+0x2dc>)
 80019aa:	6013      	str	r3, [r2, #0]
        s_curR = s_tgtR;
 80019ac:	4b41      	ldr	r3, [pc, #260]	@ (8001ab4 <Motors_Speed_inPercent+0x2e8>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a3e      	ldr	r2, [pc, #248]	@ (8001aac <Motors_Speed_inPercent+0x2e0>)
 80019b2:	6013      	str	r3, [r2, #0]
 80019b4:	e0b2      	b.n	8001b1c <Motors_Speed_inPercent+0x350>
    } else {
        if (s_curL < s_tgtL) { s_curL += step; if (s_curL > s_tgtL) s_curL = s_tgtL; }
 80019b6:	4b3c      	ldr	r3, [pc, #240]	@ (8001aa8 <Motors_Speed_inPercent+0x2dc>)
 80019b8:	ed93 7a00 	vldr	s14, [r3]
 80019bc:	4b3c      	ldr	r3, [pc, #240]	@ (8001ab0 <Motors_Speed_inPercent+0x2e4>)
 80019be:	edd3 7a00 	vldr	s15, [r3]
 80019c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ca:	d519      	bpl.n	8001a00 <Motors_Speed_inPercent+0x234>
 80019cc:	4b36      	ldr	r3, [pc, #216]	@ (8001aa8 <Motors_Speed_inPercent+0x2dc>)
 80019ce:	ed93 7a00 	vldr	s14, [r3]
 80019d2:	edd7 7a02 	vldr	s15, [r7, #8]
 80019d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019da:	4b33      	ldr	r3, [pc, #204]	@ (8001aa8 <Motors_Speed_inPercent+0x2dc>)
 80019dc:	edc3 7a00 	vstr	s15, [r3]
 80019e0:	4b31      	ldr	r3, [pc, #196]	@ (8001aa8 <Motors_Speed_inPercent+0x2dc>)
 80019e2:	ed93 7a00 	vldr	s14, [r3]
 80019e6:	4b32      	ldr	r3, [pc, #200]	@ (8001ab0 <Motors_Speed_inPercent+0x2e4>)
 80019e8:	edd3 7a00 	vldr	s15, [r3]
 80019ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019f4:	dd28      	ble.n	8001a48 <Motors_Speed_inPercent+0x27c>
 80019f6:	4b2e      	ldr	r3, [pc, #184]	@ (8001ab0 <Motors_Speed_inPercent+0x2e4>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a2b      	ldr	r2, [pc, #172]	@ (8001aa8 <Motors_Speed_inPercent+0x2dc>)
 80019fc:	6013      	str	r3, [r2, #0]
 80019fe:	e023      	b.n	8001a48 <Motors_Speed_inPercent+0x27c>
        else if (s_curL > s_tgtL) { s_curL -= step; if (s_curL < s_tgtL) s_curL = s_tgtL; }
 8001a00:	4b29      	ldr	r3, [pc, #164]	@ (8001aa8 <Motors_Speed_inPercent+0x2dc>)
 8001a02:	ed93 7a00 	vldr	s14, [r3]
 8001a06:	4b2a      	ldr	r3, [pc, #168]	@ (8001ab0 <Motors_Speed_inPercent+0x2e4>)
 8001a08:	edd3 7a00 	vldr	s15, [r3]
 8001a0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a14:	dd18      	ble.n	8001a48 <Motors_Speed_inPercent+0x27c>
 8001a16:	4b24      	ldr	r3, [pc, #144]	@ (8001aa8 <Motors_Speed_inPercent+0x2dc>)
 8001a18:	ed93 7a00 	vldr	s14, [r3]
 8001a1c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a20:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a24:	4b20      	ldr	r3, [pc, #128]	@ (8001aa8 <Motors_Speed_inPercent+0x2dc>)
 8001a26:	edc3 7a00 	vstr	s15, [r3]
 8001a2a:	4b1f      	ldr	r3, [pc, #124]	@ (8001aa8 <Motors_Speed_inPercent+0x2dc>)
 8001a2c:	ed93 7a00 	vldr	s14, [r3]
 8001a30:	4b1f      	ldr	r3, [pc, #124]	@ (8001ab0 <Motors_Speed_inPercent+0x2e4>)
 8001a32:	edd3 7a00 	vldr	s15, [r3]
 8001a36:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a3e:	d503      	bpl.n	8001a48 <Motors_Speed_inPercent+0x27c>
 8001a40:	4b1b      	ldr	r3, [pc, #108]	@ (8001ab0 <Motors_Speed_inPercent+0x2e4>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a18      	ldr	r2, [pc, #96]	@ (8001aa8 <Motors_Speed_inPercent+0x2dc>)
 8001a46:	6013      	str	r3, [r2, #0]

        if (s_curR < s_tgtR) { s_curR += step; if (s_curR > s_tgtR) s_curR = s_tgtR; }
 8001a48:	4b18      	ldr	r3, [pc, #96]	@ (8001aac <Motors_Speed_inPercent+0x2e0>)
 8001a4a:	ed93 7a00 	vldr	s14, [r3]
 8001a4e:	4b19      	ldr	r3, [pc, #100]	@ (8001ab4 <Motors_Speed_inPercent+0x2e8>)
 8001a50:	edd3 7a00 	vldr	s15, [r3]
 8001a54:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a5c:	d53a      	bpl.n	8001ad4 <Motors_Speed_inPercent+0x308>
 8001a5e:	4b13      	ldr	r3, [pc, #76]	@ (8001aac <Motors_Speed_inPercent+0x2e0>)
 8001a60:	ed93 7a00 	vldr	s14, [r3]
 8001a64:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a6c:	4b0f      	ldr	r3, [pc, #60]	@ (8001aac <Motors_Speed_inPercent+0x2e0>)
 8001a6e:	edc3 7a00 	vstr	s15, [r3]
 8001a72:	4b0e      	ldr	r3, [pc, #56]	@ (8001aac <Motors_Speed_inPercent+0x2e0>)
 8001a74:	ed93 7a00 	vldr	s14, [r3]
 8001a78:	4b0e      	ldr	r3, [pc, #56]	@ (8001ab4 <Motors_Speed_inPercent+0x2e8>)
 8001a7a:	edd3 7a00 	vldr	s15, [r3]
 8001a7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a86:	dd49      	ble.n	8001b1c <Motors_Speed_inPercent+0x350>
 8001a88:	4b0a      	ldr	r3, [pc, #40]	@ (8001ab4 <Motors_Speed_inPercent+0x2e8>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a07      	ldr	r2, [pc, #28]	@ (8001aac <Motors_Speed_inPercent+0x2e0>)
 8001a8e:	6013      	str	r3, [r2, #0]
 8001a90:	e044      	b.n	8001b1c <Motors_Speed_inPercent+0x350>
 8001a92:	bf00      	nop
 8001a94:	42c80000 	.word	0x42c80000
 8001a98:	42c80000 	.word	0x42c80000
 8001a9c:	20000246 	.word	0x20000246
 8001aa0:	20000247 	.word	0x20000247
 8001aa4:	38d1b717 	.word	0x38d1b717
 8001aa8:	20000230 	.word	0x20000230
 8001aac:	20000234 	.word	0x20000234
 8001ab0:	20000238 	.word	0x20000238
 8001ab4:	2000023c 	.word	0x2000023c
 8001ab8:	20000240 	.word	0x20000240
 8001abc:	20000010 	.word	0x20000010
 8001ac0:	20000244 	.word	0x20000244
 8001ac4:	200000e4 	.word	0x200000e4
 8001ac8:	20000245 	.word	0x20000245
 8001acc:	20000130 	.word	0x20000130
 8001ad0:	20000014 	.word	0x20000014
        else if (s_curR > s_tgtR) { s_curR -= step; if (s_curR < s_tgtR) s_curR = s_tgtR; }
 8001ad4:	4b37      	ldr	r3, [pc, #220]	@ (8001bb4 <Motors_Speed_inPercent+0x3e8>)
 8001ad6:	ed93 7a00 	vldr	s14, [r3]
 8001ada:	4b37      	ldr	r3, [pc, #220]	@ (8001bb8 <Motors_Speed_inPercent+0x3ec>)
 8001adc:	edd3 7a00 	vldr	s15, [r3]
 8001ae0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ae4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ae8:	dd18      	ble.n	8001b1c <Motors_Speed_inPercent+0x350>
 8001aea:	4b32      	ldr	r3, [pc, #200]	@ (8001bb4 <Motors_Speed_inPercent+0x3e8>)
 8001aec:	ed93 7a00 	vldr	s14, [r3]
 8001af0:	edd7 7a02 	vldr	s15, [r7, #8]
 8001af4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001af8:	4b2e      	ldr	r3, [pc, #184]	@ (8001bb4 <Motors_Speed_inPercent+0x3e8>)
 8001afa:	edc3 7a00 	vstr	s15, [r3]
 8001afe:	4b2d      	ldr	r3, [pc, #180]	@ (8001bb4 <Motors_Speed_inPercent+0x3e8>)
 8001b00:	ed93 7a00 	vldr	s14, [r3]
 8001b04:	4b2c      	ldr	r3, [pc, #176]	@ (8001bb8 <Motors_Speed_inPercent+0x3ec>)
 8001b06:	edd3 7a00 	vldr	s15, [r3]
 8001b0a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b12:	d503      	bpl.n	8001b1c <Motors_Speed_inPercent+0x350>
 8001b14:	4b28      	ldr	r3, [pc, #160]	@ (8001bb8 <Motors_Speed_inPercent+0x3ec>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a26      	ldr	r2, [pc, #152]	@ (8001bb4 <Motors_Speed_inPercent+0x3e8>)
 8001b1a:	6013      	str	r3, [r2, #0]
    }

    /* When we have ramped down to zero, apply direction change */
    if ((reqDirL != s_dirL) && (s_curL <= ZERO_EPS)) {
 8001b1c:	4b27      	ldr	r3, [pc, #156]	@ (8001bbc <Motors_Speed_inPercent+0x3f0>)
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	7d7a      	ldrb	r2, [r7, #21]
 8001b22:	429a      	cmp	r2, r3
 8001b24:	d011      	beq.n	8001b4a <Motors_Speed_inPercent+0x37e>
 8001b26:	4b26      	ldr	r3, [pc, #152]	@ (8001bc0 <Motors_Speed_inPercent+0x3f4>)
 8001b28:	edd3 7a00 	vldr	s15, [r3]
 8001b2c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001b30:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b38:	db07      	blt.n	8001b4a <Motors_Speed_inPercent+0x37e>
        s_dirL = reqDirL;
 8001b3a:	4a20      	ldr	r2, [pc, #128]	@ (8001bbc <Motors_Speed_inPercent+0x3f0>)
 8001b3c:	7d7b      	ldrb	r3, [r7, #21]
 8001b3e:	7013      	strb	r3, [r2, #0]
        motor_set_dir_left(s_dirL);
 8001b40:	4b1e      	ldr	r3, [pc, #120]	@ (8001bbc <Motors_Speed_inPercent+0x3f0>)
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	4618      	mov	r0, r3
 8001b46:	f7ff fdaf 	bl	80016a8 <motor_set_dir_left>
    }
    if ((reqDirR != s_dirR) && (s_curR <= ZERO_EPS)) {
 8001b4a:	4b1e      	ldr	r3, [pc, #120]	@ (8001bc4 <Motors_Speed_inPercent+0x3f8>)
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	7d3a      	ldrb	r2, [r7, #20]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d011      	beq.n	8001b78 <Motors_Speed_inPercent+0x3ac>
 8001b54:	4b17      	ldr	r3, [pc, #92]	@ (8001bb4 <Motors_Speed_inPercent+0x3e8>)
 8001b56:	edd3 7a00 	vldr	s15, [r3]
 8001b5a:	ed97 7a04 	vldr	s14, [r7, #16]
 8001b5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b66:	db07      	blt.n	8001b78 <Motors_Speed_inPercent+0x3ac>
        s_dirR = reqDirR;
 8001b68:	4a16      	ldr	r2, [pc, #88]	@ (8001bc4 <Motors_Speed_inPercent+0x3f8>)
 8001b6a:	7d3b      	ldrb	r3, [r7, #20]
 8001b6c:	7013      	strb	r3, [r2, #0]
        motor_set_dir_right(s_dirR);
 8001b6e:	4b15      	ldr	r3, [pc, #84]	@ (8001bc4 <Motors_Speed_inPercent+0x3f8>)
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7ff fdad 	bl	80016d2 <motor_set_dir_right>
    }

    /* Update PWM outputs */
    pwm_set_freq_50pct(&LEFT_TIM,  LEFT_CH,  &s_runL, pct_to_freq_hz(s_curL));
 8001b78:	4b11      	ldr	r3, [pc, #68]	@ (8001bc0 <Motors_Speed_inPercent+0x3f4>)
 8001b7a:	edd3 7a00 	vldr	s15, [r3]
 8001b7e:	eeb0 0a67 	vmov.f32	s0, s15
 8001b82:	f7ff fccf 	bl	8001524 <pct_to_freq_hz>
 8001b86:	4603      	mov	r3, r0
 8001b88:	4a0f      	ldr	r2, [pc, #60]	@ (8001bc8 <Motors_Speed_inPercent+0x3fc>)
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	480f      	ldr	r0, [pc, #60]	@ (8001bcc <Motors_Speed_inPercent+0x400>)
 8001b8e:	f7ff fd0f 	bl	80015b0 <pwm_set_freq_50pct>
    pwm_set_freq_50pct(&RIGHT_TIM, RIGHT_CH, &s_runR, pct_to_freq_hz(s_curR));
 8001b92:	4b08      	ldr	r3, [pc, #32]	@ (8001bb4 <Motors_Speed_inPercent+0x3e8>)
 8001b94:	edd3 7a00 	vldr	s15, [r3]
 8001b98:	eeb0 0a67 	vmov.f32	s0, s15
 8001b9c:	f7ff fcc2 	bl	8001524 <pct_to_freq_hz>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	4a0b      	ldr	r2, [pc, #44]	@ (8001bd0 <Motors_Speed_inPercent+0x404>)
 8001ba4:	2104      	movs	r1, #4
 8001ba6:	480b      	ldr	r0, [pc, #44]	@ (8001bd4 <Motors_Speed_inPercent+0x408>)
 8001ba8:	f7ff fd02 	bl	80015b0 <pwm_set_freq_50pct>
}
 8001bac:	3720      	adds	r7, #32
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	20000234 	.word	0x20000234
 8001bb8:	2000023c 	.word	0x2000023c
 8001bbc:	20000246 	.word	0x20000246
 8001bc0:	20000230 	.word	0x20000230
 8001bc4:	20000247 	.word	0x20000247
 8001bc8:	20000244 	.word	0x20000244
 8001bcc:	200000e4 	.word	0x200000e4
 8001bd0:	20000245 	.word	0x20000245
 8001bd4:	20000130 	.word	0x20000130

08001bd8 <clampf>:


// Update motors speed via controls
static inline float clampf(float x, float lo, float hi)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b085      	sub	sp, #20
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	ed87 0a03 	vstr	s0, [r7, #12]
 8001be2:	edc7 0a02 	vstr	s1, [r7, #8]
 8001be6:	ed87 1a01 	vstr	s2, [r7, #4]
    if (x < lo) return lo;
 8001bea:	ed97 7a03 	vldr	s14, [r7, #12]
 8001bee:	edd7 7a02 	vldr	s15, [r7, #8]
 8001bf2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bfa:	d501      	bpl.n	8001c00 <clampf+0x28>
 8001bfc:	68bb      	ldr	r3, [r7, #8]
 8001bfe:	e00b      	b.n	8001c18 <clampf+0x40>
    if (x > hi) return hi;
 8001c00:	ed97 7a03 	vldr	s14, [r7, #12]
 8001c04:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c08:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c10:	dd01      	ble.n	8001c16 <clampf+0x3e>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	e000      	b.n	8001c18 <clampf+0x40>
    return x;
 8001c16:	68fb      	ldr	r3, [r7, #12]
}
 8001c18:	ee07 3a90 	vmov	s15, r3
 8001c1c:	eeb0 0a67 	vmov.f32	s0, s15
 8001c20:	3714      	adds	r7, #20
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr
	...

08001c2c <Motors_Control>:

void Motors_Control(uint8_t keys_state, float ay, float d_avg_cm)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b098      	sub	sp, #96	@ 0x60
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	4603      	mov	r3, r0
 8001c34:	ed87 0a02 	vstr	s0, [r7, #8]
 8001c38:	edc7 0a01 	vstr	s1, [r7, #4]
 8001c3c:	73fb      	strb	r3, [r7, #15]
    static bool ay_home_valid  = false;
    static float ay_home       = 0.0f;
    static float ay_sum        = 0.0f;
    static uint16_t ay_cnt     = 0;

    const uint16_t AY_CALIB_SAMPLES = 50;  /* number of samples to average */
 8001c3e:	2332      	movs	r3, #50	@ 0x32
 8001c40:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

    bool curr_E = (keys_state & KEY_E) != 0u;
 8001c44:	7bfb      	ldrb	r3, [r7, #15]
 8001c46:	f003 0320 	and.w	r3, r3, #32
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	bf14      	ite	ne
 8001c4e:	2301      	movne	r3, #1
 8001c50:	2300      	moveq	r3, #0
 8001c52:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49

    /* Rising edge detection on KEY_E */
    if (curr_E && !prev_E) {
 8001c56:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d02b      	beq.n	8001cb6 <Motors_Control+0x8a>
 8001c5e:	4bae      	ldr	r3, [pc, #696]	@ (8001f18 <Motors_Control+0x2ec>)
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	f083 0301 	eor.w	r3, r3, #1
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d024      	beq.n	8001cb6 <Motors_Control+0x8a>
        motors_enabled = !motors_enabled;
 8001c6c:	4bab      	ldr	r3, [pc, #684]	@ (8001f1c <Motors_Control+0x2f0>)
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	bf14      	ite	ne
 8001c74:	2301      	movne	r3, #1
 8001c76:	2300      	moveq	r3, #0
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	f083 0301 	eor.w	r3, r3, #1
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	f003 0301 	and.w	r3, r3, #1
 8001c84:	b2da      	uxtb	r2, r3
 8001c86:	4ba5      	ldr	r3, [pc, #660]	@ (8001f1c <Motors_Control+0x2f0>)
 8001c88:	701a      	strb	r2, [r3, #0]
        Motors_SetEnable(motors_enabled);
 8001c8a:	4ba4      	ldr	r3, [pc, #656]	@ (8001f1c <Motors_Control+0x2f0>)
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f7ff fd34 	bl	80016fc <Motors_SetEnable>

        /* Start calibration when motors are enabled */
        if (motors_enabled) {
 8001c94:	4ba1      	ldr	r3, [pc, #644]	@ (8001f1c <Motors_Control+0x2f0>)
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d00c      	beq.n	8001cb6 <Motors_Control+0x8a>
            ay_calibrating = true;
 8001c9c:	4ba0      	ldr	r3, [pc, #640]	@ (8001f20 <Motors_Control+0x2f4>)
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	701a      	strb	r2, [r3, #0]
            ay_home_valid  = false;
 8001ca2:	4ba0      	ldr	r3, [pc, #640]	@ (8001f24 <Motors_Control+0x2f8>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	701a      	strb	r2, [r3, #0]
            ay_sum = 0.0f;
 8001ca8:	4b9f      	ldr	r3, [pc, #636]	@ (8001f28 <Motors_Control+0x2fc>)
 8001caa:	f04f 0200 	mov.w	r2, #0
 8001cae:	601a      	str	r2, [r3, #0]
            ay_cnt = 0;
 8001cb0:	4b9e      	ldr	r3, [pc, #632]	@ (8001f2c <Motors_Control+0x300>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	801a      	strh	r2, [r3, #0]
        }
    }
    prev_E = curr_E;
 8001cb6:	4a98      	ldr	r2, [pc, #608]	@ (8001f18 <Motors_Control+0x2ec>)
 8001cb8:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8001cbc:	7013      	strb	r3, [r2, #0]

    /* ===== Motors disabled  hard stop ===== */
    if (!motors_enabled) {
 8001cbe:	4b97      	ldr	r3, [pc, #604]	@ (8001f1c <Motors_Control+0x2f0>)
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	f083 0301 	eor.w	r3, r3, #1
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d006      	beq.n	8001cda <Motors_Control+0xae>
        Motors_Speed_inPercent(0.0f, 0.0f);
 8001ccc:	eddf 0a98 	vldr	s1, [pc, #608]	@ 8001f30 <Motors_Control+0x304>
 8001cd0:	ed9f 0a97 	vldr	s0, [pc, #604]	@ 8001f30 <Motors_Control+0x304>
 8001cd4:	f7ff fd7a 	bl	80017cc <Motors_Speed_inPercent>
        return;
 8001cd8:	e198      	b.n	800200c <Motors_Control+0x3e0>
    }

    /* ===== Home calibration in progress ===== */
    if (ay_calibrating) {
 8001cda:	4b91      	ldr	r3, [pc, #580]	@ (8001f20 <Motors_Control+0x2f4>)
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d030      	beq.n	8001d44 <Motors_Control+0x118>
        ay_sum += ay;
 8001ce2:	4b91      	ldr	r3, [pc, #580]	@ (8001f28 <Motors_Control+0x2fc>)
 8001ce4:	ed93 7a00 	vldr	s14, [r3]
 8001ce8:	edd7 7a02 	vldr	s15, [r7, #8]
 8001cec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cf0:	4b8d      	ldr	r3, [pc, #564]	@ (8001f28 <Motors_Control+0x2fc>)
 8001cf2:	edc3 7a00 	vstr	s15, [r3]
        ay_cnt++;
 8001cf6:	4b8d      	ldr	r3, [pc, #564]	@ (8001f2c <Motors_Control+0x300>)
 8001cf8:	881b      	ldrh	r3, [r3, #0]
 8001cfa:	3301      	adds	r3, #1
 8001cfc:	b29a      	uxth	r2, r3
 8001cfe:	4b8b      	ldr	r3, [pc, #556]	@ (8001f2c <Motors_Control+0x300>)
 8001d00:	801a      	strh	r2, [r3, #0]

        if (ay_cnt >= AY_CALIB_SAMPLES) {
 8001d02:	4b8a      	ldr	r3, [pc, #552]	@ (8001f2c <Motors_Control+0x300>)
 8001d04:	881b      	ldrh	r3, [r3, #0]
 8001d06:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d813      	bhi.n	8001d36 <Motors_Control+0x10a>
            ay_home = ay_sum / (float)ay_cnt;
 8001d0e:	4b86      	ldr	r3, [pc, #536]	@ (8001f28 <Motors_Control+0x2fc>)
 8001d10:	edd3 6a00 	vldr	s13, [r3]
 8001d14:	4b85      	ldr	r3, [pc, #532]	@ (8001f2c <Motors_Control+0x300>)
 8001d16:	881b      	ldrh	r3, [r3, #0]
 8001d18:	ee07 3a90 	vmov	s15, r3
 8001d1c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001d20:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d24:	4b83      	ldr	r3, [pc, #524]	@ (8001f34 <Motors_Control+0x308>)
 8001d26:	edc3 7a00 	vstr	s15, [r3]
            ay_home_valid = true;
 8001d2a:	4b7e      	ldr	r3, [pc, #504]	@ (8001f24 <Motors_Control+0x2f8>)
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	701a      	strb	r2, [r3, #0]
            ay_calibrating = false;
 8001d30:	4b7b      	ldr	r3, [pc, #492]	@ (8001f20 <Motors_Control+0x2f4>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	701a      	strb	r2, [r3, #0]
        }

        /* Keep motors stopped during calibration */
        Motors_Speed_inPercent(0.0f, 0.0f);
 8001d36:	eddf 0a7e 	vldr	s1, [pc, #504]	@ 8001f30 <Motors_Control+0x304>
 8001d3a:	ed9f 0a7d 	vldr	s0, [pc, #500]	@ 8001f30 <Motors_Control+0x304>
 8001d3e:	f7ff fd45 	bl	80017cc <Motors_Speed_inPercent>
        return;
 8001d42:	e163      	b.n	800200c <Motors_Control+0x3e0>
    }

    /* Use ay relative to calibrated home */
    float ay_rel = ay_home_valid ? (ay - ay_home) : ay;
 8001d44:	4b77      	ldr	r3, [pc, #476]	@ (8001f24 <Motors_Control+0x2f8>)
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d007      	beq.n	8001d5c <Motors_Control+0x130>
 8001d4c:	4b79      	ldr	r3, [pc, #484]	@ (8001f34 <Motors_Control+0x308>)
 8001d4e:	edd3 7a00 	vldr	s15, [r3]
 8001d52:	ed97 7a02 	vldr	s14, [r7, #8]
 8001d56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d5a:	e001      	b.n	8001d60 <Motors_Control+0x134>
 8001d5c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d60:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44


    /* ===== 1) User command from keyboard ===== */
    float drive = 0.0f;   // forward / backward
 8001d64:	f04f 0300 	mov.w	r3, #0
 8001d68:	65fb      	str	r3, [r7, #92]	@ 0x5c
    float turn  = 0.0f;   // left / right rotation
 8001d6a:	f04f 0300 	mov.w	r3, #0
 8001d6e:	65bb      	str	r3, [r7, #88]	@ 0x58

    /* Obstacle gate */
    const float OBST_STOP_CM = 25.0f;
 8001d70:	4b71      	ldr	r3, [pc, #452]	@ (8001f38 <Motors_Control+0x30c>)
 8001d72:	643b      	str	r3, [r7, #64]	@ 0x40
    bool obstacle_close = (d_avg_cm > 0.0f) && (d_avg_cm <= OBST_STOP_CM);
 8001d74:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d78:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d80:	dd0a      	ble.n	8001d98 <Motors_Control+0x16c>
 8001d82:	ed97 7a01 	vldr	s14, [r7, #4]
 8001d86:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001d8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d92:	d801      	bhi.n	8001d98 <Motors_Control+0x16c>
 8001d94:	2301      	movs	r3, #1
 8001d96:	e000      	b.n	8001d9a <Motors_Control+0x16e>
 8001d98:	2300      	movs	r3, #0
 8001d9a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8001d9e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001da2:	f003 0301 	and.w	r3, r3, #1
 8001da6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    if (keys_state & KEY_W) {
 8001daa:	7bfb      	ldrb	r3, [r7, #15]
 8001dac:	f003 0301 	and.w	r3, r3, #1
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d00a      	beq.n	8001dca <Motors_Control+0x19e>
        /* Block forward if obstacle is too close */
        drive = obstacle_close ? 0.0f : +1.0f;
 8001db4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d002      	beq.n	8001dc2 <Motors_Control+0x196>
 8001dbc:	f04f 0300 	mov.w	r3, #0
 8001dc0:	e001      	b.n	8001dc6 <Motors_Control+0x19a>
 8001dc2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001dc6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001dc8:	e006      	b.n	8001dd8 <Motors_Control+0x1ac>
    } else if (keys_state & KEY_S) {
 8001dca:	7bfb      	ldrb	r3, [r7, #15]
 8001dcc:	f003 0304 	and.w	r3, r3, #4
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d001      	beq.n	8001dd8 <Motors_Control+0x1ac>
        drive = -1.0f;  /* reverse always allowed */
 8001dd4:	4b59      	ldr	r3, [pc, #356]	@ (8001f3c <Motors_Control+0x310>)
 8001dd6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    }

    if (keys_state & KEY_A) {
 8001dd8:	7bfb      	ldrb	r3, [r7, #15]
 8001dda:	f003 0302 	and.w	r3, r3, #2
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d003      	beq.n	8001dea <Motors_Control+0x1be>
        turn = -0.5f;
 8001de2:	f04f 433f 	mov.w	r3, #3204448256	@ 0xbf000000
 8001de6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001de8:	e007      	b.n	8001dfa <Motors_Control+0x1ce>
    } else if (keys_state & KEY_D) {
 8001dea:	7bfb      	ldrb	r3, [r7, #15]
 8001dec:	f003 0308 	and.w	r3, r3, #8
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d002      	beq.n	8001dfa <Motors_Control+0x1ce>
        turn = +0.5f;
 8001df4:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8001df8:	65bb      	str	r3, [r7, #88]	@ 0x58
    }


    /* ===== Stabilization from tilt (P with shaping + damping hacks) ===== */
    const float AY_DB_DEG     = 0.4f;   /* deadband */
 8001dfa:	4b51      	ldr	r3, [pc, #324]	@ (8001f40 <Motors_Control+0x314>)
 8001dfc:	63bb      	str	r3, [r7, #56]	@ 0x38
    const float ANGLE_FULL_DEG= 6.0f;   /* angle at which stab reaches STAB_LIMIT */
 8001dfe:	4b51      	ldr	r3, [pc, #324]	@ (8001f44 <Motors_Control+0x318>)
 8001e00:	637b      	str	r3, [r7, #52]	@ 0x34
    const float STAB_LIMIT    = 0.35f;  /* start smaller */
 8001e02:	4b51      	ldr	r3, [pc, #324]	@ (8001f48 <Motors_Control+0x31c>)
 8001e04:	633b      	str	r3, [r7, #48]	@ 0x30

    float a = ay_rel;
 8001e06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e08:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Low-pass on angle (reduces noise / chatter) */
    static float a_lp = 0.0f;
    const float A_ALPHA = 0.15f;        /* 0..1 */
 8001e0a:	4b50      	ldr	r3, [pc, #320]	@ (8001f4c <Motors_Control+0x320>)
 8001e0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    a_lp += A_ALPHA * (a - a_lp);
 8001e0e:	4b50      	ldr	r3, [pc, #320]	@ (8001f50 <Motors_Control+0x324>)
 8001e10:	edd3 7a00 	vldr	s15, [r3]
 8001e14:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8001e18:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e1c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001e20:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e24:	4b4a      	ldr	r3, [pc, #296]	@ (8001f50 <Motors_Control+0x324>)
 8001e26:	edd3 7a00 	vldr	s15, [r3]
 8001e2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e2e:	4b48      	ldr	r3, [pc, #288]	@ (8001f50 <Motors_Control+0x324>)
 8001e30:	edc3 7a00 	vstr	s15, [r3]
    a = a_lp;
 8001e34:	4b46      	ldr	r3, [pc, #280]	@ (8001f50 <Motors_Control+0x324>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Deadband */
    if (fabsf(a) < AY_DB_DEG) a = 0.0f;
 8001e3a:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001e3e:	eef0 7ae7 	vabs.f32	s15, s15
 8001e42:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8001e46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e4e:	dd02      	ble.n	8001e56 <Motors_Control+0x22a>
 8001e50:	f04f 0300 	mov.w	r3, #0
 8001e54:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Map angle -> stabilization magnitude 0..STAB_LIMIT */
    float mag = fabsf(a);
 8001e56:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001e5a:	eef0 7ae7 	vabs.f32	s15, s15
 8001e5e:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float stab_mag = 0.0f;
 8001e62:	f04f 0300 	mov.w	r3, #0
 8001e66:	653b      	str	r3, [r7, #80]	@ 0x50
    if (mag > 0.0f) {
 8001e68:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001e6c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e74:	dd1b      	ble.n	8001eae <Motors_Control+0x282>
        float t = mag / ANGLE_FULL_DEG;           /* 0.. */
 8001e76:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8001e7a:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001e7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e82:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
        if (t > 1.0f) t = 1.0f;                   /* clamp */
 8001e86:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8001e8a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001e8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e96:	dd02      	ble.n	8001e9e <Motors_Control+0x272>
 8001e98:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001e9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
        stab_mag = t * STAB_LIMIT;                /* 0..STAB_LIMIT */
 8001e9e:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001ea2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001ea6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eaa:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    }

    /* Restore sign (counteract tilt) */
    float stab_target = (a >= 0.0f) ? -stab_mag : +stab_mag;
 8001eae:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001eb2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001eb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eba:	db04      	blt.n	8001ec6 <Motors_Control+0x29a>
 8001ebc:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001ec0:	eef1 7a67 	vneg.f32	s15, s15
 8001ec4:	e001      	b.n	8001eca <Motors_Control+0x29e>
 8001ec6:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001eca:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    /* Slew-rate limit on stab (adds artificial damping) */
    static float stab_cmd = 0.0f;
    const float STAB_SLEW = 0.02f;       /* max change per call (tune) */
 8001ece:	4b21      	ldr	r3, [pc, #132]	@ (8001f54 <Motors_Control+0x328>)
 8001ed0:	623b      	str	r3, [r7, #32]

    if (stab_cmd < stab_target) {
 8001ed2:	4b21      	ldr	r3, [pc, #132]	@ (8001f58 <Motors_Control+0x32c>)
 8001ed4:	edd3 7a00 	vldr	s15, [r3]
 8001ed8:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001edc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ee0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ee4:	dd3a      	ble.n	8001f5c <Motors_Control+0x330>
        stab_cmd += STAB_SLEW;
 8001ee6:	4b1c      	ldr	r3, [pc, #112]	@ (8001f58 <Motors_Control+0x32c>)
 8001ee8:	ed93 7a00 	vldr	s14, [r3]
 8001eec:	edd7 7a08 	vldr	s15, [r7, #32]
 8001ef0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ef4:	4b18      	ldr	r3, [pc, #96]	@ (8001f58 <Motors_Control+0x32c>)
 8001ef6:	edc3 7a00 	vstr	s15, [r3]
        if (stab_cmd > stab_target) stab_cmd = stab_target;
 8001efa:	4b17      	ldr	r3, [pc, #92]	@ (8001f58 <Motors_Control+0x32c>)
 8001efc:	edd3 7a00 	vldr	s15, [r3]
 8001f00:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001f04:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f0c:	d547      	bpl.n	8001f9e <Motors_Control+0x372>
 8001f0e:	4a12      	ldr	r2, [pc, #72]	@ (8001f58 <Motors_Control+0x32c>)
 8001f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f12:	6013      	str	r3, [r2, #0]
 8001f14:	e043      	b.n	8001f9e <Motors_Control+0x372>
 8001f16:	bf00      	nop
 8001f18:	20000248 	.word	0x20000248
 8001f1c:	20000249 	.word	0x20000249
 8001f20:	2000024a 	.word	0x2000024a
 8001f24:	2000024b 	.word	0x2000024b
 8001f28:	2000024c 	.word	0x2000024c
 8001f2c:	20000250 	.word	0x20000250
 8001f30:	00000000 	.word	0x00000000
 8001f34:	20000254 	.word	0x20000254
 8001f38:	41c80000 	.word	0x41c80000
 8001f3c:	bf800000 	.word	0xbf800000
 8001f40:	3ecccccd 	.word	0x3ecccccd
 8001f44:	40c00000 	.word	0x40c00000
 8001f48:	3eb33333 	.word	0x3eb33333
 8001f4c:	3e19999a 	.word	0x3e19999a
 8001f50:	20000258 	.word	0x20000258
 8001f54:	3ca3d70a 	.word	0x3ca3d70a
 8001f58:	2000025c 	.word	0x2000025c
    } else if (stab_cmd > stab_target) {
 8001f5c:	4b2d      	ldr	r3, [pc, #180]	@ (8002014 <Motors_Control+0x3e8>)
 8001f5e:	edd3 7a00 	vldr	s15, [r3]
 8001f62:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001f66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f6e:	d516      	bpl.n	8001f9e <Motors_Control+0x372>
        stab_cmd -= STAB_SLEW;
 8001f70:	4b28      	ldr	r3, [pc, #160]	@ (8002014 <Motors_Control+0x3e8>)
 8001f72:	ed93 7a00 	vldr	s14, [r3]
 8001f76:	edd7 7a08 	vldr	s15, [r7, #32]
 8001f7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f7e:	4b25      	ldr	r3, [pc, #148]	@ (8002014 <Motors_Control+0x3e8>)
 8001f80:	edc3 7a00 	vstr	s15, [r3]
        if (stab_cmd < stab_target) stab_cmd = stab_target;
 8001f84:	4b23      	ldr	r3, [pc, #140]	@ (8002014 <Motors_Control+0x3e8>)
 8001f86:	edd3 7a00 	vldr	s15, [r3]
 8001f8a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001f8e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f96:	dd02      	ble.n	8001f9e <Motors_Control+0x372>
 8001f98:	4a1e      	ldr	r2, [pc, #120]	@ (8002014 <Motors_Control+0x3e8>)
 8001f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f9c:	6013      	str	r3, [r2, #0]
    }

    float stab = stab_cmd;
 8001f9e:	4b1d      	ldr	r3, [pc, #116]	@ (8002014 <Motors_Control+0x3e8>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	61fb      	str	r3, [r7, #28]

    /* ===== Mixing =====
       Motor convention:
         forward: left = -1, right = +1
    */
    float u = drive + stab;
 8001fa4:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001fa8:	edd7 7a07 	vldr	s15, [r7, #28]
 8001fac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fb0:	edc7 7a06 	vstr	s15, [r7, #24]

    float left  = -u - turn;
 8001fb4:	edd7 7a06 	vldr	s15, [r7, #24]
 8001fb8:	eeb1 7a67 	vneg.f32	s14, s15
 8001fbc:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001fc0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fc4:	edc7 7a05 	vstr	s15, [r7, #20]
    float right = +u - turn;
 8001fc8:	ed97 7a06 	vldr	s14, [r7, #24]
 8001fcc:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001fd0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fd4:	edc7 7a04 	vstr	s15, [r7, #16]

    /* Final saturation */
    left  = clampf(left,  -1.0f, +1.0f);
 8001fd8:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8001fdc:	eeff 0a00 	vmov.f32	s1, #240	@ 0xbf800000 -1.0
 8001fe0:	ed97 0a05 	vldr	s0, [r7, #20]
 8001fe4:	f7ff fdf8 	bl	8001bd8 <clampf>
 8001fe8:	ed87 0a05 	vstr	s0, [r7, #20]
    right = clampf(right, -1.0f, +1.0f);
 8001fec:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8001ff0:	eeff 0a00 	vmov.f32	s1, #240	@ 0xbf800000 -1.0
 8001ff4:	ed97 0a04 	vldr	s0, [r7, #16]
 8001ff8:	f7ff fdee 	bl	8001bd8 <clampf>
 8001ffc:	ed87 0a04 	vstr	s0, [r7, #16]

    Motors_Speed_inPercent(left, right);
 8002000:	edd7 0a04 	vldr	s1, [r7, #16]
 8002004:	ed97 0a05 	vldr	s0, [r7, #20]
 8002008:	f7ff fbe0 	bl	80017cc <Motors_Speed_inPercent>
}
 800200c:	3760      	adds	r7, #96	@ 0x60
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	2000025c 	.word	0x2000025c

08002018 <delay_us>:

static TIM_HandleTypeDef *u_htim = NULL;

/* mikrosekundov delay  TIM1 mus bea na 1 MHz */
static void delay_us(uint16_t us)
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	4603      	mov	r3, r0
 8002020:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(u_htim, 0);
 8002022:	4b0a      	ldr	r3, [pc, #40]	@ (800204c <delay_us+0x34>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2200      	movs	r2, #0
 800202a:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(u_htim) < us) { }
 800202c:	bf00      	nop
 800202e:	4b07      	ldr	r3, [pc, #28]	@ (800204c <delay_us+0x34>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002036:	88fb      	ldrh	r3, [r7, #6]
 8002038:	429a      	cmp	r2, r3
 800203a:	d3f8      	bcc.n	800202e <delay_us+0x16>
}
 800203c:	bf00      	nop
 800203e:	bf00      	nop
 8002040:	370c      	adds	r7, #12
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	20000260 	.word	0x20000260

08002050 <wait_echo>:

/* akaj na stav ECHO s timeoutom (s)
   return 1 = timeout, 0 = OK
*/
static int wait_echo(GPIO_PinState state, uint32_t timeout_us)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	4603      	mov	r3, r0
 8002058:	6039      	str	r1, [r7, #0]
 800205a:	71fb      	strb	r3, [r7, #7]
    __HAL_TIM_SET_COUNTER(u_htim, 0);
 800205c:	4b0f      	ldr	r3, [pc, #60]	@ (800209c <wait_echo+0x4c>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	2200      	movs	r2, #0
 8002064:	625a      	str	r2, [r3, #36]	@ 0x24
    while (HAL_GPIO_ReadPin(ECHO_PORT, ECHO_PIN) != state)
 8002066:	e008      	b.n	800207a <wait_echo+0x2a>
    {
        if (__HAL_TIM_GET_COUNTER(u_htim) >= timeout_us)
 8002068:	4b0c      	ldr	r3, [pc, #48]	@ (800209c <wait_echo+0x4c>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002070:	683a      	ldr	r2, [r7, #0]
 8002072:	429a      	cmp	r2, r3
 8002074:	d801      	bhi.n	800207a <wait_echo+0x2a>
            return 1;
 8002076:	2301      	movs	r3, #1
 8002078:	e00b      	b.n	8002092 <wait_echo+0x42>
    while (HAL_GPIO_ReadPin(ECHO_PORT, ECHO_PIN) != state)
 800207a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800207e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002082:	f000 fc7f 	bl	8002984 <HAL_GPIO_ReadPin>
 8002086:	4603      	mov	r3, r0
 8002088:	461a      	mov	r2, r3
 800208a:	79fb      	ldrb	r3, [r7, #7]
 800208c:	4293      	cmp	r3, r2
 800208e:	d1eb      	bne.n	8002068 <wait_echo+0x18>
    }
    return 0;
 8002090:	2300      	movs	r3, #0
}
 8002092:	4618      	mov	r0, r3
 8002094:	3708      	adds	r7, #8
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	20000260 	.word	0x20000260

080020a0 <Ultrasonic_Init>:

void Ultrasonic_Init(TIM_HandleTypeDef *htim)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b082      	sub	sp, #8
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
    u_htim = htim;
 80020a8:	4a09      	ldr	r2, [pc, #36]	@ (80020d0 <Ultrasonic_Init+0x30>)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6013      	str	r3, [r2, #0]

    HAL_TIM_Base_Start(u_htim);
 80020ae:	4b08      	ldr	r3, [pc, #32]	@ (80020d0 <Ultrasonic_Init+0x30>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4618      	mov	r0, r3
 80020b4:	f002 fe88 	bl	8004dc8 <HAL_TIM_Base_Start>

    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 80020b8:	2200      	movs	r2, #0
 80020ba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80020be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020c2:	f000 fc77 	bl	80029b4 <HAL_GPIO_WritePin>
}
 80020c6:	bf00      	nop
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	20000260 	.word	0x20000260

080020d4 <Ultrasonic_ReadDistanceCM>:

/*  Zachovan funkcia  len opraven vstup na CM
   vrti centimetre, -1 pri chybe
*/
float Ultrasonic_ReadDistanceCM(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
    uint32_t t_us;

    /* TRIG impulz 10 s */
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 80020da:	2200      	movs	r2, #0
 80020dc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80020e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020e4:	f000 fc66 	bl	80029b4 <HAL_GPIO_WritePin>
    delay_us(2);
 80020e8:	2002      	movs	r0, #2
 80020ea:	f7ff ff95 	bl	8002018 <delay_us>
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);
 80020ee:	2201      	movs	r2, #1
 80020f0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80020f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020f8:	f000 fc5c 	bl	80029b4 <HAL_GPIO_WritePin>
    delay_us(10);
 80020fc:	200a      	movs	r0, #10
 80020fe:	f7ff ff8b 	bl	8002018 <delay_us>
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 8002102:	2200      	movs	r2, #0
 8002104:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002108:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800210c:	f000 fc52 	bl	80029b4 <HAL_GPIO_WritePin>

    /* akaj na ECHO HIGH (max 30 ms) */
    if (wait_echo(GPIO_PIN_SET, 30000))
 8002110:	f247 5130 	movw	r1, #30000	@ 0x7530
 8002114:	2001      	movs	r0, #1
 8002116:	f7ff ff9b 	bl	8002050 <wait_echo>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d002      	beq.n	8002126 <Ultrasonic_ReadDistanceCM+0x52>
        return -1.0f;
 8002120:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8002124:	e01d      	b.n	8002162 <Ultrasonic_ReadDistanceCM+0x8e>

    /* meraj dku HIGH impulzu */
    __HAL_TIM_SET_COUNTER(u_htim, 0);
 8002126:	4b11      	ldr	r3, [pc, #68]	@ (800216c <Ultrasonic_ReadDistanceCM+0x98>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	2200      	movs	r2, #0
 800212e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* akaj na ECHO LOW (max 30 ms) */
    if (wait_echo(GPIO_PIN_RESET, 30000))
 8002130:	f247 5130 	movw	r1, #30000	@ 0x7530
 8002134:	2000      	movs	r0, #0
 8002136:	f7ff ff8b 	bl	8002050 <wait_echo>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d002      	beq.n	8002146 <Ultrasonic_ReadDistanceCM+0x72>
        return -1.0f;
 8002140:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8002144:	e00d      	b.n	8002162 <Ultrasonic_ReadDistanceCM+0x8e>

    t_us = __HAL_TIM_GET_COUNTER(u_htim);
 8002146:	4b09      	ldr	r3, [pc, #36]	@ (800216c <Ultrasonic_ReadDistanceCM+0x98>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800214e:	607b      	str	r3, [r7, #4]

    return (float)t_us / 5.83f;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	ee07 3a90 	vmov	s15, r3
 8002156:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800215a:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8002170 <Ultrasonic_ReadDistanceCM+0x9c>
 800215e:	eec7 7a26 	vdiv.f32	s15, s14, s13
}
 8002162:	eeb0 0a67 	vmov.f32	s0, s15
 8002166:	3708      	adds	r7, #8
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	20000260 	.word	0x20000260
 8002170:	40ba8f5c 	.word	0x40ba8f5c

08002174 <Ultrasonic_ReadDistanceAvg>:

/*  NOV funkcia navye: priemer z N meran (v cm) */
float Ultrasonic_ReadDistanceAvg(uint8_t samples)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b086      	sub	sp, #24
 8002178:	af00      	add	r7, sp, #0
 800217a:	4603      	mov	r3, r0
 800217c:	71fb      	strb	r3, [r7, #7]
    if (samples == 0) return -1.0f;
 800217e:	79fb      	ldrb	r3, [r7, #7]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d102      	bne.n	800218a <Ultrasonic_ReadDistanceAvg+0x16>
 8002184:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8002188:	e041      	b.n	800220e <Ultrasonic_ReadDistanceAvg+0x9a>

    float sum = 0.0f;
 800218a:	f04f 0300 	mov.w	r3, #0
 800218e:	617b      	str	r3, [r7, #20]
    uint8_t valid = 0;
 8002190:	2300      	movs	r3, #0
 8002192:	74fb      	strb	r3, [r7, #19]

    for (uint8_t i = 0; i < samples; i++)
 8002194:	2300      	movs	r3, #0
 8002196:	74bb      	strb	r3, [r7, #18]
 8002198:	e026      	b.n	80021e8 <Ultrasonic_ReadDistanceAvg+0x74>
    {
        float d_cm = Ultrasonic_ReadDistanceCM();  // u vracia cm
 800219a:	f7ff ff9b 	bl	80020d4 <Ultrasonic_ReadDistanceCM>
 800219e:	ed87 0a03 	vstr	s0, [r7, #12]

        /* oetrenie bludov: povolme rozumn rozsah HC-SR04 */
        if (d_cm >= 2.0f && d_cm <= 400.0f)
 80021a2:	edd7 7a03 	vldr	s15, [r7, #12]
 80021a6:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80021aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021b2:	db13      	blt.n	80021dc <Ultrasonic_ReadDistanceAvg+0x68>
 80021b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80021b8:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002218 <Ultrasonic_ReadDistanceAvg+0xa4>
 80021bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021c4:	d80a      	bhi.n	80021dc <Ultrasonic_ReadDistanceAvg+0x68>
        {
            sum += d_cm;
 80021c6:	ed97 7a05 	vldr	s14, [r7, #20]
 80021ca:	edd7 7a03 	vldr	s15, [r7, #12]
 80021ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021d2:	edc7 7a05 	vstr	s15, [r7, #20]
            valid++;
 80021d6:	7cfb      	ldrb	r3, [r7, #19]
 80021d8:	3301      	adds	r3, #1
 80021da:	74fb      	strb	r3, [r7, #19]
        }

        HAL_Delay(10); // krtka pauza medzi meraniami
 80021dc:	200a      	movs	r0, #10
 80021de:	f000 f8ad 	bl	800233c <HAL_Delay>
    for (uint8_t i = 0; i < samples; i++)
 80021e2:	7cbb      	ldrb	r3, [r7, #18]
 80021e4:	3301      	adds	r3, #1
 80021e6:	74bb      	strb	r3, [r7, #18]
 80021e8:	7cba      	ldrb	r2, [r7, #18]
 80021ea:	79fb      	ldrb	r3, [r7, #7]
 80021ec:	429a      	cmp	r2, r3
 80021ee:	d3d4      	bcc.n	800219a <Ultrasonic_ReadDistanceAvg+0x26>
    }

    if (valid == 0) return -1.0f;
 80021f0:	7cfb      	ldrb	r3, [r7, #19]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d102      	bne.n	80021fc <Ultrasonic_ReadDistanceAvg+0x88>
 80021f6:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 80021fa:	e008      	b.n	800220e <Ultrasonic_ReadDistanceAvg+0x9a>
    return sum / (float)valid;
 80021fc:	7cfb      	ldrb	r3, [r7, #19]
 80021fe:	ee07 3a90 	vmov	s15, r3
 8002202:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002206:	edd7 6a05 	vldr	s13, [r7, #20]
 800220a:	eec6 7a87 	vdiv.f32	s15, s13, s14
}
 800220e:	eeb0 0a67 	vmov.f32	s0, s15
 8002212:	3718      	adds	r7, #24
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	43c80000 	.word	0x43c80000

0800221c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800221c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002254 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002220:	f7fe fabe 	bl	80007a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002224:	480c      	ldr	r0, [pc, #48]	@ (8002258 <LoopForever+0x6>)
  ldr r1, =_edata
 8002226:	490d      	ldr	r1, [pc, #52]	@ (800225c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002228:	4a0d      	ldr	r2, [pc, #52]	@ (8002260 <LoopForever+0xe>)
  movs r3, #0
 800222a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800222c:	e002      	b.n	8002234 <LoopCopyDataInit>

0800222e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800222e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002230:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002232:	3304      	adds	r3, #4

08002234 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002234:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002236:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002238:	d3f9      	bcc.n	800222e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800223a:	4a0a      	ldr	r2, [pc, #40]	@ (8002264 <LoopForever+0x12>)
  ldr r4, =_ebss
 800223c:	4c0a      	ldr	r4, [pc, #40]	@ (8002268 <LoopForever+0x16>)
  movs r3, #0
 800223e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002240:	e001      	b.n	8002246 <LoopFillZerobss>

08002242 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002242:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002244:	3204      	adds	r2, #4

08002246 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002246:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002248:	d3fb      	bcc.n	8002242 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800224a:	f005 fbcb 	bl	80079e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800224e:	f7fe f979 	bl	8000544 <main>

08002252 <LoopForever>:

LoopForever:
    b LoopForever
 8002252:	e7fe      	b.n	8002252 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002254:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8002258:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800225c:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 8002260:	08007aa0 	.word	0x08007aa0
  ldr r2, =_sbss
 8002264:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8002268:	20000268 	.word	0x20000268

0800226c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800226c:	e7fe      	b.n	800226c <ADC1_2_IRQHandler>
	...

08002270 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002274:	4b08      	ldr	r3, [pc, #32]	@ (8002298 <HAL_Init+0x28>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a07      	ldr	r2, [pc, #28]	@ (8002298 <HAL_Init+0x28>)
 800227a:	f043 0310 	orr.w	r3, r3, #16
 800227e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002280:	2003      	movs	r0, #3
 8002282:	f000 f94f 	bl	8002524 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002286:	200f      	movs	r0, #15
 8002288:	f000 f808 	bl	800229c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800228c:	f7fe fa20 	bl	80006d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002290:	2300      	movs	r3, #0
}
 8002292:	4618      	mov	r0, r3
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	40022000 	.word	0x40022000

0800229c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022a4:	4b12      	ldr	r3, [pc, #72]	@ (80022f0 <HAL_InitTick+0x54>)
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	4b12      	ldr	r3, [pc, #72]	@ (80022f4 <HAL_InitTick+0x58>)
 80022aa:	781b      	ldrb	r3, [r3, #0]
 80022ac:	4619      	mov	r1, r3
 80022ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80022b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ba:	4618      	mov	r0, r3
 80022bc:	f000 f967 	bl	800258e <HAL_SYSTICK_Config>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d001      	beq.n	80022ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e00e      	b.n	80022e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2b0f      	cmp	r3, #15
 80022ce:	d80a      	bhi.n	80022e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022d0:	2200      	movs	r2, #0
 80022d2:	6879      	ldr	r1, [r7, #4]
 80022d4:	f04f 30ff 	mov.w	r0, #4294967295
 80022d8:	f000 f92f 	bl	800253a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022dc:	4a06      	ldr	r2, [pc, #24]	@ (80022f8 <HAL_InitTick+0x5c>)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80022e2:	2300      	movs	r3, #0
 80022e4:	e000      	b.n	80022e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3708      	adds	r7, #8
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	20000000 	.word	0x20000000
 80022f4:	2000001c 	.word	0x2000001c
 80022f8:	20000018 	.word	0x20000018

080022fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002300:	4b06      	ldr	r3, [pc, #24]	@ (800231c <HAL_IncTick+0x20>)
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	461a      	mov	r2, r3
 8002306:	4b06      	ldr	r3, [pc, #24]	@ (8002320 <HAL_IncTick+0x24>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4413      	add	r3, r2
 800230c:	4a04      	ldr	r2, [pc, #16]	@ (8002320 <HAL_IncTick+0x24>)
 800230e:	6013      	str	r3, [r2, #0]
}
 8002310:	bf00      	nop
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr
 800231a:	bf00      	nop
 800231c:	2000001c 	.word	0x2000001c
 8002320:	20000264 	.word	0x20000264

08002324 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
  return uwTick;  
 8002328:	4b03      	ldr	r3, [pc, #12]	@ (8002338 <HAL_GetTick+0x14>)
 800232a:	681b      	ldr	r3, [r3, #0]
}
 800232c:	4618      	mov	r0, r3
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	20000264 	.word	0x20000264

0800233c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b084      	sub	sp, #16
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002344:	f7ff ffee 	bl	8002324 <HAL_GetTick>
 8002348:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002354:	d005      	beq.n	8002362 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002356:	4b0a      	ldr	r3, [pc, #40]	@ (8002380 <HAL_Delay+0x44>)
 8002358:	781b      	ldrb	r3, [r3, #0]
 800235a:	461a      	mov	r2, r3
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	4413      	add	r3, r2
 8002360:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002362:	bf00      	nop
 8002364:	f7ff ffde 	bl	8002324 <HAL_GetTick>
 8002368:	4602      	mov	r2, r0
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	68fa      	ldr	r2, [r7, #12]
 8002370:	429a      	cmp	r2, r3
 8002372:	d8f7      	bhi.n	8002364 <HAL_Delay+0x28>
  {
  }
}
 8002374:	bf00      	nop
 8002376:	bf00      	nop
 8002378:	3710      	adds	r7, #16
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	2000001c 	.word	0x2000001c

08002384 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002384:	b480      	push	{r7}
 8002386:	b085      	sub	sp, #20
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	f003 0307 	and.w	r3, r3, #7
 8002392:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002394:	4b0c      	ldr	r3, [pc, #48]	@ (80023c8 <__NVIC_SetPriorityGrouping+0x44>)
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800239a:	68ba      	ldr	r2, [r7, #8]
 800239c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023a0:	4013      	ands	r3, r2
 80023a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80023b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023b6:	4a04      	ldr	r2, [pc, #16]	@ (80023c8 <__NVIC_SetPriorityGrouping+0x44>)
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	60d3      	str	r3, [r2, #12]
}
 80023bc:	bf00      	nop
 80023be:	3714      	adds	r7, #20
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr
 80023c8:	e000ed00 	.word	0xe000ed00

080023cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023d0:	4b04      	ldr	r3, [pc, #16]	@ (80023e4 <__NVIC_GetPriorityGrouping+0x18>)
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	0a1b      	lsrs	r3, r3, #8
 80023d6:	f003 0307 	and.w	r3, r3, #7
}
 80023da:	4618      	mov	r0, r3
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr
 80023e4:	e000ed00 	.word	0xe000ed00

080023e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b083      	sub	sp, #12
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	4603      	mov	r3, r0
 80023f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	db0b      	blt.n	8002412 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023fa:	79fb      	ldrb	r3, [r7, #7]
 80023fc:	f003 021f 	and.w	r2, r3, #31
 8002400:	4907      	ldr	r1, [pc, #28]	@ (8002420 <__NVIC_EnableIRQ+0x38>)
 8002402:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002406:	095b      	lsrs	r3, r3, #5
 8002408:	2001      	movs	r0, #1
 800240a:	fa00 f202 	lsl.w	r2, r0, r2
 800240e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002412:	bf00      	nop
 8002414:	370c      	adds	r7, #12
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr
 800241e:	bf00      	nop
 8002420:	e000e100 	.word	0xe000e100

08002424 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	4603      	mov	r3, r0
 800242c:	6039      	str	r1, [r7, #0]
 800242e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002430:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002434:	2b00      	cmp	r3, #0
 8002436:	db0a      	blt.n	800244e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	b2da      	uxtb	r2, r3
 800243c:	490c      	ldr	r1, [pc, #48]	@ (8002470 <__NVIC_SetPriority+0x4c>)
 800243e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002442:	0112      	lsls	r2, r2, #4
 8002444:	b2d2      	uxtb	r2, r2
 8002446:	440b      	add	r3, r1
 8002448:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800244c:	e00a      	b.n	8002464 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	b2da      	uxtb	r2, r3
 8002452:	4908      	ldr	r1, [pc, #32]	@ (8002474 <__NVIC_SetPriority+0x50>)
 8002454:	79fb      	ldrb	r3, [r7, #7]
 8002456:	f003 030f 	and.w	r3, r3, #15
 800245a:	3b04      	subs	r3, #4
 800245c:	0112      	lsls	r2, r2, #4
 800245e:	b2d2      	uxtb	r2, r2
 8002460:	440b      	add	r3, r1
 8002462:	761a      	strb	r2, [r3, #24]
}
 8002464:	bf00      	nop
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr
 8002470:	e000e100 	.word	0xe000e100
 8002474:	e000ed00 	.word	0xe000ed00

08002478 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002478:	b480      	push	{r7}
 800247a:	b089      	sub	sp, #36	@ 0x24
 800247c:	af00      	add	r7, sp, #0
 800247e:	60f8      	str	r0, [r7, #12]
 8002480:	60b9      	str	r1, [r7, #8]
 8002482:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	f003 0307 	and.w	r3, r3, #7
 800248a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800248c:	69fb      	ldr	r3, [r7, #28]
 800248e:	f1c3 0307 	rsb	r3, r3, #7
 8002492:	2b04      	cmp	r3, #4
 8002494:	bf28      	it	cs
 8002496:	2304      	movcs	r3, #4
 8002498:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800249a:	69fb      	ldr	r3, [r7, #28]
 800249c:	3304      	adds	r3, #4
 800249e:	2b06      	cmp	r3, #6
 80024a0:	d902      	bls.n	80024a8 <NVIC_EncodePriority+0x30>
 80024a2:	69fb      	ldr	r3, [r7, #28]
 80024a4:	3b03      	subs	r3, #3
 80024a6:	e000      	b.n	80024aa <NVIC_EncodePriority+0x32>
 80024a8:	2300      	movs	r3, #0
 80024aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024ac:	f04f 32ff 	mov.w	r2, #4294967295
 80024b0:	69bb      	ldr	r3, [r7, #24]
 80024b2:	fa02 f303 	lsl.w	r3, r2, r3
 80024b6:	43da      	mvns	r2, r3
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	401a      	ands	r2, r3
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024c0:	f04f 31ff 	mov.w	r1, #4294967295
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	fa01 f303 	lsl.w	r3, r1, r3
 80024ca:	43d9      	mvns	r1, r3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024d0:	4313      	orrs	r3, r2
         );
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3724      	adds	r7, #36	@ 0x24
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
	...

080024e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b082      	sub	sp, #8
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	3b01      	subs	r3, #1
 80024ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024f0:	d301      	bcc.n	80024f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024f2:	2301      	movs	r3, #1
 80024f4:	e00f      	b.n	8002516 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002520 <SysTick_Config+0x40>)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	3b01      	subs	r3, #1
 80024fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024fe:	210f      	movs	r1, #15
 8002500:	f04f 30ff 	mov.w	r0, #4294967295
 8002504:	f7ff ff8e 	bl	8002424 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002508:	4b05      	ldr	r3, [pc, #20]	@ (8002520 <SysTick_Config+0x40>)
 800250a:	2200      	movs	r2, #0
 800250c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800250e:	4b04      	ldr	r3, [pc, #16]	@ (8002520 <SysTick_Config+0x40>)
 8002510:	2207      	movs	r2, #7
 8002512:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002514:	2300      	movs	r3, #0
}
 8002516:	4618      	mov	r0, r3
 8002518:	3708      	adds	r7, #8
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	e000e010 	.word	0xe000e010

08002524 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800252c:	6878      	ldr	r0, [r7, #4]
 800252e:	f7ff ff29 	bl	8002384 <__NVIC_SetPriorityGrouping>
}
 8002532:	bf00      	nop
 8002534:	3708      	adds	r7, #8
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}

0800253a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800253a:	b580      	push	{r7, lr}
 800253c:	b086      	sub	sp, #24
 800253e:	af00      	add	r7, sp, #0
 8002540:	4603      	mov	r3, r0
 8002542:	60b9      	str	r1, [r7, #8]
 8002544:	607a      	str	r2, [r7, #4]
 8002546:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002548:	2300      	movs	r3, #0
 800254a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800254c:	f7ff ff3e 	bl	80023cc <__NVIC_GetPriorityGrouping>
 8002550:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002552:	687a      	ldr	r2, [r7, #4]
 8002554:	68b9      	ldr	r1, [r7, #8]
 8002556:	6978      	ldr	r0, [r7, #20]
 8002558:	f7ff ff8e 	bl	8002478 <NVIC_EncodePriority>
 800255c:	4602      	mov	r2, r0
 800255e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002562:	4611      	mov	r1, r2
 8002564:	4618      	mov	r0, r3
 8002566:	f7ff ff5d 	bl	8002424 <__NVIC_SetPriority>
}
 800256a:	bf00      	nop
 800256c:	3718      	adds	r7, #24
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}

08002572 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002572:	b580      	push	{r7, lr}
 8002574:	b082      	sub	sp, #8
 8002576:	af00      	add	r7, sp, #0
 8002578:	4603      	mov	r3, r0
 800257a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800257c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002580:	4618      	mov	r0, r3
 8002582:	f7ff ff31 	bl	80023e8 <__NVIC_EnableIRQ>
}
 8002586:	bf00      	nop
 8002588:	3708      	adds	r7, #8
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}

0800258e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800258e:	b580      	push	{r7, lr}
 8002590:	b082      	sub	sp, #8
 8002592:	af00      	add	r7, sp, #0
 8002594:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f7ff ffa2 	bl	80024e0 <SysTick_Config>
 800259c:	4603      	mov	r3, r0
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3708      	adds	r7, #8
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}

080025a6 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80025a6:	b480      	push	{r7}
 80025a8:	b083      	sub	sp, #12
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d101      	bne.n	80025b8 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80025b4:	2301      	movs	r3, #1
 80025b6:	e02e      	b.n	8002616 <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80025be:	2b02      	cmp	r3, #2
 80025c0:	d008      	beq.n	80025d4 <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2204      	movs	r2, #4
 80025c6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2200      	movs	r2, #0
 80025cc:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e020      	b.n	8002616 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f022 020e 	bic.w	r2, r2, #14
 80025e2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f022 0201 	bic.w	r2, r2, #1
 80025f2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025fc:	2101      	movs	r1, #1
 80025fe:	fa01 f202 	lsl.w	r2, r1, r2
 8002602:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2201      	movs	r2, #1
 8002608:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2200      	movs	r2, #0
 8002610:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002614:	2300      	movs	r3, #0
}
 8002616:	4618      	mov	r0, r3
 8002618:	370c      	adds	r7, #12
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr

08002622 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002622:	b580      	push	{r7, lr}
 8002624:	b084      	sub	sp, #16
 8002626:	af00      	add	r7, sp, #0
 8002628:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800262a:	2300      	movs	r3, #0
 800262c:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002634:	2b02      	cmp	r3, #2
 8002636:	d005      	beq.n	8002644 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2204      	movs	r2, #4
 800263c:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	73fb      	strb	r3, [r7, #15]
 8002642:	e027      	b.n	8002694 <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f022 020e 	bic.w	r2, r2, #14
 8002652:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f022 0201 	bic.w	r2, r2, #1
 8002662:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800266c:	2101      	movs	r1, #1
 800266e:	fa01 f202 	lsl.w	r2, r1, r2
 8002672:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2201      	movs	r2, #1
 8002678:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2200      	movs	r2, #0
 8002680:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002688:	2b00      	cmp	r3, #0
 800268a:	d003      	beq.n	8002694 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002690:	6878      	ldr	r0, [r7, #4]
 8002692:	4798      	blx	r3
    }
  }
  return status;
 8002694:	7bfb      	ldrb	r3, [r7, #15]
}
 8002696:	4618      	mov	r0, r3
 8002698:	3710      	adds	r7, #16
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
	...

080026a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b087      	sub	sp, #28
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80026aa:	2300      	movs	r3, #0
 80026ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026ae:	e14e      	b.n	800294e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	2101      	movs	r1, #1
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	fa01 f303 	lsl.w	r3, r1, r3
 80026bc:	4013      	ands	r3, r2
 80026be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	f000 8140 	beq.w	8002948 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f003 0303 	and.w	r3, r3, #3
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d005      	beq.n	80026e0 <HAL_GPIO_Init+0x40>
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f003 0303 	and.w	r3, r3, #3
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d130      	bne.n	8002742 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	005b      	lsls	r3, r3, #1
 80026ea:	2203      	movs	r2, #3
 80026ec:	fa02 f303 	lsl.w	r3, r2, r3
 80026f0:	43db      	mvns	r3, r3
 80026f2:	693a      	ldr	r2, [r7, #16]
 80026f4:	4013      	ands	r3, r2
 80026f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	68da      	ldr	r2, [r3, #12]
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	005b      	lsls	r3, r3, #1
 8002700:	fa02 f303 	lsl.w	r3, r2, r3
 8002704:	693a      	ldr	r2, [r7, #16]
 8002706:	4313      	orrs	r3, r2
 8002708:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	693a      	ldr	r2, [r7, #16]
 800270e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002716:	2201      	movs	r2, #1
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	fa02 f303 	lsl.w	r3, r2, r3
 800271e:	43db      	mvns	r3, r3
 8002720:	693a      	ldr	r2, [r7, #16]
 8002722:	4013      	ands	r3, r2
 8002724:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	091b      	lsrs	r3, r3, #4
 800272c:	f003 0201 	and.w	r2, r3, #1
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	fa02 f303 	lsl.w	r3, r2, r3
 8002736:	693a      	ldr	r2, [r7, #16]
 8002738:	4313      	orrs	r3, r2
 800273a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	693a      	ldr	r2, [r7, #16]
 8002740:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	f003 0303 	and.w	r3, r3, #3
 800274a:	2b03      	cmp	r3, #3
 800274c:	d017      	beq.n	800277e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	005b      	lsls	r3, r3, #1
 8002758:	2203      	movs	r2, #3
 800275a:	fa02 f303 	lsl.w	r3, r2, r3
 800275e:	43db      	mvns	r3, r3
 8002760:	693a      	ldr	r2, [r7, #16]
 8002762:	4013      	ands	r3, r2
 8002764:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	689a      	ldr	r2, [r3, #8]
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	005b      	lsls	r3, r3, #1
 800276e:	fa02 f303 	lsl.w	r3, r2, r3
 8002772:	693a      	ldr	r2, [r7, #16]
 8002774:	4313      	orrs	r3, r2
 8002776:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	693a      	ldr	r2, [r7, #16]
 800277c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	f003 0303 	and.w	r3, r3, #3
 8002786:	2b02      	cmp	r3, #2
 8002788:	d123      	bne.n	80027d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	08da      	lsrs	r2, r3, #3
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	3208      	adds	r2, #8
 8002792:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002796:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	f003 0307 	and.w	r3, r3, #7
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	220f      	movs	r2, #15
 80027a2:	fa02 f303 	lsl.w	r3, r2, r3
 80027a6:	43db      	mvns	r3, r3
 80027a8:	693a      	ldr	r2, [r7, #16]
 80027aa:	4013      	ands	r3, r2
 80027ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	691a      	ldr	r2, [r3, #16]
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	f003 0307 	and.w	r3, r3, #7
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	fa02 f303 	lsl.w	r3, r2, r3
 80027be:	693a      	ldr	r2, [r7, #16]
 80027c0:	4313      	orrs	r3, r2
 80027c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	08da      	lsrs	r2, r3, #3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	3208      	adds	r2, #8
 80027cc:	6939      	ldr	r1, [r7, #16]
 80027ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	005b      	lsls	r3, r3, #1
 80027dc:	2203      	movs	r2, #3
 80027de:	fa02 f303 	lsl.w	r3, r2, r3
 80027e2:	43db      	mvns	r3, r3
 80027e4:	693a      	ldr	r2, [r7, #16]
 80027e6:	4013      	ands	r3, r2
 80027e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	f003 0203 	and.w	r2, r3, #3
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	005b      	lsls	r3, r3, #1
 80027f6:	fa02 f303 	lsl.w	r3, r2, r3
 80027fa:	693a      	ldr	r2, [r7, #16]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	693a      	ldr	r2, [r7, #16]
 8002804:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800280e:	2b00      	cmp	r3, #0
 8002810:	f000 809a 	beq.w	8002948 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002814:	4b55      	ldr	r3, [pc, #340]	@ (800296c <HAL_GPIO_Init+0x2cc>)
 8002816:	699b      	ldr	r3, [r3, #24]
 8002818:	4a54      	ldr	r2, [pc, #336]	@ (800296c <HAL_GPIO_Init+0x2cc>)
 800281a:	f043 0301 	orr.w	r3, r3, #1
 800281e:	6193      	str	r3, [r2, #24]
 8002820:	4b52      	ldr	r3, [pc, #328]	@ (800296c <HAL_GPIO_Init+0x2cc>)
 8002822:	699b      	ldr	r3, [r3, #24]
 8002824:	f003 0301 	and.w	r3, r3, #1
 8002828:	60bb      	str	r3, [r7, #8]
 800282a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800282c:	4a50      	ldr	r2, [pc, #320]	@ (8002970 <HAL_GPIO_Init+0x2d0>)
 800282e:	697b      	ldr	r3, [r7, #20]
 8002830:	089b      	lsrs	r3, r3, #2
 8002832:	3302      	adds	r3, #2
 8002834:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002838:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	f003 0303 	and.w	r3, r3, #3
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	220f      	movs	r2, #15
 8002844:	fa02 f303 	lsl.w	r3, r2, r3
 8002848:	43db      	mvns	r3, r3
 800284a:	693a      	ldr	r2, [r7, #16]
 800284c:	4013      	ands	r3, r2
 800284e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002856:	d013      	beq.n	8002880 <HAL_GPIO_Init+0x1e0>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	4a46      	ldr	r2, [pc, #280]	@ (8002974 <HAL_GPIO_Init+0x2d4>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d00d      	beq.n	800287c <HAL_GPIO_Init+0x1dc>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	4a45      	ldr	r2, [pc, #276]	@ (8002978 <HAL_GPIO_Init+0x2d8>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d007      	beq.n	8002878 <HAL_GPIO_Init+0x1d8>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	4a44      	ldr	r2, [pc, #272]	@ (800297c <HAL_GPIO_Init+0x2dc>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d101      	bne.n	8002874 <HAL_GPIO_Init+0x1d4>
 8002870:	2303      	movs	r3, #3
 8002872:	e006      	b.n	8002882 <HAL_GPIO_Init+0x1e2>
 8002874:	2305      	movs	r3, #5
 8002876:	e004      	b.n	8002882 <HAL_GPIO_Init+0x1e2>
 8002878:	2302      	movs	r3, #2
 800287a:	e002      	b.n	8002882 <HAL_GPIO_Init+0x1e2>
 800287c:	2301      	movs	r3, #1
 800287e:	e000      	b.n	8002882 <HAL_GPIO_Init+0x1e2>
 8002880:	2300      	movs	r3, #0
 8002882:	697a      	ldr	r2, [r7, #20]
 8002884:	f002 0203 	and.w	r2, r2, #3
 8002888:	0092      	lsls	r2, r2, #2
 800288a:	4093      	lsls	r3, r2
 800288c:	693a      	ldr	r2, [r7, #16]
 800288e:	4313      	orrs	r3, r2
 8002890:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002892:	4937      	ldr	r1, [pc, #220]	@ (8002970 <HAL_GPIO_Init+0x2d0>)
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	089b      	lsrs	r3, r3, #2
 8002898:	3302      	adds	r3, #2
 800289a:	693a      	ldr	r2, [r7, #16]
 800289c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028a0:	4b37      	ldr	r3, [pc, #220]	@ (8002980 <HAL_GPIO_Init+0x2e0>)
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	43db      	mvns	r3, r3
 80028aa:	693a      	ldr	r2, [r7, #16]
 80028ac:	4013      	ands	r3, r2
 80028ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d003      	beq.n	80028c4 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80028bc:	693a      	ldr	r2, [r7, #16]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80028c4:	4a2e      	ldr	r2, [pc, #184]	@ (8002980 <HAL_GPIO_Init+0x2e0>)
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028ca:	4b2d      	ldr	r3, [pc, #180]	@ (8002980 <HAL_GPIO_Init+0x2e0>)
 80028cc:	68db      	ldr	r3, [r3, #12]
 80028ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	43db      	mvns	r3, r3
 80028d4:	693a      	ldr	r2, [r7, #16]
 80028d6:	4013      	ands	r3, r2
 80028d8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d003      	beq.n	80028ee <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80028e6:	693a      	ldr	r2, [r7, #16]
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	4313      	orrs	r3, r2
 80028ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80028ee:	4a24      	ldr	r2, [pc, #144]	@ (8002980 <HAL_GPIO_Init+0x2e0>)
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028f4:	4b22      	ldr	r3, [pc, #136]	@ (8002980 <HAL_GPIO_Init+0x2e0>)
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	43db      	mvns	r3, r3
 80028fe:	693a      	ldr	r2, [r7, #16]
 8002900:	4013      	ands	r3, r2
 8002902:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800290c:	2b00      	cmp	r3, #0
 800290e:	d003      	beq.n	8002918 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8002910:	693a      	ldr	r2, [r7, #16]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	4313      	orrs	r3, r2
 8002916:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002918:	4a19      	ldr	r2, [pc, #100]	@ (8002980 <HAL_GPIO_Init+0x2e0>)
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800291e:	4b18      	ldr	r3, [pc, #96]	@ (8002980 <HAL_GPIO_Init+0x2e0>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	43db      	mvns	r3, r3
 8002928:	693a      	ldr	r2, [r7, #16]
 800292a:	4013      	ands	r3, r2
 800292c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d003      	beq.n	8002942 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800293a:	693a      	ldr	r2, [r7, #16]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	4313      	orrs	r3, r2
 8002940:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002942:	4a0f      	ldr	r2, [pc, #60]	@ (8002980 <HAL_GPIO_Init+0x2e0>)
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	3301      	adds	r3, #1
 800294c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	fa22 f303 	lsr.w	r3, r2, r3
 8002958:	2b00      	cmp	r3, #0
 800295a:	f47f aea9 	bne.w	80026b0 <HAL_GPIO_Init+0x10>
  }
}
 800295e:	bf00      	nop
 8002960:	bf00      	nop
 8002962:	371c      	adds	r7, #28
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr
 800296c:	40021000 	.word	0x40021000
 8002970:	40010000 	.word	0x40010000
 8002974:	48000400 	.word	0x48000400
 8002978:	48000800 	.word	0x48000800
 800297c:	48000c00 	.word	0x48000c00
 8002980:	40010400 	.word	0x40010400

08002984 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002984:	b480      	push	{r7}
 8002986:	b085      	sub	sp, #20
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
 800298c:	460b      	mov	r3, r1
 800298e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	691a      	ldr	r2, [r3, #16]
 8002994:	887b      	ldrh	r3, [r7, #2]
 8002996:	4013      	ands	r3, r2
 8002998:	2b00      	cmp	r3, #0
 800299a:	d002      	beq.n	80029a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800299c:	2301      	movs	r3, #1
 800299e:	73fb      	strb	r3, [r7, #15]
 80029a0:	e001      	b.n	80029a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029a2:	2300      	movs	r3, #0
 80029a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80029a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	3714      	adds	r7, #20
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr

080029b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	460b      	mov	r3, r1
 80029be:	807b      	strh	r3, [r7, #2]
 80029c0:	4613      	mov	r3, r2
 80029c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029c4:	787b      	ldrb	r3, [r7, #1]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d003      	beq.n	80029d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80029ca:	887a      	ldrh	r2, [r7, #2]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80029d0:	e002      	b.n	80029d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80029d2:	887a      	ldrh	r2, [r7, #2]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80029d8:	bf00      	nop
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d101      	bne.n	80029f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e08d      	b.n	8002b12 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d106      	bne.n	8002a10 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2200      	movs	r2, #0
 8002a06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f7fd fd56 	bl	80004bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2224      	movs	r2, #36	@ 0x24
 8002a14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f022 0201 	bic.w	r2, r2, #1
 8002a26:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	685a      	ldr	r2, [r3, #4]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002a34:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	689a      	ldr	r2, [r3, #8]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a44:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	68db      	ldr	r3, [r3, #12]
 8002a4a:	2b01      	cmp	r3, #1
 8002a4c:	d107      	bne.n	8002a5e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	689a      	ldr	r2, [r3, #8]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a5a:	609a      	str	r2, [r3, #8]
 8002a5c:	e006      	b.n	8002a6c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	689a      	ldr	r2, [r3, #8]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002a6a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	68db      	ldr	r3, [r3, #12]
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	d108      	bne.n	8002a86 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	685a      	ldr	r2, [r3, #4]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a82:	605a      	str	r2, [r3, #4]
 8002a84:	e007      	b.n	8002a96 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	685a      	ldr	r2, [r3, #4]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a94:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	687a      	ldr	r2, [r7, #4]
 8002a9e:	6812      	ldr	r2, [r2, #0]
 8002aa0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002aa4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002aa8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	68da      	ldr	r2, [r3, #12]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ab8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	691a      	ldr	r2, [r3, #16]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	695b      	ldr	r3, [r3, #20]
 8002ac2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	699b      	ldr	r3, [r3, #24]
 8002aca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	430a      	orrs	r2, r1
 8002ad2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	69d9      	ldr	r1, [r3, #28]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6a1a      	ldr	r2, [r3, #32]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	430a      	orrs	r2, r1
 8002ae2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f042 0201 	orr.w	r2, r2, #1
 8002af2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2220      	movs	r2, #32
 8002afe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2200      	movs	r2, #0
 8002b06:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002b10:	2300      	movs	r3, #0
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3708      	adds	r7, #8
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}
	...

08002b1c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b088      	sub	sp, #32
 8002b20:	af02      	add	r7, sp, #8
 8002b22:	60f8      	str	r0, [r7, #12]
 8002b24:	4608      	mov	r0, r1
 8002b26:	4611      	mov	r1, r2
 8002b28:	461a      	mov	r2, r3
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	817b      	strh	r3, [r7, #10]
 8002b2e:	460b      	mov	r3, r1
 8002b30:	813b      	strh	r3, [r7, #8]
 8002b32:	4613      	mov	r3, r2
 8002b34:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b3c:	b2db      	uxtb	r3, r3
 8002b3e:	2b20      	cmp	r3, #32
 8002b40:	f040 80f9 	bne.w	8002d36 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b44:	6a3b      	ldr	r3, [r7, #32]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d002      	beq.n	8002b50 <HAL_I2C_Mem_Write+0x34>
 8002b4a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d105      	bne.n	8002b5c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b56:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	e0ed      	b.n	8002d38 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d101      	bne.n	8002b6a <HAL_I2C_Mem_Write+0x4e>
 8002b66:	2302      	movs	r3, #2
 8002b68:	e0e6      	b.n	8002d38 <HAL_I2C_Mem_Write+0x21c>
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002b72:	f7ff fbd7 	bl	8002324 <HAL_GetTick>
 8002b76:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	9300      	str	r3, [sp, #0]
 8002b7c:	2319      	movs	r3, #25
 8002b7e:	2201      	movs	r2, #1
 8002b80:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002b84:	68f8      	ldr	r0, [r7, #12]
 8002b86:	f000 fac3 	bl	8003110 <I2C_WaitOnFlagUntilTimeout>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d001      	beq.n	8002b94 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	e0d1      	b.n	8002d38 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2221      	movs	r2, #33	@ 0x21
 8002b98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	2240      	movs	r2, #64	@ 0x40
 8002ba0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	6a3a      	ldr	r2, [r7, #32]
 8002bae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002bb4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002bbc:	88f8      	ldrh	r0, [r7, #6]
 8002bbe:	893a      	ldrh	r2, [r7, #8]
 8002bc0:	8979      	ldrh	r1, [r7, #10]
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	9301      	str	r3, [sp, #4]
 8002bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bc8:	9300      	str	r3, [sp, #0]
 8002bca:	4603      	mov	r3, r0
 8002bcc:	68f8      	ldr	r0, [r7, #12]
 8002bce:	f000 f9d3 	bl	8002f78 <I2C_RequestMemoryWrite>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d005      	beq.n	8002be4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	e0a9      	b.n	8002d38 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002be8:	b29b      	uxth	r3, r3
 8002bea:	2bff      	cmp	r3, #255	@ 0xff
 8002bec:	d90e      	bls.n	8002c0c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	22ff      	movs	r2, #255	@ 0xff
 8002bf2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bf8:	b2da      	uxtb	r2, r3
 8002bfa:	8979      	ldrh	r1, [r7, #10]
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	9300      	str	r3, [sp, #0]
 8002c00:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c04:	68f8      	ldr	r0, [r7, #12]
 8002c06:	f000 fc47 	bl	8003498 <I2C_TransferConfig>
 8002c0a:	e00f      	b.n	8002c2c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c10:	b29a      	uxth	r2, r3
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c1a:	b2da      	uxtb	r2, r3
 8002c1c:	8979      	ldrh	r1, [r7, #10]
 8002c1e:	2300      	movs	r3, #0
 8002c20:	9300      	str	r3, [sp, #0]
 8002c22:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c26:	68f8      	ldr	r0, [r7, #12]
 8002c28:	f000 fc36 	bl	8003498 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c2c:	697a      	ldr	r2, [r7, #20]
 8002c2e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c30:	68f8      	ldr	r0, [r7, #12]
 8002c32:	f000 fac6 	bl	80031c2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002c36:	4603      	mov	r3, r0
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d001      	beq.n	8002c40 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e07b      	b.n	8002d38 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c44:	781a      	ldrb	r2, [r3, #0]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c50:	1c5a      	adds	r2, r3, #1
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c5a:	b29b      	uxth	r3, r3
 8002c5c:	3b01      	subs	r3, #1
 8002c5e:	b29a      	uxth	r2, r3
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c68:	3b01      	subs	r3, #1
 8002c6a:	b29a      	uxth	r2, r3
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c74:	b29b      	uxth	r3, r3
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d034      	beq.n	8002ce4 <HAL_I2C_Mem_Write+0x1c8>
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d130      	bne.n	8002ce4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	9300      	str	r3, [sp, #0]
 8002c86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c88:	2200      	movs	r2, #0
 8002c8a:	2180      	movs	r1, #128	@ 0x80
 8002c8c:	68f8      	ldr	r0, [r7, #12]
 8002c8e:	f000 fa3f 	bl	8003110 <I2C_WaitOnFlagUntilTimeout>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d001      	beq.n	8002c9c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e04d      	b.n	8002d38 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ca0:	b29b      	uxth	r3, r3
 8002ca2:	2bff      	cmp	r3, #255	@ 0xff
 8002ca4:	d90e      	bls.n	8002cc4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	22ff      	movs	r2, #255	@ 0xff
 8002caa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cb0:	b2da      	uxtb	r2, r3
 8002cb2:	8979      	ldrh	r1, [r7, #10]
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	9300      	str	r3, [sp, #0]
 8002cb8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002cbc:	68f8      	ldr	r0, [r7, #12]
 8002cbe:	f000 fbeb 	bl	8003498 <I2C_TransferConfig>
 8002cc2:	e00f      	b.n	8002ce4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cc8:	b29a      	uxth	r2, r3
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cd2:	b2da      	uxtb	r2, r3
 8002cd4:	8979      	ldrh	r1, [r7, #10]
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	9300      	str	r3, [sp, #0]
 8002cda:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002cde:	68f8      	ldr	r0, [r7, #12]
 8002ce0:	f000 fbda 	bl	8003498 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d19e      	bne.n	8002c2c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cee:	697a      	ldr	r2, [r7, #20]
 8002cf0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002cf2:	68f8      	ldr	r0, [r7, #12]
 8002cf4:	f000 faac 	bl	8003250 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d001      	beq.n	8002d02 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e01a      	b.n	8002d38 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	2220      	movs	r2, #32
 8002d08:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	6859      	ldr	r1, [r3, #4]
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	4b0a      	ldr	r3, [pc, #40]	@ (8002d40 <HAL_I2C_Mem_Write+0x224>)
 8002d16:	400b      	ands	r3, r1
 8002d18:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2220      	movs	r2, #32
 8002d1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2200      	movs	r2, #0
 8002d26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002d32:	2300      	movs	r3, #0
 8002d34:	e000      	b.n	8002d38 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002d36:	2302      	movs	r3, #2
  }
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3718      	adds	r7, #24
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	fe00e800 	.word	0xfe00e800

08002d44 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b088      	sub	sp, #32
 8002d48:	af02      	add	r7, sp, #8
 8002d4a:	60f8      	str	r0, [r7, #12]
 8002d4c:	4608      	mov	r0, r1
 8002d4e:	4611      	mov	r1, r2
 8002d50:	461a      	mov	r2, r3
 8002d52:	4603      	mov	r3, r0
 8002d54:	817b      	strh	r3, [r7, #10]
 8002d56:	460b      	mov	r3, r1
 8002d58:	813b      	strh	r3, [r7, #8]
 8002d5a:	4613      	mov	r3, r2
 8002d5c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	2b20      	cmp	r3, #32
 8002d68:	f040 80fd 	bne.w	8002f66 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d6c:	6a3b      	ldr	r3, [r7, #32]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d002      	beq.n	8002d78 <HAL_I2C_Mem_Read+0x34>
 8002d72:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d105      	bne.n	8002d84 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d7e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e0f1      	b.n	8002f68 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	d101      	bne.n	8002d92 <HAL_I2C_Mem_Read+0x4e>
 8002d8e:	2302      	movs	r3, #2
 8002d90:	e0ea      	b.n	8002f68 <HAL_I2C_Mem_Read+0x224>
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2201      	movs	r2, #1
 8002d96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002d9a:	f7ff fac3 	bl	8002324 <HAL_GetTick>
 8002d9e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	9300      	str	r3, [sp, #0]
 8002da4:	2319      	movs	r3, #25
 8002da6:	2201      	movs	r2, #1
 8002da8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002dac:	68f8      	ldr	r0, [r7, #12]
 8002dae:	f000 f9af 	bl	8003110 <I2C_WaitOnFlagUntilTimeout>
 8002db2:	4603      	mov	r3, r0
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d001      	beq.n	8002dbc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	e0d5      	b.n	8002f68 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2222      	movs	r2, #34	@ 0x22
 8002dc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2240      	movs	r2, #64	@ 0x40
 8002dc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	6a3a      	ldr	r2, [r7, #32]
 8002dd6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002ddc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2200      	movs	r2, #0
 8002de2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002de4:	88f8      	ldrh	r0, [r7, #6]
 8002de6:	893a      	ldrh	r2, [r7, #8]
 8002de8:	8979      	ldrh	r1, [r7, #10]
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	9301      	str	r3, [sp, #4]
 8002dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002df0:	9300      	str	r3, [sp, #0]
 8002df2:	4603      	mov	r3, r0
 8002df4:	68f8      	ldr	r0, [r7, #12]
 8002df6:	f000 f913 	bl	8003020 <I2C_RequestMemoryRead>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d005      	beq.n	8002e0c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	2200      	movs	r2, #0
 8002e04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e0ad      	b.n	8002f68 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e10:	b29b      	uxth	r3, r3
 8002e12:	2bff      	cmp	r3, #255	@ 0xff
 8002e14:	d90e      	bls.n	8002e34 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2201      	movs	r2, #1
 8002e1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e20:	b2da      	uxtb	r2, r3
 8002e22:	8979      	ldrh	r1, [r7, #10]
 8002e24:	4b52      	ldr	r3, [pc, #328]	@ (8002f70 <HAL_I2C_Mem_Read+0x22c>)
 8002e26:	9300      	str	r3, [sp, #0]
 8002e28:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e2c:	68f8      	ldr	r0, [r7, #12]
 8002e2e:	f000 fb33 	bl	8003498 <I2C_TransferConfig>
 8002e32:	e00f      	b.n	8002e54 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e38:	b29a      	uxth	r2, r3
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e42:	b2da      	uxtb	r2, r3
 8002e44:	8979      	ldrh	r1, [r7, #10]
 8002e46:	4b4a      	ldr	r3, [pc, #296]	@ (8002f70 <HAL_I2C_Mem_Read+0x22c>)
 8002e48:	9300      	str	r3, [sp, #0]
 8002e4a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e4e:	68f8      	ldr	r0, [r7, #12]
 8002e50:	f000 fb22 	bl	8003498 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	9300      	str	r3, [sp, #0]
 8002e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	2104      	movs	r1, #4
 8002e5e:	68f8      	ldr	r0, [r7, #12]
 8002e60:	f000 f956 	bl	8003110 <I2C_WaitOnFlagUntilTimeout>
 8002e64:	4603      	mov	r3, r0
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d001      	beq.n	8002e6e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e07c      	b.n	8002f68 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e78:	b2d2      	uxtb	r2, r2
 8002e7a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e80:	1c5a      	adds	r2, r3, #1
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e8a:	3b01      	subs	r3, #1
 8002e8c:	b29a      	uxth	r2, r3
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e96:	b29b      	uxth	r3, r3
 8002e98:	3b01      	subs	r3, #1
 8002e9a:	b29a      	uxth	r2, r3
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ea4:	b29b      	uxth	r3, r3
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d034      	beq.n	8002f14 <HAL_I2C_Mem_Read+0x1d0>
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d130      	bne.n	8002f14 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	9300      	str	r3, [sp, #0]
 8002eb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002eb8:	2200      	movs	r2, #0
 8002eba:	2180      	movs	r1, #128	@ 0x80
 8002ebc:	68f8      	ldr	r0, [r7, #12]
 8002ebe:	f000 f927 	bl	8003110 <I2C_WaitOnFlagUntilTimeout>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d001      	beq.n	8002ecc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e04d      	b.n	8002f68 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ed0:	b29b      	uxth	r3, r3
 8002ed2:	2bff      	cmp	r3, #255	@ 0xff
 8002ed4:	d90e      	bls.n	8002ef4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2201      	movs	r2, #1
 8002eda:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ee0:	b2da      	uxtb	r2, r3
 8002ee2:	8979      	ldrh	r1, [r7, #10]
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	9300      	str	r3, [sp, #0]
 8002ee8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002eec:	68f8      	ldr	r0, [r7, #12]
 8002eee:	f000 fad3 	bl	8003498 <I2C_TransferConfig>
 8002ef2:	e00f      	b.n	8002f14 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ef8:	b29a      	uxth	r2, r3
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f02:	b2da      	uxtb	r2, r3
 8002f04:	8979      	ldrh	r1, [r7, #10]
 8002f06:	2300      	movs	r3, #0
 8002f08:	9300      	str	r3, [sp, #0]
 8002f0a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f0e:	68f8      	ldr	r0, [r7, #12]
 8002f10:	f000 fac2 	bl	8003498 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f18:	b29b      	uxth	r3, r3
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d19a      	bne.n	8002e54 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f1e:	697a      	ldr	r2, [r7, #20]
 8002f20:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f22:	68f8      	ldr	r0, [r7, #12]
 8002f24:	f000 f994 	bl	8003250 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d001      	beq.n	8002f32 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e01a      	b.n	8002f68 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2220      	movs	r2, #32
 8002f38:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	6859      	ldr	r1, [r3, #4]
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	4b0b      	ldr	r3, [pc, #44]	@ (8002f74 <HAL_I2C_Mem_Read+0x230>)
 8002f46:	400b      	ands	r3, r1
 8002f48:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2220      	movs	r2, #32
 8002f4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2200      	movs	r2, #0
 8002f56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002f62:	2300      	movs	r3, #0
 8002f64:	e000      	b.n	8002f68 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002f66:	2302      	movs	r3, #2
  }
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	3718      	adds	r7, #24
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}
 8002f70:	80002400 	.word	0x80002400
 8002f74:	fe00e800 	.word	0xfe00e800

08002f78 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b086      	sub	sp, #24
 8002f7c:	af02      	add	r7, sp, #8
 8002f7e:	60f8      	str	r0, [r7, #12]
 8002f80:	4608      	mov	r0, r1
 8002f82:	4611      	mov	r1, r2
 8002f84:	461a      	mov	r2, r3
 8002f86:	4603      	mov	r3, r0
 8002f88:	817b      	strh	r3, [r7, #10]
 8002f8a:	460b      	mov	r3, r1
 8002f8c:	813b      	strh	r3, [r7, #8]
 8002f8e:	4613      	mov	r3, r2
 8002f90:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002f92:	88fb      	ldrh	r3, [r7, #6]
 8002f94:	b2da      	uxtb	r2, r3
 8002f96:	8979      	ldrh	r1, [r7, #10]
 8002f98:	4b20      	ldr	r3, [pc, #128]	@ (800301c <I2C_RequestMemoryWrite+0xa4>)
 8002f9a:	9300      	str	r3, [sp, #0]
 8002f9c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002fa0:	68f8      	ldr	r0, [r7, #12]
 8002fa2:	f000 fa79 	bl	8003498 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fa6:	69fa      	ldr	r2, [r7, #28]
 8002fa8:	69b9      	ldr	r1, [r7, #24]
 8002faa:	68f8      	ldr	r0, [r7, #12]
 8002fac:	f000 f909 	bl	80031c2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d001      	beq.n	8002fba <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e02c      	b.n	8003014 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002fba:	88fb      	ldrh	r3, [r7, #6]
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	d105      	bne.n	8002fcc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002fc0:	893b      	ldrh	r3, [r7, #8]
 8002fc2:	b2da      	uxtb	r2, r3
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	629a      	str	r2, [r3, #40]	@ 0x28
 8002fca:	e015      	b.n	8002ff8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002fcc:	893b      	ldrh	r3, [r7, #8]
 8002fce:	0a1b      	lsrs	r3, r3, #8
 8002fd0:	b29b      	uxth	r3, r3
 8002fd2:	b2da      	uxtb	r2, r3
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fda:	69fa      	ldr	r2, [r7, #28]
 8002fdc:	69b9      	ldr	r1, [r7, #24]
 8002fde:	68f8      	ldr	r0, [r7, #12]
 8002fe0:	f000 f8ef 	bl	80031c2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d001      	beq.n	8002fee <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e012      	b.n	8003014 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002fee:	893b      	ldrh	r3, [r7, #8]
 8002ff0:	b2da      	uxtb	r2, r3
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	9300      	str	r3, [sp, #0]
 8002ffc:	69bb      	ldr	r3, [r7, #24]
 8002ffe:	2200      	movs	r2, #0
 8003000:	2180      	movs	r1, #128	@ 0x80
 8003002:	68f8      	ldr	r0, [r7, #12]
 8003004:	f000 f884 	bl	8003110 <I2C_WaitOnFlagUntilTimeout>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d001      	beq.n	8003012 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e000      	b.n	8003014 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003012:	2300      	movs	r3, #0
}
 8003014:	4618      	mov	r0, r3
 8003016:	3710      	adds	r7, #16
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}
 800301c:	80002000 	.word	0x80002000

08003020 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b086      	sub	sp, #24
 8003024:	af02      	add	r7, sp, #8
 8003026:	60f8      	str	r0, [r7, #12]
 8003028:	4608      	mov	r0, r1
 800302a:	4611      	mov	r1, r2
 800302c:	461a      	mov	r2, r3
 800302e:	4603      	mov	r3, r0
 8003030:	817b      	strh	r3, [r7, #10]
 8003032:	460b      	mov	r3, r1
 8003034:	813b      	strh	r3, [r7, #8]
 8003036:	4613      	mov	r3, r2
 8003038:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800303a:	88fb      	ldrh	r3, [r7, #6]
 800303c:	b2da      	uxtb	r2, r3
 800303e:	8979      	ldrh	r1, [r7, #10]
 8003040:	4b20      	ldr	r3, [pc, #128]	@ (80030c4 <I2C_RequestMemoryRead+0xa4>)
 8003042:	9300      	str	r3, [sp, #0]
 8003044:	2300      	movs	r3, #0
 8003046:	68f8      	ldr	r0, [r7, #12]
 8003048:	f000 fa26 	bl	8003498 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800304c:	69fa      	ldr	r2, [r7, #28]
 800304e:	69b9      	ldr	r1, [r7, #24]
 8003050:	68f8      	ldr	r0, [r7, #12]
 8003052:	f000 f8b6 	bl	80031c2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003056:	4603      	mov	r3, r0
 8003058:	2b00      	cmp	r3, #0
 800305a:	d001      	beq.n	8003060 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e02c      	b.n	80030ba <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003060:	88fb      	ldrh	r3, [r7, #6]
 8003062:	2b01      	cmp	r3, #1
 8003064:	d105      	bne.n	8003072 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003066:	893b      	ldrh	r3, [r7, #8]
 8003068:	b2da      	uxtb	r2, r3
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003070:	e015      	b.n	800309e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003072:	893b      	ldrh	r3, [r7, #8]
 8003074:	0a1b      	lsrs	r3, r3, #8
 8003076:	b29b      	uxth	r3, r3
 8003078:	b2da      	uxtb	r2, r3
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003080:	69fa      	ldr	r2, [r7, #28]
 8003082:	69b9      	ldr	r1, [r7, #24]
 8003084:	68f8      	ldr	r0, [r7, #12]
 8003086:	f000 f89c 	bl	80031c2 <I2C_WaitOnTXISFlagUntilTimeout>
 800308a:	4603      	mov	r3, r0
 800308c:	2b00      	cmp	r3, #0
 800308e:	d001      	beq.n	8003094 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e012      	b.n	80030ba <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003094:	893b      	ldrh	r3, [r7, #8]
 8003096:	b2da      	uxtb	r2, r3
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	9300      	str	r3, [sp, #0]
 80030a2:	69bb      	ldr	r3, [r7, #24]
 80030a4:	2200      	movs	r2, #0
 80030a6:	2140      	movs	r1, #64	@ 0x40
 80030a8:	68f8      	ldr	r0, [r7, #12]
 80030aa:	f000 f831 	bl	8003110 <I2C_WaitOnFlagUntilTimeout>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d001      	beq.n	80030b8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80030b4:	2301      	movs	r3, #1
 80030b6:	e000      	b.n	80030ba <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80030b8:	2300      	movs	r3, #0
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	3710      	adds	r7, #16
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	80002000 	.word	0x80002000

080030c8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b083      	sub	sp, #12
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	699b      	ldr	r3, [r3, #24]
 80030d6:	f003 0302 	and.w	r3, r3, #2
 80030da:	2b02      	cmp	r3, #2
 80030dc:	d103      	bne.n	80030e6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	2200      	movs	r2, #0
 80030e4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	699b      	ldr	r3, [r3, #24]
 80030ec:	f003 0301 	and.w	r3, r3, #1
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d007      	beq.n	8003104 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	699a      	ldr	r2, [r3, #24]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f042 0201 	orr.w	r2, r2, #1
 8003102:	619a      	str	r2, [r3, #24]
  }
}
 8003104:	bf00      	nop
 8003106:	370c      	adds	r7, #12
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr

08003110 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b084      	sub	sp, #16
 8003114:	af00      	add	r7, sp, #0
 8003116:	60f8      	str	r0, [r7, #12]
 8003118:	60b9      	str	r1, [r7, #8]
 800311a:	603b      	str	r3, [r7, #0]
 800311c:	4613      	mov	r3, r2
 800311e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003120:	e03b      	b.n	800319a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003122:	69ba      	ldr	r2, [r7, #24]
 8003124:	6839      	ldr	r1, [r7, #0]
 8003126:	68f8      	ldr	r0, [r7, #12]
 8003128:	f000 f8d6 	bl	80032d8 <I2C_IsErrorOccurred>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d001      	beq.n	8003136 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e041      	b.n	80031ba <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800313c:	d02d      	beq.n	800319a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800313e:	f7ff f8f1 	bl	8002324 <HAL_GetTick>
 8003142:	4602      	mov	r2, r0
 8003144:	69bb      	ldr	r3, [r7, #24]
 8003146:	1ad3      	subs	r3, r2, r3
 8003148:	683a      	ldr	r2, [r7, #0]
 800314a:	429a      	cmp	r2, r3
 800314c:	d302      	bcc.n	8003154 <I2C_WaitOnFlagUntilTimeout+0x44>
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d122      	bne.n	800319a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	699a      	ldr	r2, [r3, #24]
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	4013      	ands	r3, r2
 800315e:	68ba      	ldr	r2, [r7, #8]
 8003160:	429a      	cmp	r2, r3
 8003162:	bf0c      	ite	eq
 8003164:	2301      	moveq	r3, #1
 8003166:	2300      	movne	r3, #0
 8003168:	b2db      	uxtb	r3, r3
 800316a:	461a      	mov	r2, r3
 800316c:	79fb      	ldrb	r3, [r7, #7]
 800316e:	429a      	cmp	r2, r3
 8003170:	d113      	bne.n	800319a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003176:	f043 0220 	orr.w	r2, r3, #32
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2220      	movs	r2, #32
 8003182:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2200      	movs	r2, #0
 800318a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2200      	movs	r2, #0
 8003192:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e00f      	b.n	80031ba <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	699a      	ldr	r2, [r3, #24]
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	4013      	ands	r3, r2
 80031a4:	68ba      	ldr	r2, [r7, #8]
 80031a6:	429a      	cmp	r2, r3
 80031a8:	bf0c      	ite	eq
 80031aa:	2301      	moveq	r3, #1
 80031ac:	2300      	movne	r3, #0
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	461a      	mov	r2, r3
 80031b2:	79fb      	ldrb	r3, [r7, #7]
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d0b4      	beq.n	8003122 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031b8:	2300      	movs	r3, #0
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3710      	adds	r7, #16
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}

080031c2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80031c2:	b580      	push	{r7, lr}
 80031c4:	b084      	sub	sp, #16
 80031c6:	af00      	add	r7, sp, #0
 80031c8:	60f8      	str	r0, [r7, #12]
 80031ca:	60b9      	str	r1, [r7, #8]
 80031cc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80031ce:	e033      	b.n	8003238 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80031d0:	687a      	ldr	r2, [r7, #4]
 80031d2:	68b9      	ldr	r1, [r7, #8]
 80031d4:	68f8      	ldr	r0, [r7, #12]
 80031d6:	f000 f87f 	bl	80032d8 <I2C_IsErrorOccurred>
 80031da:	4603      	mov	r3, r0
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d001      	beq.n	80031e4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	e031      	b.n	8003248 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031ea:	d025      	beq.n	8003238 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031ec:	f7ff f89a 	bl	8002324 <HAL_GetTick>
 80031f0:	4602      	mov	r2, r0
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	68ba      	ldr	r2, [r7, #8]
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d302      	bcc.n	8003202 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d11a      	bne.n	8003238 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	699b      	ldr	r3, [r3, #24]
 8003208:	f003 0302 	and.w	r3, r3, #2
 800320c:	2b02      	cmp	r3, #2
 800320e:	d013      	beq.n	8003238 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003214:	f043 0220 	orr.w	r2, r3, #32
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2220      	movs	r2, #32
 8003220:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2200      	movs	r2, #0
 8003228:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2200      	movs	r2, #0
 8003230:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003234:	2301      	movs	r3, #1
 8003236:	e007      	b.n	8003248 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	699b      	ldr	r3, [r3, #24]
 800323e:	f003 0302 	and.w	r3, r3, #2
 8003242:	2b02      	cmp	r3, #2
 8003244:	d1c4      	bne.n	80031d0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003246:	2300      	movs	r3, #0
}
 8003248:	4618      	mov	r0, r3
 800324a:	3710      	adds	r7, #16
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}

08003250 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b084      	sub	sp, #16
 8003254:	af00      	add	r7, sp, #0
 8003256:	60f8      	str	r0, [r7, #12]
 8003258:	60b9      	str	r1, [r7, #8]
 800325a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800325c:	e02f      	b.n	80032be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800325e:	687a      	ldr	r2, [r7, #4]
 8003260:	68b9      	ldr	r1, [r7, #8]
 8003262:	68f8      	ldr	r0, [r7, #12]
 8003264:	f000 f838 	bl	80032d8 <I2C_IsErrorOccurred>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d001      	beq.n	8003272 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e02d      	b.n	80032ce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003272:	f7ff f857 	bl	8002324 <HAL_GetTick>
 8003276:	4602      	mov	r2, r0
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	1ad3      	subs	r3, r2, r3
 800327c:	68ba      	ldr	r2, [r7, #8]
 800327e:	429a      	cmp	r2, r3
 8003280:	d302      	bcc.n	8003288 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d11a      	bne.n	80032be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	699b      	ldr	r3, [r3, #24]
 800328e:	f003 0320 	and.w	r3, r3, #32
 8003292:	2b20      	cmp	r3, #32
 8003294:	d013      	beq.n	80032be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800329a:	f043 0220 	orr.w	r2, r3, #32
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2220      	movs	r2, #32
 80032a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2200      	movs	r2, #0
 80032ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2200      	movs	r2, #0
 80032b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e007      	b.n	80032ce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	699b      	ldr	r3, [r3, #24]
 80032c4:	f003 0320 	and.w	r3, r3, #32
 80032c8:	2b20      	cmp	r3, #32
 80032ca:	d1c8      	bne.n	800325e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80032cc:	2300      	movs	r3, #0
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3710      	adds	r7, #16
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}
	...

080032d8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b08a      	sub	sp, #40	@ 0x28
 80032dc:	af00      	add	r7, sp, #0
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	60b9      	str	r1, [r7, #8]
 80032e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032e4:	2300      	movs	r3, #0
 80032e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	699b      	ldr	r3, [r3, #24]
 80032f0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80032f2:	2300      	movs	r3, #0
 80032f4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80032fa:	69bb      	ldr	r3, [r7, #24]
 80032fc:	f003 0310 	and.w	r3, r3, #16
 8003300:	2b00      	cmp	r3, #0
 8003302:	d068      	beq.n	80033d6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	2210      	movs	r2, #16
 800330a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800330c:	e049      	b.n	80033a2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003314:	d045      	beq.n	80033a2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003316:	f7ff f805 	bl	8002324 <HAL_GetTick>
 800331a:	4602      	mov	r2, r0
 800331c:	69fb      	ldr	r3, [r7, #28]
 800331e:	1ad3      	subs	r3, r2, r3
 8003320:	68ba      	ldr	r2, [r7, #8]
 8003322:	429a      	cmp	r2, r3
 8003324:	d302      	bcc.n	800332c <I2C_IsErrorOccurred+0x54>
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d13a      	bne.n	80033a2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003336:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800333e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	699b      	ldr	r3, [r3, #24]
 8003346:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800334a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800334e:	d121      	bne.n	8003394 <I2C_IsErrorOccurred+0xbc>
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003356:	d01d      	beq.n	8003394 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003358:	7cfb      	ldrb	r3, [r7, #19]
 800335a:	2b20      	cmp	r3, #32
 800335c:	d01a      	beq.n	8003394 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	685a      	ldr	r2, [r3, #4]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800336c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800336e:	f7fe ffd9 	bl	8002324 <HAL_GetTick>
 8003372:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003374:	e00e      	b.n	8003394 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003376:	f7fe ffd5 	bl	8002324 <HAL_GetTick>
 800337a:	4602      	mov	r2, r0
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	1ad3      	subs	r3, r2, r3
 8003380:	2b19      	cmp	r3, #25
 8003382:	d907      	bls.n	8003394 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003384:	6a3b      	ldr	r3, [r7, #32]
 8003386:	f043 0320 	orr.w	r3, r3, #32
 800338a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003392:	e006      	b.n	80033a2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	699b      	ldr	r3, [r3, #24]
 800339a:	f003 0320 	and.w	r3, r3, #32
 800339e:	2b20      	cmp	r3, #32
 80033a0:	d1e9      	bne.n	8003376 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	699b      	ldr	r3, [r3, #24]
 80033a8:	f003 0320 	and.w	r3, r3, #32
 80033ac:	2b20      	cmp	r3, #32
 80033ae:	d003      	beq.n	80033b8 <I2C_IsErrorOccurred+0xe0>
 80033b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d0aa      	beq.n	800330e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80033b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d103      	bne.n	80033c8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2220      	movs	r2, #32
 80033c6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80033c8:	6a3b      	ldr	r3, [r7, #32]
 80033ca:	f043 0304 	orr.w	r3, r3, #4
 80033ce:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	699b      	ldr	r3, [r3, #24]
 80033dc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80033de:	69bb      	ldr	r3, [r7, #24]
 80033e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d00b      	beq.n	8003400 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80033e8:	6a3b      	ldr	r3, [r7, #32]
 80033ea:	f043 0301 	orr.w	r3, r3, #1
 80033ee:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80033f8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003400:	69bb      	ldr	r3, [r7, #24]
 8003402:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003406:	2b00      	cmp	r3, #0
 8003408:	d00b      	beq.n	8003422 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800340a:	6a3b      	ldr	r3, [r7, #32]
 800340c:	f043 0308 	orr.w	r3, r3, #8
 8003410:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800341a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003422:	69bb      	ldr	r3, [r7, #24]
 8003424:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003428:	2b00      	cmp	r3, #0
 800342a:	d00b      	beq.n	8003444 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800342c:	6a3b      	ldr	r3, [r7, #32]
 800342e:	f043 0302 	orr.w	r3, r3, #2
 8003432:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800343c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003444:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003448:	2b00      	cmp	r3, #0
 800344a:	d01c      	beq.n	8003486 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800344c:	68f8      	ldr	r0, [r7, #12]
 800344e:	f7ff fe3b 	bl	80030c8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	6859      	ldr	r1, [r3, #4]
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	4b0d      	ldr	r3, [pc, #52]	@ (8003494 <I2C_IsErrorOccurred+0x1bc>)
 800345e:	400b      	ands	r3, r1
 8003460:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003466:	6a3b      	ldr	r3, [r7, #32]
 8003468:	431a      	orrs	r2, r3
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2220      	movs	r2, #32
 8003472:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2200      	movs	r2, #0
 800347a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	2200      	movs	r2, #0
 8003482:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003486:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800348a:	4618      	mov	r0, r3
 800348c:	3728      	adds	r7, #40	@ 0x28
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	fe00e800 	.word	0xfe00e800

08003498 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003498:	b480      	push	{r7}
 800349a:	b087      	sub	sp, #28
 800349c:	af00      	add	r7, sp, #0
 800349e:	60f8      	str	r0, [r7, #12]
 80034a0:	607b      	str	r3, [r7, #4]
 80034a2:	460b      	mov	r3, r1
 80034a4:	817b      	strh	r3, [r7, #10]
 80034a6:	4613      	mov	r3, r2
 80034a8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80034aa:	897b      	ldrh	r3, [r7, #10]
 80034ac:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80034b0:	7a7b      	ldrb	r3, [r7, #9]
 80034b2:	041b      	lsls	r3, r3, #16
 80034b4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80034b8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80034be:	6a3b      	ldr	r3, [r7, #32]
 80034c0:	4313      	orrs	r3, r2
 80034c2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80034c6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	685a      	ldr	r2, [r3, #4]
 80034ce:	6a3b      	ldr	r3, [r7, #32]
 80034d0:	0d5b      	lsrs	r3, r3, #21
 80034d2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80034d6:	4b08      	ldr	r3, [pc, #32]	@ (80034f8 <I2C_TransferConfig+0x60>)
 80034d8:	430b      	orrs	r3, r1
 80034da:	43db      	mvns	r3, r3
 80034dc:	ea02 0103 	and.w	r1, r2, r3
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	697a      	ldr	r2, [r7, #20]
 80034e6:	430a      	orrs	r2, r1
 80034e8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80034ea:	bf00      	nop
 80034ec:	371c      	adds	r7, #28
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr
 80034f6:	bf00      	nop
 80034f8:	03ff63ff 	.word	0x03ff63ff

080034fc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b083      	sub	sp, #12
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
 8003504:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800350c:	b2db      	uxtb	r3, r3
 800350e:	2b20      	cmp	r3, #32
 8003510:	d138      	bne.n	8003584 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003518:	2b01      	cmp	r3, #1
 800351a:	d101      	bne.n	8003520 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800351c:	2302      	movs	r3, #2
 800351e:	e032      	b.n	8003586 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2201      	movs	r2, #1
 8003524:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2224      	movs	r2, #36	@ 0x24
 800352c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f022 0201 	bic.w	r2, r2, #1
 800353e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800354e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	6819      	ldr	r1, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	683a      	ldr	r2, [r7, #0]
 800355c:	430a      	orrs	r2, r1
 800355e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f042 0201 	orr.w	r2, r2, #1
 800356e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2220      	movs	r2, #32
 8003574:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2200      	movs	r2, #0
 800357c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003580:	2300      	movs	r3, #0
 8003582:	e000      	b.n	8003586 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003584:	2302      	movs	r3, #2
  }
}
 8003586:	4618      	mov	r0, r3
 8003588:	370c      	adds	r7, #12
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr

08003592 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003592:	b480      	push	{r7}
 8003594:	b085      	sub	sp, #20
 8003596:	af00      	add	r7, sp, #0
 8003598:	6078      	str	r0, [r7, #4]
 800359a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	2b20      	cmp	r3, #32
 80035a6:	d139      	bne.n	800361c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d101      	bne.n	80035b6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80035b2:	2302      	movs	r3, #2
 80035b4:	e033      	b.n	800361e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2201      	movs	r2, #1
 80035ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2224      	movs	r2, #36	@ 0x24
 80035c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f022 0201 	bic.w	r2, r2, #1
 80035d4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80035e4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	021b      	lsls	r3, r3, #8
 80035ea:	68fa      	ldr	r2, [r7, #12]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	68fa      	ldr	r2, [r7, #12]
 80035f6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f042 0201 	orr.w	r2, r2, #1
 8003606:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2220      	movs	r2, #32
 800360c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003618:	2300      	movs	r3, #0
 800361a:	e000      	b.n	800361e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800361c:	2302      	movs	r3, #2
  }
}
 800361e:	4618      	mov	r0, r3
 8003620:	3714      	adds	r7, #20
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr
	...

0800362c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8003632:	af00      	add	r7, sp, #0
 8003634:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003638:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800363c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800363e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003642:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d102      	bne.n	8003652 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	f000 bff4 	b.w	800463a <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003652:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003656:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0301 	and.w	r3, r3, #1
 8003662:	2b00      	cmp	r3, #0
 8003664:	f000 816d 	beq.w	8003942 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003668:	4bb4      	ldr	r3, [pc, #720]	@ (800393c <HAL_RCC_OscConfig+0x310>)
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	f003 030c 	and.w	r3, r3, #12
 8003670:	2b04      	cmp	r3, #4
 8003672:	d00c      	beq.n	800368e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003674:	4bb1      	ldr	r3, [pc, #708]	@ (800393c <HAL_RCC_OscConfig+0x310>)
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	f003 030c 	and.w	r3, r3, #12
 800367c:	2b08      	cmp	r3, #8
 800367e:	d157      	bne.n	8003730 <HAL_RCC_OscConfig+0x104>
 8003680:	4bae      	ldr	r3, [pc, #696]	@ (800393c <HAL_RCC_OscConfig+0x310>)
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003688:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800368c:	d150      	bne.n	8003730 <HAL_RCC_OscConfig+0x104>
 800368e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003692:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003696:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 800369a:	fa93 f3a3 	rbit	r3, r3
 800369e:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80036a2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036a6:	fab3 f383 	clz	r3, r3
 80036aa:	b2db      	uxtb	r3, r3
 80036ac:	2b3f      	cmp	r3, #63	@ 0x3f
 80036ae:	d802      	bhi.n	80036b6 <HAL_RCC_OscConfig+0x8a>
 80036b0:	4ba2      	ldr	r3, [pc, #648]	@ (800393c <HAL_RCC_OscConfig+0x310>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	e015      	b.n	80036e2 <HAL_RCC_OscConfig+0xb6>
 80036b6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80036ba:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036be:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80036c2:	fa93 f3a3 	rbit	r3, r3
 80036c6:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80036ca:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80036ce:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80036d2:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80036d6:	fa93 f3a3 	rbit	r3, r3
 80036da:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80036de:	4b97      	ldr	r3, [pc, #604]	@ (800393c <HAL_RCC_OscConfig+0x310>)
 80036e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80036e6:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 80036ea:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80036ee:	fa92 f2a2 	rbit	r2, r2
 80036f2:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 80036f6:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 80036fa:	fab2 f282 	clz	r2, r2
 80036fe:	b2d2      	uxtb	r2, r2
 8003700:	f042 0220 	orr.w	r2, r2, #32
 8003704:	b2d2      	uxtb	r2, r2
 8003706:	f002 021f 	and.w	r2, r2, #31
 800370a:	2101      	movs	r1, #1
 800370c:	fa01 f202 	lsl.w	r2, r1, r2
 8003710:	4013      	ands	r3, r2
 8003712:	2b00      	cmp	r3, #0
 8003714:	f000 8114 	beq.w	8003940 <HAL_RCC_OscConfig+0x314>
 8003718:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800371c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	2b00      	cmp	r3, #0
 8003726:	f040 810b 	bne.w	8003940 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	f000 bf85 	b.w	800463a <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003730:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003734:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003740:	d106      	bne.n	8003750 <HAL_RCC_OscConfig+0x124>
 8003742:	4b7e      	ldr	r3, [pc, #504]	@ (800393c <HAL_RCC_OscConfig+0x310>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a7d      	ldr	r2, [pc, #500]	@ (800393c <HAL_RCC_OscConfig+0x310>)
 8003748:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800374c:	6013      	str	r3, [r2, #0]
 800374e:	e036      	b.n	80037be <HAL_RCC_OscConfig+0x192>
 8003750:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003754:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d10c      	bne.n	800377a <HAL_RCC_OscConfig+0x14e>
 8003760:	4b76      	ldr	r3, [pc, #472]	@ (800393c <HAL_RCC_OscConfig+0x310>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a75      	ldr	r2, [pc, #468]	@ (800393c <HAL_RCC_OscConfig+0x310>)
 8003766:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800376a:	6013      	str	r3, [r2, #0]
 800376c:	4b73      	ldr	r3, [pc, #460]	@ (800393c <HAL_RCC_OscConfig+0x310>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a72      	ldr	r2, [pc, #456]	@ (800393c <HAL_RCC_OscConfig+0x310>)
 8003772:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003776:	6013      	str	r3, [r2, #0]
 8003778:	e021      	b.n	80037be <HAL_RCC_OscConfig+0x192>
 800377a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800377e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800378a:	d10c      	bne.n	80037a6 <HAL_RCC_OscConfig+0x17a>
 800378c:	4b6b      	ldr	r3, [pc, #428]	@ (800393c <HAL_RCC_OscConfig+0x310>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a6a      	ldr	r2, [pc, #424]	@ (800393c <HAL_RCC_OscConfig+0x310>)
 8003792:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003796:	6013      	str	r3, [r2, #0]
 8003798:	4b68      	ldr	r3, [pc, #416]	@ (800393c <HAL_RCC_OscConfig+0x310>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a67      	ldr	r2, [pc, #412]	@ (800393c <HAL_RCC_OscConfig+0x310>)
 800379e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037a2:	6013      	str	r3, [r2, #0]
 80037a4:	e00b      	b.n	80037be <HAL_RCC_OscConfig+0x192>
 80037a6:	4b65      	ldr	r3, [pc, #404]	@ (800393c <HAL_RCC_OscConfig+0x310>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a64      	ldr	r2, [pc, #400]	@ (800393c <HAL_RCC_OscConfig+0x310>)
 80037ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037b0:	6013      	str	r3, [r2, #0]
 80037b2:	4b62      	ldr	r3, [pc, #392]	@ (800393c <HAL_RCC_OscConfig+0x310>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a61      	ldr	r2, [pc, #388]	@ (800393c <HAL_RCC_OscConfig+0x310>)
 80037b8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037bc:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80037be:	4b5f      	ldr	r3, [pc, #380]	@ (800393c <HAL_RCC_OscConfig+0x310>)
 80037c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037c2:	f023 020f 	bic.w	r2, r3, #15
 80037c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037ca:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	495a      	ldr	r1, [pc, #360]	@ (800393c <HAL_RCC_OscConfig+0x310>)
 80037d4:	4313      	orrs	r3, r2
 80037d6:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80037d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037dc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d054      	beq.n	8003892 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037e8:	f7fe fd9c 	bl	8002324 <HAL_GetTick>
 80037ec:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037f0:	e00a      	b.n	8003808 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80037f2:	f7fe fd97 	bl	8002324 <HAL_GetTick>
 80037f6:	4602      	mov	r2, r0
 80037f8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80037fc:	1ad3      	subs	r3, r2, r3
 80037fe:	2b64      	cmp	r3, #100	@ 0x64
 8003800:	d902      	bls.n	8003808 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8003802:	2303      	movs	r3, #3
 8003804:	f000 bf19 	b.w	800463a <HAL_RCC_OscConfig+0x100e>
 8003808:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800380c:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003810:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003814:	fa93 f3a3 	rbit	r3, r3
 8003818:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 800381c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003820:	fab3 f383 	clz	r3, r3
 8003824:	b2db      	uxtb	r3, r3
 8003826:	2b3f      	cmp	r3, #63	@ 0x3f
 8003828:	d802      	bhi.n	8003830 <HAL_RCC_OscConfig+0x204>
 800382a:	4b44      	ldr	r3, [pc, #272]	@ (800393c <HAL_RCC_OscConfig+0x310>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	e015      	b.n	800385c <HAL_RCC_OscConfig+0x230>
 8003830:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003834:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003838:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 800383c:	fa93 f3a3 	rbit	r3, r3
 8003840:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8003844:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003848:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 800384c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8003850:	fa93 f3a3 	rbit	r3, r3
 8003854:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8003858:	4b38      	ldr	r3, [pc, #224]	@ (800393c <HAL_RCC_OscConfig+0x310>)
 800385a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800385c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003860:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8003864:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8003868:	fa92 f2a2 	rbit	r2, r2
 800386c:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8003870:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8003874:	fab2 f282 	clz	r2, r2
 8003878:	b2d2      	uxtb	r2, r2
 800387a:	f042 0220 	orr.w	r2, r2, #32
 800387e:	b2d2      	uxtb	r2, r2
 8003880:	f002 021f 	and.w	r2, r2, #31
 8003884:	2101      	movs	r1, #1
 8003886:	fa01 f202 	lsl.w	r2, r1, r2
 800388a:	4013      	ands	r3, r2
 800388c:	2b00      	cmp	r3, #0
 800388e:	d0b0      	beq.n	80037f2 <HAL_RCC_OscConfig+0x1c6>
 8003890:	e057      	b.n	8003942 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003892:	f7fe fd47 	bl	8002324 <HAL_GetTick>
 8003896:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800389a:	e00a      	b.n	80038b2 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800389c:	f7fe fd42 	bl	8002324 <HAL_GetTick>
 80038a0:	4602      	mov	r2, r0
 80038a2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80038a6:	1ad3      	subs	r3, r2, r3
 80038a8:	2b64      	cmp	r3, #100	@ 0x64
 80038aa:	d902      	bls.n	80038b2 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 80038ac:	2303      	movs	r3, #3
 80038ae:	f000 bec4 	b.w	800463a <HAL_RCC_OscConfig+0x100e>
 80038b2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80038b6:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ba:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80038be:	fa93 f3a3 	rbit	r3, r3
 80038c2:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 80038c6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038ca:	fab3 f383 	clz	r3, r3
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	2b3f      	cmp	r3, #63	@ 0x3f
 80038d2:	d802      	bhi.n	80038da <HAL_RCC_OscConfig+0x2ae>
 80038d4:	4b19      	ldr	r3, [pc, #100]	@ (800393c <HAL_RCC_OscConfig+0x310>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	e015      	b.n	8003906 <HAL_RCC_OscConfig+0x2da>
 80038da:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80038de:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038e2:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 80038e6:	fa93 f3a3 	rbit	r3, r3
 80038ea:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80038ee:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80038f2:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80038f6:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80038fa:	fa93 f3a3 	rbit	r3, r3
 80038fe:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8003902:	4b0e      	ldr	r3, [pc, #56]	@ (800393c <HAL_RCC_OscConfig+0x310>)
 8003904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003906:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800390a:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 800390e:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8003912:	fa92 f2a2 	rbit	r2, r2
 8003916:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 800391a:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 800391e:	fab2 f282 	clz	r2, r2
 8003922:	b2d2      	uxtb	r2, r2
 8003924:	f042 0220 	orr.w	r2, r2, #32
 8003928:	b2d2      	uxtb	r2, r2
 800392a:	f002 021f 	and.w	r2, r2, #31
 800392e:	2101      	movs	r1, #1
 8003930:	fa01 f202 	lsl.w	r2, r1, r2
 8003934:	4013      	ands	r3, r2
 8003936:	2b00      	cmp	r3, #0
 8003938:	d1b0      	bne.n	800389c <HAL_RCC_OscConfig+0x270>
 800393a:	e002      	b.n	8003942 <HAL_RCC_OscConfig+0x316>
 800393c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003940:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003942:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003946:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 0302 	and.w	r3, r3, #2
 8003952:	2b00      	cmp	r3, #0
 8003954:	f000 816c 	beq.w	8003c30 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003958:	4bcc      	ldr	r3, [pc, #816]	@ (8003c8c <HAL_RCC_OscConfig+0x660>)
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	f003 030c 	and.w	r3, r3, #12
 8003960:	2b00      	cmp	r3, #0
 8003962:	d00b      	beq.n	800397c <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003964:	4bc9      	ldr	r3, [pc, #804]	@ (8003c8c <HAL_RCC_OscConfig+0x660>)
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	f003 030c 	and.w	r3, r3, #12
 800396c:	2b08      	cmp	r3, #8
 800396e:	d16d      	bne.n	8003a4c <HAL_RCC_OscConfig+0x420>
 8003970:	4bc6      	ldr	r3, [pc, #792]	@ (8003c8c <HAL_RCC_OscConfig+0x660>)
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003978:	2b00      	cmp	r3, #0
 800397a:	d167      	bne.n	8003a4c <HAL_RCC_OscConfig+0x420>
 800397c:	2302      	movs	r3, #2
 800397e:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003982:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8003986:	fa93 f3a3 	rbit	r3, r3
 800398a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 800398e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003992:	fab3 f383 	clz	r3, r3
 8003996:	b2db      	uxtb	r3, r3
 8003998:	2b3f      	cmp	r3, #63	@ 0x3f
 800399a:	d802      	bhi.n	80039a2 <HAL_RCC_OscConfig+0x376>
 800399c:	4bbb      	ldr	r3, [pc, #748]	@ (8003c8c <HAL_RCC_OscConfig+0x660>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	e013      	b.n	80039ca <HAL_RCC_OscConfig+0x39e>
 80039a2:	2302      	movs	r3, #2
 80039a4:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039a8:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80039ac:	fa93 f3a3 	rbit	r3, r3
 80039b0:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80039b4:	2302      	movs	r3, #2
 80039b6:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80039ba:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80039be:	fa93 f3a3 	rbit	r3, r3
 80039c2:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80039c6:	4bb1      	ldr	r3, [pc, #708]	@ (8003c8c <HAL_RCC_OscConfig+0x660>)
 80039c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ca:	2202      	movs	r2, #2
 80039cc:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 80039d0:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80039d4:	fa92 f2a2 	rbit	r2, r2
 80039d8:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 80039dc:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80039e0:	fab2 f282 	clz	r2, r2
 80039e4:	b2d2      	uxtb	r2, r2
 80039e6:	f042 0220 	orr.w	r2, r2, #32
 80039ea:	b2d2      	uxtb	r2, r2
 80039ec:	f002 021f 	and.w	r2, r2, #31
 80039f0:	2101      	movs	r1, #1
 80039f2:	fa01 f202 	lsl.w	r2, r1, r2
 80039f6:	4013      	ands	r3, r2
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d00a      	beq.n	8003a12 <HAL_RCC_OscConfig+0x3e6>
 80039fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a00:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	691b      	ldr	r3, [r3, #16]
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d002      	beq.n	8003a12 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	f000 be14 	b.w	800463a <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a12:	4b9e      	ldr	r3, [pc, #632]	@ (8003c8c <HAL_RCC_OscConfig+0x660>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a1e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	695b      	ldr	r3, [r3, #20]
 8003a26:	21f8      	movs	r1, #248	@ 0xf8
 8003a28:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a2c:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8003a30:	fa91 f1a1 	rbit	r1, r1
 8003a34:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8003a38:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8003a3c:	fab1 f181 	clz	r1, r1
 8003a40:	b2c9      	uxtb	r1, r1
 8003a42:	408b      	lsls	r3, r1
 8003a44:	4991      	ldr	r1, [pc, #580]	@ (8003c8c <HAL_RCC_OscConfig+0x660>)
 8003a46:	4313      	orrs	r3, r2
 8003a48:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a4a:	e0f1      	b.n	8003c30 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a50:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	691b      	ldr	r3, [r3, #16]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	f000 8083 	beq.w	8003b64 <HAL_RCC_OscConfig+0x538>
 8003a5e:	2301      	movs	r3, #1
 8003a60:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a64:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8003a68:	fa93 f3a3 	rbit	r3, r3
 8003a6c:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8003a70:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a74:	fab3 f383 	clz	r3, r3
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003a7e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	461a      	mov	r2, r3
 8003a86:	2301      	movs	r3, #1
 8003a88:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a8a:	f7fe fc4b 	bl	8002324 <HAL_GetTick>
 8003a8e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a92:	e00a      	b.n	8003aaa <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a94:	f7fe fc46 	bl	8002324 <HAL_GetTick>
 8003a98:	4602      	mov	r2, r0
 8003a9a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003a9e:	1ad3      	subs	r3, r2, r3
 8003aa0:	2b02      	cmp	r3, #2
 8003aa2:	d902      	bls.n	8003aaa <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8003aa4:	2303      	movs	r3, #3
 8003aa6:	f000 bdc8 	b.w	800463a <HAL_RCC_OscConfig+0x100e>
 8003aaa:	2302      	movs	r3, #2
 8003aac:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ab0:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8003ab4:	fa93 f3a3 	rbit	r3, r3
 8003ab8:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8003abc:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ac0:	fab3 f383 	clz	r3, r3
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	2b3f      	cmp	r3, #63	@ 0x3f
 8003ac8:	d802      	bhi.n	8003ad0 <HAL_RCC_OscConfig+0x4a4>
 8003aca:	4b70      	ldr	r3, [pc, #448]	@ (8003c8c <HAL_RCC_OscConfig+0x660>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	e013      	b.n	8003af8 <HAL_RCC_OscConfig+0x4cc>
 8003ad0:	2302      	movs	r3, #2
 8003ad2:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ad6:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003ada:	fa93 f3a3 	rbit	r3, r3
 8003ade:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003ae2:	2302      	movs	r3, #2
 8003ae4:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003ae8:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003aec:	fa93 f3a3 	rbit	r3, r3
 8003af0:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8003af4:	4b65      	ldr	r3, [pc, #404]	@ (8003c8c <HAL_RCC_OscConfig+0x660>)
 8003af6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af8:	2202      	movs	r2, #2
 8003afa:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8003afe:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8003b02:	fa92 f2a2 	rbit	r2, r2
 8003b06:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8003b0a:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8003b0e:	fab2 f282 	clz	r2, r2
 8003b12:	b2d2      	uxtb	r2, r2
 8003b14:	f042 0220 	orr.w	r2, r2, #32
 8003b18:	b2d2      	uxtb	r2, r2
 8003b1a:	f002 021f 	and.w	r2, r2, #31
 8003b1e:	2101      	movs	r1, #1
 8003b20:	fa01 f202 	lsl.w	r2, r1, r2
 8003b24:	4013      	ands	r3, r2
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d0b4      	beq.n	8003a94 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b2a:	4b58      	ldr	r3, [pc, #352]	@ (8003c8c <HAL_RCC_OscConfig+0x660>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b36:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	695b      	ldr	r3, [r3, #20]
 8003b3e:	21f8      	movs	r1, #248	@ 0xf8
 8003b40:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b44:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8003b48:	fa91 f1a1 	rbit	r1, r1
 8003b4c:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8003b50:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8003b54:	fab1 f181 	clz	r1, r1
 8003b58:	b2c9      	uxtb	r1, r1
 8003b5a:	408b      	lsls	r3, r1
 8003b5c:	494b      	ldr	r1, [pc, #300]	@ (8003c8c <HAL_RCC_OscConfig+0x660>)
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	600b      	str	r3, [r1, #0]
 8003b62:	e065      	b.n	8003c30 <HAL_RCC_OscConfig+0x604>
 8003b64:	2301      	movs	r3, #1
 8003b66:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b6a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8003b6e:	fa93 f3a3 	rbit	r3, r3
 8003b72:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8003b76:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b7a:	fab3 f383 	clz	r3, r3
 8003b7e:	b2db      	uxtb	r3, r3
 8003b80:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003b84:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003b88:	009b      	lsls	r3, r3, #2
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b90:	f7fe fbc8 	bl	8002324 <HAL_GetTick>
 8003b94:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b98:	e00a      	b.n	8003bb0 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b9a:	f7fe fbc3 	bl	8002324 <HAL_GetTick>
 8003b9e:	4602      	mov	r2, r0
 8003ba0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003ba4:	1ad3      	subs	r3, r2, r3
 8003ba6:	2b02      	cmp	r3, #2
 8003ba8:	d902      	bls.n	8003bb0 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8003baa:	2303      	movs	r3, #3
 8003bac:	f000 bd45 	b.w	800463a <HAL_RCC_OscConfig+0x100e>
 8003bb0:	2302      	movs	r3, #2
 8003bb2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bb6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8003bba:	fa93 f3a3 	rbit	r3, r3
 8003bbe:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8003bc2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bc6:	fab3 f383 	clz	r3, r3
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	2b3f      	cmp	r3, #63	@ 0x3f
 8003bce:	d802      	bhi.n	8003bd6 <HAL_RCC_OscConfig+0x5aa>
 8003bd0:	4b2e      	ldr	r3, [pc, #184]	@ (8003c8c <HAL_RCC_OscConfig+0x660>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	e013      	b.n	8003bfe <HAL_RCC_OscConfig+0x5d2>
 8003bd6:	2302      	movs	r3, #2
 8003bd8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bdc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003be0:	fa93 f3a3 	rbit	r3, r3
 8003be4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003be8:	2302      	movs	r3, #2
 8003bea:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8003bee:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003bf2:	fa93 f3a3 	rbit	r3, r3
 8003bf6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8003bfa:	4b24      	ldr	r3, [pc, #144]	@ (8003c8c <HAL_RCC_OscConfig+0x660>)
 8003bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bfe:	2202      	movs	r2, #2
 8003c00:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8003c04:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8003c08:	fa92 f2a2 	rbit	r2, r2
 8003c0c:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8003c10:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8003c14:	fab2 f282 	clz	r2, r2
 8003c18:	b2d2      	uxtb	r2, r2
 8003c1a:	f042 0220 	orr.w	r2, r2, #32
 8003c1e:	b2d2      	uxtb	r2, r2
 8003c20:	f002 021f 	and.w	r2, r2, #31
 8003c24:	2101      	movs	r1, #1
 8003c26:	fa01 f202 	lsl.w	r2, r1, r2
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d1b4      	bne.n	8003b9a <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c34:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 0308 	and.w	r3, r3, #8
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	f000 8115 	beq.w	8003e70 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c4a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	699b      	ldr	r3, [r3, #24]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d07e      	beq.n	8003d54 <HAL_RCC_OscConfig+0x728>
 8003c56:	2301      	movs	r3, #1
 8003c58:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c5c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003c60:	fa93 f3a3 	rbit	r3, r3
 8003c64:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8003c68:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c6c:	fab3 f383 	clz	r3, r3
 8003c70:	b2db      	uxtb	r3, r3
 8003c72:	461a      	mov	r2, r3
 8003c74:	4b06      	ldr	r3, [pc, #24]	@ (8003c90 <HAL_RCC_OscConfig+0x664>)
 8003c76:	4413      	add	r3, r2
 8003c78:	009b      	lsls	r3, r3, #2
 8003c7a:	461a      	mov	r2, r3
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c80:	f7fe fb50 	bl	8002324 <HAL_GetTick>
 8003c84:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c88:	e00f      	b.n	8003caa <HAL_RCC_OscConfig+0x67e>
 8003c8a:	bf00      	nop
 8003c8c:	40021000 	.word	0x40021000
 8003c90:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c94:	f7fe fb46 	bl	8002324 <HAL_GetTick>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003c9e:	1ad3      	subs	r3, r2, r3
 8003ca0:	2b02      	cmp	r3, #2
 8003ca2:	d902      	bls.n	8003caa <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	f000 bcc8 	b.w	800463a <HAL_RCC_OscConfig+0x100e>
 8003caa:	2302      	movs	r3, #2
 8003cac:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cb0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003cb4:	fa93 f3a3 	rbit	r3, r3
 8003cb8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003cbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cc0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003cc4:	2202      	movs	r2, #2
 8003cc6:	601a      	str	r2, [r3, #0]
 8003cc8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ccc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	fa93 f2a3 	rbit	r2, r3
 8003cd6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cda:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003cde:	601a      	str	r2, [r3, #0]
 8003ce0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ce4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003ce8:	2202      	movs	r2, #2
 8003cea:	601a      	str	r2, [r3, #0]
 8003cec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cf0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	fa93 f2a3 	rbit	r2, r3
 8003cfa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cfe:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003d02:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d04:	4bb0      	ldr	r3, [pc, #704]	@ (8003fc8 <HAL_RCC_OscConfig+0x99c>)
 8003d06:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003d08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d0c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003d10:	2102      	movs	r1, #2
 8003d12:	6019      	str	r1, [r3, #0]
 8003d14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d18:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	fa93 f1a3 	rbit	r1, r3
 8003d22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d26:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003d2a:	6019      	str	r1, [r3, #0]
  return result;
 8003d2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d30:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	fab3 f383 	clz	r3, r3
 8003d3a:	b2db      	uxtb	r3, r3
 8003d3c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	f003 031f 	and.w	r3, r3, #31
 8003d46:	2101      	movs	r1, #1
 8003d48:	fa01 f303 	lsl.w	r3, r1, r3
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d0a0      	beq.n	8003c94 <HAL_RCC_OscConfig+0x668>
 8003d52:	e08d      	b.n	8003e70 <HAL_RCC_OscConfig+0x844>
 8003d54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d58:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d64:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	fa93 f2a3 	rbit	r2, r3
 8003d6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d72:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003d76:	601a      	str	r2, [r3, #0]
  return result;
 8003d78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d7c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003d80:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d82:	fab3 f383 	clz	r3, r3
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	461a      	mov	r2, r3
 8003d8a:	4b90      	ldr	r3, [pc, #576]	@ (8003fcc <HAL_RCC_OscConfig+0x9a0>)
 8003d8c:	4413      	add	r3, r2
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	461a      	mov	r2, r3
 8003d92:	2300      	movs	r3, #0
 8003d94:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d96:	f7fe fac5 	bl	8002324 <HAL_GetTick>
 8003d9a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d9e:	e00a      	b.n	8003db6 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003da0:	f7fe fac0 	bl	8002324 <HAL_GetTick>
 8003da4:	4602      	mov	r2, r0
 8003da6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003daa:	1ad3      	subs	r3, r2, r3
 8003dac:	2b02      	cmp	r3, #2
 8003dae:	d902      	bls.n	8003db6 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8003db0:	2303      	movs	r3, #3
 8003db2:	f000 bc42 	b.w	800463a <HAL_RCC_OscConfig+0x100e>
 8003db6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dba:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003dbe:	2202      	movs	r2, #2
 8003dc0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dc6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	fa93 f2a3 	rbit	r2, r3
 8003dd0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dd4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003dd8:	601a      	str	r2, [r3, #0]
 8003dda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dde:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003de2:	2202      	movs	r2, #2
 8003de4:	601a      	str	r2, [r3, #0]
 8003de6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dea:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	fa93 f2a3 	rbit	r2, r3
 8003df4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003df8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003dfc:	601a      	str	r2, [r3, #0]
 8003dfe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e02:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003e06:	2202      	movs	r2, #2
 8003e08:	601a      	str	r2, [r3, #0]
 8003e0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e0e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	fa93 f2a3 	rbit	r2, r3
 8003e18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e1c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003e20:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e22:	4b69      	ldr	r3, [pc, #420]	@ (8003fc8 <HAL_RCC_OscConfig+0x99c>)
 8003e24:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e2a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003e2e:	2102      	movs	r1, #2
 8003e30:	6019      	str	r1, [r3, #0]
 8003e32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e36:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	fa93 f1a3 	rbit	r1, r3
 8003e40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e44:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003e48:	6019      	str	r1, [r3, #0]
  return result;
 8003e4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e4e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	fab3 f383 	clz	r3, r3
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003e5e:	b2db      	uxtb	r3, r3
 8003e60:	f003 031f 	and.w	r3, r3, #31
 8003e64:	2101      	movs	r1, #1
 8003e66:	fa01 f303 	lsl.w	r3, r1, r3
 8003e6a:	4013      	ands	r3, r2
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d197      	bne.n	8003da0 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e74:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 0304 	and.w	r3, r3, #4
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	f000 819e 	beq.w	80041c2 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e86:	2300      	movs	r3, #0
 8003e88:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e8c:	4b4e      	ldr	r3, [pc, #312]	@ (8003fc8 <HAL_RCC_OscConfig+0x99c>)
 8003e8e:	69db      	ldr	r3, [r3, #28]
 8003e90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d116      	bne.n	8003ec6 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e98:	4b4b      	ldr	r3, [pc, #300]	@ (8003fc8 <HAL_RCC_OscConfig+0x99c>)
 8003e9a:	69db      	ldr	r3, [r3, #28]
 8003e9c:	4a4a      	ldr	r2, [pc, #296]	@ (8003fc8 <HAL_RCC_OscConfig+0x99c>)
 8003e9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ea2:	61d3      	str	r3, [r2, #28]
 8003ea4:	4b48      	ldr	r3, [pc, #288]	@ (8003fc8 <HAL_RCC_OscConfig+0x99c>)
 8003ea6:	69db      	ldr	r3, [r3, #28]
 8003ea8:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003eac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003eb0:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003eb4:	601a      	str	r2, [r3, #0]
 8003eb6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003eba:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003ebe:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ec6:	4b42      	ldr	r3, [pc, #264]	@ (8003fd0 <HAL_RCC_OscConfig+0x9a4>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d11a      	bne.n	8003f08 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ed2:	4b3f      	ldr	r3, [pc, #252]	@ (8003fd0 <HAL_RCC_OscConfig+0x9a4>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a3e      	ldr	r2, [pc, #248]	@ (8003fd0 <HAL_RCC_OscConfig+0x9a4>)
 8003ed8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003edc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ede:	f7fe fa21 	bl	8002324 <HAL_GetTick>
 8003ee2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ee6:	e009      	b.n	8003efc <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ee8:	f7fe fa1c 	bl	8002324 <HAL_GetTick>
 8003eec:	4602      	mov	r2, r0
 8003eee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003ef2:	1ad3      	subs	r3, r2, r3
 8003ef4:	2b64      	cmp	r3, #100	@ 0x64
 8003ef6:	d901      	bls.n	8003efc <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8003ef8:	2303      	movs	r3, #3
 8003efa:	e39e      	b.n	800463a <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003efc:	4b34      	ldr	r3, [pc, #208]	@ (8003fd0 <HAL_RCC_OscConfig+0x9a4>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d0ef      	beq.n	8003ee8 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f0c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	68db      	ldr	r3, [r3, #12]
 8003f14:	2b01      	cmp	r3, #1
 8003f16:	d106      	bne.n	8003f26 <HAL_RCC_OscConfig+0x8fa>
 8003f18:	4b2b      	ldr	r3, [pc, #172]	@ (8003fc8 <HAL_RCC_OscConfig+0x99c>)
 8003f1a:	6a1b      	ldr	r3, [r3, #32]
 8003f1c:	4a2a      	ldr	r2, [pc, #168]	@ (8003fc8 <HAL_RCC_OscConfig+0x99c>)
 8003f1e:	f043 0301 	orr.w	r3, r3, #1
 8003f22:	6213      	str	r3, [r2, #32]
 8003f24:	e035      	b.n	8003f92 <HAL_RCC_OscConfig+0x966>
 8003f26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f2a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d10c      	bne.n	8003f50 <HAL_RCC_OscConfig+0x924>
 8003f36:	4b24      	ldr	r3, [pc, #144]	@ (8003fc8 <HAL_RCC_OscConfig+0x99c>)
 8003f38:	6a1b      	ldr	r3, [r3, #32]
 8003f3a:	4a23      	ldr	r2, [pc, #140]	@ (8003fc8 <HAL_RCC_OscConfig+0x99c>)
 8003f3c:	f023 0301 	bic.w	r3, r3, #1
 8003f40:	6213      	str	r3, [r2, #32]
 8003f42:	4b21      	ldr	r3, [pc, #132]	@ (8003fc8 <HAL_RCC_OscConfig+0x99c>)
 8003f44:	6a1b      	ldr	r3, [r3, #32]
 8003f46:	4a20      	ldr	r2, [pc, #128]	@ (8003fc8 <HAL_RCC_OscConfig+0x99c>)
 8003f48:	f023 0304 	bic.w	r3, r3, #4
 8003f4c:	6213      	str	r3, [r2, #32]
 8003f4e:	e020      	b.n	8003f92 <HAL_RCC_OscConfig+0x966>
 8003f50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f54:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	68db      	ldr	r3, [r3, #12]
 8003f5c:	2b05      	cmp	r3, #5
 8003f5e:	d10c      	bne.n	8003f7a <HAL_RCC_OscConfig+0x94e>
 8003f60:	4b19      	ldr	r3, [pc, #100]	@ (8003fc8 <HAL_RCC_OscConfig+0x99c>)
 8003f62:	6a1b      	ldr	r3, [r3, #32]
 8003f64:	4a18      	ldr	r2, [pc, #96]	@ (8003fc8 <HAL_RCC_OscConfig+0x99c>)
 8003f66:	f043 0304 	orr.w	r3, r3, #4
 8003f6a:	6213      	str	r3, [r2, #32]
 8003f6c:	4b16      	ldr	r3, [pc, #88]	@ (8003fc8 <HAL_RCC_OscConfig+0x99c>)
 8003f6e:	6a1b      	ldr	r3, [r3, #32]
 8003f70:	4a15      	ldr	r2, [pc, #84]	@ (8003fc8 <HAL_RCC_OscConfig+0x99c>)
 8003f72:	f043 0301 	orr.w	r3, r3, #1
 8003f76:	6213      	str	r3, [r2, #32]
 8003f78:	e00b      	b.n	8003f92 <HAL_RCC_OscConfig+0x966>
 8003f7a:	4b13      	ldr	r3, [pc, #76]	@ (8003fc8 <HAL_RCC_OscConfig+0x99c>)
 8003f7c:	6a1b      	ldr	r3, [r3, #32]
 8003f7e:	4a12      	ldr	r2, [pc, #72]	@ (8003fc8 <HAL_RCC_OscConfig+0x99c>)
 8003f80:	f023 0301 	bic.w	r3, r3, #1
 8003f84:	6213      	str	r3, [r2, #32]
 8003f86:	4b10      	ldr	r3, [pc, #64]	@ (8003fc8 <HAL_RCC_OscConfig+0x99c>)
 8003f88:	6a1b      	ldr	r3, [r3, #32]
 8003f8a:	4a0f      	ldr	r2, [pc, #60]	@ (8003fc8 <HAL_RCC_OscConfig+0x99c>)
 8003f8c:	f023 0304 	bic.w	r3, r3, #4
 8003f90:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f96:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	68db      	ldr	r3, [r3, #12]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	f000 8087 	beq.w	80040b2 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fa4:	f7fe f9be 	bl	8002324 <HAL_GetTick>
 8003fa8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fac:	e012      	b.n	8003fd4 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fae:	f7fe f9b9 	bl	8002324 <HAL_GetTick>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003fb8:	1ad3      	subs	r3, r2, r3
 8003fba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d908      	bls.n	8003fd4 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8003fc2:	2303      	movs	r3, #3
 8003fc4:	e339      	b.n	800463a <HAL_RCC_OscConfig+0x100e>
 8003fc6:	bf00      	nop
 8003fc8:	40021000 	.word	0x40021000
 8003fcc:	10908120 	.word	0x10908120
 8003fd0:	40007000 	.word	0x40007000
 8003fd4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fd8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003fdc:	2202      	movs	r2, #2
 8003fde:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fe0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fe4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	fa93 f2a3 	rbit	r2, r3
 8003fee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ff2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003ff6:	601a      	str	r2, [r3, #0]
 8003ff8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ffc:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8004000:	2202      	movs	r2, #2
 8004002:	601a      	str	r2, [r3, #0]
 8004004:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004008:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	fa93 f2a3 	rbit	r2, r3
 8004012:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004016:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800401a:	601a      	str	r2, [r3, #0]
  return result;
 800401c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004020:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8004024:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004026:	fab3 f383 	clz	r3, r3
 800402a:	b2db      	uxtb	r3, r3
 800402c:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004030:	b2db      	uxtb	r3, r3
 8004032:	2b00      	cmp	r3, #0
 8004034:	d102      	bne.n	800403c <HAL_RCC_OscConfig+0xa10>
 8004036:	4b98      	ldr	r3, [pc, #608]	@ (8004298 <HAL_RCC_OscConfig+0xc6c>)
 8004038:	6a1b      	ldr	r3, [r3, #32]
 800403a:	e013      	b.n	8004064 <HAL_RCC_OscConfig+0xa38>
 800403c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004040:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8004044:	2202      	movs	r2, #2
 8004046:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004048:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800404c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	fa93 f2a3 	rbit	r2, r3
 8004056:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800405a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800405e:	601a      	str	r2, [r3, #0]
 8004060:	4b8d      	ldr	r3, [pc, #564]	@ (8004298 <HAL_RCC_OscConfig+0xc6c>)
 8004062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004064:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004068:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 800406c:	2102      	movs	r1, #2
 800406e:	6011      	str	r1, [r2, #0]
 8004070:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004074:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8004078:	6812      	ldr	r2, [r2, #0]
 800407a:	fa92 f1a2 	rbit	r1, r2
 800407e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004082:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8004086:	6011      	str	r1, [r2, #0]
  return result;
 8004088:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800408c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8004090:	6812      	ldr	r2, [r2, #0]
 8004092:	fab2 f282 	clz	r2, r2
 8004096:	b2d2      	uxtb	r2, r2
 8004098:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800409c:	b2d2      	uxtb	r2, r2
 800409e:	f002 021f 	and.w	r2, r2, #31
 80040a2:	2101      	movs	r1, #1
 80040a4:	fa01 f202 	lsl.w	r2, r1, r2
 80040a8:	4013      	ands	r3, r2
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	f43f af7f 	beq.w	8003fae <HAL_RCC_OscConfig+0x982>
 80040b0:	e07d      	b.n	80041ae <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040b2:	f7fe f937 	bl	8002324 <HAL_GetTick>
 80040b6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040ba:	e00b      	b.n	80040d4 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040bc:	f7fe f932 	bl	8002324 <HAL_GetTick>
 80040c0:	4602      	mov	r2, r0
 80040c2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80040c6:	1ad3      	subs	r3, r2, r3
 80040c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d901      	bls.n	80040d4 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 80040d0:	2303      	movs	r3, #3
 80040d2:	e2b2      	b.n	800463a <HAL_RCC_OscConfig+0x100e>
 80040d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040d8:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80040dc:	2202      	movs	r2, #2
 80040de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040e4:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	fa93 f2a3 	rbit	r2, r3
 80040ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040f2:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80040f6:	601a      	str	r2, [r3, #0]
 80040f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040fc:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8004100:	2202      	movs	r2, #2
 8004102:	601a      	str	r2, [r3, #0]
 8004104:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004108:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	fa93 f2a3 	rbit	r2, r3
 8004112:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004116:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800411a:	601a      	str	r2, [r3, #0]
  return result;
 800411c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004120:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004124:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004126:	fab3 f383 	clz	r3, r3
 800412a:	b2db      	uxtb	r3, r3
 800412c:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004130:	b2db      	uxtb	r3, r3
 8004132:	2b00      	cmp	r3, #0
 8004134:	d102      	bne.n	800413c <HAL_RCC_OscConfig+0xb10>
 8004136:	4b58      	ldr	r3, [pc, #352]	@ (8004298 <HAL_RCC_OscConfig+0xc6c>)
 8004138:	6a1b      	ldr	r3, [r3, #32]
 800413a:	e013      	b.n	8004164 <HAL_RCC_OscConfig+0xb38>
 800413c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004140:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004144:	2202      	movs	r2, #2
 8004146:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004148:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800414c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	fa93 f2a3 	rbit	r2, r3
 8004156:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800415a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800415e:	601a      	str	r2, [r3, #0]
 8004160:	4b4d      	ldr	r3, [pc, #308]	@ (8004298 <HAL_RCC_OscConfig+0xc6c>)
 8004162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004164:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004168:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800416c:	2102      	movs	r1, #2
 800416e:	6011      	str	r1, [r2, #0]
 8004170:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004174:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8004178:	6812      	ldr	r2, [r2, #0]
 800417a:	fa92 f1a2 	rbit	r1, r2
 800417e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004182:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004186:	6011      	str	r1, [r2, #0]
  return result;
 8004188:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800418c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004190:	6812      	ldr	r2, [r2, #0]
 8004192:	fab2 f282 	clz	r2, r2
 8004196:	b2d2      	uxtb	r2, r2
 8004198:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800419c:	b2d2      	uxtb	r2, r2
 800419e:	f002 021f 	and.w	r2, r2, #31
 80041a2:	2101      	movs	r1, #1
 80041a4:	fa01 f202 	lsl.w	r2, r1, r2
 80041a8:	4013      	ands	r3, r2
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d186      	bne.n	80040bc <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80041ae:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	d105      	bne.n	80041c2 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041b6:	4b38      	ldr	r3, [pc, #224]	@ (8004298 <HAL_RCC_OscConfig+0xc6c>)
 80041b8:	69db      	ldr	r3, [r3, #28]
 80041ba:	4a37      	ldr	r2, [pc, #220]	@ (8004298 <HAL_RCC_OscConfig+0xc6c>)
 80041bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041c0:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041c6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	69db      	ldr	r3, [r3, #28]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	f000 8232 	beq.w	8004638 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80041d4:	4b30      	ldr	r3, [pc, #192]	@ (8004298 <HAL_RCC_OscConfig+0xc6c>)
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	f003 030c 	and.w	r3, r3, #12
 80041dc:	2b08      	cmp	r3, #8
 80041de:	f000 8201 	beq.w	80045e4 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041e6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	69db      	ldr	r3, [r3, #28]
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	f040 8157 	bne.w	80044a2 <HAL_RCC_OscConfig+0xe76>
 80041f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041f8:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80041fc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004200:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004202:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004206:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	fa93 f2a3 	rbit	r2, r3
 8004210:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004214:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8004218:	601a      	str	r2, [r3, #0]
  return result;
 800421a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800421e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8004222:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004224:	fab3 f383 	clz	r3, r3
 8004228:	b2db      	uxtb	r3, r3
 800422a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800422e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	461a      	mov	r2, r3
 8004236:	2300      	movs	r3, #0
 8004238:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800423a:	f7fe f873 	bl	8002324 <HAL_GetTick>
 800423e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004242:	e009      	b.n	8004258 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004244:	f7fe f86e 	bl	8002324 <HAL_GetTick>
 8004248:	4602      	mov	r2, r0
 800424a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	2b02      	cmp	r3, #2
 8004252:	d901      	bls.n	8004258 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8004254:	2303      	movs	r3, #3
 8004256:	e1f0      	b.n	800463a <HAL_RCC_OscConfig+0x100e>
 8004258:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800425c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8004260:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004264:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004266:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800426a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	fa93 f2a3 	rbit	r2, r3
 8004274:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004278:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800427c:	601a      	str	r2, [r3, #0]
  return result;
 800427e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004282:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8004286:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004288:	fab3 f383 	clz	r3, r3
 800428c:	b2db      	uxtb	r3, r3
 800428e:	2b3f      	cmp	r3, #63	@ 0x3f
 8004290:	d804      	bhi.n	800429c <HAL_RCC_OscConfig+0xc70>
 8004292:	4b01      	ldr	r3, [pc, #4]	@ (8004298 <HAL_RCC_OscConfig+0xc6c>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	e029      	b.n	80042ec <HAL_RCC_OscConfig+0xcc0>
 8004298:	40021000 	.word	0x40021000
 800429c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042a0:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80042a4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80042a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042ae:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	fa93 f2a3 	rbit	r2, r3
 80042b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042bc:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80042c0:	601a      	str	r2, [r3, #0]
 80042c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042c6:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80042ca:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80042ce:	601a      	str	r2, [r3, #0]
 80042d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042d4:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	fa93 f2a3 	rbit	r2, r3
 80042de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042e2:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80042e6:	601a      	str	r2, [r3, #0]
 80042e8:	4bc3      	ldr	r3, [pc, #780]	@ (80045f8 <HAL_RCC_OscConfig+0xfcc>)
 80042ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ec:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80042f0:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80042f4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80042f8:	6011      	str	r1, [r2, #0]
 80042fa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80042fe:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8004302:	6812      	ldr	r2, [r2, #0]
 8004304:	fa92 f1a2 	rbit	r1, r2
 8004308:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800430c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8004310:	6011      	str	r1, [r2, #0]
  return result;
 8004312:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004316:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800431a:	6812      	ldr	r2, [r2, #0]
 800431c:	fab2 f282 	clz	r2, r2
 8004320:	b2d2      	uxtb	r2, r2
 8004322:	f042 0220 	orr.w	r2, r2, #32
 8004326:	b2d2      	uxtb	r2, r2
 8004328:	f002 021f 	and.w	r2, r2, #31
 800432c:	2101      	movs	r1, #1
 800432e:	fa01 f202 	lsl.w	r2, r1, r2
 8004332:	4013      	ands	r3, r2
 8004334:	2b00      	cmp	r3, #0
 8004336:	d185      	bne.n	8004244 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004338:	4baf      	ldr	r3, [pc, #700]	@ (80045f8 <HAL_RCC_OscConfig+0xfcc>)
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004340:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004344:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800434c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004350:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	6a1b      	ldr	r3, [r3, #32]
 8004358:	430b      	orrs	r3, r1
 800435a:	49a7      	ldr	r1, [pc, #668]	@ (80045f8 <HAL_RCC_OscConfig+0xfcc>)
 800435c:	4313      	orrs	r3, r2
 800435e:	604b      	str	r3, [r1, #4]
 8004360:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004364:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8004368:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800436c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800436e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004372:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	fa93 f2a3 	rbit	r2, r3
 800437c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004380:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004384:	601a      	str	r2, [r3, #0]
  return result;
 8004386:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800438a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800438e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004390:	fab3 f383 	clz	r3, r3
 8004394:	b2db      	uxtb	r3, r3
 8004396:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800439a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	461a      	mov	r2, r3
 80043a2:	2301      	movs	r3, #1
 80043a4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043a6:	f7fd ffbd 	bl	8002324 <HAL_GetTick>
 80043aa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80043ae:	e009      	b.n	80043c4 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043b0:	f7fd ffb8 	bl	8002324 <HAL_GetTick>
 80043b4:	4602      	mov	r2, r0
 80043b6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80043ba:	1ad3      	subs	r3, r2, r3
 80043bc:	2b02      	cmp	r3, #2
 80043be:	d901      	bls.n	80043c4 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 80043c0:	2303      	movs	r3, #3
 80043c2:	e13a      	b.n	800463a <HAL_RCC_OscConfig+0x100e>
 80043c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043c8:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80043cc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80043d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043d6:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	fa93 f2a3 	rbit	r2, r3
 80043e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043e4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80043e8:	601a      	str	r2, [r3, #0]
  return result;
 80043ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043ee:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80043f2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80043f4:	fab3 f383 	clz	r3, r3
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	2b3f      	cmp	r3, #63	@ 0x3f
 80043fc:	d802      	bhi.n	8004404 <HAL_RCC_OscConfig+0xdd8>
 80043fe:	4b7e      	ldr	r3, [pc, #504]	@ (80045f8 <HAL_RCC_OscConfig+0xfcc>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	e027      	b.n	8004454 <HAL_RCC_OscConfig+0xe28>
 8004404:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004408:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800440c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004410:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004412:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004416:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	fa93 f2a3 	rbit	r2, r3
 8004420:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004424:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8004428:	601a      	str	r2, [r3, #0]
 800442a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800442e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8004432:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004436:	601a      	str	r2, [r3, #0]
 8004438:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800443c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	fa93 f2a3 	rbit	r2, r3
 8004446:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800444a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800444e:	601a      	str	r2, [r3, #0]
 8004450:	4b69      	ldr	r3, [pc, #420]	@ (80045f8 <HAL_RCC_OscConfig+0xfcc>)
 8004452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004454:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004458:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800445c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004460:	6011      	str	r1, [r2, #0]
 8004462:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004466:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800446a:	6812      	ldr	r2, [r2, #0]
 800446c:	fa92 f1a2 	rbit	r1, r2
 8004470:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004474:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8004478:	6011      	str	r1, [r2, #0]
  return result;
 800447a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800447e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8004482:	6812      	ldr	r2, [r2, #0]
 8004484:	fab2 f282 	clz	r2, r2
 8004488:	b2d2      	uxtb	r2, r2
 800448a:	f042 0220 	orr.w	r2, r2, #32
 800448e:	b2d2      	uxtb	r2, r2
 8004490:	f002 021f 	and.w	r2, r2, #31
 8004494:	2101      	movs	r1, #1
 8004496:	fa01 f202 	lsl.w	r2, r1, r2
 800449a:	4013      	ands	r3, r2
 800449c:	2b00      	cmp	r3, #0
 800449e:	d087      	beq.n	80043b0 <HAL_RCC_OscConfig+0xd84>
 80044a0:	e0ca      	b.n	8004638 <HAL_RCC_OscConfig+0x100c>
 80044a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044a6:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80044aa:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80044ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044b4:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	fa93 f2a3 	rbit	r2, r3
 80044be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044c2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80044c6:	601a      	str	r2, [r3, #0]
  return result;
 80044c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044cc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80044d0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044d2:	fab3 f383 	clz	r3, r3
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80044dc:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	461a      	mov	r2, r3
 80044e4:	2300      	movs	r3, #0
 80044e6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044e8:	f7fd ff1c 	bl	8002324 <HAL_GetTick>
 80044ec:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044f0:	e009      	b.n	8004506 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044f2:	f7fd ff17 	bl	8002324 <HAL_GetTick>
 80044f6:	4602      	mov	r2, r0
 80044f8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	2b02      	cmp	r3, #2
 8004500:	d901      	bls.n	8004506 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8004502:	2303      	movs	r3, #3
 8004504:	e099      	b.n	800463a <HAL_RCC_OscConfig+0x100e>
 8004506:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800450a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800450e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004512:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004514:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004518:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	fa93 f2a3 	rbit	r2, r3
 8004522:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004526:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800452a:	601a      	str	r2, [r3, #0]
  return result;
 800452c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004530:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004534:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004536:	fab3 f383 	clz	r3, r3
 800453a:	b2db      	uxtb	r3, r3
 800453c:	2b3f      	cmp	r3, #63	@ 0x3f
 800453e:	d802      	bhi.n	8004546 <HAL_RCC_OscConfig+0xf1a>
 8004540:	4b2d      	ldr	r3, [pc, #180]	@ (80045f8 <HAL_RCC_OscConfig+0xfcc>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	e027      	b.n	8004596 <HAL_RCC_OscConfig+0xf6a>
 8004546:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800454a:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800454e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004552:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004554:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004558:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	fa93 f2a3 	rbit	r2, r3
 8004562:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004566:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800456a:	601a      	str	r2, [r3, #0]
 800456c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004570:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8004574:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004578:	601a      	str	r2, [r3, #0]
 800457a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800457e:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	fa93 f2a3 	rbit	r2, r3
 8004588:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800458c:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8004590:	601a      	str	r2, [r3, #0]
 8004592:	4b19      	ldr	r3, [pc, #100]	@ (80045f8 <HAL_RCC_OscConfig+0xfcc>)
 8004594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004596:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800459a:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800459e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80045a2:	6011      	str	r1, [r2, #0]
 80045a4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80045a8:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80045ac:	6812      	ldr	r2, [r2, #0]
 80045ae:	fa92 f1a2 	rbit	r1, r2
 80045b2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80045b6:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80045ba:	6011      	str	r1, [r2, #0]
  return result;
 80045bc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80045c0:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80045c4:	6812      	ldr	r2, [r2, #0]
 80045c6:	fab2 f282 	clz	r2, r2
 80045ca:	b2d2      	uxtb	r2, r2
 80045cc:	f042 0220 	orr.w	r2, r2, #32
 80045d0:	b2d2      	uxtb	r2, r2
 80045d2:	f002 021f 	and.w	r2, r2, #31
 80045d6:	2101      	movs	r1, #1
 80045d8:	fa01 f202 	lsl.w	r2, r1, r2
 80045dc:	4013      	ands	r3, r2
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d187      	bne.n	80044f2 <HAL_RCC_OscConfig+0xec6>
 80045e2:	e029      	b.n	8004638 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	69db      	ldr	r3, [r3, #28]
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	d103      	bne.n	80045fc <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 80045f4:	2301      	movs	r3, #1
 80045f6:	e020      	b.n	800463a <HAL_RCC_OscConfig+0x100e>
 80045f8:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80045fc:	4b11      	ldr	r3, [pc, #68]	@ (8004644 <HAL_RCC_OscConfig+0x1018>)
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004604:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8004608:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800460c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004610:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	6a1b      	ldr	r3, [r3, #32]
 8004618:	429a      	cmp	r2, r3
 800461a:	d10b      	bne.n	8004634 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800461c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8004620:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004624:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004628:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004630:	429a      	cmp	r2, r3
 8004632:	d001      	beq.n	8004638 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	e000      	b.n	800463a <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8004638:	2300      	movs	r3, #0
}
 800463a:	4618      	mov	r0, r3
 800463c:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8004640:	46bd      	mov	sp, r7
 8004642:	bd80      	pop	{r7, pc}
 8004644:	40021000 	.word	0x40021000

08004648 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b09e      	sub	sp, #120	@ 0x78
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
 8004650:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004652:	2300      	movs	r3, #0
 8004654:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d101      	bne.n	8004660 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	e154      	b.n	800490a <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004660:	4b89      	ldr	r3, [pc, #548]	@ (8004888 <HAL_RCC_ClockConfig+0x240>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f003 0307 	and.w	r3, r3, #7
 8004668:	683a      	ldr	r2, [r7, #0]
 800466a:	429a      	cmp	r2, r3
 800466c:	d910      	bls.n	8004690 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800466e:	4b86      	ldr	r3, [pc, #536]	@ (8004888 <HAL_RCC_ClockConfig+0x240>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f023 0207 	bic.w	r2, r3, #7
 8004676:	4984      	ldr	r1, [pc, #528]	@ (8004888 <HAL_RCC_ClockConfig+0x240>)
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	4313      	orrs	r3, r2
 800467c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800467e:	4b82      	ldr	r3, [pc, #520]	@ (8004888 <HAL_RCC_ClockConfig+0x240>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f003 0307 	and.w	r3, r3, #7
 8004686:	683a      	ldr	r2, [r7, #0]
 8004688:	429a      	cmp	r2, r3
 800468a:	d001      	beq.n	8004690 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800468c:	2301      	movs	r3, #1
 800468e:	e13c      	b.n	800490a <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f003 0302 	and.w	r3, r3, #2
 8004698:	2b00      	cmp	r3, #0
 800469a:	d008      	beq.n	80046ae <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800469c:	4b7b      	ldr	r3, [pc, #492]	@ (800488c <HAL_RCC_ClockConfig+0x244>)
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	4978      	ldr	r1, [pc, #480]	@ (800488c <HAL_RCC_ClockConfig+0x244>)
 80046aa:	4313      	orrs	r3, r2
 80046ac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f003 0301 	and.w	r3, r3, #1
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	f000 80cd 	beq.w	8004856 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	d137      	bne.n	8004734 <HAL_RCC_ClockConfig+0xec>
 80046c4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80046c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80046cc:	fa93 f3a3 	rbit	r3, r3
 80046d0:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80046d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046d4:	fab3 f383 	clz	r3, r3
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	2b3f      	cmp	r3, #63	@ 0x3f
 80046dc:	d802      	bhi.n	80046e4 <HAL_RCC_ClockConfig+0x9c>
 80046de:	4b6b      	ldr	r3, [pc, #428]	@ (800488c <HAL_RCC_ClockConfig+0x244>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	e00f      	b.n	8004704 <HAL_RCC_ClockConfig+0xbc>
 80046e4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80046e8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80046ec:	fa93 f3a3 	rbit	r3, r3
 80046f0:	667b      	str	r3, [r7, #100]	@ 0x64
 80046f2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80046f6:	663b      	str	r3, [r7, #96]	@ 0x60
 80046f8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80046fa:	fa93 f3a3 	rbit	r3, r3
 80046fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004700:	4b62      	ldr	r3, [pc, #392]	@ (800488c <HAL_RCC_ClockConfig+0x244>)
 8004702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004704:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004708:	65ba      	str	r2, [r7, #88]	@ 0x58
 800470a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800470c:	fa92 f2a2 	rbit	r2, r2
 8004710:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8004712:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004714:	fab2 f282 	clz	r2, r2
 8004718:	b2d2      	uxtb	r2, r2
 800471a:	f042 0220 	orr.w	r2, r2, #32
 800471e:	b2d2      	uxtb	r2, r2
 8004720:	f002 021f 	and.w	r2, r2, #31
 8004724:	2101      	movs	r1, #1
 8004726:	fa01 f202 	lsl.w	r2, r1, r2
 800472a:	4013      	ands	r3, r2
 800472c:	2b00      	cmp	r3, #0
 800472e:	d171      	bne.n	8004814 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	e0ea      	b.n	800490a <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	2b02      	cmp	r3, #2
 800473a:	d137      	bne.n	80047ac <HAL_RCC_ClockConfig+0x164>
 800473c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004740:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004742:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004744:	fa93 f3a3 	rbit	r3, r3
 8004748:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800474a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800474c:	fab3 f383 	clz	r3, r3
 8004750:	b2db      	uxtb	r3, r3
 8004752:	2b3f      	cmp	r3, #63	@ 0x3f
 8004754:	d802      	bhi.n	800475c <HAL_RCC_ClockConfig+0x114>
 8004756:	4b4d      	ldr	r3, [pc, #308]	@ (800488c <HAL_RCC_ClockConfig+0x244>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	e00f      	b.n	800477c <HAL_RCC_ClockConfig+0x134>
 800475c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004760:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004762:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004764:	fa93 f3a3 	rbit	r3, r3
 8004768:	647b      	str	r3, [r7, #68]	@ 0x44
 800476a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800476e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004770:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004772:	fa93 f3a3 	rbit	r3, r3
 8004776:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004778:	4b44      	ldr	r3, [pc, #272]	@ (800488c <HAL_RCC_ClockConfig+0x244>)
 800477a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800477c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004780:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004782:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004784:	fa92 f2a2 	rbit	r2, r2
 8004788:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800478a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800478c:	fab2 f282 	clz	r2, r2
 8004790:	b2d2      	uxtb	r2, r2
 8004792:	f042 0220 	orr.w	r2, r2, #32
 8004796:	b2d2      	uxtb	r2, r2
 8004798:	f002 021f 	and.w	r2, r2, #31
 800479c:	2101      	movs	r1, #1
 800479e:	fa01 f202 	lsl.w	r2, r1, r2
 80047a2:	4013      	ands	r3, r2
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d135      	bne.n	8004814 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e0ae      	b.n	800490a <HAL_RCC_ClockConfig+0x2c2>
 80047ac:	2302      	movs	r3, #2
 80047ae:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047b2:	fa93 f3a3 	rbit	r3, r3
 80047b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80047b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047ba:	fab3 f383 	clz	r3, r3
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	2b3f      	cmp	r3, #63	@ 0x3f
 80047c2:	d802      	bhi.n	80047ca <HAL_RCC_ClockConfig+0x182>
 80047c4:	4b31      	ldr	r3, [pc, #196]	@ (800488c <HAL_RCC_ClockConfig+0x244>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	e00d      	b.n	80047e6 <HAL_RCC_ClockConfig+0x19e>
 80047ca:	2302      	movs	r3, #2
 80047cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047d0:	fa93 f3a3 	rbit	r3, r3
 80047d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80047d6:	2302      	movs	r3, #2
 80047d8:	623b      	str	r3, [r7, #32]
 80047da:	6a3b      	ldr	r3, [r7, #32]
 80047dc:	fa93 f3a3 	rbit	r3, r3
 80047e0:	61fb      	str	r3, [r7, #28]
 80047e2:	4b2a      	ldr	r3, [pc, #168]	@ (800488c <HAL_RCC_ClockConfig+0x244>)
 80047e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e6:	2202      	movs	r2, #2
 80047e8:	61ba      	str	r2, [r7, #24]
 80047ea:	69ba      	ldr	r2, [r7, #24]
 80047ec:	fa92 f2a2 	rbit	r2, r2
 80047f0:	617a      	str	r2, [r7, #20]
  return result;
 80047f2:	697a      	ldr	r2, [r7, #20]
 80047f4:	fab2 f282 	clz	r2, r2
 80047f8:	b2d2      	uxtb	r2, r2
 80047fa:	f042 0220 	orr.w	r2, r2, #32
 80047fe:	b2d2      	uxtb	r2, r2
 8004800:	f002 021f 	and.w	r2, r2, #31
 8004804:	2101      	movs	r1, #1
 8004806:	fa01 f202 	lsl.w	r2, r1, r2
 800480a:	4013      	ands	r3, r2
 800480c:	2b00      	cmp	r3, #0
 800480e:	d101      	bne.n	8004814 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	e07a      	b.n	800490a <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004814:	4b1d      	ldr	r3, [pc, #116]	@ (800488c <HAL_RCC_ClockConfig+0x244>)
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	f023 0203 	bic.w	r2, r3, #3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	491a      	ldr	r1, [pc, #104]	@ (800488c <HAL_RCC_ClockConfig+0x244>)
 8004822:	4313      	orrs	r3, r2
 8004824:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004826:	f7fd fd7d 	bl	8002324 <HAL_GetTick>
 800482a:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800482c:	e00a      	b.n	8004844 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800482e:	f7fd fd79 	bl	8002324 <HAL_GetTick>
 8004832:	4602      	mov	r2, r0
 8004834:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004836:	1ad3      	subs	r3, r2, r3
 8004838:	f241 3288 	movw	r2, #5000	@ 0x1388
 800483c:	4293      	cmp	r3, r2
 800483e:	d901      	bls.n	8004844 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8004840:	2303      	movs	r3, #3
 8004842:	e062      	b.n	800490a <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004844:	4b11      	ldr	r3, [pc, #68]	@ (800488c <HAL_RCC_ClockConfig+0x244>)
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	f003 020c 	and.w	r2, r3, #12
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	009b      	lsls	r3, r3, #2
 8004852:	429a      	cmp	r2, r3
 8004854:	d1eb      	bne.n	800482e <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004856:	4b0c      	ldr	r3, [pc, #48]	@ (8004888 <HAL_RCC_ClockConfig+0x240>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f003 0307 	and.w	r3, r3, #7
 800485e:	683a      	ldr	r2, [r7, #0]
 8004860:	429a      	cmp	r2, r3
 8004862:	d215      	bcs.n	8004890 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004864:	4b08      	ldr	r3, [pc, #32]	@ (8004888 <HAL_RCC_ClockConfig+0x240>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f023 0207 	bic.w	r2, r3, #7
 800486c:	4906      	ldr	r1, [pc, #24]	@ (8004888 <HAL_RCC_ClockConfig+0x240>)
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	4313      	orrs	r3, r2
 8004872:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004874:	4b04      	ldr	r3, [pc, #16]	@ (8004888 <HAL_RCC_ClockConfig+0x240>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 0307 	and.w	r3, r3, #7
 800487c:	683a      	ldr	r2, [r7, #0]
 800487e:	429a      	cmp	r2, r3
 8004880:	d006      	beq.n	8004890 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	e041      	b.n	800490a <HAL_RCC_ClockConfig+0x2c2>
 8004886:	bf00      	nop
 8004888:	40022000 	.word	0x40022000
 800488c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 0304 	and.w	r3, r3, #4
 8004898:	2b00      	cmp	r3, #0
 800489a:	d008      	beq.n	80048ae <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800489c:	4b1d      	ldr	r3, [pc, #116]	@ (8004914 <HAL_RCC_ClockConfig+0x2cc>)
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	68db      	ldr	r3, [r3, #12]
 80048a8:	491a      	ldr	r1, [pc, #104]	@ (8004914 <HAL_RCC_ClockConfig+0x2cc>)
 80048aa:	4313      	orrs	r3, r2
 80048ac:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 0308 	and.w	r3, r3, #8
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d009      	beq.n	80048ce <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048ba:	4b16      	ldr	r3, [pc, #88]	@ (8004914 <HAL_RCC_ClockConfig+0x2cc>)
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	691b      	ldr	r3, [r3, #16]
 80048c6:	00db      	lsls	r3, r3, #3
 80048c8:	4912      	ldr	r1, [pc, #72]	@ (8004914 <HAL_RCC_ClockConfig+0x2cc>)
 80048ca:	4313      	orrs	r3, r2
 80048cc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80048ce:	f000 f829 	bl	8004924 <HAL_RCC_GetSysClockFreq>
 80048d2:	4601      	mov	r1, r0
 80048d4:	4b0f      	ldr	r3, [pc, #60]	@ (8004914 <HAL_RCC_ClockConfig+0x2cc>)
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80048dc:	22f0      	movs	r2, #240	@ 0xf0
 80048de:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048e0:	693a      	ldr	r2, [r7, #16]
 80048e2:	fa92 f2a2 	rbit	r2, r2
 80048e6:	60fa      	str	r2, [r7, #12]
  return result;
 80048e8:	68fa      	ldr	r2, [r7, #12]
 80048ea:	fab2 f282 	clz	r2, r2
 80048ee:	b2d2      	uxtb	r2, r2
 80048f0:	40d3      	lsrs	r3, r2
 80048f2:	4a09      	ldr	r2, [pc, #36]	@ (8004918 <HAL_RCC_ClockConfig+0x2d0>)
 80048f4:	5cd3      	ldrb	r3, [r2, r3]
 80048f6:	fa21 f303 	lsr.w	r3, r1, r3
 80048fa:	4a08      	ldr	r2, [pc, #32]	@ (800491c <HAL_RCC_ClockConfig+0x2d4>)
 80048fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80048fe:	4b08      	ldr	r3, [pc, #32]	@ (8004920 <HAL_RCC_ClockConfig+0x2d8>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4618      	mov	r0, r3
 8004904:	f7fd fcca 	bl	800229c <HAL_InitTick>
  
  return HAL_OK;
 8004908:	2300      	movs	r3, #0
}
 800490a:	4618      	mov	r0, r3
 800490c:	3778      	adds	r7, #120	@ 0x78
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}
 8004912:	bf00      	nop
 8004914:	40021000 	.word	0x40021000
 8004918:	08007a60 	.word	0x08007a60
 800491c:	20000000 	.word	0x20000000
 8004920:	20000018 	.word	0x20000018

08004924 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004924:	b480      	push	{r7}
 8004926:	b087      	sub	sp, #28
 8004928:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800492a:	2300      	movs	r3, #0
 800492c:	60fb      	str	r3, [r7, #12]
 800492e:	2300      	movs	r3, #0
 8004930:	60bb      	str	r3, [r7, #8]
 8004932:	2300      	movs	r3, #0
 8004934:	617b      	str	r3, [r7, #20]
 8004936:	2300      	movs	r3, #0
 8004938:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800493a:	2300      	movs	r3, #0
 800493c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800493e:	4b1e      	ldr	r3, [pc, #120]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f003 030c 	and.w	r3, r3, #12
 800494a:	2b04      	cmp	r3, #4
 800494c:	d002      	beq.n	8004954 <HAL_RCC_GetSysClockFreq+0x30>
 800494e:	2b08      	cmp	r3, #8
 8004950:	d003      	beq.n	800495a <HAL_RCC_GetSysClockFreq+0x36>
 8004952:	e026      	b.n	80049a2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004954:	4b19      	ldr	r3, [pc, #100]	@ (80049bc <HAL_RCC_GetSysClockFreq+0x98>)
 8004956:	613b      	str	r3, [r7, #16]
      break;
 8004958:	e026      	b.n	80049a8 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	0c9b      	lsrs	r3, r3, #18
 800495e:	f003 030f 	and.w	r3, r3, #15
 8004962:	4a17      	ldr	r2, [pc, #92]	@ (80049c0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004964:	5cd3      	ldrb	r3, [r2, r3]
 8004966:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004968:	4b13      	ldr	r3, [pc, #76]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x94>)
 800496a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800496c:	f003 030f 	and.w	r3, r3, #15
 8004970:	4a14      	ldr	r2, [pc, #80]	@ (80049c4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004972:	5cd3      	ldrb	r3, [r2, r3]
 8004974:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800497c:	2b00      	cmp	r3, #0
 800497e:	d008      	beq.n	8004992 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004980:	4a0e      	ldr	r2, [pc, #56]	@ (80049bc <HAL_RCC_GetSysClockFreq+0x98>)
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	fbb2 f2f3 	udiv	r2, r2, r3
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	fb02 f303 	mul.w	r3, r2, r3
 800498e:	617b      	str	r3, [r7, #20]
 8004990:	e004      	b.n	800499c <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	4a0c      	ldr	r2, [pc, #48]	@ (80049c8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004996:	fb02 f303 	mul.w	r3, r2, r3
 800499a:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	613b      	str	r3, [r7, #16]
      break;
 80049a0:	e002      	b.n	80049a8 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80049a2:	4b06      	ldr	r3, [pc, #24]	@ (80049bc <HAL_RCC_GetSysClockFreq+0x98>)
 80049a4:	613b      	str	r3, [r7, #16]
      break;
 80049a6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049a8:	693b      	ldr	r3, [r7, #16]
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	371c      	adds	r7, #28
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr
 80049b6:	bf00      	nop
 80049b8:	40021000 	.word	0x40021000
 80049bc:	007a1200 	.word	0x007a1200
 80049c0:	08007a78 	.word	0x08007a78
 80049c4:	08007a88 	.word	0x08007a88
 80049c8:	003d0900 	.word	0x003d0900

080049cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049cc:	b480      	push	{r7}
 80049ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049d0:	4b03      	ldr	r3, [pc, #12]	@ (80049e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80049d2:	681b      	ldr	r3, [r3, #0]
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr
 80049de:	bf00      	nop
 80049e0:	20000000 	.word	0x20000000

080049e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b082      	sub	sp, #8
 80049e8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80049ea:	f7ff ffef 	bl	80049cc <HAL_RCC_GetHCLKFreq>
 80049ee:	4601      	mov	r1, r0
 80049f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004a20 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80049f8:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80049fc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049fe:	687a      	ldr	r2, [r7, #4]
 8004a00:	fa92 f2a2 	rbit	r2, r2
 8004a04:	603a      	str	r2, [r7, #0]
  return result;
 8004a06:	683a      	ldr	r2, [r7, #0]
 8004a08:	fab2 f282 	clz	r2, r2
 8004a0c:	b2d2      	uxtb	r2, r2
 8004a0e:	40d3      	lsrs	r3, r2
 8004a10:	4a04      	ldr	r2, [pc, #16]	@ (8004a24 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004a12:	5cd3      	ldrb	r3, [r2, r3]
 8004a14:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3708      	adds	r7, #8
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	40021000 	.word	0x40021000
 8004a24:	08007a70 	.word	0x08007a70

08004a28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b082      	sub	sp, #8
 8004a2c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004a2e:	f7ff ffcd 	bl	80049cc <HAL_RCC_GetHCLKFreq>
 8004a32:	4601      	mov	r1, r0
 8004a34:	4b0b      	ldr	r3, [pc, #44]	@ (8004a64 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8004a3c:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8004a40:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a42:	687a      	ldr	r2, [r7, #4]
 8004a44:	fa92 f2a2 	rbit	r2, r2
 8004a48:	603a      	str	r2, [r7, #0]
  return result;
 8004a4a:	683a      	ldr	r2, [r7, #0]
 8004a4c:	fab2 f282 	clz	r2, r2
 8004a50:	b2d2      	uxtb	r2, r2
 8004a52:	40d3      	lsrs	r3, r2
 8004a54:	4a04      	ldr	r2, [pc, #16]	@ (8004a68 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004a56:	5cd3      	ldrb	r3, [r2, r3]
 8004a58:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3708      	adds	r7, #8
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}
 8004a64:	40021000 	.word	0x40021000
 8004a68:	08007a70 	.word	0x08007a70

08004a6c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b083      	sub	sp, #12
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
 8004a74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	220f      	movs	r2, #15
 8004a7a:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004a7c:	4b12      	ldr	r3, [pc, #72]	@ (8004ac8 <HAL_RCC_GetClockConfig+0x5c>)
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	f003 0203 	and.w	r2, r3, #3
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8004a88:	4b0f      	ldr	r3, [pc, #60]	@ (8004ac8 <HAL_RCC_GetClockConfig+0x5c>)
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8004a94:	4b0c      	ldr	r3, [pc, #48]	@ (8004ac8 <HAL_RCC_GetClockConfig+0x5c>)
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004aa0:	4b09      	ldr	r3, [pc, #36]	@ (8004ac8 <HAL_RCC_GetClockConfig+0x5c>)
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	08db      	lsrs	r3, r3, #3
 8004aa6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8004aae:	4b07      	ldr	r3, [pc, #28]	@ (8004acc <HAL_RCC_GetClockConfig+0x60>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f003 0207 	and.w	r2, r3, #7
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	601a      	str	r2, [r3, #0]
}
 8004aba:	bf00      	nop
 8004abc:	370c      	adds	r7, #12
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr
 8004ac6:	bf00      	nop
 8004ac8:	40021000 	.word	0x40021000
 8004acc:	40022000 	.word	0x40022000

08004ad0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b092      	sub	sp, #72	@ 0x48
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004ad8:	2300      	movs	r3, #0
 8004ada:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8004adc:	2300      	movs	r3, #0
 8004ade:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	f000 80cb 	beq.w	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004af4:	4b85      	ldr	r3, [pc, #532]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004af6:	69db      	ldr	r3, [r3, #28]
 8004af8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d10e      	bne.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b00:	4b82      	ldr	r3, [pc, #520]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004b02:	69db      	ldr	r3, [r3, #28]
 8004b04:	4a81      	ldr	r2, [pc, #516]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004b06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b0a:	61d3      	str	r3, [r2, #28]
 8004b0c:	4b7f      	ldr	r3, [pc, #508]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004b0e:	69db      	ldr	r3, [r3, #28]
 8004b10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b14:	60bb      	str	r3, [r7, #8]
 8004b16:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b1e:	4b7c      	ldr	r3, [pc, #496]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d118      	bne.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b2a:	4b79      	ldr	r3, [pc, #484]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a78      	ldr	r2, [pc, #480]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b34:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b36:	f7fd fbf5 	bl	8002324 <HAL_GetTick>
 8004b3a:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b3c:	e008      	b.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b3e:	f7fd fbf1 	bl	8002324 <HAL_GetTick>
 8004b42:	4602      	mov	r2, r0
 8004b44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b46:	1ad3      	subs	r3, r2, r3
 8004b48:	2b64      	cmp	r3, #100	@ 0x64
 8004b4a:	d901      	bls.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004b4c:	2303      	movs	r3, #3
 8004b4e:	e0d9      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b50:	4b6f      	ldr	r3, [pc, #444]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d0f0      	beq.n	8004b3e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004b5c:	4b6b      	ldr	r3, [pc, #428]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004b5e:	6a1b      	ldr	r3, [r3, #32]
 8004b60:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b64:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004b66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d07b      	beq.n	8004c64 <HAL_RCCEx_PeriphCLKConfig+0x194>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b74:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004b76:	429a      	cmp	r2, r3
 8004b78:	d074      	beq.n	8004c64 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b7a:	4b64      	ldr	r3, [pc, #400]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004b7c:	6a1b      	ldr	r3, [r3, #32]
 8004b7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b84:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004b88:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b8c:	fa93 f3a3 	rbit	r3, r3
 8004b90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004b92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004b94:	fab3 f383 	clz	r3, r3
 8004b98:	b2db      	uxtb	r3, r3
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	4b5d      	ldr	r3, [pc, #372]	@ (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004b9e:	4413      	add	r3, r2
 8004ba0:	009b      	lsls	r3, r3, #2
 8004ba2:	461a      	mov	r2, r3
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	6013      	str	r3, [r2, #0]
 8004ba8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004bac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bb0:	fa93 f3a3 	rbit	r3, r3
 8004bb4:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004bb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004bb8:	fab3 f383 	clz	r3, r3
 8004bbc:	b2db      	uxtb	r3, r3
 8004bbe:	461a      	mov	r2, r3
 8004bc0:	4b54      	ldr	r3, [pc, #336]	@ (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004bc2:	4413      	add	r3, r2
 8004bc4:	009b      	lsls	r3, r3, #2
 8004bc6:	461a      	mov	r2, r3
 8004bc8:	2300      	movs	r3, #0
 8004bca:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004bcc:	4a4f      	ldr	r2, [pc, #316]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004bce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bd0:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004bd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bd4:	f003 0301 	and.w	r3, r3, #1
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d043      	beq.n	8004c64 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bdc:	f7fd fba2 	bl	8002324 <HAL_GetTick>
 8004be0:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004be2:	e00a      	b.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004be4:	f7fd fb9e 	bl	8002324 <HAL_GetTick>
 8004be8:	4602      	mov	r2, r0
 8004bea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004bec:	1ad3      	subs	r3, r2, r3
 8004bee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d901      	bls.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8004bf6:	2303      	movs	r3, #3
 8004bf8:	e084      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8004bfa:	2302      	movs	r3, #2
 8004bfc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c00:	fa93 f3a3 	rbit	r3, r3
 8004c04:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c06:	2302      	movs	r3, #2
 8004c08:	623b      	str	r3, [r7, #32]
 8004c0a:	6a3b      	ldr	r3, [r7, #32]
 8004c0c:	fa93 f3a3 	rbit	r3, r3
 8004c10:	61fb      	str	r3, [r7, #28]
  return result;
 8004c12:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c14:	fab3 f383 	clz	r3, r3
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d102      	bne.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8004c24:	4b39      	ldr	r3, [pc, #228]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004c26:	6a1b      	ldr	r3, [r3, #32]
 8004c28:	e007      	b.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8004c2a:	2302      	movs	r3, #2
 8004c2c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c2e:	69bb      	ldr	r3, [r7, #24]
 8004c30:	fa93 f3a3 	rbit	r3, r3
 8004c34:	617b      	str	r3, [r7, #20]
 8004c36:	4b35      	ldr	r3, [pc, #212]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c3a:	2202      	movs	r2, #2
 8004c3c:	613a      	str	r2, [r7, #16]
 8004c3e:	693a      	ldr	r2, [r7, #16]
 8004c40:	fa92 f2a2 	rbit	r2, r2
 8004c44:	60fa      	str	r2, [r7, #12]
  return result;
 8004c46:	68fa      	ldr	r2, [r7, #12]
 8004c48:	fab2 f282 	clz	r2, r2
 8004c4c:	b2d2      	uxtb	r2, r2
 8004c4e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c52:	b2d2      	uxtb	r2, r2
 8004c54:	f002 021f 	and.w	r2, r2, #31
 8004c58:	2101      	movs	r1, #1
 8004c5a:	fa01 f202 	lsl.w	r2, r1, r2
 8004c5e:	4013      	ands	r3, r2
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d0bf      	beq.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004c64:	4b29      	ldr	r3, [pc, #164]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004c66:	6a1b      	ldr	r3, [r3, #32]
 8004c68:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	4926      	ldr	r1, [pc, #152]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004c72:	4313      	orrs	r3, r2
 8004c74:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004c76:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004c7a:	2b01      	cmp	r3, #1
 8004c7c:	d105      	bne.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c7e:	4b23      	ldr	r3, [pc, #140]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004c80:	69db      	ldr	r3, [r3, #28]
 8004c82:	4a22      	ldr	r2, [pc, #136]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004c84:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c88:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f003 0301 	and.w	r3, r3, #1
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d008      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004c96:	4b1d      	ldr	r3, [pc, #116]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c9a:	f023 0203 	bic.w	r2, r3, #3
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	491a      	ldr	r1, [pc, #104]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f003 0320 	and.w	r3, r3, #32
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d008      	beq.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004cb4:	4b15      	ldr	r3, [pc, #84]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cb8:	f023 0210 	bic.w	r2, r3, #16
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	68db      	ldr	r3, [r3, #12]
 8004cc0:	4912      	ldr	r1, [pc, #72]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d008      	beq.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004cd2:	4b0e      	ldr	r3, [pc, #56]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004cd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cd6:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	691b      	ldr	r3, [r3, #16]
 8004cde:	490b      	ldr	r1, [pc, #44]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d008      	beq.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004cf0:	4b06      	ldr	r3, [pc, #24]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004cf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cf4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	695b      	ldr	r3, [r3, #20]
 8004cfc:	4903      	ldr	r1, [pc, #12]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004d02:	2300      	movs	r3, #0
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3748      	adds	r7, #72	@ 0x48
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	40021000 	.word	0x40021000
 8004d10:	40007000 	.word	0x40007000
 8004d14:	10908100 	.word	0x10908100

08004d18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b082      	sub	sp, #8
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d101      	bne.n	8004d2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e049      	b.n	8004dbe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d106      	bne.n	8004d44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f7fb fed4 	bl	8000aec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2202      	movs	r2, #2
 8004d48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	3304      	adds	r3, #4
 8004d54:	4619      	mov	r1, r3
 8004d56:	4610      	mov	r0, r2
 8004d58:	f000 fe92 	bl	8005a80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2201      	movs	r2, #1
 8004d68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2201      	movs	r2, #1
 8004d78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2201      	movs	r2, #1
 8004d80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2201      	movs	r2, #1
 8004d88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2201      	movs	r2, #1
 8004d90:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2201      	movs	r2, #1
 8004d98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2201      	movs	r2, #1
 8004da0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2201      	movs	r2, #1
 8004da8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2201      	movs	r2, #1
 8004db0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2201      	movs	r2, #1
 8004db8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004dbc:	2300      	movs	r3, #0
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3708      	adds	r7, #8
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}
	...

08004dc8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b085      	sub	sp, #20
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dd6:	b2db      	uxtb	r3, r3
 8004dd8:	2b01      	cmp	r3, #1
 8004dda:	d001      	beq.n	8004de0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004ddc:	2301      	movs	r3, #1
 8004dde:	e038      	b.n	8004e52 <HAL_TIM_Base_Start+0x8a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2202      	movs	r2, #2
 8004de4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a1c      	ldr	r2, [pc, #112]	@ (8004e60 <HAL_TIM_Base_Start+0x98>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d00e      	beq.n	8004e10 <HAL_TIM_Base_Start+0x48>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dfa:	d009      	beq.n	8004e10 <HAL_TIM_Base_Start+0x48>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a18      	ldr	r2, [pc, #96]	@ (8004e64 <HAL_TIM_Base_Start+0x9c>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d004      	beq.n	8004e10 <HAL_TIM_Base_Start+0x48>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4a17      	ldr	r2, [pc, #92]	@ (8004e68 <HAL_TIM_Base_Start+0xa0>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d115      	bne.n	8004e3c <HAL_TIM_Base_Start+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	689a      	ldr	r2, [r3, #8]
 8004e16:	4b15      	ldr	r3, [pc, #84]	@ (8004e6c <HAL_TIM_Base_Start+0xa4>)
 8004e18:	4013      	ands	r3, r2
 8004e1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	2b06      	cmp	r3, #6
 8004e20:	d015      	beq.n	8004e4e <HAL_TIM_Base_Start+0x86>
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e28:	d011      	beq.n	8004e4e <HAL_TIM_Base_Start+0x86>
    {
      __HAL_TIM_ENABLE(htim);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	681a      	ldr	r2, [r3, #0]
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f042 0201 	orr.w	r2, r2, #1
 8004e38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e3a:	e008      	b.n	8004e4e <HAL_TIM_Base_Start+0x86>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f042 0201 	orr.w	r2, r2, #1
 8004e4a:	601a      	str	r2, [r3, #0]
 8004e4c:	e000      	b.n	8004e50 <HAL_TIM_Base_Start+0x88>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e4e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004e50:	2300      	movs	r3, #0
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	3714      	adds	r7, #20
 8004e56:	46bd      	mov	sp, r7
 8004e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5c:	4770      	bx	lr
 8004e5e:	bf00      	nop
 8004e60:	40012c00 	.word	0x40012c00
 8004e64:	40000400 	.word	0x40000400
 8004e68:	40014000 	.word	0x40014000
 8004e6c:	00010007 	.word	0x00010007

08004e70 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b082      	sub	sp, #8
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d101      	bne.n	8004e82 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e049      	b.n	8004f16 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d106      	bne.n	8004e9c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f000 f841 	bl	8004f1e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2202      	movs	r2, #2
 8004ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681a      	ldr	r2, [r3, #0]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	3304      	adds	r3, #4
 8004eac:	4619      	mov	r1, r3
 8004eae:	4610      	mov	r0, r2
 8004eb0:	f000 fde6 	bl	8005a80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2201      	movs	r2, #1
 8004f00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f14:	2300      	movs	r3, #0
}
 8004f16:	4618      	mov	r0, r3
 8004f18:	3708      	adds	r7, #8
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}

08004f1e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004f1e:	b480      	push	{r7}
 8004f20:	b083      	sub	sp, #12
 8004f22:	af00      	add	r7, sp, #0
 8004f24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004f26:	bf00      	nop
 8004f28:	370c      	adds	r7, #12
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr
	...

08004f34 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b084      	sub	sp, #16
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
 8004f3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d109      	bne.n	8004f58 <HAL_TIM_PWM_Start+0x24>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	bf14      	ite	ne
 8004f50:	2301      	movne	r3, #1
 8004f52:	2300      	moveq	r3, #0
 8004f54:	b2db      	uxtb	r3, r3
 8004f56:	e03c      	b.n	8004fd2 <HAL_TIM_PWM_Start+0x9e>
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	2b04      	cmp	r3, #4
 8004f5c:	d109      	bne.n	8004f72 <HAL_TIM_PWM_Start+0x3e>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	bf14      	ite	ne
 8004f6a:	2301      	movne	r3, #1
 8004f6c:	2300      	moveq	r3, #0
 8004f6e:	b2db      	uxtb	r3, r3
 8004f70:	e02f      	b.n	8004fd2 <HAL_TIM_PWM_Start+0x9e>
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	2b08      	cmp	r3, #8
 8004f76:	d109      	bne.n	8004f8c <HAL_TIM_PWM_Start+0x58>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	bf14      	ite	ne
 8004f84:	2301      	movne	r3, #1
 8004f86:	2300      	moveq	r3, #0
 8004f88:	b2db      	uxtb	r3, r3
 8004f8a:	e022      	b.n	8004fd2 <HAL_TIM_PWM_Start+0x9e>
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	2b0c      	cmp	r3, #12
 8004f90:	d109      	bne.n	8004fa6 <HAL_TIM_PWM_Start+0x72>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	bf14      	ite	ne
 8004f9e:	2301      	movne	r3, #1
 8004fa0:	2300      	moveq	r3, #0
 8004fa2:	b2db      	uxtb	r3, r3
 8004fa4:	e015      	b.n	8004fd2 <HAL_TIM_PWM_Start+0x9e>
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	2b10      	cmp	r3, #16
 8004faa:	d109      	bne.n	8004fc0 <HAL_TIM_PWM_Start+0x8c>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004fb2:	b2db      	uxtb	r3, r3
 8004fb4:	2b01      	cmp	r3, #1
 8004fb6:	bf14      	ite	ne
 8004fb8:	2301      	movne	r3, #1
 8004fba:	2300      	moveq	r3, #0
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	e008      	b.n	8004fd2 <HAL_TIM_PWM_Start+0x9e>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004fc6:	b2db      	uxtb	r3, r3
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	bf14      	ite	ne
 8004fcc:	2301      	movne	r3, #1
 8004fce:	2300      	moveq	r3, #0
 8004fd0:	b2db      	uxtb	r3, r3
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d001      	beq.n	8004fda <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	e088      	b.n	80050ec <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d104      	bne.n	8004fea <HAL_TIM_PWM_Start+0xb6>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2202      	movs	r2, #2
 8004fe4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004fe8:	e023      	b.n	8005032 <HAL_TIM_PWM_Start+0xfe>
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	2b04      	cmp	r3, #4
 8004fee:	d104      	bne.n	8004ffa <HAL_TIM_PWM_Start+0xc6>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2202      	movs	r2, #2
 8004ff4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ff8:	e01b      	b.n	8005032 <HAL_TIM_PWM_Start+0xfe>
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	2b08      	cmp	r3, #8
 8004ffe:	d104      	bne.n	800500a <HAL_TIM_PWM_Start+0xd6>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2202      	movs	r2, #2
 8005004:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005008:	e013      	b.n	8005032 <HAL_TIM_PWM_Start+0xfe>
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	2b0c      	cmp	r3, #12
 800500e:	d104      	bne.n	800501a <HAL_TIM_PWM_Start+0xe6>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2202      	movs	r2, #2
 8005014:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005018:	e00b      	b.n	8005032 <HAL_TIM_PWM_Start+0xfe>
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	2b10      	cmp	r3, #16
 800501e:	d104      	bne.n	800502a <HAL_TIM_PWM_Start+0xf6>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2202      	movs	r2, #2
 8005024:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005028:	e003      	b.n	8005032 <HAL_TIM_PWM_Start+0xfe>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2202      	movs	r2, #2
 800502e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	2201      	movs	r2, #1
 8005038:	6839      	ldr	r1, [r7, #0]
 800503a:	4618      	mov	r0, r3
 800503c:	f001 f9f6 	bl	800642c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a2b      	ldr	r2, [pc, #172]	@ (80050f4 <HAL_TIM_PWM_Start+0x1c0>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d00e      	beq.n	8005068 <HAL_TIM_PWM_Start+0x134>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a2a      	ldr	r2, [pc, #168]	@ (80050f8 <HAL_TIM_PWM_Start+0x1c4>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d009      	beq.n	8005068 <HAL_TIM_PWM_Start+0x134>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a28      	ldr	r2, [pc, #160]	@ (80050fc <HAL_TIM_PWM_Start+0x1c8>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d004      	beq.n	8005068 <HAL_TIM_PWM_Start+0x134>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a27      	ldr	r2, [pc, #156]	@ (8005100 <HAL_TIM_PWM_Start+0x1cc>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d101      	bne.n	800506c <HAL_TIM_PWM_Start+0x138>
 8005068:	2301      	movs	r3, #1
 800506a:	e000      	b.n	800506e <HAL_TIM_PWM_Start+0x13a>
 800506c:	2300      	movs	r3, #0
 800506e:	2b00      	cmp	r3, #0
 8005070:	d007      	beq.n	8005082 <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005080:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a1b      	ldr	r2, [pc, #108]	@ (80050f4 <HAL_TIM_PWM_Start+0x1c0>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d00e      	beq.n	80050aa <HAL_TIM_PWM_Start+0x176>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005094:	d009      	beq.n	80050aa <HAL_TIM_PWM_Start+0x176>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4a1a      	ldr	r2, [pc, #104]	@ (8005104 <HAL_TIM_PWM_Start+0x1d0>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d004      	beq.n	80050aa <HAL_TIM_PWM_Start+0x176>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a14      	ldr	r2, [pc, #80]	@ (80050f8 <HAL_TIM_PWM_Start+0x1c4>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d115      	bne.n	80050d6 <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	689a      	ldr	r2, [r3, #8]
 80050b0:	4b15      	ldr	r3, [pc, #84]	@ (8005108 <HAL_TIM_PWM_Start+0x1d4>)
 80050b2:	4013      	ands	r3, r2
 80050b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2b06      	cmp	r3, #6
 80050ba:	d015      	beq.n	80050e8 <HAL_TIM_PWM_Start+0x1b4>
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050c2:	d011      	beq.n	80050e8 <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	681a      	ldr	r2, [r3, #0]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f042 0201 	orr.w	r2, r2, #1
 80050d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050d4:	e008      	b.n	80050e8 <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	681a      	ldr	r2, [r3, #0]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f042 0201 	orr.w	r2, r2, #1
 80050e4:	601a      	str	r2, [r3, #0]
 80050e6:	e000      	b.n	80050ea <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050e8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80050ea:	2300      	movs	r3, #0
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	3710      	adds	r7, #16
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd80      	pop	{r7, pc}
 80050f4:	40012c00 	.word	0x40012c00
 80050f8:	40014000 	.word	0x40014000
 80050fc:	40014400 	.word	0x40014400
 8005100:	40014800 	.word	0x40014800
 8005104:	40000400 	.word	0x40000400
 8005108:	00010007 	.word	0x00010007

0800510c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b082      	sub	sp, #8
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	2200      	movs	r2, #0
 800511c:	6839      	ldr	r1, [r7, #0]
 800511e:	4618      	mov	r0, r3
 8005120:	f001 f984 	bl	800642c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4a3b      	ldr	r2, [pc, #236]	@ (8005218 <HAL_TIM_PWM_Stop+0x10c>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d00e      	beq.n	800514c <HAL_TIM_PWM_Stop+0x40>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a3a      	ldr	r2, [pc, #232]	@ (800521c <HAL_TIM_PWM_Stop+0x110>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d009      	beq.n	800514c <HAL_TIM_PWM_Stop+0x40>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a38      	ldr	r2, [pc, #224]	@ (8005220 <HAL_TIM_PWM_Stop+0x114>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d004      	beq.n	800514c <HAL_TIM_PWM_Stop+0x40>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a37      	ldr	r2, [pc, #220]	@ (8005224 <HAL_TIM_PWM_Stop+0x118>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d101      	bne.n	8005150 <HAL_TIM_PWM_Stop+0x44>
 800514c:	2301      	movs	r3, #1
 800514e:	e000      	b.n	8005152 <HAL_TIM_PWM_Stop+0x46>
 8005150:	2300      	movs	r3, #0
 8005152:	2b00      	cmp	r3, #0
 8005154:	d017      	beq.n	8005186 <HAL_TIM_PWM_Stop+0x7a>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	6a1a      	ldr	r2, [r3, #32]
 800515c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005160:	4013      	ands	r3, r2
 8005162:	2b00      	cmp	r3, #0
 8005164:	d10f      	bne.n	8005186 <HAL_TIM_PWM_Stop+0x7a>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	6a1a      	ldr	r2, [r3, #32]
 800516c:	f240 4344 	movw	r3, #1092	@ 0x444
 8005170:	4013      	ands	r3, r2
 8005172:	2b00      	cmp	r3, #0
 8005174:	d107      	bne.n	8005186 <HAL_TIM_PWM_Stop+0x7a>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005184:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	6a1a      	ldr	r2, [r3, #32]
 800518c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005190:	4013      	ands	r3, r2
 8005192:	2b00      	cmp	r3, #0
 8005194:	d10f      	bne.n	80051b6 <HAL_TIM_PWM_Stop+0xaa>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	6a1a      	ldr	r2, [r3, #32]
 800519c:	f240 4344 	movw	r3, #1092	@ 0x444
 80051a0:	4013      	ands	r3, r2
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d107      	bne.n	80051b6 <HAL_TIM_PWM_Stop+0xaa>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f022 0201 	bic.w	r2, r2, #1
 80051b4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d104      	bne.n	80051c6 <HAL_TIM_PWM_Stop+0xba>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051c4:	e023      	b.n	800520e <HAL_TIM_PWM_Stop+0x102>
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	2b04      	cmp	r3, #4
 80051ca:	d104      	bne.n	80051d6 <HAL_TIM_PWM_Stop+0xca>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051d4:	e01b      	b.n	800520e <HAL_TIM_PWM_Stop+0x102>
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	2b08      	cmp	r3, #8
 80051da:	d104      	bne.n	80051e6 <HAL_TIM_PWM_Stop+0xda>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2201      	movs	r2, #1
 80051e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051e4:	e013      	b.n	800520e <HAL_TIM_PWM_Stop+0x102>
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	2b0c      	cmp	r3, #12
 80051ea:	d104      	bne.n	80051f6 <HAL_TIM_PWM_Stop+0xea>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2201      	movs	r2, #1
 80051f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80051f4:	e00b      	b.n	800520e <HAL_TIM_PWM_Stop+0x102>
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	2b10      	cmp	r3, #16
 80051fa:	d104      	bne.n	8005206 <HAL_TIM_PWM_Stop+0xfa>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2201      	movs	r2, #1
 8005200:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005204:	e003      	b.n	800520e <HAL_TIM_PWM_Stop+0x102>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2201      	movs	r2, #1
 800520a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800520e:	2300      	movs	r3, #0
}
 8005210:	4618      	mov	r0, r3
 8005212:	3708      	adds	r7, #8
 8005214:	46bd      	mov	sp, r7
 8005216:	bd80      	pop	{r7, pc}
 8005218:	40012c00 	.word	0x40012c00
 800521c:	40014000 	.word	0x40014000
 8005220:	40014400 	.word	0x40014400
 8005224:	40014800 	.word	0x40014800

08005228 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b082      	sub	sp, #8
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d101      	bne.n	800523a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005236:	2301      	movs	r3, #1
 8005238:	e049      	b.n	80052ce <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005240:	b2db      	uxtb	r3, r3
 8005242:	2b00      	cmp	r3, #0
 8005244:	d106      	bne.n	8005254 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2200      	movs	r2, #0
 800524a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	f7fb fc00 	bl	8000a54 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2202      	movs	r2, #2
 8005258:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	3304      	adds	r3, #4
 8005264:	4619      	mov	r1, r3
 8005266:	4610      	mov	r0, r2
 8005268:	f000 fc0a 	bl	8005a80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2201      	movs	r2, #1
 8005270:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2201      	movs	r2, #1
 8005278:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2201      	movs	r2, #1
 8005280:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2201      	movs	r2, #1
 8005288:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2201      	movs	r2, #1
 80052b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2201      	movs	r2, #1
 80052c0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80052cc:	2300      	movs	r3, #0
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	3708      	adds	r7, #8
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bd80      	pop	{r7, pc}

080052d6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80052d6:	b580      	push	{r7, lr}
 80052d8:	b084      	sub	sp, #16
 80052da:	af00      	add	r7, sp, #0
 80052dc:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	68db      	ldr	r3, [r3, #12]
 80052e4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	691b      	ldr	r3, [r3, #16]
 80052ec:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	f003 0302 	and.w	r3, r3, #2
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d020      	beq.n	800533a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	f003 0302 	and.w	r3, r3, #2
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d01b      	beq.n	800533a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f06f 0202 	mvn.w	r2, #2
 800530a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2201      	movs	r2, #1
 8005310:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	699b      	ldr	r3, [r3, #24]
 8005318:	f003 0303 	and.w	r3, r3, #3
 800531c:	2b00      	cmp	r3, #0
 800531e:	d003      	beq.n	8005328 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f000 fb8f 	bl	8005a44 <HAL_TIM_IC_CaptureCallback>
 8005326:	e005      	b.n	8005334 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005328:	6878      	ldr	r0, [r7, #4]
 800532a:	f000 fb81 	bl	8005a30 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	f000 fb92 	bl	8005a58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2200      	movs	r2, #0
 8005338:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	f003 0304 	and.w	r3, r3, #4
 8005340:	2b00      	cmp	r3, #0
 8005342:	d020      	beq.n	8005386 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	f003 0304 	and.w	r3, r3, #4
 800534a:	2b00      	cmp	r3, #0
 800534c:	d01b      	beq.n	8005386 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f06f 0204 	mvn.w	r2, #4
 8005356:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2202      	movs	r2, #2
 800535c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	699b      	ldr	r3, [r3, #24]
 8005364:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005368:	2b00      	cmp	r3, #0
 800536a:	d003      	beq.n	8005374 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f000 fb69 	bl	8005a44 <HAL_TIM_IC_CaptureCallback>
 8005372:	e005      	b.n	8005380 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	f000 fb5b 	bl	8005a30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	f000 fb6c 	bl	8005a58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2200      	movs	r2, #0
 8005384:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005386:	68bb      	ldr	r3, [r7, #8]
 8005388:	f003 0308 	and.w	r3, r3, #8
 800538c:	2b00      	cmp	r3, #0
 800538e:	d020      	beq.n	80053d2 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f003 0308 	and.w	r3, r3, #8
 8005396:	2b00      	cmp	r3, #0
 8005398:	d01b      	beq.n	80053d2 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f06f 0208 	mvn.w	r2, #8
 80053a2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2204      	movs	r2, #4
 80053a8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	69db      	ldr	r3, [r3, #28]
 80053b0:	f003 0303 	and.w	r3, r3, #3
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d003      	beq.n	80053c0 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f000 fb43 	bl	8005a44 <HAL_TIM_IC_CaptureCallback>
 80053be:	e005      	b.n	80053cc <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053c0:	6878      	ldr	r0, [r7, #4]
 80053c2:	f000 fb35 	bl	8005a30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f000 fb46 	bl	8005a58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2200      	movs	r2, #0
 80053d0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	f003 0310 	and.w	r3, r3, #16
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d020      	beq.n	800541e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	f003 0310 	and.w	r3, r3, #16
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d01b      	beq.n	800541e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f06f 0210 	mvn.w	r2, #16
 80053ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2208      	movs	r2, #8
 80053f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	69db      	ldr	r3, [r3, #28]
 80053fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005400:	2b00      	cmp	r3, #0
 8005402:	d003      	beq.n	800540c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f000 fb1d 	bl	8005a44 <HAL_TIM_IC_CaptureCallback>
 800540a:	e005      	b.n	8005418 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800540c:	6878      	ldr	r0, [r7, #4]
 800540e:	f000 fb0f 	bl	8005a30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f000 fb20 	bl	8005a58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2200      	movs	r2, #0
 800541c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	f003 0301 	and.w	r3, r3, #1
 8005424:	2b00      	cmp	r3, #0
 8005426:	d00c      	beq.n	8005442 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f003 0301 	and.w	r3, r3, #1
 800542e:	2b00      	cmp	r3, #0
 8005430:	d007      	beq.n	8005442 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f06f 0201 	mvn.w	r2, #1
 800543a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f000 faed 	bl	8005a1c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005448:	2b00      	cmp	r3, #0
 800544a:	d00c      	beq.n	8005466 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005452:	2b00      	cmp	r3, #0
 8005454:	d007      	beq.n	8005466 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800545e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	f001 f881 	bl	8006568 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800546c:	2b00      	cmp	r3, #0
 800546e:	d00c      	beq.n	800548a <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005476:	2b00      	cmp	r3, #0
 8005478:	d007      	beq.n	800548a <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005482:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005484:	6878      	ldr	r0, [r7, #4]
 8005486:	f001 f879 	bl	800657c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005490:	2b00      	cmp	r3, #0
 8005492:	d00c      	beq.n	80054ae <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800549a:	2b00      	cmp	r3, #0
 800549c:	d007      	beq.n	80054ae <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80054a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80054a8:	6878      	ldr	r0, [r7, #4]
 80054aa:	f000 fadf 	bl	8005a6c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	f003 0320 	and.w	r3, r3, #32
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d00c      	beq.n	80054d2 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	f003 0320 	and.w	r3, r3, #32
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d007      	beq.n	80054d2 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f06f 0220 	mvn.w	r2, #32
 80054ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80054cc:	6878      	ldr	r0, [r7, #4]
 80054ce:	f001 f841 	bl	8006554 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054d2:	bf00      	nop
 80054d4:	3710      	adds	r7, #16
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}

080054da <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80054da:	b580      	push	{r7, lr}
 80054dc:	b086      	sub	sp, #24
 80054de:	af00      	add	r7, sp, #0
 80054e0:	60f8      	str	r0, [r7, #12]
 80054e2:	60b9      	str	r1, [r7, #8]
 80054e4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054e6:	2300      	movs	r3, #0
 80054e8:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054f0:	2b01      	cmp	r3, #1
 80054f2:	d101      	bne.n	80054f8 <HAL_TIM_IC_ConfigChannel+0x1e>
 80054f4:	2302      	movs	r3, #2
 80054f6:	e088      	b.n	800560a <HAL_TIM_IC_ConfigChannel+0x130>
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2201      	movs	r2, #1
 80054fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d11b      	bne.n	800553e <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005516:	f000 fddd 	bl	80060d4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	699a      	ldr	r2, [r3, #24]
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f022 020c 	bic.w	r2, r2, #12
 8005528:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	6999      	ldr	r1, [r3, #24]
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	689a      	ldr	r2, [r3, #8]
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	430a      	orrs	r2, r1
 800553a:	619a      	str	r2, [r3, #24]
 800553c:	e060      	b.n	8005600 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2b04      	cmp	r3, #4
 8005542:	d11c      	bne.n	800557e <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005554:	f000 fe49 	bl	80061ea <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	699a      	ldr	r2, [r3, #24]
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005566:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	6999      	ldr	r1, [r3, #24]
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	021a      	lsls	r2, r3, #8
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	430a      	orrs	r2, r1
 800557a:	619a      	str	r2, [r3, #24]
 800557c:	e040      	b.n	8005600 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2b08      	cmp	r3, #8
 8005582:	d11b      	bne.n	80055bc <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005594:	f000 fe96 	bl	80062c4 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	69da      	ldr	r2, [r3, #28]
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f022 020c 	bic.w	r2, r2, #12
 80055a6:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	69d9      	ldr	r1, [r3, #28]
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	689a      	ldr	r2, [r3, #8]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	430a      	orrs	r2, r1
 80055b8:	61da      	str	r2, [r3, #28]
 80055ba:	e021      	b.n	8005600 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2b0c      	cmp	r3, #12
 80055c0:	d11c      	bne.n	80055fc <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80055d2:	f000 feb3 	bl	800633c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	69da      	ldr	r2, [r3, #28]
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80055e4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	69d9      	ldr	r1, [r3, #28]
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	021a      	lsls	r2, r3, #8
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	430a      	orrs	r2, r1
 80055f8:	61da      	str	r2, [r3, #28]
 80055fa:	e001      	b.n	8005600 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2200      	movs	r2, #0
 8005604:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005608:	7dfb      	ldrb	r3, [r7, #23]
}
 800560a:	4618      	mov	r0, r3
 800560c:	3718      	adds	r7, #24
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}
	...

08005614 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b086      	sub	sp, #24
 8005618:	af00      	add	r7, sp, #0
 800561a:	60f8      	str	r0, [r7, #12]
 800561c:	60b9      	str	r1, [r7, #8]
 800561e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005620:	2300      	movs	r3, #0
 8005622:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800562a:	2b01      	cmp	r3, #1
 800562c:	d101      	bne.n	8005632 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800562e:	2302      	movs	r3, #2
 8005630:	e0ff      	b.n	8005832 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2201      	movs	r2, #1
 8005636:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2b14      	cmp	r3, #20
 800563e:	f200 80f0 	bhi.w	8005822 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005642:	a201      	add	r2, pc, #4	@ (adr r2, 8005648 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005648:	0800569d 	.word	0x0800569d
 800564c:	08005823 	.word	0x08005823
 8005650:	08005823 	.word	0x08005823
 8005654:	08005823 	.word	0x08005823
 8005658:	080056dd 	.word	0x080056dd
 800565c:	08005823 	.word	0x08005823
 8005660:	08005823 	.word	0x08005823
 8005664:	08005823 	.word	0x08005823
 8005668:	0800571f 	.word	0x0800571f
 800566c:	08005823 	.word	0x08005823
 8005670:	08005823 	.word	0x08005823
 8005674:	08005823 	.word	0x08005823
 8005678:	0800575f 	.word	0x0800575f
 800567c:	08005823 	.word	0x08005823
 8005680:	08005823 	.word	0x08005823
 8005684:	08005823 	.word	0x08005823
 8005688:	080057a1 	.word	0x080057a1
 800568c:	08005823 	.word	0x08005823
 8005690:	08005823 	.word	0x08005823
 8005694:	08005823 	.word	0x08005823
 8005698:	080057e1 	.word	0x080057e1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	68b9      	ldr	r1, [r7, #8]
 80056a2:	4618      	mov	r0, r3
 80056a4:	f000 fa70 	bl	8005b88 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	699a      	ldr	r2, [r3, #24]
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f042 0208 	orr.w	r2, r2, #8
 80056b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	699a      	ldr	r2, [r3, #24]
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f022 0204 	bic.w	r2, r2, #4
 80056c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	6999      	ldr	r1, [r3, #24]
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	691a      	ldr	r2, [r3, #16]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	430a      	orrs	r2, r1
 80056d8:	619a      	str	r2, [r3, #24]
      break;
 80056da:	e0a5      	b.n	8005828 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	68b9      	ldr	r1, [r7, #8]
 80056e2:	4618      	mov	r0, r3
 80056e4:	f000 fad6 	bl	8005c94 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	699a      	ldr	r2, [r3, #24]
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80056f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	699a      	ldr	r2, [r3, #24]
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005706:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	6999      	ldr	r1, [r3, #24]
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	691b      	ldr	r3, [r3, #16]
 8005712:	021a      	lsls	r2, r3, #8
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	430a      	orrs	r2, r1
 800571a:	619a      	str	r2, [r3, #24]
      break;
 800571c:	e084      	b.n	8005828 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	68b9      	ldr	r1, [r7, #8]
 8005724:	4618      	mov	r0, r3
 8005726:	f000 fb35 	bl	8005d94 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	69da      	ldr	r2, [r3, #28]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f042 0208 	orr.w	r2, r2, #8
 8005738:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	69da      	ldr	r2, [r3, #28]
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f022 0204 	bic.w	r2, r2, #4
 8005748:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	69d9      	ldr	r1, [r3, #28]
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	691a      	ldr	r2, [r3, #16]
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	430a      	orrs	r2, r1
 800575a:	61da      	str	r2, [r3, #28]
      break;
 800575c:	e064      	b.n	8005828 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	68b9      	ldr	r1, [r7, #8]
 8005764:	4618      	mov	r0, r3
 8005766:	f000 fb93 	bl	8005e90 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	69da      	ldr	r2, [r3, #28]
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005778:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	69da      	ldr	r2, [r3, #28]
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005788:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	69d9      	ldr	r1, [r3, #28]
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	691b      	ldr	r3, [r3, #16]
 8005794:	021a      	lsls	r2, r3, #8
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	430a      	orrs	r2, r1
 800579c:	61da      	str	r2, [r3, #28]
      break;
 800579e:	e043      	b.n	8005828 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	68b9      	ldr	r1, [r7, #8]
 80057a6:	4618      	mov	r0, r3
 80057a8:	f000 fbd6 	bl	8005f58 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f042 0208 	orr.w	r2, r2, #8
 80057ba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f022 0204 	bic.w	r2, r2, #4
 80057ca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	691a      	ldr	r2, [r3, #16]
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	430a      	orrs	r2, r1
 80057dc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80057de:	e023      	b.n	8005828 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	68b9      	ldr	r1, [r7, #8]
 80057e6:	4618      	mov	r0, r3
 80057e8:	f000 fc14 	bl	8006014 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80057fa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800580a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	691b      	ldr	r3, [r3, #16]
 8005816:	021a      	lsls	r2, r3, #8
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	430a      	orrs	r2, r1
 800581e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005820:	e002      	b.n	8005828 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8005822:	2301      	movs	r3, #1
 8005824:	75fb      	strb	r3, [r7, #23]
      break;
 8005826:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2200      	movs	r2, #0
 800582c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005830:	7dfb      	ldrb	r3, [r7, #23]
}
 8005832:	4618      	mov	r0, r3
 8005834:	3718      	adds	r7, #24
 8005836:	46bd      	mov	sp, r7
 8005838:	bd80      	pop	{r7, pc}
 800583a:	bf00      	nop

0800583c <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 800583c:	b480      	push	{r7}
 800583e:	b083      	sub	sp, #12
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
 8005844:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800584c:	2b01      	cmp	r3, #1
 800584e:	d101      	bne.n	8005854 <HAL_TIM_GenerateEvent+0x18>
 8005850:	2302      	movs	r3, #2
 8005852:	e014      	b.n	800587e <HAL_TIM_GenerateEvent+0x42>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2202      	movs	r2, #2
 8005860:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	683a      	ldr	r2, [r7, #0]
 800586a:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2200      	movs	r2, #0
 8005878:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800587c:	2300      	movs	r3, #0
}
 800587e:	4618      	mov	r0, r3
 8005880:	370c      	adds	r7, #12
 8005882:	46bd      	mov	sp, r7
 8005884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005888:	4770      	bx	lr

0800588a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800588a:	b580      	push	{r7, lr}
 800588c:	b084      	sub	sp, #16
 800588e:	af00      	add	r7, sp, #0
 8005890:	6078      	str	r0, [r7, #4]
 8005892:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005894:	2300      	movs	r3, #0
 8005896:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d101      	bne.n	80058a6 <HAL_TIM_ConfigClockSource+0x1c>
 80058a2:	2302      	movs	r3, #2
 80058a4:	e0b6      	b.n	8005a14 <HAL_TIM_ConfigClockSource+0x18a>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2201      	movs	r2, #1
 80058aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2202      	movs	r2, #2
 80058b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058c4:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80058c8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058ca:	68bb      	ldr	r3, [r7, #8]
 80058cc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80058d0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	68ba      	ldr	r2, [r7, #8]
 80058d8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058e2:	d03e      	beq.n	8005962 <HAL_TIM_ConfigClockSource+0xd8>
 80058e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058e8:	f200 8087 	bhi.w	80059fa <HAL_TIM_ConfigClockSource+0x170>
 80058ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058f0:	f000 8086 	beq.w	8005a00 <HAL_TIM_ConfigClockSource+0x176>
 80058f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058f8:	d87f      	bhi.n	80059fa <HAL_TIM_ConfigClockSource+0x170>
 80058fa:	2b70      	cmp	r3, #112	@ 0x70
 80058fc:	d01a      	beq.n	8005934 <HAL_TIM_ConfigClockSource+0xaa>
 80058fe:	2b70      	cmp	r3, #112	@ 0x70
 8005900:	d87b      	bhi.n	80059fa <HAL_TIM_ConfigClockSource+0x170>
 8005902:	2b60      	cmp	r3, #96	@ 0x60
 8005904:	d050      	beq.n	80059a8 <HAL_TIM_ConfigClockSource+0x11e>
 8005906:	2b60      	cmp	r3, #96	@ 0x60
 8005908:	d877      	bhi.n	80059fa <HAL_TIM_ConfigClockSource+0x170>
 800590a:	2b50      	cmp	r3, #80	@ 0x50
 800590c:	d03c      	beq.n	8005988 <HAL_TIM_ConfigClockSource+0xfe>
 800590e:	2b50      	cmp	r3, #80	@ 0x50
 8005910:	d873      	bhi.n	80059fa <HAL_TIM_ConfigClockSource+0x170>
 8005912:	2b40      	cmp	r3, #64	@ 0x40
 8005914:	d058      	beq.n	80059c8 <HAL_TIM_ConfigClockSource+0x13e>
 8005916:	2b40      	cmp	r3, #64	@ 0x40
 8005918:	d86f      	bhi.n	80059fa <HAL_TIM_ConfigClockSource+0x170>
 800591a:	2b30      	cmp	r3, #48	@ 0x30
 800591c:	d064      	beq.n	80059e8 <HAL_TIM_ConfigClockSource+0x15e>
 800591e:	2b30      	cmp	r3, #48	@ 0x30
 8005920:	d86b      	bhi.n	80059fa <HAL_TIM_ConfigClockSource+0x170>
 8005922:	2b20      	cmp	r3, #32
 8005924:	d060      	beq.n	80059e8 <HAL_TIM_ConfigClockSource+0x15e>
 8005926:	2b20      	cmp	r3, #32
 8005928:	d867      	bhi.n	80059fa <HAL_TIM_ConfigClockSource+0x170>
 800592a:	2b00      	cmp	r3, #0
 800592c:	d05c      	beq.n	80059e8 <HAL_TIM_ConfigClockSource+0x15e>
 800592e:	2b10      	cmp	r3, #16
 8005930:	d05a      	beq.n	80059e8 <HAL_TIM_ConfigClockSource+0x15e>
 8005932:	e062      	b.n	80059fa <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005944:	f000 fd52 	bl	80063ec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005956:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	68ba      	ldr	r2, [r7, #8]
 800595e:	609a      	str	r2, [r3, #8]
      break;
 8005960:	e04f      	b.n	8005a02 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005972:	f000 fd3b 	bl	80063ec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	689a      	ldr	r2, [r3, #8]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005984:	609a      	str	r2, [r3, #8]
      break;
 8005986:	e03c      	b.n	8005a02 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005994:	461a      	mov	r2, r3
 8005996:	f000 fbf9 	bl	800618c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	2150      	movs	r1, #80	@ 0x50
 80059a0:	4618      	mov	r0, r3
 80059a2:	f000 fd08 	bl	80063b6 <TIM_ITRx_SetConfig>
      break;
 80059a6:	e02c      	b.n	8005a02 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80059b4:	461a      	mov	r2, r3
 80059b6:	f000 fc55 	bl	8006264 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	2160      	movs	r1, #96	@ 0x60
 80059c0:	4618      	mov	r0, r3
 80059c2:	f000 fcf8 	bl	80063b6 <TIM_ITRx_SetConfig>
      break;
 80059c6:	e01c      	b.n	8005a02 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059d4:	461a      	mov	r2, r3
 80059d6:	f000 fbd9 	bl	800618c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	2140      	movs	r1, #64	@ 0x40
 80059e0:	4618      	mov	r0, r3
 80059e2:	f000 fce8 	bl	80063b6 <TIM_ITRx_SetConfig>
      break;
 80059e6:	e00c      	b.n	8005a02 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681a      	ldr	r2, [r3, #0]
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4619      	mov	r1, r3
 80059f2:	4610      	mov	r0, r2
 80059f4:	f000 fcdf 	bl	80063b6 <TIM_ITRx_SetConfig>
      break;
 80059f8:	e003      	b.n	8005a02 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	73fb      	strb	r3, [r7, #15]
      break;
 80059fe:	e000      	b.n	8005a02 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005a00:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2201      	movs	r2, #1
 8005a06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	3710      	adds	r7, #16
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}

08005a1c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b083      	sub	sp, #12
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005a24:	bf00      	nop
 8005a26:	370c      	adds	r7, #12
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr

08005a30 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b083      	sub	sp, #12
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a38:	bf00      	nop
 8005a3a:	370c      	adds	r7, #12
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a42:	4770      	bx	lr

08005a44 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b083      	sub	sp, #12
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a4c:	bf00      	nop
 8005a4e:	370c      	adds	r7, #12
 8005a50:	46bd      	mov	sp, r7
 8005a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a56:	4770      	bx	lr

08005a58 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a60:	bf00      	nop
 8005a62:	370c      	adds	r7, #12
 8005a64:	46bd      	mov	sp, r7
 8005a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6a:	4770      	bx	lr

08005a6c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b083      	sub	sp, #12
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a74:	bf00      	nop
 8005a76:	370c      	adds	r7, #12
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7e:	4770      	bx	lr

08005a80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a80:	b480      	push	{r7}
 8005a82:	b085      	sub	sp, #20
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
 8005a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	4a38      	ldr	r2, [pc, #224]	@ (8005b74 <TIM_Base_SetConfig+0xf4>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d007      	beq.n	8005aa8 <TIM_Base_SetConfig+0x28>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a9e:	d003      	beq.n	8005aa8 <TIM_Base_SetConfig+0x28>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	4a35      	ldr	r2, [pc, #212]	@ (8005b78 <TIM_Base_SetConfig+0xf8>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d108      	bne.n	8005aba <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005aae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	68fa      	ldr	r2, [r7, #12]
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	4a2d      	ldr	r2, [pc, #180]	@ (8005b74 <TIM_Base_SetConfig+0xf4>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d013      	beq.n	8005aea <TIM_Base_SetConfig+0x6a>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ac8:	d00f      	beq.n	8005aea <TIM_Base_SetConfig+0x6a>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a2a      	ldr	r2, [pc, #168]	@ (8005b78 <TIM_Base_SetConfig+0xf8>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d00b      	beq.n	8005aea <TIM_Base_SetConfig+0x6a>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	4a29      	ldr	r2, [pc, #164]	@ (8005b7c <TIM_Base_SetConfig+0xfc>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d007      	beq.n	8005aea <TIM_Base_SetConfig+0x6a>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	4a28      	ldr	r2, [pc, #160]	@ (8005b80 <TIM_Base_SetConfig+0x100>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d003      	beq.n	8005aea <TIM_Base_SetConfig+0x6a>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	4a27      	ldr	r2, [pc, #156]	@ (8005b84 <TIM_Base_SetConfig+0x104>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d108      	bne.n	8005afc <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005af0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	68db      	ldr	r3, [r3, #12]
 8005af6:	68fa      	ldr	r2, [r7, #12]
 8005af8:	4313      	orrs	r3, r2
 8005afa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	695b      	ldr	r3, [r3, #20]
 8005b06:	4313      	orrs	r3, r2
 8005b08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	68fa      	ldr	r2, [r7, #12]
 8005b0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	689a      	ldr	r2, [r3, #8]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	681a      	ldr	r2, [r3, #0]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	4a14      	ldr	r2, [pc, #80]	@ (8005b74 <TIM_Base_SetConfig+0xf4>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d00b      	beq.n	8005b40 <TIM_Base_SetConfig+0xc0>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	4a14      	ldr	r2, [pc, #80]	@ (8005b7c <TIM_Base_SetConfig+0xfc>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d007      	beq.n	8005b40 <TIM_Base_SetConfig+0xc0>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	4a13      	ldr	r2, [pc, #76]	@ (8005b80 <TIM_Base_SetConfig+0x100>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d003      	beq.n	8005b40 <TIM_Base_SetConfig+0xc0>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	4a12      	ldr	r2, [pc, #72]	@ (8005b84 <TIM_Base_SetConfig+0x104>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d103      	bne.n	8005b48 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	691a      	ldr	r2, [r3, #16]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	691b      	ldr	r3, [r3, #16]
 8005b52:	f003 0301 	and.w	r3, r3, #1
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	d105      	bne.n	8005b66 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	691b      	ldr	r3, [r3, #16]
 8005b5e:	f023 0201 	bic.w	r2, r3, #1
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	611a      	str	r2, [r3, #16]
  }
}
 8005b66:	bf00      	nop
 8005b68:	3714      	adds	r7, #20
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr
 8005b72:	bf00      	nop
 8005b74:	40012c00 	.word	0x40012c00
 8005b78:	40000400 	.word	0x40000400
 8005b7c:	40014000 	.word	0x40014000
 8005b80:	40014400 	.word	0x40014400
 8005b84:	40014800 	.word	0x40014800

08005b88 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b087      	sub	sp, #28
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
 8005b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6a1b      	ldr	r3, [r3, #32]
 8005b96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6a1b      	ldr	r3, [r3, #32]
 8005b9c:	f023 0201 	bic.w	r2, r3, #1
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	699b      	ldr	r3, [r3, #24]
 8005bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005bb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	f023 0303 	bic.w	r3, r3, #3
 8005bc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	68fa      	ldr	r2, [r7, #12]
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	f023 0302 	bic.w	r3, r3, #2
 8005bd4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	689b      	ldr	r3, [r3, #8]
 8005bda:	697a      	ldr	r2, [r7, #20]
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	4a28      	ldr	r2, [pc, #160]	@ (8005c84 <TIM_OC1_SetConfig+0xfc>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d00b      	beq.n	8005c00 <TIM_OC1_SetConfig+0x78>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	4a27      	ldr	r2, [pc, #156]	@ (8005c88 <TIM_OC1_SetConfig+0x100>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d007      	beq.n	8005c00 <TIM_OC1_SetConfig+0x78>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	4a26      	ldr	r2, [pc, #152]	@ (8005c8c <TIM_OC1_SetConfig+0x104>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d003      	beq.n	8005c00 <TIM_OC1_SetConfig+0x78>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	4a25      	ldr	r2, [pc, #148]	@ (8005c90 <TIM_OC1_SetConfig+0x108>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d10c      	bne.n	8005c1a <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	f023 0308 	bic.w	r3, r3, #8
 8005c06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	68db      	ldr	r3, [r3, #12]
 8005c0c:	697a      	ldr	r2, [r7, #20]
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	f023 0304 	bic.w	r3, r3, #4
 8005c18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	4a19      	ldr	r2, [pc, #100]	@ (8005c84 <TIM_OC1_SetConfig+0xfc>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d00b      	beq.n	8005c3a <TIM_OC1_SetConfig+0xb2>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	4a18      	ldr	r2, [pc, #96]	@ (8005c88 <TIM_OC1_SetConfig+0x100>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d007      	beq.n	8005c3a <TIM_OC1_SetConfig+0xb2>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	4a17      	ldr	r2, [pc, #92]	@ (8005c8c <TIM_OC1_SetConfig+0x104>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d003      	beq.n	8005c3a <TIM_OC1_SetConfig+0xb2>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	4a16      	ldr	r2, [pc, #88]	@ (8005c90 <TIM_OC1_SetConfig+0x108>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d111      	bne.n	8005c5e <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005c48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	695b      	ldr	r3, [r3, #20]
 8005c4e:	693a      	ldr	r2, [r7, #16]
 8005c50:	4313      	orrs	r3, r2
 8005c52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	699b      	ldr	r3, [r3, #24]
 8005c58:	693a      	ldr	r2, [r7, #16]
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	693a      	ldr	r2, [r7, #16]
 8005c62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	68fa      	ldr	r2, [r7, #12]
 8005c68:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	685a      	ldr	r2, [r3, #4]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	697a      	ldr	r2, [r7, #20]
 8005c76:	621a      	str	r2, [r3, #32]
}
 8005c78:	bf00      	nop
 8005c7a:	371c      	adds	r7, #28
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c82:	4770      	bx	lr
 8005c84:	40012c00 	.word	0x40012c00
 8005c88:	40014000 	.word	0x40014000
 8005c8c:	40014400 	.word	0x40014400
 8005c90:	40014800 	.word	0x40014800

08005c94 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c94:	b480      	push	{r7}
 8005c96:	b087      	sub	sp, #28
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
 8005c9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6a1b      	ldr	r3, [r3, #32]
 8005ca2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6a1b      	ldr	r3, [r3, #32]
 8005ca8:	f023 0210 	bic.w	r2, r3, #16
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	699b      	ldr	r3, [r3, #24]
 8005cba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005cc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005cc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	021b      	lsls	r3, r3, #8
 8005cd6:	68fa      	ldr	r2, [r7, #12]
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005cdc:	697b      	ldr	r3, [r7, #20]
 8005cde:	f023 0320 	bic.w	r3, r3, #32
 8005ce2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	689b      	ldr	r3, [r3, #8]
 8005ce8:	011b      	lsls	r3, r3, #4
 8005cea:	697a      	ldr	r2, [r7, #20]
 8005cec:	4313      	orrs	r3, r2
 8005cee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	4a24      	ldr	r2, [pc, #144]	@ (8005d84 <TIM_OC2_SetConfig+0xf0>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d10d      	bne.n	8005d14 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005cfe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	011b      	lsls	r3, r3, #4
 8005d06:	697a      	ldr	r2, [r7, #20]
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d12:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	4a1b      	ldr	r2, [pc, #108]	@ (8005d84 <TIM_OC2_SetConfig+0xf0>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d00b      	beq.n	8005d34 <TIM_OC2_SetConfig+0xa0>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	4a1a      	ldr	r2, [pc, #104]	@ (8005d88 <TIM_OC2_SetConfig+0xf4>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d007      	beq.n	8005d34 <TIM_OC2_SetConfig+0xa0>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	4a19      	ldr	r2, [pc, #100]	@ (8005d8c <TIM_OC2_SetConfig+0xf8>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d003      	beq.n	8005d34 <TIM_OC2_SetConfig+0xa0>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	4a18      	ldr	r2, [pc, #96]	@ (8005d90 <TIM_OC2_SetConfig+0xfc>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d113      	bne.n	8005d5c <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d3a:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d42:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	695b      	ldr	r3, [r3, #20]
 8005d48:	009b      	lsls	r3, r3, #2
 8005d4a:	693a      	ldr	r2, [r7, #16]
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	699b      	ldr	r3, [r3, #24]
 8005d54:	009b      	lsls	r3, r3, #2
 8005d56:	693a      	ldr	r2, [r7, #16]
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	693a      	ldr	r2, [r7, #16]
 8005d60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	68fa      	ldr	r2, [r7, #12]
 8005d66:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	685a      	ldr	r2, [r3, #4]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	697a      	ldr	r2, [r7, #20]
 8005d74:	621a      	str	r2, [r3, #32]
}
 8005d76:	bf00      	nop
 8005d78:	371c      	adds	r7, #28
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d80:	4770      	bx	lr
 8005d82:	bf00      	nop
 8005d84:	40012c00 	.word	0x40012c00
 8005d88:	40014000 	.word	0x40014000
 8005d8c:	40014400 	.word	0x40014400
 8005d90:	40014800 	.word	0x40014800

08005d94 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b087      	sub	sp, #28
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
 8005d9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a1b      	ldr	r3, [r3, #32]
 8005da2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6a1b      	ldr	r3, [r3, #32]
 8005da8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	69db      	ldr	r3, [r3, #28]
 8005dba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005dc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f023 0303 	bic.w	r3, r3, #3
 8005dce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	68fa      	ldr	r2, [r7, #12]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005de0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	689b      	ldr	r3, [r3, #8]
 8005de6:	021b      	lsls	r3, r3, #8
 8005de8:	697a      	ldr	r2, [r7, #20]
 8005dea:	4313      	orrs	r3, r2
 8005dec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	4a23      	ldr	r2, [pc, #140]	@ (8005e80 <TIM_OC3_SetConfig+0xec>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d10d      	bne.n	8005e12 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005dfc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	68db      	ldr	r3, [r3, #12]
 8005e02:	021b      	lsls	r3, r3, #8
 8005e04:	697a      	ldr	r2, [r7, #20]
 8005e06:	4313      	orrs	r3, r2
 8005e08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005e0a:	697b      	ldr	r3, [r7, #20]
 8005e0c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005e10:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	4a1a      	ldr	r2, [pc, #104]	@ (8005e80 <TIM_OC3_SetConfig+0xec>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d00b      	beq.n	8005e32 <TIM_OC3_SetConfig+0x9e>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	4a19      	ldr	r2, [pc, #100]	@ (8005e84 <TIM_OC3_SetConfig+0xf0>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d007      	beq.n	8005e32 <TIM_OC3_SetConfig+0x9e>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	4a18      	ldr	r2, [pc, #96]	@ (8005e88 <TIM_OC3_SetConfig+0xf4>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d003      	beq.n	8005e32 <TIM_OC3_SetConfig+0x9e>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	4a17      	ldr	r2, [pc, #92]	@ (8005e8c <TIM_OC3_SetConfig+0xf8>)
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d113      	bne.n	8005e5a <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005e38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e3a:	693b      	ldr	r3, [r7, #16]
 8005e3c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	695b      	ldr	r3, [r3, #20]
 8005e46:	011b      	lsls	r3, r3, #4
 8005e48:	693a      	ldr	r2, [r7, #16]
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	699b      	ldr	r3, [r3, #24]
 8005e52:	011b      	lsls	r3, r3, #4
 8005e54:	693a      	ldr	r2, [r7, #16]
 8005e56:	4313      	orrs	r3, r2
 8005e58:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	693a      	ldr	r2, [r7, #16]
 8005e5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	68fa      	ldr	r2, [r7, #12]
 8005e64:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	685a      	ldr	r2, [r3, #4]
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	697a      	ldr	r2, [r7, #20]
 8005e72:	621a      	str	r2, [r3, #32]
}
 8005e74:	bf00      	nop
 8005e76:	371c      	adds	r7, #28
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7e:	4770      	bx	lr
 8005e80:	40012c00 	.word	0x40012c00
 8005e84:	40014000 	.word	0x40014000
 8005e88:	40014400 	.word	0x40014400
 8005e8c:	40014800 	.word	0x40014800

08005e90 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b087      	sub	sp, #28
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6a1b      	ldr	r3, [r3, #32]
 8005e9e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6a1b      	ldr	r3, [r3, #32]
 8005ea4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	69db      	ldr	r3, [r3, #28]
 8005eb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005ebe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ec2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005eca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	021b      	lsls	r3, r3, #8
 8005ed2:	68fa      	ldr	r2, [r7, #12]
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005ed8:	693b      	ldr	r3, [r7, #16]
 8005eda:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005ede:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	689b      	ldr	r3, [r3, #8]
 8005ee4:	031b      	lsls	r3, r3, #12
 8005ee6:	693a      	ldr	r2, [r7, #16]
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	4a16      	ldr	r2, [pc, #88]	@ (8005f48 <TIM_OC4_SetConfig+0xb8>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d00b      	beq.n	8005f0c <TIM_OC4_SetConfig+0x7c>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	4a15      	ldr	r2, [pc, #84]	@ (8005f4c <TIM_OC4_SetConfig+0xbc>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d007      	beq.n	8005f0c <TIM_OC4_SetConfig+0x7c>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	4a14      	ldr	r2, [pc, #80]	@ (8005f50 <TIM_OC4_SetConfig+0xc0>)
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d003      	beq.n	8005f0c <TIM_OC4_SetConfig+0x7c>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	4a13      	ldr	r2, [pc, #76]	@ (8005f54 <TIM_OC4_SetConfig+0xc4>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d109      	bne.n	8005f20 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005f12:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	695b      	ldr	r3, [r3, #20]
 8005f18:	019b      	lsls	r3, r3, #6
 8005f1a:	697a      	ldr	r2, [r7, #20]
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	697a      	ldr	r2, [r7, #20]
 8005f24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	68fa      	ldr	r2, [r7, #12]
 8005f2a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	685a      	ldr	r2, [r3, #4]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	693a      	ldr	r2, [r7, #16]
 8005f38:	621a      	str	r2, [r3, #32]
}
 8005f3a:	bf00      	nop
 8005f3c:	371c      	adds	r7, #28
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f44:	4770      	bx	lr
 8005f46:	bf00      	nop
 8005f48:	40012c00 	.word	0x40012c00
 8005f4c:	40014000 	.word	0x40014000
 8005f50:	40014400 	.word	0x40014400
 8005f54:	40014800 	.word	0x40014800

08005f58 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b087      	sub	sp, #28
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6a1b      	ldr	r3, [r3, #32]
 8005f66:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6a1b      	ldr	r3, [r3, #32]
 8005f6c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	68fa      	ldr	r2, [r7, #12]
 8005f92:	4313      	orrs	r3, r2
 8005f94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005f96:	693b      	ldr	r3, [r7, #16]
 8005f98:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005f9c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	689b      	ldr	r3, [r3, #8]
 8005fa2:	041b      	lsls	r3, r3, #16
 8005fa4:	693a      	ldr	r2, [r7, #16]
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	4a15      	ldr	r2, [pc, #84]	@ (8006004 <TIM_OC5_SetConfig+0xac>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d00b      	beq.n	8005fca <TIM_OC5_SetConfig+0x72>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	4a14      	ldr	r2, [pc, #80]	@ (8006008 <TIM_OC5_SetConfig+0xb0>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d007      	beq.n	8005fca <TIM_OC5_SetConfig+0x72>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	4a13      	ldr	r2, [pc, #76]	@ (800600c <TIM_OC5_SetConfig+0xb4>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d003      	beq.n	8005fca <TIM_OC5_SetConfig+0x72>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	4a12      	ldr	r2, [pc, #72]	@ (8006010 <TIM_OC5_SetConfig+0xb8>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d109      	bne.n	8005fde <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fd0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	695b      	ldr	r3, [r3, #20]
 8005fd6:	021b      	lsls	r3, r3, #8
 8005fd8:	697a      	ldr	r2, [r7, #20]
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	697a      	ldr	r2, [r7, #20]
 8005fe2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	68fa      	ldr	r2, [r7, #12]
 8005fe8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	685a      	ldr	r2, [r3, #4]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	693a      	ldr	r2, [r7, #16]
 8005ff6:	621a      	str	r2, [r3, #32]
}
 8005ff8:	bf00      	nop
 8005ffa:	371c      	adds	r7, #28
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006002:	4770      	bx	lr
 8006004:	40012c00 	.word	0x40012c00
 8006008:	40014000 	.word	0x40014000
 800600c:	40014400 	.word	0x40014400
 8006010:	40014800 	.word	0x40014800

08006014 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006014:	b480      	push	{r7}
 8006016:	b087      	sub	sp, #28
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
 800601c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6a1b      	ldr	r3, [r3, #32]
 8006022:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6a1b      	ldr	r3, [r3, #32]
 8006028:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800603a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006042:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006046:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	021b      	lsls	r3, r3, #8
 800604e:	68fa      	ldr	r2, [r7, #12]
 8006050:	4313      	orrs	r3, r2
 8006052:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006054:	693b      	ldr	r3, [r7, #16]
 8006056:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800605a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	051b      	lsls	r3, r3, #20
 8006062:	693a      	ldr	r2, [r7, #16]
 8006064:	4313      	orrs	r3, r2
 8006066:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	4a16      	ldr	r2, [pc, #88]	@ (80060c4 <TIM_OC6_SetConfig+0xb0>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d00b      	beq.n	8006088 <TIM_OC6_SetConfig+0x74>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	4a15      	ldr	r2, [pc, #84]	@ (80060c8 <TIM_OC6_SetConfig+0xb4>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d007      	beq.n	8006088 <TIM_OC6_SetConfig+0x74>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	4a14      	ldr	r2, [pc, #80]	@ (80060cc <TIM_OC6_SetConfig+0xb8>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d003      	beq.n	8006088 <TIM_OC6_SetConfig+0x74>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	4a13      	ldr	r2, [pc, #76]	@ (80060d0 <TIM_OC6_SetConfig+0xbc>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d109      	bne.n	800609c <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006088:	697b      	ldr	r3, [r7, #20]
 800608a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800608e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	695b      	ldr	r3, [r3, #20]
 8006094:	029b      	lsls	r3, r3, #10
 8006096:	697a      	ldr	r2, [r7, #20]
 8006098:	4313      	orrs	r3, r2
 800609a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	697a      	ldr	r2, [r7, #20]
 80060a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	68fa      	ldr	r2, [r7, #12]
 80060a6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	685a      	ldr	r2, [r3, #4]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	693a      	ldr	r2, [r7, #16]
 80060b4:	621a      	str	r2, [r3, #32]
}
 80060b6:	bf00      	nop
 80060b8:	371c      	adds	r7, #28
 80060ba:	46bd      	mov	sp, r7
 80060bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c0:	4770      	bx	lr
 80060c2:	bf00      	nop
 80060c4:	40012c00 	.word	0x40012c00
 80060c8:	40014000 	.word	0x40014000
 80060cc:	40014400 	.word	0x40014400
 80060d0:	40014800 	.word	0x40014800

080060d4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80060d4:	b480      	push	{r7}
 80060d6:	b087      	sub	sp, #28
 80060d8:	af00      	add	r7, sp, #0
 80060da:	60f8      	str	r0, [r7, #12]
 80060dc:	60b9      	str	r1, [r7, #8]
 80060de:	607a      	str	r2, [r7, #4]
 80060e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	6a1b      	ldr	r3, [r3, #32]
 80060e6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	6a1b      	ldr	r3, [r3, #32]
 80060ec:	f023 0201 	bic.w	r2, r3, #1
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	699b      	ldr	r3, [r3, #24]
 80060f8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	4a20      	ldr	r2, [pc, #128]	@ (8006180 <TIM_TI1_SetConfig+0xac>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d00b      	beq.n	800611a <TIM_TI1_SetConfig+0x46>
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006108:	d007      	beq.n	800611a <TIM_TI1_SetConfig+0x46>
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	4a1d      	ldr	r2, [pc, #116]	@ (8006184 <TIM_TI1_SetConfig+0xb0>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d003      	beq.n	800611a <TIM_TI1_SetConfig+0x46>
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	4a1c      	ldr	r2, [pc, #112]	@ (8006188 <TIM_TI1_SetConfig+0xb4>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d101      	bne.n	800611e <TIM_TI1_SetConfig+0x4a>
 800611a:	2301      	movs	r3, #1
 800611c:	e000      	b.n	8006120 <TIM_TI1_SetConfig+0x4c>
 800611e:	2300      	movs	r3, #0
 8006120:	2b00      	cmp	r3, #0
 8006122:	d008      	beq.n	8006136 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006124:	697b      	ldr	r3, [r7, #20]
 8006126:	f023 0303 	bic.w	r3, r3, #3
 800612a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800612c:	697a      	ldr	r2, [r7, #20]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	4313      	orrs	r3, r2
 8006132:	617b      	str	r3, [r7, #20]
 8006134:	e003      	b.n	800613e <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	f043 0301 	orr.w	r3, r3, #1
 800613c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006144:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006146:	683b      	ldr	r3, [r7, #0]
 8006148:	011b      	lsls	r3, r3, #4
 800614a:	b2db      	uxtb	r3, r3
 800614c:	697a      	ldr	r2, [r7, #20]
 800614e:	4313      	orrs	r3, r2
 8006150:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006152:	693b      	ldr	r3, [r7, #16]
 8006154:	f023 030a 	bic.w	r3, r3, #10
 8006158:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	f003 030a 	and.w	r3, r3, #10
 8006160:	693a      	ldr	r2, [r7, #16]
 8006162:	4313      	orrs	r3, r2
 8006164:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	697a      	ldr	r2, [r7, #20]
 800616a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	693a      	ldr	r2, [r7, #16]
 8006170:	621a      	str	r2, [r3, #32]
}
 8006172:	bf00      	nop
 8006174:	371c      	adds	r7, #28
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr
 800617e:	bf00      	nop
 8006180:	40012c00 	.word	0x40012c00
 8006184:	40000400 	.word	0x40000400
 8006188:	40014000 	.word	0x40014000

0800618c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800618c:	b480      	push	{r7}
 800618e:	b087      	sub	sp, #28
 8006190:	af00      	add	r7, sp, #0
 8006192:	60f8      	str	r0, [r7, #12]
 8006194:	60b9      	str	r1, [r7, #8]
 8006196:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	6a1b      	ldr	r3, [r3, #32]
 800619c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	6a1b      	ldr	r3, [r3, #32]
 80061a2:	f023 0201 	bic.w	r2, r3, #1
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	699b      	ldr	r3, [r3, #24]
 80061ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80061b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	011b      	lsls	r3, r3, #4
 80061bc:	693a      	ldr	r2, [r7, #16]
 80061be:	4313      	orrs	r3, r2
 80061c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	f023 030a 	bic.w	r3, r3, #10
 80061c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80061ca:	697a      	ldr	r2, [r7, #20]
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	4313      	orrs	r3, r2
 80061d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	693a      	ldr	r2, [r7, #16]
 80061d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	697a      	ldr	r2, [r7, #20]
 80061dc:	621a      	str	r2, [r3, #32]
}
 80061de:	bf00      	nop
 80061e0:	371c      	adds	r7, #28
 80061e2:	46bd      	mov	sp, r7
 80061e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e8:	4770      	bx	lr

080061ea <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80061ea:	b480      	push	{r7}
 80061ec:	b087      	sub	sp, #28
 80061ee:	af00      	add	r7, sp, #0
 80061f0:	60f8      	str	r0, [r7, #12]
 80061f2:	60b9      	str	r1, [r7, #8]
 80061f4:	607a      	str	r2, [r7, #4]
 80061f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	6a1b      	ldr	r3, [r3, #32]
 80061fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	6a1b      	ldr	r3, [r3, #32]
 8006202:	f023 0210 	bic.w	r2, r3, #16
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	699b      	ldr	r3, [r3, #24]
 800620e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006216:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	021b      	lsls	r3, r3, #8
 800621c:	693a      	ldr	r2, [r7, #16]
 800621e:	4313      	orrs	r3, r2
 8006220:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006228:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	031b      	lsls	r3, r3, #12
 800622e:	b29b      	uxth	r3, r3
 8006230:	693a      	ldr	r2, [r7, #16]
 8006232:	4313      	orrs	r3, r2
 8006234:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800623c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	011b      	lsls	r3, r3, #4
 8006242:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006246:	697a      	ldr	r2, [r7, #20]
 8006248:	4313      	orrs	r3, r2
 800624a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	693a      	ldr	r2, [r7, #16]
 8006250:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	697a      	ldr	r2, [r7, #20]
 8006256:	621a      	str	r2, [r3, #32]
}
 8006258:	bf00      	nop
 800625a:	371c      	adds	r7, #28
 800625c:	46bd      	mov	sp, r7
 800625e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006262:	4770      	bx	lr

08006264 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006264:	b480      	push	{r7}
 8006266:	b087      	sub	sp, #28
 8006268:	af00      	add	r7, sp, #0
 800626a:	60f8      	str	r0, [r7, #12]
 800626c:	60b9      	str	r1, [r7, #8]
 800626e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	6a1b      	ldr	r3, [r3, #32]
 8006274:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	6a1b      	ldr	r3, [r3, #32]
 800627a:	f023 0210 	bic.w	r2, r3, #16
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	699b      	ldr	r3, [r3, #24]
 8006286:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006288:	693b      	ldr	r3, [r7, #16]
 800628a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800628e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	031b      	lsls	r3, r3, #12
 8006294:	693a      	ldr	r2, [r7, #16]
 8006296:	4313      	orrs	r3, r2
 8006298:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80062a0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	011b      	lsls	r3, r3, #4
 80062a6:	697a      	ldr	r2, [r7, #20]
 80062a8:	4313      	orrs	r3, r2
 80062aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	693a      	ldr	r2, [r7, #16]
 80062b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	697a      	ldr	r2, [r7, #20]
 80062b6:	621a      	str	r2, [r3, #32]
}
 80062b8:	bf00      	nop
 80062ba:	371c      	adds	r7, #28
 80062bc:	46bd      	mov	sp, r7
 80062be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c2:	4770      	bx	lr

080062c4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80062c4:	b480      	push	{r7}
 80062c6:	b087      	sub	sp, #28
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	60f8      	str	r0, [r7, #12]
 80062cc:	60b9      	str	r1, [r7, #8]
 80062ce:	607a      	str	r2, [r7, #4]
 80062d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	6a1b      	ldr	r3, [r3, #32]
 80062d6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	6a1b      	ldr	r3, [r3, #32]
 80062dc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	69db      	ldr	r3, [r3, #28]
 80062e8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80062ea:	693b      	ldr	r3, [r7, #16]
 80062ec:	f023 0303 	bic.w	r3, r3, #3
 80062f0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80062f2:	693a      	ldr	r2, [r7, #16]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	4313      	orrs	r3, r2
 80062f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80062fa:	693b      	ldr	r3, [r7, #16]
 80062fc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006300:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	011b      	lsls	r3, r3, #4
 8006306:	b2db      	uxtb	r3, r3
 8006308:	693a      	ldr	r2, [r7, #16]
 800630a:	4313      	orrs	r3, r2
 800630c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006314:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	021b      	lsls	r3, r3, #8
 800631a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800631e:	697a      	ldr	r2, [r7, #20]
 8006320:	4313      	orrs	r3, r2
 8006322:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	693a      	ldr	r2, [r7, #16]
 8006328:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	697a      	ldr	r2, [r7, #20]
 800632e:	621a      	str	r2, [r3, #32]
}
 8006330:	bf00      	nop
 8006332:	371c      	adds	r7, #28
 8006334:	46bd      	mov	sp, r7
 8006336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633a:	4770      	bx	lr

0800633c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800633c:	b480      	push	{r7}
 800633e:	b087      	sub	sp, #28
 8006340:	af00      	add	r7, sp, #0
 8006342:	60f8      	str	r0, [r7, #12]
 8006344:	60b9      	str	r1, [r7, #8]
 8006346:	607a      	str	r2, [r7, #4]
 8006348:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	6a1b      	ldr	r3, [r3, #32]
 800634e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	6a1b      	ldr	r3, [r3, #32]
 8006354:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	69db      	ldr	r3, [r3, #28]
 8006360:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006368:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	021b      	lsls	r3, r3, #8
 800636e:	693a      	ldr	r2, [r7, #16]
 8006370:	4313      	orrs	r3, r2
 8006372:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006374:	693b      	ldr	r3, [r7, #16]
 8006376:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800637a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	031b      	lsls	r3, r3, #12
 8006380:	b29b      	uxth	r3, r3
 8006382:	693a      	ldr	r2, [r7, #16]
 8006384:	4313      	orrs	r3, r2
 8006386:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800638e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	031b      	lsls	r3, r3, #12
 8006394:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8006398:	697a      	ldr	r2, [r7, #20]
 800639a:	4313      	orrs	r3, r2
 800639c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	693a      	ldr	r2, [r7, #16]
 80063a2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	697a      	ldr	r2, [r7, #20]
 80063a8:	621a      	str	r2, [r3, #32]
}
 80063aa:	bf00      	nop
 80063ac:	371c      	adds	r7, #28
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr

080063b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80063b6:	b480      	push	{r7}
 80063b8:	b085      	sub	sp, #20
 80063ba:	af00      	add	r7, sp, #0
 80063bc:	6078      	str	r0, [r7, #4]
 80063be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	689b      	ldr	r3, [r3, #8]
 80063c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80063ce:	683a      	ldr	r2, [r7, #0]
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	4313      	orrs	r3, r2
 80063d4:	f043 0307 	orr.w	r3, r3, #7
 80063d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	68fa      	ldr	r2, [r7, #12]
 80063de:	609a      	str	r2, [r3, #8]
}
 80063e0:	bf00      	nop
 80063e2:	3714      	adds	r7, #20
 80063e4:	46bd      	mov	sp, r7
 80063e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ea:	4770      	bx	lr

080063ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b087      	sub	sp, #28
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	60f8      	str	r0, [r7, #12]
 80063f4:	60b9      	str	r1, [r7, #8]
 80063f6:	607a      	str	r2, [r7, #4]
 80063f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	689b      	ldr	r3, [r3, #8]
 80063fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006400:	697b      	ldr	r3, [r7, #20]
 8006402:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006406:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	021a      	lsls	r2, r3, #8
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	431a      	orrs	r2, r3
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	4313      	orrs	r3, r2
 8006414:	697a      	ldr	r2, [r7, #20]
 8006416:	4313      	orrs	r3, r2
 8006418:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	697a      	ldr	r2, [r7, #20]
 800641e:	609a      	str	r2, [r3, #8]
}
 8006420:	bf00      	nop
 8006422:	371c      	adds	r7, #28
 8006424:	46bd      	mov	sp, r7
 8006426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642a:	4770      	bx	lr

0800642c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800642c:	b480      	push	{r7}
 800642e:	b087      	sub	sp, #28
 8006430:	af00      	add	r7, sp, #0
 8006432:	60f8      	str	r0, [r7, #12]
 8006434:	60b9      	str	r1, [r7, #8]
 8006436:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006438:	68bb      	ldr	r3, [r7, #8]
 800643a:	f003 031f 	and.w	r3, r3, #31
 800643e:	2201      	movs	r2, #1
 8006440:	fa02 f303 	lsl.w	r3, r2, r3
 8006444:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	6a1a      	ldr	r2, [r3, #32]
 800644a:	697b      	ldr	r3, [r7, #20]
 800644c:	43db      	mvns	r3, r3
 800644e:	401a      	ands	r2, r3
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	6a1a      	ldr	r2, [r3, #32]
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	f003 031f 	and.w	r3, r3, #31
 800645e:	6879      	ldr	r1, [r7, #4]
 8006460:	fa01 f303 	lsl.w	r3, r1, r3
 8006464:	431a      	orrs	r2, r3
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	621a      	str	r2, [r3, #32]
}
 800646a:	bf00      	nop
 800646c:	371c      	adds	r7, #28
 800646e:	46bd      	mov	sp, r7
 8006470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006474:	4770      	bx	lr
	...

08006478 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006478:	b480      	push	{r7}
 800647a:	b085      	sub	sp, #20
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
 8006480:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006488:	2b01      	cmp	r3, #1
 800648a:	d101      	bne.n	8006490 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800648c:	2302      	movs	r3, #2
 800648e:	e054      	b.n	800653a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2201      	movs	r2, #1
 8006494:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2202      	movs	r2, #2
 800649c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	685b      	ldr	r3, [r3, #4]
 80064a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	4a24      	ldr	r2, [pc, #144]	@ (8006548 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d108      	bne.n	80064cc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80064c0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	68fa      	ldr	r2, [r7, #12]
 80064c8:	4313      	orrs	r3, r2
 80064ca:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	68fa      	ldr	r2, [r7, #12]
 80064da:	4313      	orrs	r3, r2
 80064dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	68fa      	ldr	r2, [r7, #12]
 80064e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a17      	ldr	r2, [pc, #92]	@ (8006548 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d00e      	beq.n	800650e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064f8:	d009      	beq.n	800650e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4a13      	ldr	r2, [pc, #76]	@ (800654c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d004      	beq.n	800650e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	4a11      	ldr	r2, [pc, #68]	@ (8006550 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d10c      	bne.n	8006528 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006514:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	689b      	ldr	r3, [r3, #8]
 800651a:	68ba      	ldr	r2, [r7, #8]
 800651c:	4313      	orrs	r3, r2
 800651e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	68ba      	ldr	r2, [r7, #8]
 8006526:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2201      	movs	r2, #1
 800652c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2200      	movs	r2, #0
 8006534:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006538:	2300      	movs	r3, #0
}
 800653a:	4618      	mov	r0, r3
 800653c:	3714      	adds	r7, #20
 800653e:	46bd      	mov	sp, r7
 8006540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006544:	4770      	bx	lr
 8006546:	bf00      	nop
 8006548:	40012c00 	.word	0x40012c00
 800654c:	40000400 	.word	0x40000400
 8006550:	40014000 	.word	0x40014000

08006554 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006554:	b480      	push	{r7}
 8006556:	b083      	sub	sp, #12
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800655c:	bf00      	nop
 800655e:	370c      	adds	r7, #12
 8006560:	46bd      	mov	sp, r7
 8006562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006566:	4770      	bx	lr

08006568 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006568:	b480      	push	{r7}
 800656a:	b083      	sub	sp, #12
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006570:	bf00      	nop
 8006572:	370c      	adds	r7, #12
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr

0800657c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800657c:	b480      	push	{r7}
 800657e:	b083      	sub	sp, #12
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006584:	bf00      	nop
 8006586:	370c      	adds	r7, #12
 8006588:	46bd      	mov	sp, r7
 800658a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658e:	4770      	bx	lr

08006590 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b082      	sub	sp, #8
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d101      	bne.n	80065a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800659e:	2301      	movs	r3, #1
 80065a0:	e040      	b.n	8006624 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d106      	bne.n	80065b8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2200      	movs	r2, #0
 80065ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f7fa fb56 	bl	8000c64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2224      	movs	r2, #36	@ 0x24
 80065bc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	681a      	ldr	r2, [r3, #0]
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f022 0201 	bic.w	r2, r2, #1
 80065cc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d002      	beq.n	80065dc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	f000 fd28 	bl	800702c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80065dc:	6878      	ldr	r0, [r7, #4]
 80065de:	f000 fbef 	bl	8006dc0 <UART_SetConfig>
 80065e2:	4603      	mov	r3, r0
 80065e4:	2b01      	cmp	r3, #1
 80065e6:	d101      	bne.n	80065ec <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80065e8:	2301      	movs	r3, #1
 80065ea:	e01b      	b.n	8006624 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	685a      	ldr	r2, [r3, #4]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80065fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	689a      	ldr	r2, [r3, #8]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800660a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	681a      	ldr	r2, [r3, #0]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f042 0201 	orr.w	r2, r2, #1
 800661a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800661c:	6878      	ldr	r0, [r7, #4]
 800661e:	f000 fda7 	bl	8007170 <UART_CheckIdleState>
 8006622:	4603      	mov	r3, r0
}
 8006624:	4618      	mov	r0, r3
 8006626:	3708      	adds	r7, #8
 8006628:	46bd      	mov	sp, r7
 800662a:	bd80      	pop	{r7, pc}

0800662c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b08a      	sub	sp, #40	@ 0x28
 8006630:	af02      	add	r7, sp, #8
 8006632:	60f8      	str	r0, [r7, #12]
 8006634:	60b9      	str	r1, [r7, #8]
 8006636:	603b      	str	r3, [r7, #0]
 8006638:	4613      	mov	r3, r2
 800663a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006640:	2b20      	cmp	r3, #32
 8006642:	d177      	bne.n	8006734 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d002      	beq.n	8006650 <HAL_UART_Transmit+0x24>
 800664a:	88fb      	ldrh	r3, [r7, #6]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d101      	bne.n	8006654 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006650:	2301      	movs	r3, #1
 8006652:	e070      	b.n	8006736 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	2200      	movs	r2, #0
 8006658:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	2221      	movs	r2, #33	@ 0x21
 8006660:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006662:	f7fb fe5f 	bl	8002324 <HAL_GetTick>
 8006666:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	88fa      	ldrh	r2, [r7, #6]
 800666c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	88fa      	ldrh	r2, [r7, #6]
 8006674:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	689b      	ldr	r3, [r3, #8]
 800667c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006680:	d108      	bne.n	8006694 <HAL_UART_Transmit+0x68>
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	691b      	ldr	r3, [r3, #16]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d104      	bne.n	8006694 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800668a:	2300      	movs	r3, #0
 800668c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	61bb      	str	r3, [r7, #24]
 8006692:	e003      	b.n	800669c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006698:	2300      	movs	r3, #0
 800669a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800669c:	e02f      	b.n	80066fe <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	9300      	str	r3, [sp, #0]
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	2200      	movs	r2, #0
 80066a6:	2180      	movs	r1, #128	@ 0x80
 80066a8:	68f8      	ldr	r0, [r7, #12]
 80066aa:	f000 fe09 	bl	80072c0 <UART_WaitOnFlagUntilTimeout>
 80066ae:	4603      	mov	r3, r0
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d004      	beq.n	80066be <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	2220      	movs	r2, #32
 80066b8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80066ba:	2303      	movs	r3, #3
 80066bc:	e03b      	b.n	8006736 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80066be:	69fb      	ldr	r3, [r7, #28]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d10b      	bne.n	80066dc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80066c4:	69bb      	ldr	r3, [r7, #24]
 80066c6:	881a      	ldrh	r2, [r3, #0]
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80066d0:	b292      	uxth	r2, r2
 80066d2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80066d4:	69bb      	ldr	r3, [r7, #24]
 80066d6:	3302      	adds	r3, #2
 80066d8:	61bb      	str	r3, [r7, #24]
 80066da:	e007      	b.n	80066ec <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80066dc:	69fb      	ldr	r3, [r7, #28]
 80066de:	781a      	ldrb	r2, [r3, #0]
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80066e6:	69fb      	ldr	r3, [r7, #28]
 80066e8:	3301      	adds	r3, #1
 80066ea:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80066f2:	b29b      	uxth	r3, r3
 80066f4:	3b01      	subs	r3, #1
 80066f6:	b29a      	uxth	r2, r3
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006704:	b29b      	uxth	r3, r3
 8006706:	2b00      	cmp	r3, #0
 8006708:	d1c9      	bne.n	800669e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	9300      	str	r3, [sp, #0]
 800670e:	697b      	ldr	r3, [r7, #20]
 8006710:	2200      	movs	r2, #0
 8006712:	2140      	movs	r1, #64	@ 0x40
 8006714:	68f8      	ldr	r0, [r7, #12]
 8006716:	f000 fdd3 	bl	80072c0 <UART_WaitOnFlagUntilTimeout>
 800671a:	4603      	mov	r3, r0
 800671c:	2b00      	cmp	r3, #0
 800671e:	d004      	beq.n	800672a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	2220      	movs	r2, #32
 8006724:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006726:	2303      	movs	r3, #3
 8006728:	e005      	b.n	8006736 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2220      	movs	r2, #32
 800672e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006730:	2300      	movs	r3, #0
 8006732:	e000      	b.n	8006736 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006734:	2302      	movs	r3, #2
  }
}
 8006736:	4618      	mov	r0, r3
 8006738:	3720      	adds	r7, #32
 800673a:	46bd      	mov	sp, r7
 800673c:	bd80      	pop	{r7, pc}

0800673e <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800673e:	b580      	push	{r7, lr}
 8006740:	b08a      	sub	sp, #40	@ 0x28
 8006742:	af00      	add	r7, sp, #0
 8006744:	60f8      	str	r0, [r7, #12]
 8006746:	60b9      	str	r1, [r7, #8]
 8006748:	4613      	mov	r3, r2
 800674a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006752:	2b20      	cmp	r3, #32
 8006754:	d132      	bne.n	80067bc <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006756:	68bb      	ldr	r3, [r7, #8]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d002      	beq.n	8006762 <HAL_UART_Receive_IT+0x24>
 800675c:	88fb      	ldrh	r3, [r7, #6]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d101      	bne.n	8006766 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006762:	2301      	movs	r3, #1
 8006764:	e02b      	b.n	80067be <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2200      	movs	r2, #0
 800676a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	685b      	ldr	r3, [r3, #4]
 8006772:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006776:	2b00      	cmp	r3, #0
 8006778:	d018      	beq.n	80067ac <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006780:	697b      	ldr	r3, [r7, #20]
 8006782:	e853 3f00 	ldrex	r3, [r3]
 8006786:	613b      	str	r3, [r7, #16]
   return(result);
 8006788:	693b      	ldr	r3, [r7, #16]
 800678a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800678e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	461a      	mov	r2, r3
 8006796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006798:	623b      	str	r3, [r7, #32]
 800679a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800679c:	69f9      	ldr	r1, [r7, #28]
 800679e:	6a3a      	ldr	r2, [r7, #32]
 80067a0:	e841 2300 	strex	r3, r2, [r1]
 80067a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80067a6:	69bb      	ldr	r3, [r7, #24]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d1e6      	bne.n	800677a <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80067ac:	88fb      	ldrh	r3, [r7, #6]
 80067ae:	461a      	mov	r2, r3
 80067b0:	68b9      	ldr	r1, [r7, #8]
 80067b2:	68f8      	ldr	r0, [r7, #12]
 80067b4:	f000 fdf2 	bl	800739c <UART_Start_Receive_IT>
 80067b8:	4603      	mov	r3, r0
 80067ba:	e000      	b.n	80067be <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80067bc:	2302      	movs	r3, #2
  }
}
 80067be:	4618      	mov	r0, r3
 80067c0:	3728      	adds	r7, #40	@ 0x28
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}
	...

080067c8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b0ba      	sub	sp, #232	@ 0xe8
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	69db      	ldr	r3, [r3, #28]
 80067d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80067ee:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80067f2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80067f6:	4013      	ands	r3, r2
 80067f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80067fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006800:	2b00      	cmp	r3, #0
 8006802:	d115      	bne.n	8006830 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006804:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006808:	f003 0320 	and.w	r3, r3, #32
 800680c:	2b00      	cmp	r3, #0
 800680e:	d00f      	beq.n	8006830 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006810:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006814:	f003 0320 	and.w	r3, r3, #32
 8006818:	2b00      	cmp	r3, #0
 800681a:	d009      	beq.n	8006830 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006820:	2b00      	cmp	r3, #0
 8006822:	f000 82ab 	beq.w	8006d7c <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	4798      	blx	r3
      }
      return;
 800682e:	e2a5      	b.n	8006d7c <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006830:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006834:	2b00      	cmp	r3, #0
 8006836:	f000 8117 	beq.w	8006a68 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800683a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800683e:	f003 0301 	and.w	r3, r3, #1
 8006842:	2b00      	cmp	r3, #0
 8006844:	d106      	bne.n	8006854 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006846:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800684a:	4b85      	ldr	r3, [pc, #532]	@ (8006a60 <HAL_UART_IRQHandler+0x298>)
 800684c:	4013      	ands	r3, r2
 800684e:	2b00      	cmp	r3, #0
 8006850:	f000 810a 	beq.w	8006a68 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006854:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006858:	f003 0301 	and.w	r3, r3, #1
 800685c:	2b00      	cmp	r3, #0
 800685e:	d011      	beq.n	8006884 <HAL_UART_IRQHandler+0xbc>
 8006860:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006864:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006868:	2b00      	cmp	r3, #0
 800686a:	d00b      	beq.n	8006884 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	2201      	movs	r2, #1
 8006872:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800687a:	f043 0201 	orr.w	r2, r3, #1
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006884:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006888:	f003 0302 	and.w	r3, r3, #2
 800688c:	2b00      	cmp	r3, #0
 800688e:	d011      	beq.n	80068b4 <HAL_UART_IRQHandler+0xec>
 8006890:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006894:	f003 0301 	and.w	r3, r3, #1
 8006898:	2b00      	cmp	r3, #0
 800689a:	d00b      	beq.n	80068b4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	2202      	movs	r2, #2
 80068a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80068aa:	f043 0204 	orr.w	r2, r3, #4
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80068b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068b8:	f003 0304 	and.w	r3, r3, #4
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d011      	beq.n	80068e4 <HAL_UART_IRQHandler+0x11c>
 80068c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068c4:	f003 0301 	and.w	r3, r3, #1
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d00b      	beq.n	80068e4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	2204      	movs	r2, #4
 80068d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80068da:	f043 0202 	orr.w	r2, r3, #2
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80068e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068e8:	f003 0308 	and.w	r3, r3, #8
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d017      	beq.n	8006920 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80068f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068f4:	f003 0320 	and.w	r3, r3, #32
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d105      	bne.n	8006908 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80068fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006900:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006904:	2b00      	cmp	r3, #0
 8006906:	d00b      	beq.n	8006920 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	2208      	movs	r2, #8
 800690e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006916:	f043 0208 	orr.w	r2, r3, #8
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006920:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006924:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006928:	2b00      	cmp	r3, #0
 800692a:	d012      	beq.n	8006952 <HAL_UART_IRQHandler+0x18a>
 800692c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006930:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006934:	2b00      	cmp	r3, #0
 8006936:	d00c      	beq.n	8006952 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006940:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006948:	f043 0220 	orr.w	r2, r3, #32
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006958:	2b00      	cmp	r3, #0
 800695a:	f000 8211 	beq.w	8006d80 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800695e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006962:	f003 0320 	and.w	r3, r3, #32
 8006966:	2b00      	cmp	r3, #0
 8006968:	d00d      	beq.n	8006986 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800696a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800696e:	f003 0320 	and.w	r3, r3, #32
 8006972:	2b00      	cmp	r3, #0
 8006974:	d007      	beq.n	8006986 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800697a:	2b00      	cmp	r3, #0
 800697c:	d003      	beq.n	8006986 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006982:	6878      	ldr	r0, [r7, #4]
 8006984:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800698c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	689b      	ldr	r3, [r3, #8]
 8006996:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800699a:	2b40      	cmp	r3, #64	@ 0x40
 800699c:	d005      	beq.n	80069aa <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800699e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80069a2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d04f      	beq.n	8006a4a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	f000 fdbc 	bl	8007528 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	689b      	ldr	r3, [r3, #8]
 80069b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069ba:	2b40      	cmp	r3, #64	@ 0x40
 80069bc:	d141      	bne.n	8006a42 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	3308      	adds	r3, #8
 80069c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80069cc:	e853 3f00 	ldrex	r3, [r3]
 80069d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80069d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80069d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	3308      	adds	r3, #8
 80069e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80069ea:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80069ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80069f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80069fa:	e841 2300 	strex	r3, r2, [r1]
 80069fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006a02:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d1d9      	bne.n	80069be <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d013      	beq.n	8006a3a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a16:	4a13      	ldr	r2, [pc, #76]	@ (8006a64 <HAL_UART_IRQHandler+0x29c>)
 8006a18:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a1e:	4618      	mov	r0, r3
 8006a20:	f7fb fdff 	bl	8002622 <HAL_DMA_Abort_IT>
 8006a24:	4603      	mov	r3, r0
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d017      	beq.n	8006a5a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a30:	687a      	ldr	r2, [r7, #4]
 8006a32:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006a34:	4610      	mov	r0, r2
 8006a36:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a38:	e00f      	b.n	8006a5a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f7f9 fc66 	bl	800030c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a40:	e00b      	b.n	8006a5a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f7f9 fc62 	bl	800030c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a48:	e007      	b.n	8006a5a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	f7f9 fc5e 	bl	800030c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2200      	movs	r2, #0
 8006a54:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8006a58:	e192      	b.n	8006d80 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a5a:	bf00      	nop
    return;
 8006a5c:	e190      	b.n	8006d80 <HAL_UART_IRQHandler+0x5b8>
 8006a5e:	bf00      	nop
 8006a60:	04000120 	.word	0x04000120
 8006a64:	080075f1 	.word	0x080075f1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a6c:	2b01      	cmp	r3, #1
 8006a6e:	f040 814b 	bne.w	8006d08 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006a72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a76:	f003 0310 	and.w	r3, r3, #16
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	f000 8144 	beq.w	8006d08 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006a80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a84:	f003 0310 	and.w	r3, r3, #16
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	f000 813d 	beq.w	8006d08 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	2210      	movs	r2, #16
 8006a94:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	689b      	ldr	r3, [r3, #8]
 8006a9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006aa0:	2b40      	cmp	r3, #64	@ 0x40
 8006aa2:	f040 80b5 	bne.w	8006c10 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006ab2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	f000 8164 	beq.w	8006d84 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006ac2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006ac6:	429a      	cmp	r2, r3
 8006ac8:	f080 815c 	bcs.w	8006d84 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006ad2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ada:	699b      	ldr	r3, [r3, #24]
 8006adc:	2b20      	cmp	r3, #32
 8006ade:	f000 8086 	beq.w	8006bee <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aea:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006aee:	e853 3f00 	ldrex	r3, [r3]
 8006af2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006af6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006afa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006afe:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	461a      	mov	r2, r3
 8006b08:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006b0c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006b10:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b14:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006b18:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006b1c:	e841 2300 	strex	r3, r2, [r1]
 8006b20:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006b24:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d1da      	bne.n	8006ae2 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	3308      	adds	r3, #8
 8006b32:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b34:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006b36:	e853 3f00 	ldrex	r3, [r3]
 8006b3a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006b3c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006b3e:	f023 0301 	bic.w	r3, r3, #1
 8006b42:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	3308      	adds	r3, #8
 8006b4c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006b50:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006b54:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b56:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006b58:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006b5c:	e841 2300 	strex	r3, r2, [r1]
 8006b60:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006b62:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d1e1      	bne.n	8006b2c <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	3308      	adds	r3, #8
 8006b6e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b70:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006b72:	e853 3f00 	ldrex	r3, [r3]
 8006b76:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006b78:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006b7a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b7e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	3308      	adds	r3, #8
 8006b88:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006b8c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006b8e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b90:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006b92:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006b94:	e841 2300 	strex	r3, r2, [r1]
 8006b98:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006b9a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d1e3      	bne.n	8006b68 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2220      	movs	r2, #32
 8006ba4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2200      	movs	r2, #0
 8006bac:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006bb6:	e853 3f00 	ldrex	r3, [r3]
 8006bba:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006bbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006bbe:	f023 0310 	bic.w	r3, r3, #16
 8006bc2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	461a      	mov	r2, r3
 8006bcc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006bd0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006bd2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bd4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006bd6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006bd8:	e841 2300 	strex	r3, r2, [r1]
 8006bdc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006bde:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d1e4      	bne.n	8006bae <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006be8:	4618      	mov	r0, r3
 8006bea:	f7fb fcdc 	bl	80025a6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	2202      	movs	r2, #2
 8006bf2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006c00:	b29b      	uxth	r3, r3
 8006c02:	1ad3      	subs	r3, r2, r3
 8006c04:	b29b      	uxth	r3, r3
 8006c06:	4619      	mov	r1, r3
 8006c08:	6878      	ldr	r0, [r7, #4]
 8006c0a:	f000 f8cd 	bl	8006da8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006c0e:	e0b9      	b.n	8006d84 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006c1c:	b29b      	uxth	r3, r3
 8006c1e:	1ad3      	subs	r3, r2, r3
 8006c20:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006c2a:	b29b      	uxth	r3, r3
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	f000 80ab 	beq.w	8006d88 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8006c32:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	f000 80a6 	beq.w	8006d88 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c44:	e853 3f00 	ldrex	r3, [r3]
 8006c48:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006c4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c4c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006c50:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	461a      	mov	r2, r3
 8006c5a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006c5e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c60:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c62:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c64:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c66:	e841 2300 	strex	r3, r2, [r1]
 8006c6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006c6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d1e4      	bne.n	8006c3c <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	3308      	adds	r3, #8
 8006c78:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c7c:	e853 3f00 	ldrex	r3, [r3]
 8006c80:	623b      	str	r3, [r7, #32]
   return(result);
 8006c82:	6a3b      	ldr	r3, [r7, #32]
 8006c84:	f023 0301 	bic.w	r3, r3, #1
 8006c88:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	3308      	adds	r3, #8
 8006c92:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006c96:	633a      	str	r2, [r7, #48]	@ 0x30
 8006c98:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c9a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c9e:	e841 2300 	strex	r3, r2, [r1]
 8006ca2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006ca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d1e3      	bne.n	8006c72 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2220      	movs	r2, #32
 8006cae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2200      	movs	r2, #0
 8006cbc:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cc4:	693b      	ldr	r3, [r7, #16]
 8006cc6:	e853 3f00 	ldrex	r3, [r3]
 8006cca:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	f023 0310 	bic.w	r3, r3, #16
 8006cd2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	461a      	mov	r2, r3
 8006cdc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006ce0:	61fb      	str	r3, [r7, #28]
 8006ce2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ce4:	69b9      	ldr	r1, [r7, #24]
 8006ce6:	69fa      	ldr	r2, [r7, #28]
 8006ce8:	e841 2300 	strex	r3, r2, [r1]
 8006cec:	617b      	str	r3, [r7, #20]
   return(result);
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d1e4      	bne.n	8006cbe <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2202      	movs	r2, #2
 8006cf8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006cfa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006cfe:	4619      	mov	r1, r3
 8006d00:	6878      	ldr	r0, [r7, #4]
 8006d02:	f000 f851 	bl	8006da8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006d06:	e03f      	b.n	8006d88 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006d08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d0c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d00e      	beq.n	8006d32 <HAL_UART_IRQHandler+0x56a>
 8006d14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d18:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d008      	beq.n	8006d32 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006d28:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006d2a:	6878      	ldr	r0, [r7, #4]
 8006d2c:	f000 fe48 	bl	80079c0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006d30:	e02d      	b.n	8006d8e <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006d32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d00e      	beq.n	8006d5c <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006d3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d008      	beq.n	8006d5c <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d01c      	beq.n	8006d8c <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	4798      	blx	r3
    }
    return;
 8006d5a:	e017      	b.n	8006d8c <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006d5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d012      	beq.n	8006d8e <HAL_UART_IRQHandler+0x5c6>
 8006d68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d00c      	beq.n	8006d8e <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8006d74:	6878      	ldr	r0, [r7, #4]
 8006d76:	f000 fc51 	bl	800761c <UART_EndTransmit_IT>
    return;
 8006d7a:	e008      	b.n	8006d8e <HAL_UART_IRQHandler+0x5c6>
      return;
 8006d7c:	bf00      	nop
 8006d7e:	e006      	b.n	8006d8e <HAL_UART_IRQHandler+0x5c6>
    return;
 8006d80:	bf00      	nop
 8006d82:	e004      	b.n	8006d8e <HAL_UART_IRQHandler+0x5c6>
      return;
 8006d84:	bf00      	nop
 8006d86:	e002      	b.n	8006d8e <HAL_UART_IRQHandler+0x5c6>
      return;
 8006d88:	bf00      	nop
 8006d8a:	e000      	b.n	8006d8e <HAL_UART_IRQHandler+0x5c6>
    return;
 8006d8c:	bf00      	nop
  }

}
 8006d8e:	37e8      	adds	r7, #232	@ 0xe8
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}

08006d94 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006d94:	b480      	push	{r7}
 8006d96:	b083      	sub	sp, #12
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006d9c:	bf00      	nop
 8006d9e:	370c      	adds	r7, #12
 8006da0:	46bd      	mov	sp, r7
 8006da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da6:	4770      	bx	lr

08006da8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006da8:	b480      	push	{r7}
 8006daa:	b083      	sub	sp, #12
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
 8006db0:	460b      	mov	r3, r1
 8006db2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006db4:	bf00      	nop
 8006db6:	370c      	adds	r7, #12
 8006db8:	46bd      	mov	sp, r7
 8006dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbe:	4770      	bx	lr

08006dc0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b088      	sub	sp, #32
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006dc8:	2300      	movs	r3, #0
 8006dca:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	689a      	ldr	r2, [r3, #8]
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	691b      	ldr	r3, [r3, #16]
 8006dd4:	431a      	orrs	r2, r3
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	695b      	ldr	r3, [r3, #20]
 8006dda:	431a      	orrs	r2, r3
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	69db      	ldr	r3, [r3, #28]
 8006de0:	4313      	orrs	r3, r2
 8006de2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	681a      	ldr	r2, [r3, #0]
 8006dea:	4b8a      	ldr	r3, [pc, #552]	@ (8007014 <UART_SetConfig+0x254>)
 8006dec:	4013      	ands	r3, r2
 8006dee:	687a      	ldr	r2, [r7, #4]
 8006df0:	6812      	ldr	r2, [r2, #0]
 8006df2:	6979      	ldr	r1, [r7, #20]
 8006df4:	430b      	orrs	r3, r1
 8006df6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	68da      	ldr	r2, [r3, #12]
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	430a      	orrs	r2, r1
 8006e0c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	699b      	ldr	r3, [r3, #24]
 8006e12:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6a1b      	ldr	r3, [r3, #32]
 8006e18:	697a      	ldr	r2, [r7, #20]
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	689b      	ldr	r3, [r3, #8]
 8006e24:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	697a      	ldr	r2, [r7, #20]
 8006e2e:	430a      	orrs	r2, r1
 8006e30:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	4a78      	ldr	r2, [pc, #480]	@ (8007018 <UART_SetConfig+0x258>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d120      	bne.n	8006e7e <UART_SetConfig+0xbe>
 8006e3c:	4b77      	ldr	r3, [pc, #476]	@ (800701c <UART_SetConfig+0x25c>)
 8006e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e40:	f003 0303 	and.w	r3, r3, #3
 8006e44:	2b03      	cmp	r3, #3
 8006e46:	d817      	bhi.n	8006e78 <UART_SetConfig+0xb8>
 8006e48:	a201      	add	r2, pc, #4	@ (adr r2, 8006e50 <UART_SetConfig+0x90>)
 8006e4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e4e:	bf00      	nop
 8006e50:	08006e61 	.word	0x08006e61
 8006e54:	08006e6d 	.word	0x08006e6d
 8006e58:	08006e73 	.word	0x08006e73
 8006e5c:	08006e67 	.word	0x08006e67
 8006e60:	2300      	movs	r3, #0
 8006e62:	77fb      	strb	r3, [r7, #31]
 8006e64:	e01d      	b.n	8006ea2 <UART_SetConfig+0xe2>
 8006e66:	2302      	movs	r3, #2
 8006e68:	77fb      	strb	r3, [r7, #31]
 8006e6a:	e01a      	b.n	8006ea2 <UART_SetConfig+0xe2>
 8006e6c:	2304      	movs	r3, #4
 8006e6e:	77fb      	strb	r3, [r7, #31]
 8006e70:	e017      	b.n	8006ea2 <UART_SetConfig+0xe2>
 8006e72:	2308      	movs	r3, #8
 8006e74:	77fb      	strb	r3, [r7, #31]
 8006e76:	e014      	b.n	8006ea2 <UART_SetConfig+0xe2>
 8006e78:	2310      	movs	r3, #16
 8006e7a:	77fb      	strb	r3, [r7, #31]
 8006e7c:	e011      	b.n	8006ea2 <UART_SetConfig+0xe2>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4a67      	ldr	r2, [pc, #412]	@ (8007020 <UART_SetConfig+0x260>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d102      	bne.n	8006e8e <UART_SetConfig+0xce>
 8006e88:	2300      	movs	r3, #0
 8006e8a:	77fb      	strb	r3, [r7, #31]
 8006e8c:	e009      	b.n	8006ea2 <UART_SetConfig+0xe2>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4a64      	ldr	r2, [pc, #400]	@ (8007024 <UART_SetConfig+0x264>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d102      	bne.n	8006e9e <UART_SetConfig+0xde>
 8006e98:	2300      	movs	r3, #0
 8006e9a:	77fb      	strb	r3, [r7, #31]
 8006e9c:	e001      	b.n	8006ea2 <UART_SetConfig+0xe2>
 8006e9e:	2310      	movs	r3, #16
 8006ea0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	69db      	ldr	r3, [r3, #28]
 8006ea6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006eaa:	d15a      	bne.n	8006f62 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8006eac:	7ffb      	ldrb	r3, [r7, #31]
 8006eae:	2b08      	cmp	r3, #8
 8006eb0:	d827      	bhi.n	8006f02 <UART_SetConfig+0x142>
 8006eb2:	a201      	add	r2, pc, #4	@ (adr r2, 8006eb8 <UART_SetConfig+0xf8>)
 8006eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eb8:	08006edd 	.word	0x08006edd
 8006ebc:	08006ee5 	.word	0x08006ee5
 8006ec0:	08006eed 	.word	0x08006eed
 8006ec4:	08006f03 	.word	0x08006f03
 8006ec8:	08006ef3 	.word	0x08006ef3
 8006ecc:	08006f03 	.word	0x08006f03
 8006ed0:	08006f03 	.word	0x08006f03
 8006ed4:	08006f03 	.word	0x08006f03
 8006ed8:	08006efb 	.word	0x08006efb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006edc:	f7fd fd82 	bl	80049e4 <HAL_RCC_GetPCLK1Freq>
 8006ee0:	61b8      	str	r0, [r7, #24]
        break;
 8006ee2:	e013      	b.n	8006f0c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ee4:	f7fd fda0 	bl	8004a28 <HAL_RCC_GetPCLK2Freq>
 8006ee8:	61b8      	str	r0, [r7, #24]
        break;
 8006eea:	e00f      	b.n	8006f0c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006eec:	4b4e      	ldr	r3, [pc, #312]	@ (8007028 <UART_SetConfig+0x268>)
 8006eee:	61bb      	str	r3, [r7, #24]
        break;
 8006ef0:	e00c      	b.n	8006f0c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ef2:	f7fd fd17 	bl	8004924 <HAL_RCC_GetSysClockFreq>
 8006ef6:	61b8      	str	r0, [r7, #24]
        break;
 8006ef8:	e008      	b.n	8006f0c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006efa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006efe:	61bb      	str	r3, [r7, #24]
        break;
 8006f00:	e004      	b.n	8006f0c <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8006f02:	2300      	movs	r3, #0
 8006f04:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006f06:	2301      	movs	r3, #1
 8006f08:	77bb      	strb	r3, [r7, #30]
        break;
 8006f0a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006f0c:	69bb      	ldr	r3, [r7, #24]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d074      	beq.n	8006ffc <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006f12:	69bb      	ldr	r3, [r7, #24]
 8006f14:	005a      	lsls	r2, r3, #1
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	685b      	ldr	r3, [r3, #4]
 8006f1a:	085b      	lsrs	r3, r3, #1
 8006f1c:	441a      	add	r2, r3
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	685b      	ldr	r3, [r3, #4]
 8006f22:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f26:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f28:	693b      	ldr	r3, [r7, #16]
 8006f2a:	2b0f      	cmp	r3, #15
 8006f2c:	d916      	bls.n	8006f5c <UART_SetConfig+0x19c>
 8006f2e:	693b      	ldr	r3, [r7, #16]
 8006f30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f34:	d212      	bcs.n	8006f5c <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006f36:	693b      	ldr	r3, [r7, #16]
 8006f38:	b29b      	uxth	r3, r3
 8006f3a:	f023 030f 	bic.w	r3, r3, #15
 8006f3e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006f40:	693b      	ldr	r3, [r7, #16]
 8006f42:	085b      	lsrs	r3, r3, #1
 8006f44:	b29b      	uxth	r3, r3
 8006f46:	f003 0307 	and.w	r3, r3, #7
 8006f4a:	b29a      	uxth	r2, r3
 8006f4c:	89fb      	ldrh	r3, [r7, #14]
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	89fa      	ldrh	r2, [r7, #14]
 8006f58:	60da      	str	r2, [r3, #12]
 8006f5a:	e04f      	b.n	8006ffc <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006f5c:	2301      	movs	r3, #1
 8006f5e:	77bb      	strb	r3, [r7, #30]
 8006f60:	e04c      	b.n	8006ffc <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006f62:	7ffb      	ldrb	r3, [r7, #31]
 8006f64:	2b08      	cmp	r3, #8
 8006f66:	d828      	bhi.n	8006fba <UART_SetConfig+0x1fa>
 8006f68:	a201      	add	r2, pc, #4	@ (adr r2, 8006f70 <UART_SetConfig+0x1b0>)
 8006f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f6e:	bf00      	nop
 8006f70:	08006f95 	.word	0x08006f95
 8006f74:	08006f9d 	.word	0x08006f9d
 8006f78:	08006fa5 	.word	0x08006fa5
 8006f7c:	08006fbb 	.word	0x08006fbb
 8006f80:	08006fab 	.word	0x08006fab
 8006f84:	08006fbb 	.word	0x08006fbb
 8006f88:	08006fbb 	.word	0x08006fbb
 8006f8c:	08006fbb 	.word	0x08006fbb
 8006f90:	08006fb3 	.word	0x08006fb3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f94:	f7fd fd26 	bl	80049e4 <HAL_RCC_GetPCLK1Freq>
 8006f98:	61b8      	str	r0, [r7, #24]
        break;
 8006f9a:	e013      	b.n	8006fc4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f9c:	f7fd fd44 	bl	8004a28 <HAL_RCC_GetPCLK2Freq>
 8006fa0:	61b8      	str	r0, [r7, #24]
        break;
 8006fa2:	e00f      	b.n	8006fc4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006fa4:	4b20      	ldr	r3, [pc, #128]	@ (8007028 <UART_SetConfig+0x268>)
 8006fa6:	61bb      	str	r3, [r7, #24]
        break;
 8006fa8:	e00c      	b.n	8006fc4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006faa:	f7fd fcbb 	bl	8004924 <HAL_RCC_GetSysClockFreq>
 8006fae:	61b8      	str	r0, [r7, #24]
        break;
 8006fb0:	e008      	b.n	8006fc4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006fb2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006fb6:	61bb      	str	r3, [r7, #24]
        break;
 8006fb8:	e004      	b.n	8006fc4 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8006fba:	2300      	movs	r3, #0
 8006fbc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	77bb      	strb	r3, [r7, #30]
        break;
 8006fc2:	bf00      	nop
    }

    if (pclk != 0U)
 8006fc4:	69bb      	ldr	r3, [r7, #24]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d018      	beq.n	8006ffc <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	085a      	lsrs	r2, r3, #1
 8006fd0:	69bb      	ldr	r3, [r7, #24]
 8006fd2:	441a      	add	r2, r3
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	685b      	ldr	r3, [r3, #4]
 8006fd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fdc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006fde:	693b      	ldr	r3, [r7, #16]
 8006fe0:	2b0f      	cmp	r3, #15
 8006fe2:	d909      	bls.n	8006ff8 <UART_SetConfig+0x238>
 8006fe4:	693b      	ldr	r3, [r7, #16]
 8006fe6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006fea:	d205      	bcs.n	8006ff8 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006fec:	693b      	ldr	r3, [r7, #16]
 8006fee:	b29a      	uxth	r2, r3
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	60da      	str	r2, [r3, #12]
 8006ff6:	e001      	b.n	8006ffc <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2200      	movs	r2, #0
 8007000:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2200      	movs	r2, #0
 8007006:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007008:	7fbb      	ldrb	r3, [r7, #30]
}
 800700a:	4618      	mov	r0, r3
 800700c:	3720      	adds	r7, #32
 800700e:	46bd      	mov	sp, r7
 8007010:	bd80      	pop	{r7, pc}
 8007012:	bf00      	nop
 8007014:	efff69f3 	.word	0xefff69f3
 8007018:	40013800 	.word	0x40013800
 800701c:	40021000 	.word	0x40021000
 8007020:	40004400 	.word	0x40004400
 8007024:	40004800 	.word	0x40004800
 8007028:	007a1200 	.word	0x007a1200

0800702c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800702c:	b480      	push	{r7}
 800702e:	b083      	sub	sp, #12
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007038:	f003 0308 	and.w	r3, r3, #8
 800703c:	2b00      	cmp	r3, #0
 800703e:	d00a      	beq.n	8007056 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	685b      	ldr	r3, [r3, #4]
 8007046:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	430a      	orrs	r2, r1
 8007054:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800705a:	f003 0301 	and.w	r3, r3, #1
 800705e:	2b00      	cmp	r3, #0
 8007060:	d00a      	beq.n	8007078 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	685b      	ldr	r3, [r3, #4]
 8007068:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	430a      	orrs	r2, r1
 8007076:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800707c:	f003 0302 	and.w	r3, r3, #2
 8007080:	2b00      	cmp	r3, #0
 8007082:	d00a      	beq.n	800709a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	685b      	ldr	r3, [r3, #4]
 800708a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	430a      	orrs	r2, r1
 8007098:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800709e:	f003 0304 	and.w	r3, r3, #4
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d00a      	beq.n	80070bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	430a      	orrs	r2, r1
 80070ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070c0:	f003 0310 	and.w	r3, r3, #16
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d00a      	beq.n	80070de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	689b      	ldr	r3, [r3, #8]
 80070ce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	430a      	orrs	r2, r1
 80070dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070e2:	f003 0320 	and.w	r3, r3, #32
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d00a      	beq.n	8007100 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	689b      	ldr	r3, [r3, #8]
 80070f0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	430a      	orrs	r2, r1
 80070fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007104:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007108:	2b00      	cmp	r3, #0
 800710a:	d01a      	beq.n	8007142 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	430a      	orrs	r2, r1
 8007120:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007126:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800712a:	d10a      	bne.n	8007142 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	685b      	ldr	r3, [r3, #4]
 8007132:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	430a      	orrs	r2, r1
 8007140:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007146:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800714a:	2b00      	cmp	r3, #0
 800714c:	d00a      	beq.n	8007164 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	430a      	orrs	r2, r1
 8007162:	605a      	str	r2, [r3, #4]
  }
}
 8007164:	bf00      	nop
 8007166:	370c      	adds	r7, #12
 8007168:	46bd      	mov	sp, r7
 800716a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716e:	4770      	bx	lr

08007170 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b098      	sub	sp, #96	@ 0x60
 8007174:	af02      	add	r7, sp, #8
 8007176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2200      	movs	r2, #0
 800717c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007180:	f7fb f8d0 	bl	8002324 <HAL_GetTick>
 8007184:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f003 0308 	and.w	r3, r3, #8
 8007190:	2b08      	cmp	r3, #8
 8007192:	d12e      	bne.n	80071f2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007194:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007198:	9300      	str	r3, [sp, #0]
 800719a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800719c:	2200      	movs	r2, #0
 800719e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80071a2:	6878      	ldr	r0, [r7, #4]
 80071a4:	f000 f88c 	bl	80072c0 <UART_WaitOnFlagUntilTimeout>
 80071a8:	4603      	mov	r3, r0
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d021      	beq.n	80071f2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071b6:	e853 3f00 	ldrex	r3, [r3]
 80071ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80071bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80071c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	461a      	mov	r2, r3
 80071ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80071cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80071ce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80071d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80071d4:	e841 2300 	strex	r3, r2, [r1]
 80071d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80071da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d1e6      	bne.n	80071ae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2220      	movs	r2, #32
 80071e4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2200      	movs	r2, #0
 80071ea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80071ee:	2303      	movs	r3, #3
 80071f0:	e062      	b.n	80072b8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f003 0304 	and.w	r3, r3, #4
 80071fc:	2b04      	cmp	r3, #4
 80071fe:	d149      	bne.n	8007294 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007200:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007204:	9300      	str	r3, [sp, #0]
 8007206:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007208:	2200      	movs	r2, #0
 800720a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f000 f856 	bl	80072c0 <UART_WaitOnFlagUntilTimeout>
 8007214:	4603      	mov	r3, r0
 8007216:	2b00      	cmp	r3, #0
 8007218:	d03c      	beq.n	8007294 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007222:	e853 3f00 	ldrex	r3, [r3]
 8007226:	623b      	str	r3, [r7, #32]
   return(result);
 8007228:	6a3b      	ldr	r3, [r7, #32]
 800722a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800722e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	461a      	mov	r2, r3
 8007236:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007238:	633b      	str	r3, [r7, #48]	@ 0x30
 800723a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800723c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800723e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007240:	e841 2300 	strex	r3, r2, [r1]
 8007244:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007248:	2b00      	cmp	r3, #0
 800724a:	d1e6      	bne.n	800721a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	3308      	adds	r3, #8
 8007252:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007254:	693b      	ldr	r3, [r7, #16]
 8007256:	e853 3f00 	ldrex	r3, [r3]
 800725a:	60fb      	str	r3, [r7, #12]
   return(result);
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	f023 0301 	bic.w	r3, r3, #1
 8007262:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	3308      	adds	r3, #8
 800726a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800726c:	61fa      	str	r2, [r7, #28]
 800726e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007270:	69b9      	ldr	r1, [r7, #24]
 8007272:	69fa      	ldr	r2, [r7, #28]
 8007274:	e841 2300 	strex	r3, r2, [r1]
 8007278:	617b      	str	r3, [r7, #20]
   return(result);
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d1e5      	bne.n	800724c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2220      	movs	r2, #32
 8007284:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2200      	movs	r2, #0
 800728c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007290:	2303      	movs	r3, #3
 8007292:	e011      	b.n	80072b8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2220      	movs	r2, #32
 8007298:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2220      	movs	r2, #32
 800729e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2200      	movs	r2, #0
 80072a6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2200      	movs	r2, #0
 80072ac:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2200      	movs	r2, #0
 80072b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80072b6:	2300      	movs	r3, #0
}
 80072b8:	4618      	mov	r0, r3
 80072ba:	3758      	adds	r7, #88	@ 0x58
 80072bc:	46bd      	mov	sp, r7
 80072be:	bd80      	pop	{r7, pc}

080072c0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b084      	sub	sp, #16
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	60f8      	str	r0, [r7, #12]
 80072c8:	60b9      	str	r1, [r7, #8]
 80072ca:	603b      	str	r3, [r7, #0]
 80072cc:	4613      	mov	r3, r2
 80072ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072d0:	e04f      	b.n	8007372 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80072d2:	69bb      	ldr	r3, [r7, #24]
 80072d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072d8:	d04b      	beq.n	8007372 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072da:	f7fb f823 	bl	8002324 <HAL_GetTick>
 80072de:	4602      	mov	r2, r0
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	1ad3      	subs	r3, r2, r3
 80072e4:	69ba      	ldr	r2, [r7, #24]
 80072e6:	429a      	cmp	r2, r3
 80072e8:	d302      	bcc.n	80072f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80072ea:	69bb      	ldr	r3, [r7, #24]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d101      	bne.n	80072f4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80072f0:	2303      	movs	r3, #3
 80072f2:	e04e      	b.n	8007392 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f003 0304 	and.w	r3, r3, #4
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d037      	beq.n	8007372 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	2b80      	cmp	r3, #128	@ 0x80
 8007306:	d034      	beq.n	8007372 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	2b40      	cmp	r3, #64	@ 0x40
 800730c:	d031      	beq.n	8007372 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	69db      	ldr	r3, [r3, #28]
 8007314:	f003 0308 	and.w	r3, r3, #8
 8007318:	2b08      	cmp	r3, #8
 800731a:	d110      	bne.n	800733e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	2208      	movs	r2, #8
 8007322:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007324:	68f8      	ldr	r0, [r7, #12]
 8007326:	f000 f8ff 	bl	8007528 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	2208      	movs	r2, #8
 800732e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	2200      	movs	r2, #0
 8007336:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800733a:	2301      	movs	r3, #1
 800733c:	e029      	b.n	8007392 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	69db      	ldr	r3, [r3, #28]
 8007344:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007348:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800734c:	d111      	bne.n	8007372 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007356:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007358:	68f8      	ldr	r0, [r7, #12]
 800735a:	f000 f8e5 	bl	8007528 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	2220      	movs	r2, #32
 8007362:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	2200      	movs	r2, #0
 800736a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800736e:	2303      	movs	r3, #3
 8007370:	e00f      	b.n	8007392 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	69da      	ldr	r2, [r3, #28]
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	4013      	ands	r3, r2
 800737c:	68ba      	ldr	r2, [r7, #8]
 800737e:	429a      	cmp	r2, r3
 8007380:	bf0c      	ite	eq
 8007382:	2301      	moveq	r3, #1
 8007384:	2300      	movne	r3, #0
 8007386:	b2db      	uxtb	r3, r3
 8007388:	461a      	mov	r2, r3
 800738a:	79fb      	ldrb	r3, [r7, #7]
 800738c:	429a      	cmp	r2, r3
 800738e:	d0a0      	beq.n	80072d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007390:	2300      	movs	r3, #0
}
 8007392:	4618      	mov	r0, r3
 8007394:	3710      	adds	r7, #16
 8007396:	46bd      	mov	sp, r7
 8007398:	bd80      	pop	{r7, pc}
	...

0800739c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800739c:	b480      	push	{r7}
 800739e:	b097      	sub	sp, #92	@ 0x5c
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	60f8      	str	r0, [r7, #12]
 80073a4:	60b9      	str	r1, [r7, #8]
 80073a6:	4613      	mov	r3, r2
 80073a8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	68ba      	ldr	r2, [r7, #8]
 80073ae:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	88fa      	ldrh	r2, [r7, #6]
 80073b4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	88fa      	ldrh	r2, [r7, #6]
 80073bc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	2200      	movs	r2, #0
 80073c4:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	689b      	ldr	r3, [r3, #8]
 80073ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073ce:	d10e      	bne.n	80073ee <UART_Start_Receive_IT+0x52>
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	691b      	ldr	r3, [r3, #16]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d105      	bne.n	80073e4 <UART_Start_Receive_IT+0x48>
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80073de:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80073e2:	e02d      	b.n	8007440 <UART_Start_Receive_IT+0xa4>
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	22ff      	movs	r2, #255	@ 0xff
 80073e8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80073ec:	e028      	b.n	8007440 <UART_Start_Receive_IT+0xa4>
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	689b      	ldr	r3, [r3, #8]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d10d      	bne.n	8007412 <UART_Start_Receive_IT+0x76>
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	691b      	ldr	r3, [r3, #16]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d104      	bne.n	8007408 <UART_Start_Receive_IT+0x6c>
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	22ff      	movs	r2, #255	@ 0xff
 8007402:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007406:	e01b      	b.n	8007440 <UART_Start_Receive_IT+0xa4>
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	227f      	movs	r2, #127	@ 0x7f
 800740c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007410:	e016      	b.n	8007440 <UART_Start_Receive_IT+0xa4>
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	689b      	ldr	r3, [r3, #8]
 8007416:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800741a:	d10d      	bne.n	8007438 <UART_Start_Receive_IT+0x9c>
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	691b      	ldr	r3, [r3, #16]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d104      	bne.n	800742e <UART_Start_Receive_IT+0x92>
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	227f      	movs	r2, #127	@ 0x7f
 8007428:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800742c:	e008      	b.n	8007440 <UART_Start_Receive_IT+0xa4>
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	223f      	movs	r2, #63	@ 0x3f
 8007432:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007436:	e003      	b.n	8007440 <UART_Start_Receive_IT+0xa4>
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2200      	movs	r2, #0
 800743c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	2200      	movs	r2, #0
 8007444:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	2222      	movs	r2, #34	@ 0x22
 800744c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	3308      	adds	r3, #8
 8007456:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007458:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800745a:	e853 3f00 	ldrex	r3, [r3]
 800745e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007460:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007462:	f043 0301 	orr.w	r3, r3, #1
 8007466:	657b      	str	r3, [r7, #84]	@ 0x54
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	3308      	adds	r3, #8
 800746e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007470:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007472:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007474:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007476:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007478:	e841 2300 	strex	r3, r2, [r1]
 800747c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800747e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007480:	2b00      	cmp	r3, #0
 8007482:	d1e5      	bne.n	8007450 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	689b      	ldr	r3, [r3, #8]
 8007488:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800748c:	d107      	bne.n	800749e <UART_Start_Receive_IT+0x102>
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	691b      	ldr	r3, [r3, #16]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d103      	bne.n	800749e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	4a21      	ldr	r2, [pc, #132]	@ (8007520 <UART_Start_Receive_IT+0x184>)
 800749a:	669a      	str	r2, [r3, #104]	@ 0x68
 800749c:	e002      	b.n	80074a4 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	4a20      	ldr	r2, [pc, #128]	@ (8007524 <UART_Start_Receive_IT+0x188>)
 80074a2:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	691b      	ldr	r3, [r3, #16]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d019      	beq.n	80074e0 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074b4:	e853 3f00 	ldrex	r3, [r3]
 80074b8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80074ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074bc:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80074c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	461a      	mov	r2, r3
 80074c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80074cc:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ce:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80074d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80074d2:	e841 2300 	strex	r3, r2, [r1]
 80074d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80074d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d1e6      	bne.n	80074ac <UART_Start_Receive_IT+0x110>
 80074de:	e018      	b.n	8007512 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	e853 3f00 	ldrex	r3, [r3]
 80074ec:	613b      	str	r3, [r7, #16]
   return(result);
 80074ee:	693b      	ldr	r3, [r7, #16]
 80074f0:	f043 0320 	orr.w	r3, r3, #32
 80074f4:	653b      	str	r3, [r7, #80]	@ 0x50
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	461a      	mov	r2, r3
 80074fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80074fe:	623b      	str	r3, [r7, #32]
 8007500:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007502:	69f9      	ldr	r1, [r7, #28]
 8007504:	6a3a      	ldr	r2, [r7, #32]
 8007506:	e841 2300 	strex	r3, r2, [r1]
 800750a:	61bb      	str	r3, [r7, #24]
   return(result);
 800750c:	69bb      	ldr	r3, [r7, #24]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d1e6      	bne.n	80074e0 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8007512:	2300      	movs	r3, #0
}
 8007514:	4618      	mov	r0, r3
 8007516:	375c      	adds	r7, #92	@ 0x5c
 8007518:	46bd      	mov	sp, r7
 800751a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751e:	4770      	bx	lr
 8007520:	08007819 	.word	0x08007819
 8007524:	08007671 	.word	0x08007671

08007528 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007528:	b480      	push	{r7}
 800752a:	b095      	sub	sp, #84	@ 0x54
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007536:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007538:	e853 3f00 	ldrex	r3, [r3]
 800753c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800753e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007540:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007544:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	461a      	mov	r2, r3
 800754c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800754e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007550:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007552:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007554:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007556:	e841 2300 	strex	r3, r2, [r1]
 800755a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800755c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800755e:	2b00      	cmp	r3, #0
 8007560:	d1e6      	bne.n	8007530 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	3308      	adds	r3, #8
 8007568:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800756a:	6a3b      	ldr	r3, [r7, #32]
 800756c:	e853 3f00 	ldrex	r3, [r3]
 8007570:	61fb      	str	r3, [r7, #28]
   return(result);
 8007572:	69fb      	ldr	r3, [r7, #28]
 8007574:	f023 0301 	bic.w	r3, r3, #1
 8007578:	64bb      	str	r3, [r7, #72]	@ 0x48
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	3308      	adds	r3, #8
 8007580:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007582:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007584:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007586:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007588:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800758a:	e841 2300 	strex	r3, r2, [r1]
 800758e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007592:	2b00      	cmp	r3, #0
 8007594:	d1e5      	bne.n	8007562 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800759a:	2b01      	cmp	r3, #1
 800759c:	d118      	bne.n	80075d0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	e853 3f00 	ldrex	r3, [r3]
 80075aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	f023 0310 	bic.w	r3, r3, #16
 80075b2:	647b      	str	r3, [r7, #68]	@ 0x44
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	461a      	mov	r2, r3
 80075ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80075bc:	61bb      	str	r3, [r7, #24]
 80075be:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075c0:	6979      	ldr	r1, [r7, #20]
 80075c2:	69ba      	ldr	r2, [r7, #24]
 80075c4:	e841 2300 	strex	r3, r2, [r1]
 80075c8:	613b      	str	r3, [r7, #16]
   return(result);
 80075ca:	693b      	ldr	r3, [r7, #16]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d1e6      	bne.n	800759e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2220      	movs	r2, #32
 80075d4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2200      	movs	r2, #0
 80075dc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2200      	movs	r2, #0
 80075e2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80075e4:	bf00      	nop
 80075e6:	3754      	adds	r7, #84	@ 0x54
 80075e8:	46bd      	mov	sp, r7
 80075ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ee:	4770      	bx	lr

080075f0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b084      	sub	sp, #16
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075fc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	2200      	movs	r2, #0
 8007602:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	2200      	movs	r2, #0
 800760a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800760e:	68f8      	ldr	r0, [r7, #12]
 8007610:	f7f8 fe7c 	bl	800030c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007614:	bf00      	nop
 8007616:	3710      	adds	r7, #16
 8007618:	46bd      	mov	sp, r7
 800761a:	bd80      	pop	{r7, pc}

0800761c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b088      	sub	sp, #32
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	e853 3f00 	ldrex	r3, [r3]
 8007630:	60bb      	str	r3, [r7, #8]
   return(result);
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007638:	61fb      	str	r3, [r7, #28]
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	461a      	mov	r2, r3
 8007640:	69fb      	ldr	r3, [r7, #28]
 8007642:	61bb      	str	r3, [r7, #24]
 8007644:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007646:	6979      	ldr	r1, [r7, #20]
 8007648:	69ba      	ldr	r2, [r7, #24]
 800764a:	e841 2300 	strex	r3, r2, [r1]
 800764e:	613b      	str	r3, [r7, #16]
   return(result);
 8007650:	693b      	ldr	r3, [r7, #16]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d1e6      	bne.n	8007624 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2220      	movs	r2, #32
 800765a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2200      	movs	r2, #0
 8007660:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007662:	6878      	ldr	r0, [r7, #4]
 8007664:	f7ff fb96 	bl	8006d94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007668:	bf00      	nop
 800766a:	3720      	adds	r7, #32
 800766c:	46bd      	mov	sp, r7
 800766e:	bd80      	pop	{r7, pc}

08007670 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007670:	b580      	push	{r7, lr}
 8007672:	b09c      	sub	sp, #112	@ 0x70
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800767e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007688:	2b22      	cmp	r3, #34	@ 0x22
 800768a:	f040 80b9 	bne.w	8007800 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007694:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007698:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800769c:	b2d9      	uxtb	r1, r3
 800769e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80076a2:	b2da      	uxtb	r2, r3
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076a8:	400a      	ands	r2, r1
 80076aa:	b2d2      	uxtb	r2, r2
 80076ac:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076b2:	1c5a      	adds	r2, r3, #1
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80076be:	b29b      	uxth	r3, r3
 80076c0:	3b01      	subs	r3, #1
 80076c2:	b29a      	uxth	r2, r3
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80076d0:	b29b      	uxth	r3, r3
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	f040 809c 	bne.w	8007810 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076e0:	e853 3f00 	ldrex	r3, [r3]
 80076e4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80076e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80076e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	461a      	mov	r2, r3
 80076f4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80076f6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80076f8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076fa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80076fc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80076fe:	e841 2300 	strex	r3, r2, [r1]
 8007702:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007704:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007706:	2b00      	cmp	r3, #0
 8007708:	d1e6      	bne.n	80076d8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	3308      	adds	r3, #8
 8007710:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007714:	e853 3f00 	ldrex	r3, [r3]
 8007718:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800771a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800771c:	f023 0301 	bic.w	r3, r3, #1
 8007720:	667b      	str	r3, [r7, #100]	@ 0x64
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	3308      	adds	r3, #8
 8007728:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800772a:	647a      	str	r2, [r7, #68]	@ 0x44
 800772c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800772e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007730:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007732:	e841 2300 	strex	r3, r2, [r1]
 8007736:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007738:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800773a:	2b00      	cmp	r3, #0
 800773c:	d1e5      	bne.n	800770a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2220      	movs	r2, #32
 8007742:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2200      	movs	r2, #0
 800774a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2200      	movs	r2, #0
 8007750:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	685b      	ldr	r3, [r3, #4]
 8007758:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800775c:	2b00      	cmp	r3, #0
 800775e:	d018      	beq.n	8007792 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007768:	e853 3f00 	ldrex	r3, [r3]
 800776c:	623b      	str	r3, [r7, #32]
   return(result);
 800776e:	6a3b      	ldr	r3, [r7, #32]
 8007770:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007774:	663b      	str	r3, [r7, #96]	@ 0x60
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	461a      	mov	r2, r3
 800777c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800777e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007780:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007782:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007784:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007786:	e841 2300 	strex	r3, r2, [r1]
 800778a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800778c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800778e:	2b00      	cmp	r3, #0
 8007790:	d1e6      	bne.n	8007760 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007796:	2b01      	cmp	r3, #1
 8007798:	d12e      	bne.n	80077f8 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2200      	movs	r2, #0
 800779e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077a6:	693b      	ldr	r3, [r7, #16]
 80077a8:	e853 3f00 	ldrex	r3, [r3]
 80077ac:	60fb      	str	r3, [r7, #12]
   return(result);
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	f023 0310 	bic.w	r3, r3, #16
 80077b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	461a      	mov	r2, r3
 80077bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80077be:	61fb      	str	r3, [r7, #28]
 80077c0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077c2:	69b9      	ldr	r1, [r7, #24]
 80077c4:	69fa      	ldr	r2, [r7, #28]
 80077c6:	e841 2300 	strex	r3, r2, [r1]
 80077ca:	617b      	str	r3, [r7, #20]
   return(result);
 80077cc:	697b      	ldr	r3, [r7, #20]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d1e6      	bne.n	80077a0 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	69db      	ldr	r3, [r3, #28]
 80077d8:	f003 0310 	and.w	r3, r3, #16
 80077dc:	2b10      	cmp	r3, #16
 80077de:	d103      	bne.n	80077e8 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	2210      	movs	r2, #16
 80077e6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80077ee:	4619      	mov	r1, r3
 80077f0:	6878      	ldr	r0, [r7, #4]
 80077f2:	f7ff fad9 	bl	8006da8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80077f6:	e00b      	b.n	8007810 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80077f8:	6878      	ldr	r0, [r7, #4]
 80077fa:	f7f8 fd23 	bl	8000244 <HAL_UART_RxCpltCallback>
}
 80077fe:	e007      	b.n	8007810 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	699a      	ldr	r2, [r3, #24]
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f042 0208 	orr.w	r2, r2, #8
 800780e:	619a      	str	r2, [r3, #24]
}
 8007810:	bf00      	nop
 8007812:	3770      	adds	r7, #112	@ 0x70
 8007814:	46bd      	mov	sp, r7
 8007816:	bd80      	pop	{r7, pc}

08007818 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b09c      	sub	sp, #112	@ 0x70
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007826:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007830:	2b22      	cmp	r3, #34	@ 0x22
 8007832:	f040 80b9 	bne.w	80079a8 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800783c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007844:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007846:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800784a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800784e:	4013      	ands	r3, r2
 8007850:	b29a      	uxth	r2, r3
 8007852:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007854:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800785a:	1c9a      	adds	r2, r3, #2
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007866:	b29b      	uxth	r3, r3
 8007868:	3b01      	subs	r3, #1
 800786a:	b29a      	uxth	r2, r3
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007878:	b29b      	uxth	r3, r3
 800787a:	2b00      	cmp	r3, #0
 800787c:	f040 809c 	bne.w	80079b8 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007886:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007888:	e853 3f00 	ldrex	r3, [r3]
 800788c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800788e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007890:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007894:	667b      	str	r3, [r7, #100]	@ 0x64
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	461a      	mov	r2, r3
 800789c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800789e:	657b      	str	r3, [r7, #84]	@ 0x54
 80078a0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078a2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80078a4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80078a6:	e841 2300 	strex	r3, r2, [r1]
 80078aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80078ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d1e6      	bne.n	8007880 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	3308      	adds	r3, #8
 80078b8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078bc:	e853 3f00 	ldrex	r3, [r3]
 80078c0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80078c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078c4:	f023 0301 	bic.w	r3, r3, #1
 80078c8:	663b      	str	r3, [r7, #96]	@ 0x60
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	3308      	adds	r3, #8
 80078d0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80078d2:	643a      	str	r2, [r7, #64]	@ 0x40
 80078d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078d6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80078d8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80078da:	e841 2300 	strex	r3, r2, [r1]
 80078de:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80078e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d1e5      	bne.n	80078b2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2220      	movs	r2, #32
 80078ea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2200      	movs	r2, #0
 80078f2:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2200      	movs	r2, #0
 80078f8:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	685b      	ldr	r3, [r3, #4]
 8007900:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007904:	2b00      	cmp	r3, #0
 8007906:	d018      	beq.n	800793a <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800790e:	6a3b      	ldr	r3, [r7, #32]
 8007910:	e853 3f00 	ldrex	r3, [r3]
 8007914:	61fb      	str	r3, [r7, #28]
   return(result);
 8007916:	69fb      	ldr	r3, [r7, #28]
 8007918:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800791c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	461a      	mov	r2, r3
 8007924:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007926:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007928:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800792a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800792c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800792e:	e841 2300 	strex	r3, r2, [r1]
 8007932:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007936:	2b00      	cmp	r3, #0
 8007938:	d1e6      	bne.n	8007908 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800793e:	2b01      	cmp	r3, #1
 8007940:	d12e      	bne.n	80079a0 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2200      	movs	r2, #0
 8007946:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	e853 3f00 	ldrex	r3, [r3]
 8007954:	60bb      	str	r3, [r7, #8]
   return(result);
 8007956:	68bb      	ldr	r3, [r7, #8]
 8007958:	f023 0310 	bic.w	r3, r3, #16
 800795c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	461a      	mov	r2, r3
 8007964:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007966:	61bb      	str	r3, [r7, #24]
 8007968:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800796a:	6979      	ldr	r1, [r7, #20]
 800796c:	69ba      	ldr	r2, [r7, #24]
 800796e:	e841 2300 	strex	r3, r2, [r1]
 8007972:	613b      	str	r3, [r7, #16]
   return(result);
 8007974:	693b      	ldr	r3, [r7, #16]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d1e6      	bne.n	8007948 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	69db      	ldr	r3, [r3, #28]
 8007980:	f003 0310 	and.w	r3, r3, #16
 8007984:	2b10      	cmp	r3, #16
 8007986:	d103      	bne.n	8007990 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	2210      	movs	r2, #16
 800798e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007996:	4619      	mov	r1, r3
 8007998:	6878      	ldr	r0, [r7, #4]
 800799a:	f7ff fa05 	bl	8006da8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800799e:	e00b      	b.n	80079b8 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80079a0:	6878      	ldr	r0, [r7, #4]
 80079a2:	f7f8 fc4f 	bl	8000244 <HAL_UART_RxCpltCallback>
}
 80079a6:	e007      	b.n	80079b8 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	699a      	ldr	r2, [r3, #24]
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f042 0208 	orr.w	r2, r2, #8
 80079b6:	619a      	str	r2, [r3, #24]
}
 80079b8:	bf00      	nop
 80079ba:	3770      	adds	r7, #112	@ 0x70
 80079bc:	46bd      	mov	sp, r7
 80079be:	bd80      	pop	{r7, pc}

080079c0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80079c0:	b480      	push	{r7}
 80079c2:	b083      	sub	sp, #12
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80079c8:	bf00      	nop
 80079ca:	370c      	adds	r7, #12
 80079cc:	46bd      	mov	sp, r7
 80079ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d2:	4770      	bx	lr

080079d4 <memset>:
 80079d4:	4402      	add	r2, r0
 80079d6:	4603      	mov	r3, r0
 80079d8:	4293      	cmp	r3, r2
 80079da:	d100      	bne.n	80079de <memset+0xa>
 80079dc:	4770      	bx	lr
 80079de:	f803 1b01 	strb.w	r1, [r3], #1
 80079e2:	e7f9      	b.n	80079d8 <memset+0x4>

080079e4 <__libc_init_array>:
 80079e4:	b570      	push	{r4, r5, r6, lr}
 80079e6:	4d0d      	ldr	r5, [pc, #52]	@ (8007a1c <__libc_init_array+0x38>)
 80079e8:	4c0d      	ldr	r4, [pc, #52]	@ (8007a20 <__libc_init_array+0x3c>)
 80079ea:	1b64      	subs	r4, r4, r5
 80079ec:	10a4      	asrs	r4, r4, #2
 80079ee:	2600      	movs	r6, #0
 80079f0:	42a6      	cmp	r6, r4
 80079f2:	d109      	bne.n	8007a08 <__libc_init_array+0x24>
 80079f4:	4d0b      	ldr	r5, [pc, #44]	@ (8007a24 <__libc_init_array+0x40>)
 80079f6:	4c0c      	ldr	r4, [pc, #48]	@ (8007a28 <__libc_init_array+0x44>)
 80079f8:	f000 f826 	bl	8007a48 <_init>
 80079fc:	1b64      	subs	r4, r4, r5
 80079fe:	10a4      	asrs	r4, r4, #2
 8007a00:	2600      	movs	r6, #0
 8007a02:	42a6      	cmp	r6, r4
 8007a04:	d105      	bne.n	8007a12 <__libc_init_array+0x2e>
 8007a06:	bd70      	pop	{r4, r5, r6, pc}
 8007a08:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a0c:	4798      	blx	r3
 8007a0e:	3601      	adds	r6, #1
 8007a10:	e7ee      	b.n	80079f0 <__libc_init_array+0xc>
 8007a12:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a16:	4798      	blx	r3
 8007a18:	3601      	adds	r6, #1
 8007a1a:	e7f2      	b.n	8007a02 <__libc_init_array+0x1e>
 8007a1c:	08007a98 	.word	0x08007a98
 8007a20:	08007a98 	.word	0x08007a98
 8007a24:	08007a98 	.word	0x08007a98
 8007a28:	08007a9c 	.word	0x08007a9c

08007a2c <memcpy>:
 8007a2c:	440a      	add	r2, r1
 8007a2e:	4291      	cmp	r1, r2
 8007a30:	f100 33ff 	add.w	r3, r0, #4294967295
 8007a34:	d100      	bne.n	8007a38 <memcpy+0xc>
 8007a36:	4770      	bx	lr
 8007a38:	b510      	push	{r4, lr}
 8007a3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a3e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a42:	4291      	cmp	r1, r2
 8007a44:	d1f9      	bne.n	8007a3a <memcpy+0xe>
 8007a46:	bd10      	pop	{r4, pc}

08007a48 <_init>:
 8007a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a4a:	bf00      	nop
 8007a4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a4e:	bc08      	pop	{r3}
 8007a50:	469e      	mov	lr, r3
 8007a52:	4770      	bx	lr

08007a54 <_fini>:
 8007a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a56:	bf00      	nop
 8007a58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a5a:	bc08      	pop	{r3}
 8007a5c:	469e      	mov	lr, r3
 8007a5e:	4770      	bx	lr
