<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_CPU_System_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/design_CPU_System_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_CPU_System_ilmb_v10_0_synth_1" LaunchDir="D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/design_CPU_System_ilmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_CPU_System_microblaze_0_0_synth_1" LaunchDir="D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/design_CPU_System_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_CPU_System_dlmb_v10_0_synth_1" LaunchDir="D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/design_CPU_System_dlmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_CPU_System_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/design_CPU_System_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_CPU_System_rst_clk_wiz_1_100M_0_synth_1" LaunchDir="D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/design_CPU_System_rst_clk_wiz_1_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_CPU_System_lmb_bram_0_synth_1" LaunchDir="D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/design_CPU_System_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_CPU_System_mdm_1_0_synth_1" LaunchDir="D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/design_CPU_System_mdm_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_CPU_System_axi_uartlite_0_0_synth_1" LaunchDir="D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/design_CPU_System_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_CPU_System_clk_wiz_1_0_synth_1" LaunchDir="D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/design_CPU_System_clk_wiz_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_CPU_System_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="design_CPU_System_ilmb_v10_0_synth_1"/>
		<Parent Id="design_CPU_System_microblaze_0_0_synth_1"/>
		<Parent Id="design_CPU_System_dlmb_v10_0_synth_1"/>
		<Parent Id="design_CPU_System_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="design_CPU_System_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="design_CPU_System_lmb_bram_0_synth_1"/>
		<Parent Id="design_CPU_System_mdm_1_0_synth_1"/>
		<Parent Id="design_CPU_System_axi_uartlite_0_0_synth_1"/>
		<Parent Id="design_CPU_System_clk_wiz_1_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/Vivado/digital_circuits/Mini_System/Mini_System.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_CPU_System_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="design_CPU_System_ilmb_v10_0_synth_1"/>
		<Parent Id="design_CPU_System_microblaze_0_0_synth_1"/>
		<Parent Id="design_CPU_System_dlmb_v10_0_synth_1"/>
		<Parent Id="design_CPU_System_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="design_CPU_System_rst_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="design_CPU_System_lmb_bram_0_synth_1"/>
		<Parent Id="design_CPU_System_mdm_1_0_synth_1"/>
		<Parent Id="design_CPU_System_axi_uartlite_0_0_synth_1"/>
		<Parent Id="design_CPU_System_clk_wiz_1_0_synth_1"/>
	</Run>
</Runs>

