$date
	Sun Oct 23 05:30:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#949842
b10001 &
b10001 %
1$
b10001 !
1"
#949843
0"
#949846
b110100 &
b110100 %
#949850
b11010 &
b11010 %
#949854
b1101 &
b1101 %
#949858
b101000 &
b101000 %
#949862
b10100 &
b10100 %
#949866
b1010 &
b1010 %
#949870
b101 &
b101 %
#949874
b10000 &
b10000 %
#949878
b1000 &
b1000 %
#949882
b100 &
b100 %
#949886
b10 &
b10 %
#949890
b1 &
b1 %
1#
#949894
b0 &
0#
b0 %
0$
#1942700
b10 !
1"
#1942702
b10 &
b10 %
1$
#1942703
0"
#1942706
b1 &
b1 %
1#
#1942710
b0 &
0#
b0 %
0$
#2914189
b101 !
1"
#2914190
b101 &
b101 %
1$
#2914191
0"
#2914194
b10000 &
b10000 %
#2914198
b1000 &
b1000 %
#2914202
b100 &
b100 %
#2914206
b10 &
b10 %
#2914210
b1 &
b1 %
1#
#2914214
b0 &
0#
b0 %
0$
#4500012
