Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Thu Jun 28 11:18:34 2018
| Host         : sam-xubuntu running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file Testing_IP_timing_summary_routed.rpt -pb Testing_IP_timing_summary_routed.pb -rpx Testing_IP_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_IP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.485        0.000                      0                  691        0.134        0.000                      0                  691        3.500        0.000                       0                   280  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.485        0.000                      0                  685        0.134        0.000                      0                  685        3.500        0.000                       0                   280  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.569        0.000                      0                    6        0.517        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.485ns  (required time - arrival time)
  Source:                 AES_DUT/INST_IS_REG/Q_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES_DUT/INST_IS_REG/Q_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.497ns  (logic 1.164ns (17.917%)  route 5.333ns (82.083%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 12.866 - 8.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.647     5.315    AES_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X32Y70         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.518     5.833 r  AES_DUT/INST_IS_REG/Q_reg[41]/Q
                         net (fo=34, routed)          1.582     7.416    AES_DUT/INST_SBOX_LAYER/subbytes_gen[5].inst_subbytes/lopt_1
    SLICE_X20Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.540 r  AES_DUT/INST_SBOX_LAYER/subbytes_gen[5].inst_subbytes/xlnx_opt_LUT_Q[26]_i_4/O
                         net (fo=1, routed)           0.689     8.229    AES_DUT/INST_SBOX_LAYER/subbytes_gen[5].inst_subbytes/xlnx_opt_subbytes_out[2]_3
    SLICE_X20Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.353 r  AES_DUT/INST_SBOX_LAYER/subbytes_gen[5].inst_subbytes/xlnx_opt_LUT_Q[26]_i_4_4/O
                         net (fo=5, routed)           1.391     9.744    AES_DUT/INST_IS_REG/subbytes_out[42]
    SLICE_X26Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.868 r  AES_DUT/INST_IS_REG/Q[91]_i_4/O
                         net (fo=2, routed)           0.836    10.705    AES_DUT/INST_IS_REG/Q[91]_i_4_n_0
    SLICE_X22Y72         LUT6 (Prop_lut6_I2_O)        0.124    10.829 r  AES_DUT/INST_IS_REG/Q[59]_i_2/O
                         net (fo=1, routed)           0.833    11.662    AES_DUT/INST_KEY_REG/addRoundKey_in[35]
    SLICE_X29Y70         LUT3 (Prop_lut3_I1_O)        0.150    11.812 r  AES_DUT/INST_KEY_REG/Q[59]_i_1__0/O
                         net (fo=1, routed)           0.000    11.812    AES_DUT/INST_IS_REG/IS_IN[30]
    SLICE_X29Y70         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.475    12.866    AES_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X29Y70         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[59]/C
                         clock pessimism              0.391    13.257    
                         clock uncertainty           -0.035    13.222    
    SLICE_X29Y70         FDRE (Setup_fdre_C_D)        0.075    13.297    AES_DUT/INST_IS_REG/Q_reg[59]
  -------------------------------------------------------------------
                         required time                         13.297    
                         arrival time                         -11.812    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.590ns  (required time - arrival time)
  Source:                 AES_DUT/INST_IS_REG/Q_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES_DUT/INST_IS_REG/Q_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.474ns  (logic 1.164ns (17.980%)  route 5.310ns (82.020%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 12.941 - 8.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.640     5.308    AES_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X34Y74         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.518     5.826 r  AES_DUT/INST_IS_REG/Q_reg[80]/Q
                         net (fo=34, routed)          1.722     7.548    AES_DUT/INST_SBOX_LAYER/subbytes_gen[10].inst_subbytes/lopt
    SLICE_X21Y77         LUT6 (Prop_lut6_I0_O)        0.124     7.672 f  AES_DUT/INST_SBOX_LAYER/subbytes_gen[10].inst_subbytes/xlnx_opt_LUT_Q[95]_i_2/O
                         net (fo=1, routed)           0.670     8.343    AES_DUT/INST_SBOX_LAYER/subbytes_gen[10].inst_subbytes/xlnx_opt_subbytes_out[7]_3
    SLICE_X21Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.467 r  AES_DUT/INST_SBOX_LAYER/subbytes_gen[10].inst_subbytes/xlnx_opt_LUT_Q[95]_i_2_4/O
                         net (fo=12, routed)          1.154     9.620    AES_DUT/INST_IS_REG/subbytes_out[87]
    SLICE_X22Y74         LUT5 (Prop_lut5_I0_O)        0.124     9.744 r  AES_DUT/INST_IS_REG/xlnx_opt_LUT_Q[124]_i_2_1/O
                         net (fo=1, routed)           0.758    10.502    AES_DUT/INST_IS_REG/xlnx_opt_addRoundKey_in[74]
    SLICE_X28Y78         LUT5 (Prop_lut5_I4_O)        0.124    10.626 r  AES_DUT/INST_IS_REG/xlnx_opt_LUT_Q[124]_i_2_2/O
                         net (fo=1, routed)           1.006    11.632    AES_DUT/INST_KEY_REG/addRoundKey_in[74]
    SLICE_X37Y78         LUT3 (Prop_lut3_I1_O)        0.150    11.782 r  AES_DUT/INST_KEY_REG/Q[124]_i_1__0/O
                         net (fo=1, routed)           0.000    11.782    AES_DUT/INST_IS_REG/IS_IN[62]
    SLICE_X37Y78         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.550    12.941    AES_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X37Y78         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[124]/C
                         clock pessimism              0.391    13.332    
                         clock uncertainty           -0.035    13.297    
    SLICE_X37Y78         FDRE (Setup_fdre_C_D)        0.075    13.372    AES_DUT/INST_IS_REG/Q_reg[124]
  -------------------------------------------------------------------
                         required time                         13.372    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.644ns  (required time - arrival time)
  Source:                 AES_DUT/INST_IS_REG/Q_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES_DUT/INST_IS_REG/Q_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 1.076ns (17.131%)  route 5.205ns (82.869%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.731     5.399    AES_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456     5.855 r  AES_DUT/INST_IS_REG/Q_reg[73]/Q
                         net (fo=34, routed)          1.825     7.681    AES_DUT/INST_SBOX_LAYER/subbytes_gen[9].inst_subbytes/lopt_1
    SLICE_X25Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.805 f  AES_DUT/INST_SBOX_LAYER/subbytes_gen[9].inst_subbytes/xlnx_opt_LUT_Q[117]_i_7/O
                         net (fo=1, routed)           0.670     8.475    AES_DUT/INST_SBOX_LAYER/subbytes_gen[9].inst_subbytes/xlnx_opt_subbytes_out[5]_3
    SLICE_X25Y73         LUT6 (Prop_lut6_I2_O)        0.124     8.599 r  AES_DUT/INST_SBOX_LAYER/subbytes_gen[9].inst_subbytes/xlnx_opt_LUT_Q[117]_i_7_4/O
                         net (fo=6, routed)           1.552    10.151    AES_DUT/INST_IS_REG/subbytes_out[77]
    SLICE_X36Y77         LUT6 (Prop_lut6_I1_O)        0.124    10.275 r  AES_DUT/INST_IS_REG/xlnx_opt_LUT_Q[118]_i_2/O
                         net (fo=1, routed)           0.507    10.782    AES_DUT/INST_IS_REG/xlnx_opt_addRoundKey_in[72]
    SLICE_X37Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.906 r  AES_DUT/INST_IS_REG/xlnx_opt_LUT_Q[118]_i_2_1/O
                         net (fo=1, routed)           0.650    11.556    AES_DUT/INST_KEY_REG/addRoundKey_in[72]
    SLICE_X37Y76         LUT3 (Prop_lut3_I1_O)        0.124    11.680 r  AES_DUT/INST_KEY_REG/Q[118]_i_1__0/O
                         net (fo=1, routed)           0.000    11.680    AES_DUT/INST_IS_REG/IS_IN[60]
    SLICE_X37Y76         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.547    12.938    AES_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X37Y76         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[118]/C
                         clock pessimism              0.391    13.329    
                         clock uncertainty           -0.035    13.294    
    SLICE_X37Y76         FDRE (Setup_fdre_C_D)        0.031    13.325    AES_DUT/INST_IS_REG/Q_reg[118]
  -------------------------------------------------------------------
                         required time                         13.325    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 AES_DUT/INST_IS_REG/Q_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES_DUT/INST_IS_REG/Q_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.290ns  (logic 1.102ns (17.520%)  route 5.188ns (82.480%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 12.866 - 8.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.731     5.399    AES_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456     5.855 r  AES_DUT/INST_IS_REG/Q_reg[73]/Q
                         net (fo=34, routed)          1.715     7.570    AES_DUT/INST_SBOX_LAYER/subbytes_gen[9].inst_subbytes/lopt_1
    SLICE_X23Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.694 r  AES_DUT/INST_SBOX_LAYER/subbytes_gen[9].inst_subbytes/xlnx_opt_LUT_Q[18]_i_4/O
                         net (fo=1, routed)           0.804     8.498    AES_DUT/INST_SBOX_LAYER/subbytes_gen[9].inst_subbytes/xlnx_opt_subbytes_out[2]_3
    SLICE_X24Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.622 r  AES_DUT/INST_SBOX_LAYER/subbytes_gen[9].inst_subbytes/xlnx_opt_LUT_Q[18]_i_4_4/O
                         net (fo=6, routed)           1.028     9.650    AES_DUT/INST_IS_REG/subbytes_out[74]
    SLICE_X32Y77         LUT6 (Prop_lut6_I5_O)        0.124     9.774 r  AES_DUT/INST_IS_REG/xlnx_opt_LUT_Q[50]_i_2/O
                         net (fo=1, routed)           0.695    10.469    AES_DUT/INST_IS_REG/xlnx_opt_addRoundKey_in[27]
    SLICE_X31Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.593 r  AES_DUT/INST_IS_REG/xlnx_opt_LUT_Q[50]_i_2_1/O
                         net (fo=1, routed)           0.946    11.539    AES_DUT/INST_KEY_REG/addRoundKey_in[27]
    SLICE_X30Y70         LUT3 (Prop_lut3_I1_O)        0.150    11.689 r  AES_DUT/INST_KEY_REG/Q[50]_i_1__0/O
                         net (fo=1, routed)           0.000    11.689    AES_DUT/INST_IS_REG/IS_IN[24]
    SLICE_X30Y70         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.475    12.866    AES_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X30Y70         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[50]/C
                         clock pessimism              0.391    13.257    
                         clock uncertainty           -0.035    13.222    
    SLICE_X30Y70         FDRE (Setup_fdre_C_D)        0.118    13.340    AES_DUT/INST_IS_REG/Q_reg[50]
  -------------------------------------------------------------------
                         required time                         13.340    
                         arrival time                         -11.689    
  -------------------------------------------------------------------
                         slack                                  1.651    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 AES_DUT/INST_IS_REG/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES_DUT/INST_IS_REG/Q_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 1.301ns (20.419%)  route 5.070ns (79.581%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 12.867 - 8.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.640     5.308    AES_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.478     5.786 r  AES_DUT/INST_IS_REG/Q_reg[2]/Q
                         net (fo=34, routed)          1.719     7.506    AES_DUT/INST_SBOX_LAYER/subbytes_gen[0].inst_subbytes/lopt_2
    SLICE_X22Y66         LUT6 (Prop_lut6_I2_O)        0.301     7.807 f  AES_DUT/INST_SBOX_LAYER/subbytes_gen[0].inst_subbytes/xlnx_opt_LUT_Q[30]_i_2/O
                         net (fo=1, routed)           0.670     8.477    AES_DUT/INST_SBOX_LAYER/subbytes_gen[0].inst_subbytes/xlnx_opt_subbytes_out[6]_3
    SLICE_X22Y66         LUT6 (Prop_lut6_I2_O)        0.124     8.601 r  AES_DUT/INST_SBOX_LAYER/subbytes_gen[0].inst_subbytes/xlnx_opt_LUT_Q[30]_i_2_4/O
                         net (fo=6, routed)           1.206     9.807    AES_DUT/INST_IS_REG/subbytes_out[6]
    SLICE_X26Y74         LUT6 (Prop_lut6_I3_O)        0.124     9.931 r  AES_DUT/INST_IS_REG/xlnx_opt_LUT_Q[62]_i_2/O
                         net (fo=1, routed)           0.421    10.352    AES_DUT/INST_IS_REG/xlnx_opt_addRoundKey_in[38]
    SLICE_X26Y72         LUT5 (Prop_lut5_I4_O)        0.124    10.476 r  AES_DUT/INST_IS_REG/xlnx_opt_LUT_Q[62]_i_2_1/O
                         net (fo=1, routed)           1.054    11.530    AES_DUT/INST_KEY_REG/addRoundKey_in[38]
    SLICE_X32Y70         LUT3 (Prop_lut3_I1_O)        0.150    11.680 r  AES_DUT/INST_KEY_REG/Q[62]_i_1__0/O
                         net (fo=1, routed)           0.000    11.680    AES_DUT/INST_IS_REG/IS_IN[32]
    SLICE_X32Y70         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.476    12.867    AES_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X32Y70         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[62]/C
                         clock pessimism              0.391    13.258    
                         clock uncertainty           -0.035    13.223    
    SLICE_X32Y70         FDRE (Setup_fdre_C_D)        0.118    13.341    AES_DUT/INST_IS_REG/Q_reg[62]
  -------------------------------------------------------------------
                         required time                         13.341    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 AES_DUT/INST_IS_REG/Q_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES_DUT/INST_IS_REG/Q_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.225ns  (logic 1.076ns (17.285%)  route 5.149ns (82.715%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.399ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.731     5.399    AES_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.456     5.855 r  AES_DUT/INST_IS_REG/Q_reg[73]/Q
                         net (fo=34, routed)          1.715     7.570    AES_DUT/INST_SBOX_LAYER/subbytes_gen[9].inst_subbytes/lopt_1
    SLICE_X23Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.694 r  AES_DUT/INST_SBOX_LAYER/subbytes_gen[9].inst_subbytes/xlnx_opt_LUT_Q[18]_i_4/O
                         net (fo=1, routed)           0.804     8.498    AES_DUT/INST_SBOX_LAYER/subbytes_gen[9].inst_subbytes/xlnx_opt_subbytes_out[2]_3
    SLICE_X24Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.622 r  AES_DUT/INST_SBOX_LAYER/subbytes_gen[9].inst_subbytes/xlnx_opt_LUT_Q[18]_i_4_4/O
                         net (fo=6, routed)           1.533    10.155    AES_DUT/INST_IS_REG/subbytes_out[74]
    SLICE_X33Y78         LUT5 (Prop_lut5_I1_O)        0.124    10.279 r  AES_DUT/INST_IS_REG/xlnx_opt_LUT_Q[115]_i_2_1/O
                         net (fo=1, routed)           0.532    10.811    AES_DUT/INST_IS_REG/xlnx_opt_addRoundKey_in[71]
    SLICE_X36Y78         LUT5 (Prop_lut5_I4_O)        0.124    10.935 r  AES_DUT/INST_IS_REG/xlnx_opt_LUT_Q[115]_i_2_2/O
                         net (fo=1, routed)           0.566    11.501    AES_DUT/INST_KEY_REG/addRoundKey_in[71]
    SLICE_X36Y76         LUT3 (Prop_lut3_I1_O)        0.124    11.625 r  AES_DUT/INST_KEY_REG/Q[115]_i_1__0/O
                         net (fo=1, routed)           0.000    11.625    AES_DUT/INST_IS_REG/IS_IN[59]
    SLICE_X36Y76         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.547    12.938    AES_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X36Y76         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[115]/C
                         clock pessimism              0.391    13.329    
                         clock uncertainty           -0.035    13.294    
    SLICE_X36Y76         FDRE (Setup_fdre_C_D)        0.031    13.325    AES_DUT/INST_IS_REG/Q_reg[115]
  -------------------------------------------------------------------
                         required time                         13.325    
                         arrival time                         -11.625    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 AES_DUT/INST_IS_REG/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES_DUT/INST_IS_REG/Q_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 1.301ns (20.633%)  route 5.004ns (79.367%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 12.866 - 8.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.640     5.308    AES_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.478     5.786 r  AES_DUT/INST_IS_REG/Q_reg[2]/Q
                         net (fo=34, routed)          1.664     7.450    AES_DUT/INST_SBOX_LAYER/subbytes_gen[0].inst_subbytes/lopt_2
    SLICE_X24Y65         LUT6 (Prop_lut6_I2_O)        0.301     7.751 f  AES_DUT/INST_SBOX_LAYER/subbytes_gen[0].inst_subbytes/xlnx_opt_LUT_Q[31]_i_2/O
                         net (fo=1, routed)           0.667     8.419    AES_DUT/INST_SBOX_LAYER/subbytes_gen[0].inst_subbytes/xlnx_opt_subbytes_out[7]_3
    SLICE_X24Y65         LUT6 (Prop_lut6_I2_O)        0.124     8.543 r  AES_DUT/INST_SBOX_LAYER/subbytes_gen[0].inst_subbytes/xlnx_opt_LUT_Q[31]_i_2_4/O
                         net (fo=12, routed)          1.266     9.808    AES_DUT/INST_IS_REG/subbytes_out[7]
    SLICE_X27Y73         LUT6 (Prop_lut6_I1_O)        0.124     9.932 r  AES_DUT/INST_IS_REG/xlnx_opt_LUT_Q[56]_i_2/O
                         net (fo=1, routed)           0.433    10.366    AES_DUT/INST_IS_REG/xlnx_opt_addRoundKey_in[32]
    SLICE_X27Y73         LUT5 (Prop_lut5_I4_O)        0.124    10.490 r  AES_DUT/INST_IS_REG/xlnx_opt_LUT_Q[56]_i_2_1/O
                         net (fo=1, routed)           0.974    11.464    AES_DUT/INST_KEY_REG/addRoundKey_in[32]
    SLICE_X30Y69         LUT3 (Prop_lut3_I1_O)        0.150    11.614 r  AES_DUT/INST_KEY_REG/Q[56]_i_1__0/O
                         net (fo=1, routed)           0.000    11.614    AES_DUT/INST_IS_REG/IS_IN[27]
    SLICE_X30Y69         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.475    12.866    AES_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X30Y69         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[56]/C
                         clock pessimism              0.391    13.257    
                         clock uncertainty           -0.035    13.222    
    SLICE_X30Y69         FDRE (Setup_fdre_C_D)        0.118    13.340    AES_DUT/INST_IS_REG/Q_reg[56]
  -------------------------------------------------------------------
                         required time                         13.340    
                         arrival time                         -11.614    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 AES_DUT/INST_IS_REG/Q_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES_DUT/INST_IS_REG/Q_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 1.162ns (18.533%)  route 5.108ns (81.467%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 12.864 - 8.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.651     5.319    AES_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X34Y67         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDRE (Prop_fdre_C_Q)         0.518     5.837 r  AES_DUT/INST_IS_REG/Q_reg[40]/Q
                         net (fo=34, routed)          1.683     7.521    AES_DUT/INST_IS_REG/IS_OUT[40]
    SLICE_X25Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.645 r  AES_DUT/INST_IS_REG/g1_b1__4/O
                         net (fo=2, routed)           0.657     8.302    AES_DUT/INST_SBOX_LAYER/subbytes_gen[5].inst_subbytes/Q_reg[40]_5
    SLICE_X24Y69         LUT6 (Prop_lut6_I3_O)        0.124     8.426 r  AES_DUT/INST_SBOX_LAYER/subbytes_gen[5].inst_subbytes/Q[121]_i_9/O
                         net (fo=5, routed)           1.254     9.680    AES_DUT/INST_IS_REG/subbytes_out[41]
    SLICE_X24Y75         LUT6 (Prop_lut6_I4_O)        0.124     9.804 r  AES_DUT/INST_IS_REG/xlnx_opt_LUT_Q[90]_i_2/O
                         net (fo=1, routed)           0.443    10.247    AES_DUT/INST_IS_REG/xlnx_opt_addRoundKey_in[58]
    SLICE_X24Y77         LUT5 (Prop_lut5_I4_O)        0.124    10.371 r  AES_DUT/INST_IS_REG/xlnx_opt_LUT_Q[90]_i_2_1/O
                         net (fo=1, routed)           1.071    11.441    AES_DUT/INST_KEY_REG/addRoundKey_in[58]
    SLICE_X32Y77         LUT3 (Prop_lut3_I1_O)        0.148    11.589 r  AES_DUT/INST_KEY_REG/Q[90]_i_1__0/O
                         net (fo=1, routed)           0.000    11.589    AES_DUT/INST_IS_REG/IS_IN[47]
    SLICE_X32Y77         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.473    12.864    AES_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X32Y77         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[90]/C
                         clock pessimism              0.391    13.255    
                         clock uncertainty           -0.035    13.220    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)        0.118    13.338    AES_DUT/INST_IS_REG/Q_reg[90]
  -------------------------------------------------------------------
                         required time                         13.338    
                         arrival time                         -11.589    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 AES_DUT/INST_IS_REG/Q_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES_DUT/INST_IS_REG/Q_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.275ns  (logic 1.239ns (19.746%)  route 5.036ns (80.254%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.647     5.315    AES_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X29Y70         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.419     5.734 r  AES_DUT/INST_IS_REG/Q_reg[59]/Q
                         net (fo=34, routed)          1.711     7.445    AES_DUT/INST_SBOX_LAYER/subbytes_gen[7].inst_subbytes/lopt_3
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.299     7.744 r  AES_DUT/INST_SBOX_LAYER/subbytes_gen[7].inst_subbytes/xlnx_opt_LUT_Q[74]_i_4/O
                         net (fo=1, routed)           0.670     8.415    AES_DUT/INST_SBOX_LAYER/subbytes_gen[7].inst_subbytes/xlnx_opt_subbytes_out[2]_3
    SLICE_X41Y78         LUT6 (Prop_lut6_I2_O)        0.124     8.539 r  AES_DUT/INST_SBOX_LAYER/subbytes_gen[7].inst_subbytes/xlnx_opt_LUT_Q[74]_i_4_4/O
                         net (fo=5, routed)           1.116     9.655    AES_DUT/INST_IS_REG/subbytes_out[58]
    SLICE_X41Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.779 r  AES_DUT/INST_IS_REG/Q[75]_i_4/O
                         net (fo=2, routed)           0.449    10.228    AES_DUT/INST_IS_REG/Q[75]_i_4_n_0
    SLICE_X37Y67         LUT6 (Prop_lut6_I3_O)        0.124    10.352 r  AES_DUT/INST_IS_REG/Q[75]_i_2/O
                         net (fo=1, routed)           1.089    11.441    AES_DUT/INST_KEY_REG/addRoundKey_in[46]
    SLICE_X37Y76         LUT3 (Prop_lut3_I1_O)        0.149    11.590 r  AES_DUT/INST_KEY_REG/Q[75]_i_1__0/O
                         net (fo=1, routed)           0.000    11.590    AES_DUT/INST_IS_REG/IS_IN[37]
    SLICE_X37Y76         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.547    12.938    AES_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X37Y76         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[75]/C
                         clock pessimism              0.391    13.329    
                         clock uncertainty           -0.035    13.294    
    SLICE_X37Y76         FDRE (Setup_fdre_C_D)        0.075    13.369    AES_DUT/INST_IS_REG/Q_reg[75]
  -------------------------------------------------------------------
                         required time                         13.369    
                         arrival time                         -11.590    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 AES_DUT/INST_IS_REG/Q_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES_DUT/INST_IS_REG/Q_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 1.301ns (20.741%)  route 4.972ns (79.259%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.648     5.316    AES_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X30Y69         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.478     5.794 r  AES_DUT/INST_IS_REG/Q_reg[56]/Q
                         net (fo=34, routed)          1.706     7.500    AES_DUT/INST_SBOX_LAYER/subbytes_gen[7].inst_subbytes/lopt
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.301     7.801 f  AES_DUT/INST_SBOX_LAYER/subbytes_gen[7].inst_subbytes/xlnx_opt_LUT_Q[79]_i_4/O
                         net (fo=1, routed)           0.670     8.472    AES_DUT/INST_SBOX_LAYER/subbytes_gen[7].inst_subbytes/xlnx_opt_subbytes_out[6]_3
    SLICE_X41Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.596 r  AES_DUT/INST_SBOX_LAYER/subbytes_gen[7].inst_subbytes/xlnx_opt_LUT_Q[79]_i_4_4/O
                         net (fo=6, routed)           1.219     9.815    AES_DUT/INST_IS_REG/subbytes_out[62]
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.124     9.939 r  AES_DUT/INST_IS_REG/xlnx_opt_LUT_Q[78]_i_2/O
                         net (fo=1, routed)           0.433    10.372    AES_DUT/INST_IS_REG/xlnx_opt_addRoundKey_in[49]
    SLICE_X36Y68         LUT5 (Prop_lut5_I4_O)        0.124    10.496 r  AES_DUT/INST_IS_REG/xlnx_opt_LUT_Q[78]_i_2_1/O
                         net (fo=1, routed)           0.943    11.439    AES_DUT/INST_KEY_REG/addRoundKey_in[49]
    SLICE_X36Y76         LUT3 (Prop_lut3_I1_O)        0.150    11.589 r  AES_DUT/INST_KEY_REG/Q[78]_i_1__0/O
                         net (fo=1, routed)           0.000    11.589    AES_DUT/INST_IS_REG/IS_IN[39]
    SLICE_X36Y76         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.547    12.938    AES_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X36Y76         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[78]/C
                         clock pessimism              0.391    13.329    
                         clock uncertainty           -0.035    13.294    
    SLICE_X36Y76         FDRE (Setup_fdre_C_D)        0.075    13.369    AES_DUT/INST_IS_REG/Q_reg[78]
  -------------------------------------------------------------------
                         required time                         13.369    
                         arrival time                         -11.589    
  -------------------------------------------------------------------
                         slack                                  1.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 AES_DUT/INST_KEY_REG/Q_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES_DUT/INST_KEY_REG/Q_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.567%)  route 0.081ns (30.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.549     1.461    AES_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X33Y71         FDRE                                         r  AES_DUT/INST_KEY_REG/Q_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  AES_DUT/INST_KEY_REG/Q_reg[73]/Q
                         net (fo=3, routed)           0.081     1.683    AES_DUT/INST_KEY_REG/KEY_REG_OUT[73]
    SLICE_X32Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.728 r  AES_DUT/INST_KEY_REG/Q[65]_i_1__0/O
                         net (fo=1, routed)           0.000     1.728    AES_DUT/INST_KEY_REG/key_schedule_out[65]
    SLICE_X32Y71         FDRE                                         r  AES_DUT/INST_KEY_REG/Q_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.816     1.975    AES_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X32Y71         FDRE                                         r  AES_DUT/INST_KEY_REG/Q_reg[65]/C
                         clock pessimism             -0.501     1.474    
    SLICE_X32Y71         FDRE (Hold_fdre_C_D)         0.120     1.594    AES_DUT/INST_KEY_REG/Q_reg[65]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 AES_DUT/INST_KEY_REG/Q_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES_DUT/INST_KEY_REG/Q_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.940%)  route 0.076ns (29.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.573     1.485    AES_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X36Y75         FDRE                                         r  AES_DUT/INST_KEY_REG/Q_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  AES_DUT/INST_KEY_REG/Q_reg[75]/Q
                         net (fo=3, routed)           0.076     1.702    AES_DUT/INST_KEY_REG/KEY_REG_OUT[75]
    SLICE_X37Y75         LUT5 (Prop_lut5_I0_O)        0.045     1.747 r  AES_DUT/INST_KEY_REG/Q[67]_i_1__0/O
                         net (fo=1, routed)           0.000     1.747    AES_DUT/INST_KEY_REG/key_schedule_out[67]
    SLICE_X37Y75         FDRE                                         r  AES_DUT/INST_KEY_REG/Q_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.840     1.999    AES_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X37Y75         FDRE                                         r  AES_DUT/INST_KEY_REG/Q_reg[67]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X37Y75         FDRE (Hold_fdre_C_D)         0.092     1.590    AES_DUT/INST_KEY_REG/Q_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 INST_CNT/cnt_internal_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.896%)  route 0.098ns (34.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.586     1.498    INST_CNT/CLK
    SLICE_X40Y60         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  INST_CNT/cnt_internal_value_reg[0]/Q
                         net (fo=4, routed)           0.098     1.737    INST_CNT/cnt_out[0]
    SLICE_X41Y60         LUT3 (Prop_lut3_I2_O)        0.048     1.785 r  INST_CNT/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.785    INST_CNT_n_0
    SLICE_X41Y60         FDRE                                         r  FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.856     2.015    clk_IBUF_BUFG
    SLICE_X41Y60         FDRE                                         r  FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.504     1.511    
    SLICE_X41Y60         FDRE (Hold_fdre_C_D)         0.107     1.618    FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 AES_DUT/INST_KEY_REG/Q_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES_DUT/INST_KEY_REG/Q_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.324%)  route 0.072ns (25.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.574     1.486    AES_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  AES_DUT/INST_KEY_REG/Q_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  AES_DUT/INST_KEY_REG/Q_reg[116]/Q
                         net (fo=4, routed)           0.072     1.722    AES_DUT/INST_KEY_REG/Q_reg[103]_0[47]
    SLICE_X39Y73         LUT5 (Prop_lut5_I0_O)        0.045     1.767 r  AES_DUT/INST_KEY_REG/Q[108]_i_1/O
                         net (fo=1, routed)           0.000     1.767    AES_DUT/INST_KEY_REG/key_schedule_out[108]
    SLICE_X39Y73         FDRE                                         r  AES_DUT/INST_KEY_REG/Q_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.841     2.000    AES_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X39Y73         FDRE                                         r  AES_DUT/INST_KEY_REG/Q_reg[108]/C
                         clock pessimism             -0.501     1.499    
    SLICE_X39Y73         FDRE (Hold_fdre_C_D)         0.092     1.591    AES_DUT/INST_KEY_REG/Q_reg[108]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 AES_DUT/INST_KEY_REG/Q_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES_DUT/INST_IS_REG/Q_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.549     1.461    AES_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X28Y71         FDRE                                         r  AES_DUT/INST_KEY_REG/Q_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.164     1.625 r  AES_DUT/INST_KEY_REG/Q_reg[55]/Q
                         net (fo=4, routed)           0.073     1.698    AES_DUT/INST_IS_REG/KEY_REG_OUT[23]
    SLICE_X29Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.743 r  AES_DUT/INST_IS_REG/xlnx_opt_LUT_Q[55]_i_1__0_1/O
                         net (fo=1, routed)           0.000     1.743    AES_DUT/INST_IS_REG/addRoundKey_out[55]
    SLICE_X29Y71         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.816     1.975    AES_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X29Y71         FDRE                                         r  AES_DUT/INST_IS_REG/Q_reg[55]/C
                         clock pessimism             -0.501     1.474    
    SLICE_X29Y71         FDRE (Hold_fdre_C_D)         0.091     1.565    AES_DUT/INST_IS_REG/Q_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 INST_CNT/cnt_internal_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.586     1.498    INST_CNT/CLK
    SLICE_X40Y60         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDCE (Prop_fdce_C_Q)         0.141     1.639 f  INST_CNT/cnt_internal_value_reg[0]/Q
                         net (fo=4, routed)           0.098     1.737    INST_CNT/cnt_out[0]
    SLICE_X41Y60         LUT4 (Prop_lut4_I1_O)        0.045     1.782 r  INST_CNT/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.782    INST_CNT_n_1
    SLICE_X41Y60         FDRE                                         r  FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.856     2.015    clk_IBUF_BUFG
    SLICE_X41Y60         FDRE                                         r  FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.504     1.511    
    SLICE_X41Y60         FDRE (Hold_fdre_C_D)         0.091     1.602    FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 AES_DUT/INST_KEY_REG/Q_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES_DUT/INST_KEY_REG/Q_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.770%)  route 0.082ns (28.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.549     1.461    AES_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X32Y71         FDRE                                         r  AES_DUT/INST_KEY_REG/Q_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.164     1.625 r  AES_DUT/INST_KEY_REG/Q_reg[81]/Q
                         net (fo=4, routed)           0.082     1.707    AES_DUT/INST_KEY_REG/KEY_REG_OUT[81]
    SLICE_X33Y71         LUT5 (Prop_lut5_I4_O)        0.045     1.752 r  AES_DUT/INST_KEY_REG/Q[73]_i_1__0/O
                         net (fo=1, routed)           0.000     1.752    AES_DUT/INST_KEY_REG/KEY_REG_IN[73]
    SLICE_X33Y71         FDRE                                         r  AES_DUT/INST_KEY_REG/Q_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.816     1.975    AES_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X33Y71         FDRE                                         r  AES_DUT/INST_KEY_REG/Q_reg[73]/C
                         clock pessimism             -0.501     1.474    
    SLICE_X33Y71         FDRE (Hold_fdre_C_D)         0.092     1.566    AES_DUT/INST_KEY_REG/Q_reg[73]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 AES_DUT/INST_KEY_REG/Q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES_DUT/INST_KEY_REG/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.576     1.488    AES_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  AES_DUT/INST_KEY_REG/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y71         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  AES_DUT/INST_KEY_REG/Q_reg[11]/Q
                         net (fo=3, routed)           0.110     1.739    AES_DUT/INST_KEY_REG/Q_reg[103]_0[4]
    SLICE_X37Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.784 r  AES_DUT/INST_KEY_REG/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.784    AES_DUT/INST_KEY_REG/key_schedule_out[3]
    SLICE_X37Y71         FDRE                                         r  AES_DUT/INST_KEY_REG/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.844     2.003    AES_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X37Y71         FDRE                                         r  AES_DUT/INST_KEY_REG/Q_reg[3]/C
                         clock pessimism             -0.502     1.501    
    SLICE_X37Y71         FDRE (Hold_fdre_C_D)         0.092     1.593    AES_DUT/INST_KEY_REG/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 AES_DUT/INST_KEY_REG/Q_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES_DUT/INST_KEY_REG/Q_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.682%)  route 0.142ns (43.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.549     1.461    AES_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X29Y71         FDRE                                         r  AES_DUT/INST_KEY_REG/Q_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  AES_DUT/INST_KEY_REG/Q_reg[58]/Q
                         net (fo=5, routed)           0.142     1.744    AES_DUT/INST_KEY_REG/KEY_REG_OUT[58]
    SLICE_X30Y70         LUT6 (Prop_lut6_I3_O)        0.045     1.789 r  AES_DUT/INST_KEY_REG/Q[34]_i_1/O
                         net (fo=1, routed)           0.000     1.789    AES_DUT/INST_KEY_REG/KEY_REG_IN[34]
    SLICE_X30Y70         FDRE                                         r  AES_DUT/INST_KEY_REG/Q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.817     1.976    AES_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X30Y70         FDRE                                         r  AES_DUT/INST_KEY_REG/Q_reg[34]/C
                         clock pessimism             -0.500     1.476    
    SLICE_X30Y70         FDRE (Hold_fdre_C_D)         0.120     1.596    AES_DUT/INST_KEY_REG/Q_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 AES_DUT/INST_KEY_REG/Q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES_DUT/INST_KEY_REG/Q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.576     1.488    AES_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X37Y71         FDRE                                         r  AES_DUT/INST_KEY_REG/Q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  AES_DUT/INST_KEY_REG/Q_reg[27]/Q
                         net (fo=5, routed)           0.121     1.750    AES_DUT/INST_KEY_REG/Q_reg[103]_0[17]
    SLICE_X36Y71         LUT6 (Prop_lut6_I5_O)        0.045     1.795 r  AES_DUT/INST_KEY_REG/Q[19]_i_1/O
                         net (fo=1, routed)           0.000     1.795    AES_DUT/INST_KEY_REG/KEY_REG_IN[19]
    SLICE_X36Y71         FDRE                                         r  AES_DUT/INST_KEY_REG/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.844     2.003    AES_DUT/INST_KEY_REG/clk_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  AES_DUT/INST_KEY_REG/Q_reg[19]/C
                         clock pessimism             -0.502     1.501    
    SLICE_X36Y71         FDRE (Hold_fdre_C_D)         0.092     1.593    AES_DUT/INST_KEY_REG/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y63    AES_DUT/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y62    AES_DUT/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y64    AES_DUT/INST_CNT/cnt_internal_value_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y64    AES_DUT/INST_CNT/cnt_internal_value_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y64    AES_DUT/INST_CNT/cnt_internal_value_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X39Y64    AES_DUT/INST_CNT/cnt_internal_value_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X34Y74    AES_DUT/INST_IS_REG/Q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X32Y79    AES_DUT/INST_IS_REG/Q_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y78    AES_DUT/INST_IS_REG/Q_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y74    AES_DUT/INST_IS_REG/Q_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y76    AES_DUT/INST_IS_REG/Q_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y76    AES_DUT/INST_IS_REG/Q_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y77    AES_DUT/INST_IS_REG/Q_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y77    AES_DUT/INST_IS_REG/Q_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y74    AES_DUT/INST_IS_REG/Q_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y75    AES_DUT/INST_IS_REG/Q_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X28Y75    AES_DUT/INST_IS_REG/Q_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y73    AES_DUT/INST_IS_REG/Q_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y75    AES_DUT/INST_IS_REG/Q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y63    AES_DUT/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y63    AES_DUT/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y62    AES_DUT/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y64    AES_DUT/INST_CNT/cnt_internal_value_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y64    AES_DUT/INST_CNT/cnt_internal_value_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y64    AES_DUT/INST_CNT/cnt_internal_value_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y64    AES_DUT/INST_CNT/cnt_internal_value_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y74    AES_DUT/INST_IS_REG/Q_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y79    AES_DUT/INST_IS_REG/Q_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y78    AES_DUT/INST_IS_REG/Q_reg[18]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.517ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.580ns (29.471%)  route 1.388ns (70.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.736     5.404    clk_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.456     5.860 f  FSM_onehot_current_state_reg[5]/Q
                         net (fo=3, routed)           0.740     6.600    INST_CNT/out[2]
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.124     6.724 f  INST_CNT/cnt_internal_value[1]_i_2/O
                         net (fo=2, routed)           0.648     7.372    INST_CNT/cnt_rst_W
    SLICE_X40Y60         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.561    12.952    INST_CNT/CLK
    SLICE_X40Y60         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.429    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X40Y60         FDCE (Recov_fdce_C_CLR)     -0.405    12.941    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.580ns (29.471%)  route 1.388ns (70.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.736     5.404    clk_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.456     5.860 f  FSM_onehot_current_state_reg[5]/Q
                         net (fo=3, routed)           0.740     6.600    INST_CNT/out[2]
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.124     6.724 f  INST_CNT/cnt_internal_value[1]_i_2/O
                         net (fo=2, routed)           0.648     7.372    INST_CNT/cnt_rst_W
    SLICE_X40Y60         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.561    12.952    INST_CNT/CLK
    SLICE_X40Y60         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.429    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X40Y60         FDCE (Recov_fdce_C_CLR)     -0.405    12.941    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             6.264ns  (required time - arrival time)
  Source:                 AES_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES_DUT/INST_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.456ns (37.027%)  route 0.776ns (62.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 12.948 - 8.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.735     5.403    AES_DUT/clk_IBUF_BUFG
    SLICE_X40Y63         FDRE                                         r  AES_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.456     5.859 f  AES_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=63, routed)          0.776     6.635    AES_DUT/INST_CNT/out[0]
    SLICE_X39Y64         FDCE                                         f  AES_DUT/INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.557    12.948    AES_DUT/INST_CNT/clk_IBUF_BUFG
    SLICE_X39Y64         FDCE                                         r  AES_DUT/INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.391    13.339    
                         clock uncertainty           -0.035    13.304    
    SLICE_X39Y64         FDCE (Recov_fdce_C_CLR)     -0.405    12.899    AES_DUT/INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.899    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                  6.264    

Slack (MET) :             6.264ns  (required time - arrival time)
  Source:                 AES_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES_DUT/INST_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.456ns (37.027%)  route 0.776ns (62.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 12.948 - 8.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.735     5.403    AES_DUT/clk_IBUF_BUFG
    SLICE_X40Y63         FDRE                                         r  AES_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.456     5.859 f  AES_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=63, routed)          0.776     6.635    AES_DUT/INST_CNT/out[0]
    SLICE_X39Y64         FDCE                                         f  AES_DUT/INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.557    12.948    AES_DUT/INST_CNT/clk_IBUF_BUFG
    SLICE_X39Y64         FDCE                                         r  AES_DUT/INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.391    13.339    
                         clock uncertainty           -0.035    13.304    
    SLICE_X39Y64         FDCE (Recov_fdce_C_CLR)     -0.405    12.899    AES_DUT/INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.899    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                  6.264    

Slack (MET) :             6.264ns  (required time - arrival time)
  Source:                 AES_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES_DUT/INST_CNT/cnt_internal_value_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.456ns (37.027%)  route 0.776ns (62.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 12.948 - 8.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.735     5.403    AES_DUT/clk_IBUF_BUFG
    SLICE_X40Y63         FDRE                                         r  AES_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.456     5.859 f  AES_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=63, routed)          0.776     6.635    AES_DUT/INST_CNT/out[0]
    SLICE_X39Y64         FDCE                                         f  AES_DUT/INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.557    12.948    AES_DUT/INST_CNT/clk_IBUF_BUFG
    SLICE_X39Y64         FDCE                                         r  AES_DUT/INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.391    13.339    
                         clock uncertainty           -0.035    13.304    
    SLICE_X39Y64         FDCE (Recov_fdce_C_CLR)     -0.405    12.899    AES_DUT/INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         12.899    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                  6.264    

Slack (MET) :             6.264ns  (required time - arrival time)
  Source:                 AES_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES_DUT/INST_CNT/cnt_internal_value_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.456ns (37.027%)  route 0.776ns (62.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 12.948 - 8.000 ) 
    Source Clock Delay      (SCD):    5.403ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.735     5.403    AES_DUT/clk_IBUF_BUFG
    SLICE_X40Y63         FDRE                                         r  AES_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.456     5.859 f  AES_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=63, routed)          0.776     6.635    AES_DUT/INST_CNT/out[0]
    SLICE_X39Y64         FDCE                                         f  AES_DUT/INST_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.557    12.948    AES_DUT/INST_CNT/clk_IBUF_BUFG
    SLICE_X39Y64         FDCE                                         r  AES_DUT/INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism              0.391    13.339    
                         clock uncertainty           -0.035    13.304    
    SLICE_X39Y64         FDCE (Recov_fdce_C_CLR)     -0.405    12.899    AES_DUT/INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         12.899    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                  6.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 AES_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES_DUT/INST_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.818%)  route 0.317ns (69.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.584     1.496    AES_DUT/clk_IBUF_BUFG
    SLICE_X40Y63         FDRE                                         r  AES_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  AES_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=63, routed)          0.317     1.953    AES_DUT/INST_CNT/out[0]
    SLICE_X39Y64         FDCE                                         f  AES_DUT/INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.851     2.010    AES_DUT/INST_CNT/clk_IBUF_BUFG
    SLICE_X39Y64         FDCE                                         r  AES_DUT/INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.481     1.529    
    SLICE_X39Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.437    AES_DUT/INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 AES_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES_DUT/INST_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.818%)  route 0.317ns (69.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.584     1.496    AES_DUT/clk_IBUF_BUFG
    SLICE_X40Y63         FDRE                                         r  AES_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  AES_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=63, routed)          0.317     1.953    AES_DUT/INST_CNT/out[0]
    SLICE_X39Y64         FDCE                                         f  AES_DUT/INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.851     2.010    AES_DUT/INST_CNT/clk_IBUF_BUFG
    SLICE_X39Y64         FDCE                                         r  AES_DUT/INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.481     1.529    
    SLICE_X39Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.437    AES_DUT/INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 AES_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES_DUT/INST_CNT/cnt_internal_value_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.818%)  route 0.317ns (69.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.584     1.496    AES_DUT/clk_IBUF_BUFG
    SLICE_X40Y63         FDRE                                         r  AES_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  AES_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=63, routed)          0.317     1.953    AES_DUT/INST_CNT/out[0]
    SLICE_X39Y64         FDCE                                         f  AES_DUT/INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.851     2.010    AES_DUT/INST_CNT/clk_IBUF_BUFG
    SLICE_X39Y64         FDCE                                         r  AES_DUT/INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism             -0.481     1.529    
    SLICE_X39Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.437    AES_DUT/INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 AES_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AES_DUT/INST_CNT/cnt_internal_value_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.818%)  route 0.317ns (69.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.584     1.496    AES_DUT/clk_IBUF_BUFG
    SLICE_X40Y63         FDRE                                         r  AES_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  AES_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=63, routed)          0.317     1.953    AES_DUT/INST_CNT/out[0]
    SLICE_X39Y64         FDCE                                         f  AES_DUT/INST_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.851     2.010    AES_DUT/INST_CNT/clk_IBUF_BUFG
    SLICE_X39Y64         FDCE                                         r  AES_DUT/INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism             -0.481     1.529    
    SLICE_X39Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.437    AES_DUT/INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.209ns (34.172%)  route 0.403ns (65.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.586     1.498    clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.662 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.163     1.825    INST_CNT/out[0]
    SLICE_X40Y60         LUT3 (Prop_lut3_I2_O)        0.045     1.870 f  INST_CNT/cnt_internal_value[1]_i_2/O
                         net (fo=2, routed)           0.239     2.109    INST_CNT/cnt_rst_W
    SLICE_X40Y60         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.856     2.015    INST_CNT/CLK
    SLICE_X40Y60         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X40Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.422    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.209ns (34.172%)  route 0.403ns (65.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.586     1.498    clk_IBUF_BUFG
    SLICE_X42Y60         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.662 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.163     1.825    INST_CNT/out[0]
    SLICE_X40Y60         LUT3 (Prop_lut3_I2_O)        0.045     1.870 f  INST_CNT/cnt_internal_value[1]_i_2/O
                         net (fo=2, routed)           0.239     2.109    INST_CNT/cnt_rst_W
    SLICE_X40Y60         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.856     2.015    INST_CNT/CLK
    SLICE_X40Y60         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X40Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.422    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.688    





