i CLK
m 0 0
u 2 6
p {p:CLK}{t:CNT_A[4:0].C}
e ckid0_0 {t:CNT_A[4:0].C} dffre
c ckid0_0 {p:CLK} port Unsupported/too complex instance on clock path
l 0 0 0 0 0
r 0 0 0 0 0 0 0 0
