============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Tue Nov  1 21:49:48 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../al_ip/Divider_32_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(159)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(164)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(522)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(529)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(536)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(543)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(550)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(557)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(564)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(571)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(578)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(585)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(592)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(599)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(606)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(613)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(620)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(627)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(634)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(641)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(648)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(655)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(662)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(669)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(676)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(683)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(690)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(697)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(704)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(711)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(718)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(725)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(732)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(739)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(746)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(753)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(760)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(767)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(774)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(781)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(788)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(795)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(802)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(809)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(816)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(823)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(830)
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(837)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(844)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(851)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(858)
HDL-1007 : undeclared symbol 'open_n55', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(865)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(872)
HDL-1007 : undeclared symbol 'open_n57', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(879)
HDL-1007 : undeclared symbol 'open_n58', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(886)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(893)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(900)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(907)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(914)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(921)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(928)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(935)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(942)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(949)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(956)
HDL-1007 : undeclared symbol 'open_n69', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(963)
HDL-1007 : undeclared symbol 'open_n70', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(970)
HDL-1007 : undeclared symbol 'open_n73', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3138)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3250)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(209)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(212)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(213)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 209 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 212 in ../../RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 213 in ../../RTL/image_process.v(246)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(56)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(60)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(67)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(70)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(71)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(78)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(81)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(82)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(40)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(141)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(142)
HDL-5007 WARNING: identifier 'ok_flag_n02' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(217)
HDL-1007 : analyze verilog file ../../RTL/Perimeter_aera.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Perimeter_aera.v(39)
HDL-5007 WARNING: identifier 'ok_flag_Perimeter_Aera' is used before its declaration in ../../RTL/Perimeter_aera.v(100)
HDL-5007 WARNING: identifier 'quotient' is used before its declaration in ../../RTL/Perimeter_aera.v(102)
HDL-1007 : analyze verilog file ../../RTL/Gesture_recognition.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 34 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/ov2640_sdram_gate.db" in  1.302122s wall, 1.250000s user + 0.062500s system = 1.312500s CPU (100.8%)

RUN-1004 : used memory is 243 MB, reserved memory is 224 MB, peak memory is 246 MB
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net figuredata[12]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net figuredata[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 28 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 8497 instances
RUN-0007 : 3014 luts, 3429 seqs, 1206 mslices, 650 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 11442 nets
RUN-6004 WARNING: There are 247 nets with only 1 pin.
RUN-1001 : 7817 nets have 2 pins
RUN-1001 : 2315 nets have [3 - 5] pins
RUN-1001 : 880 nets have [6 - 10] pins
RUN-1001 : 95 nets have [11 - 20] pins
RUN-1001 : 78 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     321     
RUN-1001 :   No   |  No   |  Yes  |    2122     
RUN-1001 :   No   |  Yes  |  No   |     248     
RUN-1001 :   Yes  |  No   |  No   |     24      
RUN-1001 :   Yes  |  No   |  Yes  |     690     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    60   |  39   |    105     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 203
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8493 instances, 3014 luts, 3429 seqs, 1856 slices, 303 macros(1856 instances: 1206 mslices 650 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 2626 pins
PHY-0007 : Cell area utilization is 34%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 42119, tnet num: 11438, tinst num: 8493, tnode num: 52933, tedge num: 81332.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.357543s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (100.1%)

RUN-1004 : used memory is 354 MB, reserved memory is 337 MB, peak memory is 354 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11438 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.587207s wall, 1.578125s user + 0.015625s system = 1.593750s CPU (100.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.80527e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8493.
PHY-3001 : Level 1 #clusters 1831.
PHY-3001 : End clustering;  0.028328s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 994308, overlap = 243.969
PHY-3002 : Step(2): len = 908132, overlap = 266.312
PHY-3002 : Step(3): len = 573983, overlap = 373.969
PHY-3002 : Step(4): len = 501454, overlap = 437.781
PHY-3002 : Step(5): len = 407765, overlap = 481.656
PHY-3002 : Step(6): len = 335061, overlap = 532.094
PHY-3002 : Step(7): len = 287677, overlap = 556.719
PHY-3002 : Step(8): len = 249966, overlap = 576.969
PHY-3002 : Step(9): len = 211826, overlap = 620.656
PHY-3002 : Step(10): len = 191210, overlap = 661.969
PHY-3002 : Step(11): len = 172329, overlap = 677.625
PHY-3002 : Step(12): len = 155872, overlap = 702.375
PHY-3002 : Step(13): len = 139214, overlap = 747.875
PHY-3002 : Step(14): len = 124317, overlap = 785.5
PHY-3002 : Step(15): len = 113716, overlap = 801.406
PHY-3002 : Step(16): len = 107487, overlap = 821.844
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.61315e-07
PHY-3002 : Step(17): len = 105363, overlap = 803.75
PHY-3002 : Step(18): len = 119956, overlap = 758.156
PHY-3002 : Step(19): len = 109780, overlap = 722.562
PHY-3002 : Step(20): len = 115271, overlap = 712.281
PHY-3002 : Step(21): len = 105565, overlap = 676.781
PHY-3002 : Step(22): len = 108437, overlap = 673.125
PHY-3002 : Step(23): len = 99989.2, overlap = 679
PHY-3002 : Step(24): len = 103467, overlap = 654.156
PHY-3002 : Step(25): len = 96079.5, overlap = 650.812
PHY-3002 : Step(26): len = 97867.1, overlap = 622.531
PHY-3002 : Step(27): len = 92569.6, overlap = 606.625
PHY-3002 : Step(28): len = 94021.2, overlap = 600.438
PHY-3002 : Step(29): len = 90029.2, overlap = 612.25
PHY-3002 : Step(30): len = 91218.9, overlap = 606.438
PHY-3002 : Step(31): len = 87666.8, overlap = 603.594
PHY-3002 : Step(32): len = 88928, overlap = 575.094
PHY-3002 : Step(33): len = 84871.8, overlap = 593.562
PHY-3002 : Step(34): len = 86844.1, overlap = 572.125
PHY-3002 : Step(35): len = 84496.7, overlap = 585.562
PHY-3002 : Step(36): len = 85502.4, overlap = 591.781
PHY-3002 : Step(37): len = 82772.3, overlap = 588
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.52263e-06
PHY-3002 : Step(38): len = 87183.5, overlap = 591.75
PHY-3002 : Step(39): len = 95156.5, overlap = 605.375
PHY-3002 : Step(40): len = 93838.7, overlap = 599.375
PHY-3002 : Step(41): len = 95426.1, overlap = 601.344
PHY-3002 : Step(42): len = 92988.7, overlap = 588.406
PHY-3002 : Step(43): len = 93197, overlap = 598.844
PHY-3002 : Step(44): len = 91034, overlap = 579.219
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.04526e-06
PHY-3002 : Step(45): len = 96314.2, overlap = 569.344
PHY-3002 : Step(46): len = 104896, overlap = 550.531
PHY-3002 : Step(47): len = 103487, overlap = 525.312
PHY-3002 : Step(48): len = 107417, overlap = 496.812
PHY-3002 : Step(49): len = 106031, overlap = 497.844
PHY-3002 : Step(50): len = 107429, overlap = 486.594
PHY-3002 : Step(51): len = 105866, overlap = 463.719
PHY-3002 : Step(52): len = 107099, overlap = 447.031
PHY-3002 : Step(53): len = 107086, overlap = 436.219
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.09052e-06
PHY-3002 : Step(54): len = 113899, overlap = 398.594
PHY-3002 : Step(55): len = 122604, overlap = 349.938
PHY-3002 : Step(56): len = 121399, overlap = 324.312
PHY-3002 : Step(57): len = 124146, overlap = 299.406
PHY-3002 : Step(58): len = 122733, overlap = 288.938
PHY-3002 : Step(59): len = 125060, overlap = 286.062
PHY-3002 : Step(60): len = 124425, overlap = 294.75
PHY-3002 : Step(61): len = 125688, overlap = 302.625
PHY-3002 : Step(62): len = 123523, overlap = 293.656
PHY-3002 : Step(63): len = 124280, overlap = 278.031
PHY-3002 : Step(64): len = 123194, overlap = 277.906
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.2181e-05
PHY-3002 : Step(65): len = 132553, overlap = 273.531
PHY-3002 : Step(66): len = 140190, overlap = 267.938
PHY-3002 : Step(67): len = 139470, overlap = 257.125
PHY-3002 : Step(68): len = 140686, overlap = 236.094
PHY-3002 : Step(69): len = 139731, overlap = 227.125
PHY-3002 : Step(70): len = 142169, overlap = 224.219
PHY-3002 : Step(71): len = 140204, overlap = 223.781
PHY-3002 : Step(72): len = 140621, overlap = 216.188
PHY-3002 : Step(73): len = 139594, overlap = 232.031
PHY-3002 : Step(74): len = 140405, overlap = 233.844
PHY-3002 : Step(75): len = 138889, overlap = 236.281
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.43621e-05
PHY-3002 : Step(76): len = 147658, overlap = 218.344
PHY-3002 : Step(77): len = 155624, overlap = 185.938
PHY-3002 : Step(78): len = 157994, overlap = 183.156
PHY-3002 : Step(79): len = 160655, overlap = 145.188
PHY-3002 : Step(80): len = 160310, overlap = 150.906
PHY-3002 : Step(81): len = 161775, overlap = 144.438
PHY-3002 : Step(82): len = 160171, overlap = 147.438
PHY-3002 : Step(83): len = 160060, overlap = 148.125
PHY-3002 : Step(84): len = 159435, overlap = 149.094
PHY-3002 : Step(85): len = 159287, overlap = 162.375
PHY-3002 : Step(86): len = 158213, overlap = 160.031
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.87242e-05
PHY-3002 : Step(87): len = 167016, overlap = 159.031
PHY-3002 : Step(88): len = 172179, overlap = 151.062
PHY-3002 : Step(89): len = 171740, overlap = 142.406
PHY-3002 : Step(90): len = 172659, overlap = 129.875
PHY-3002 : Step(91): len = 172839, overlap = 142.469
PHY-3002 : Step(92): len = 174161, overlap = 129.281
PHY-3002 : Step(93): len = 173709, overlap = 127.625
PHY-3002 : Step(94): len = 174686, overlap = 129.625
PHY-3002 : Step(95): len = 175667, overlap = 129.906
PHY-3002 : Step(96): len = 176474, overlap = 137.938
PHY-3002 : Step(97): len = 176423, overlap = 138.656
PHY-3002 : Step(98): len = 176958, overlap = 135.344
PHY-3002 : Step(99): len = 175990, overlap = 129.438
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 9.74484e-05
PHY-3002 : Step(100): len = 182963, overlap = 120.719
PHY-3002 : Step(101): len = 187889, overlap = 119
PHY-3002 : Step(102): len = 187420, overlap = 117.156
PHY-3002 : Step(103): len = 187789, overlap = 114.344
PHY-3002 : Step(104): len = 189134, overlap = 111.875
PHY-3002 : Step(105): len = 190718, overlap = 104.125
PHY-3002 : Step(106): len = 189532, overlap = 98.7812
PHY-3002 : Step(107): len = 190272, overlap = 98.5938
PHY-3002 : Step(108): len = 191746, overlap = 100.062
PHY-3002 : Step(109): len = 192495, overlap = 100.969
PHY-3002 : Step(110): len = 191355, overlap = 92.1562
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000189746
PHY-3002 : Step(111): len = 196356, overlap = 92.1875
PHY-3002 : Step(112): len = 199713, overlap = 79.8438
PHY-3002 : Step(113): len = 199777, overlap = 83.2188
PHY-3002 : Step(114): len = 200620, overlap = 84.4688
PHY-3002 : Step(115): len = 202252, overlap = 83.2188
PHY-3002 : Step(116): len = 203237, overlap = 76.6562
PHY-3002 : Step(117): len = 202879, overlap = 77.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000328028
PHY-3002 : Step(118): len = 206124, overlap = 73
PHY-3002 : Step(119): len = 209889, overlap = 70
PHY-3002 : Step(120): len = 211277, overlap = 69.0625
PHY-3002 : Step(121): len = 212548, overlap = 68.125
PHY-3002 : Step(122): len = 214171, overlap = 72.0625
PHY-3002 : Step(123): len = 215222, overlap = 69.5938
PHY-3002 : Step(124): len = 214891, overlap = 70.6562
PHY-3002 : Step(125): len = 215115, overlap = 66.5312
PHY-3002 : Step(126): len = 215231, overlap = 67.7188
PHY-3002 : Step(127): len = 215349, overlap = 71.625
PHY-3002 : Step(128): len = 215142, overlap = 63.0625
PHY-3002 : Step(129): len = 215374, overlap = 66.1875
PHY-3002 : Step(130): len = 215847, overlap = 65.9062
PHY-3002 : Step(131): len = 216174, overlap = 68.0312
PHY-3002 : Step(132): len = 215199, overlap = 63.9062
PHY-3002 : Step(133): len = 215006, overlap = 63.9062
PHY-3002 : Step(134): len = 215174, overlap = 69.1562
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000629328
PHY-3002 : Step(135): len = 218467, overlap = 64.2812
PHY-3002 : Step(136): len = 221756, overlap = 61.6562
PHY-3002 : Step(137): len = 222109, overlap = 58.9375
PHY-3002 : Step(138): len = 222196, overlap = 57.5625
PHY-3002 : Step(139): len = 222709, overlap = 60
PHY-3002 : Step(140): len = 223506, overlap = 56.5625
PHY-3002 : Step(141): len = 223776, overlap = 62.5625
PHY-3002 : Step(142): len = 223933, overlap = 65.4688
PHY-3002 : Step(143): len = 224234, overlap = 65.0625
PHY-3002 : Step(144): len = 224272, overlap = 64.3125
PHY-3002 : Step(145): len = 224505, overlap = 64.3125
PHY-3002 : Step(146): len = 225308, overlap = 64.4688
PHY-3002 : Step(147): len = 225927, overlap = 68.9062
PHY-3002 : Step(148): len = 225988, overlap = 65.4062
PHY-3002 : Step(149): len = 225600, overlap = 61.6562
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00111524
PHY-3002 : Step(150): len = 227133, overlap = 59.4062
PHY-3002 : Step(151): len = 228665, overlap = 59.6562
PHY-3002 : Step(152): len = 229517, overlap = 60.9062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029720s wall, 0.015625s user + 0.078125s system = 0.093750s CPU (315.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11442.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 363872, over cnt = 1017(2%), over = 5437, worst = 35
PHY-1001 : End global iterations;  0.337254s wall, 0.734375s user + 0.140625s system = 0.875000s CPU (259.4%)

PHY-1001 : Congestion index: top1 = 76.03, top5 = 51.45, top10 = 40.95, top15 = 35.02.
PHY-3001 : End congestion estimation;  0.470645s wall, 0.859375s user + 0.156250s system = 1.015625s CPU (215.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11438 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.258521s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (96.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.60774e-05
PHY-3002 : Step(153): len = 333610, overlap = 19.4375
PHY-3002 : Step(154): len = 333781, overlap = 21.0625
PHY-3002 : Step(155): len = 323206, overlap = 14.8438
PHY-3002 : Step(156): len = 314191, overlap = 17.375
PHY-3002 : Step(157): len = 309065, overlap = 16.1562
PHY-3002 : Step(158): len = 305303, overlap = 14.6562
PHY-3002 : Step(159): len = 299922, overlap = 13.0625
PHY-3002 : Step(160): len = 297601, overlap = 12.5625
PHY-3002 : Step(161): len = 297198, overlap = 13.625
PHY-3002 : Step(162): len = 293426, overlap = 15
PHY-3002 : Step(163): len = 293411, overlap = 14.25
PHY-3002 : Step(164): len = 287323, overlap = 15.125
PHY-3002 : Step(165): len = 287101, overlap = 14.875
PHY-3002 : Step(166): len = 284883, overlap = 14.9375
PHY-3002 : Step(167): len = 285141, overlap = 13
PHY-3002 : Step(168): len = 285769, overlap = 13.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000152155
PHY-3002 : Step(169): len = 287679, overlap = 12.875
PHY-3002 : Step(170): len = 287679, overlap = 12.875
PHY-3002 : Step(171): len = 287441, overlap = 12.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000275001
PHY-3002 : Step(172): len = 295200, overlap = 11.8125
PHY-3002 : Step(173): len = 302303, overlap = 11.8125
PHY-3002 : Step(174): len = 306077, overlap = 10.5
PHY-3002 : Step(175): len = 306888, overlap = 11.1875
PHY-3002 : Step(176): len = 307257, overlap = 10.375
PHY-3002 : Step(177): len = 307549, overlap = 8.9375
PHY-3002 : Step(178): len = 307377, overlap = 9.5
PHY-3002 : Step(179): len = 307378, overlap = 7.9375
PHY-3002 : Step(180): len = 307462, overlap = 6.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000550003
PHY-3002 : Step(181): len = 309389, overlap = 7.375
PHY-3002 : Step(182): len = 311459, overlap = 6.6875
PHY-3002 : Step(183): len = 313275, overlap = 7.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000974788
PHY-3002 : Step(184): len = 314674, overlap = 6.9375
PHY-3002 : Step(185): len = 320963, overlap = 6.4375
PHY-3002 : Step(186): len = 326314, overlap = 5.6875
PHY-3002 : Step(187): len = 328916, overlap = 5.9375
PHY-3002 : Step(188): len = 330353, overlap = 5.8125
PHY-3002 : Step(189): len = 331163, overlap = 7.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 69/11442.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 366680, over cnt = 1494(4%), over = 6509, worst = 26
PHY-1001 : End global iterations;  0.544998s wall, 0.937500s user + 0.078125s system = 1.015625s CPU (186.4%)

PHY-1001 : Congestion index: top1 = 63.19, top5 = 46.71, top10 = 40.08, top15 = 35.66.
PHY-3001 : End congestion estimation;  0.688804s wall, 1.093750s user + 0.078125s system = 1.171875s CPU (170.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11438 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.271929s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (97.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.22773e-05
PHY-3002 : Step(190): len = 323266, overlap = 103.406
PHY-3002 : Step(191): len = 323127, overlap = 73.0625
PHY-3002 : Step(192): len = 321042, overlap = 76
PHY-3002 : Step(193): len = 317420, overlap = 70.4375
PHY-3002 : Step(194): len = 314606, overlap = 66.6562
PHY-3002 : Step(195): len = 312612, overlap = 61.3438
PHY-3002 : Step(196): len = 309562, overlap = 65.75
PHY-3002 : Step(197): len = 308238, overlap = 65.3125
PHY-3002 : Step(198): len = 303946, overlap = 61.8438
PHY-3002 : Step(199): len = 302555, overlap = 58.6875
PHY-3002 : Step(200): len = 300942, overlap = 58.1875
PHY-3002 : Step(201): len = 299953, overlap = 57.5312
PHY-3002 : Step(202): len = 299690, overlap = 54.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000184555
PHY-3002 : Step(203): len = 304082, overlap = 57.9688
PHY-3002 : Step(204): len = 305065, overlap = 58.8438
PHY-3002 : Step(205): len = 307086, overlap = 54.875
PHY-3002 : Step(206): len = 308400, overlap = 53.0625
PHY-3002 : Step(207): len = 310583, overlap = 52.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000369109
PHY-3002 : Step(208): len = 314301, overlap = 45.6875
PHY-3002 : Step(209): len = 315700, overlap = 46.7812
PHY-3002 : Step(210): len = 321713, overlap = 47.5938
PHY-3002 : Step(211): len = 325561, overlap = 44.8125
PHY-3002 : Step(212): len = 327388, overlap = 42.0938
PHY-3002 : Step(213): len = 327546, overlap = 40.3438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 42119, tnet num: 11438, tinst num: 8493, tnode num: 52933, tedge num: 81332.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.464342s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (100.3%)

RUN-1004 : used memory is 399 MB, reserved memory is 384 MB, peak memory is 417 MB
OPT-1001 : Total overflow 298.25 peak overflow 2.66
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 403/11442.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 378736, over cnt = 1489(4%), over = 5484, worst = 22
PHY-1001 : End global iterations;  0.568459s wall, 0.953125s user + 0.093750s system = 1.046875s CPU (184.2%)

PHY-1001 : Congestion index: top1 = 64.42, top5 = 46.25, top10 = 38.40, top15 = 33.92.
PHY-1001 : End incremental global routing;  0.722474s wall, 1.125000s user + 0.093750s system = 1.218750s CPU (168.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11438 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.310984s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (95.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.218169s wall, 1.609375s user + 0.093750s system = 1.703125s CPU (139.8%)

OPT-1001 : Current memory(MB): used = 410, reserve = 396, peak = 417.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8956/11442.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 378736, over cnt = 1489(4%), over = 5484, worst = 22
PHY-1002 : len = 403376, over cnt = 912(2%), over = 2435, worst = 22
PHY-1002 : len = 414952, over cnt = 518(1%), over = 1352, worst = 22
PHY-1002 : len = 426376, over cnt = 93(0%), over = 224, worst = 22
PHY-1002 : len = 428872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.629385s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (139.0%)

PHY-1001 : Congestion index: top1 = 53.41, top5 = 40.85, top10 = 35.22, top15 = 31.86.
OPT-1001 : End congestion update;  0.769836s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (134.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11438 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.214681s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (94.6%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.984673s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (125.4%)

OPT-1001 : Current memory(MB): used = 415, reserve = 401, peak = 417.
OPT-1001 : End physical optimization;  3.752128s wall, 4.375000s user + 0.109375s system = 4.484375s CPU (119.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3014 LUT to BLE ...
SYN-4008 : Packed 3014 LUT and 1828 SEQ to BLE.
SYN-4003 : Packing 1601 remaining SEQ's ...
SYN-4005 : Packed 726 SEQ with LUT/SLICE
SYN-4006 : 714 single LUT's are left
SYN-4006 : 875 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3889/8891 primitive instances ...
PHY-3001 : End packing;  0.462472s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (101.4%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 4237 instances
RUN-1001 : 2020 mslices, 2019 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 9686 nets
RUN-6004 WARNING: There are 247 nets with only 1 pin.
RUN-1001 : 6009 nets have 2 pins
RUN-1001 : 2354 nets have [3 - 5] pins
RUN-1001 : 902 nets have [6 - 10] pins
RUN-1001 : 90 nets have [11 - 20] pins
RUN-1001 : 76 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 4233 instances, 4039 slices, 303 macros(1856 instances: 1206 mslices 650 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1490 pins
PHY-3001 : Cell area utilization is 48%
PHY-3001 : After packing: Len = 324890, Over = 104.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 48%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5194/9686.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 406096, over cnt = 537(1%), over = 889, worst = 9
PHY-1002 : len = 407904, over cnt = 343(0%), over = 521, worst = 6
PHY-1002 : len = 410432, over cnt = 187(0%), over = 279, worst = 6
PHY-1002 : len = 412408, over cnt = 71(0%), over = 109, worst = 5
PHY-1002 : len = 413448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.693744s wall, 0.937500s user + 0.031250s system = 0.968750s CPU (139.6%)

PHY-1001 : Congestion index: top1 = 51.47, top5 = 38.47, top10 = 33.00, top15 = 29.78.
PHY-3001 : End congestion estimation;  0.869982s wall, 1.125000s user + 0.031250s system = 1.156250s CPU (132.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 36032, tnet num: 9682, tinst num: 4233, tnode num: 43816, tedge num: 74233.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.535451s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (99.7%)

RUN-1004 : used memory is 415 MB, reserved memory is 403 MB, peak memory is 417 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9682 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.796690s wall, 1.781250s user + 0.015625s system = 1.796875s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.65105e-05
PHY-3002 : Step(214): len = 312339, overlap = 110.5
PHY-3002 : Step(215): len = 308248, overlap = 109.5
PHY-3002 : Step(216): len = 296614, overlap = 121.75
PHY-3002 : Step(217): len = 292789, overlap = 123.25
PHY-3002 : Step(218): len = 289859, overlap = 122.75
PHY-3002 : Step(219): len = 288032, overlap = 129.25
PHY-3002 : Step(220): len = 286341, overlap = 130.5
PHY-3002 : Step(221): len = 285979, overlap = 131.25
PHY-3002 : Step(222): len = 285365, overlap = 136.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.30209e-05
PHY-3002 : Step(223): len = 291221, overlap = 124.5
PHY-3002 : Step(224): len = 293218, overlap = 124.25
PHY-3002 : Step(225): len = 298020, overlap = 117
PHY-3002 : Step(226): len = 300188, overlap = 112
PHY-3002 : Step(227): len = 301782, overlap = 109
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106042
PHY-3002 : Step(228): len = 308897, overlap = 99.75
PHY-3002 : Step(229): len = 311493, overlap = 98.5
PHY-3002 : Step(230): len = 319537, overlap = 86.5
PHY-3002 : Step(231): len = 320636, overlap = 81.5
PHY-3002 : Step(232): len = 320848, overlap = 79.5
PHY-3002 : Step(233): len = 319608, overlap = 80
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.785748s wall, 0.515625s user + 1.625000s system = 2.140625s CPU (272.4%)

PHY-3001 : Trial Legalized: Len = 359210
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 529/9686.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 422008, over cnt = 842(2%), over = 1445, worst = 9
PHY-1002 : len = 427344, over cnt = 467(1%), over = 712, worst = 9
PHY-1002 : len = 433792, over cnt = 137(0%), over = 177, worst = 5
PHY-1002 : len = 435264, over cnt = 38(0%), over = 51, worst = 5
PHY-1002 : len = 436192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.185533s wall, 1.593750s user + 0.125000s system = 1.718750s CPU (145.0%)

PHY-1001 : Congestion index: top1 = 46.64, top5 = 36.31, top10 = 32.14, top15 = 29.62.
PHY-3001 : End congestion estimation;  1.389032s wall, 1.781250s user + 0.125000s system = 1.906250s CPU (137.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9682 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.255605s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (103.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.65796e-05
PHY-3002 : Step(234): len = 341730, overlap = 5
PHY-3002 : Step(235): len = 332367, overlap = 19.75
PHY-3002 : Step(236): len = 329022, overlap = 25
PHY-3002 : Step(237): len = 327822, overlap = 28
PHY-3002 : Step(238): len = 326791, overlap = 33.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009658s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (161.8%)

PHY-3001 : Legalized: Len = 338888, Over = 0
PHY-3001 : Spreading special nets. 48 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.032036s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.5%)

PHY-3001 : 65 instances has been re-located, deltaX = 17, deltaY = 37, maxDist = 2.
PHY-3001 : Final: Len = 339816, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 36032, tnet num: 9682, tinst num: 4233, tnode num: 43816, tedge num: 74233.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.605079s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (100.3%)

RUN-1004 : used memory is 418 MB, reserved memory is 406 MB, peak memory is 429 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4497/9686.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 413416, over cnt = 627(1%), over = 921, worst = 7
PHY-1002 : len = 416136, over cnt = 364(1%), over = 494, worst = 7
PHY-1002 : len = 420832, over cnt = 81(0%), over = 96, worst = 4
PHY-1002 : len = 421976, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 422232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.755250s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (144.8%)

PHY-1001 : Congestion index: top1 = 46.23, top5 = 36.11, top10 = 31.95, top15 = 29.44.
PHY-1001 : End incremental global routing;  0.938727s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (136.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9682 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.261881s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (101.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.376471s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (124.9%)

OPT-1001 : Current memory(MB): used = 425, reserve = 413, peak = 429.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8179/9686.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 422232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.055644s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (112.3%)

PHY-1001 : Congestion index: top1 = 46.23, top5 = 36.11, top10 = 31.95, top15 = 29.44.
OPT-1001 : End congestion update;  0.215269s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (101.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9682 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.191623s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (97.8%)

OPT-0007 : Start: WNS 4245 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.407035s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (99.8%)

OPT-1001 : Current memory(MB): used = 425, reserve = 413, peak = 429.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9682 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.192473s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (105.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8179/9686.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 422232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.057432s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (81.6%)

PHY-1001 : Congestion index: top1 = 46.23, top5 = 36.11, top10 = 31.95, top15 = 29.44.
PHY-1001 : End incremental global routing;  0.219726s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9682 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.247296s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (94.8%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8179/9686.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 422232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.059110s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (105.7%)

PHY-1001 : Congestion index: top1 = 46.23, top5 = 36.11, top10 = 31.95, top15 = 29.44.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9682 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.195092s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (96.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4245 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 45.827586
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  4.544218s wall, 4.890625s user + 0.000000s system = 4.890625s CPU (107.6%)

RUN-1003 : finish command "place" in  25.111678s wall, 41.828125s user + 11.109375s system = 52.937500s CPU (210.8%)

RUN-1004 : used memory is 387 MB, reserved memory is 372 MB, peak memory is 429 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_place.db" in  1.142112s wall, 1.890625s user + 0.000000s system = 1.890625s CPU (165.5%)

RUN-1004 : used memory is 387 MB, reserved memory is 374 MB, peak memory is 440 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 4237 instances
RUN-1001 : 2020 mslices, 2019 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 9686 nets
RUN-6004 WARNING: There are 247 nets with only 1 pin.
RUN-1001 : 6009 nets have 2 pins
RUN-1001 : 2354 nets have [3 - 5] pins
RUN-1001 : 902 nets have [6 - 10] pins
RUN-1001 : 90 nets have [11 - 20] pins
RUN-1001 : 76 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 36032, tnet num: 9682, tinst num: 4233, tnode num: 43816, tedge num: 74233.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.536669s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (99.6%)

RUN-1004 : used memory is 404 MB, reserved memory is 391 MB, peak memory is 440 MB
PHY-1001 : 2020 mslices, 2019 lslices, 144 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9682 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 394544, over cnt = 936(2%), over = 1620, worst = 8
PHY-1002 : len = 400520, over cnt = 610(1%), over = 944, worst = 7
PHY-1002 : len = 406960, over cnt = 253(0%), over = 356, worst = 6
PHY-1002 : len = 409968, over cnt = 75(0%), over = 123, worst = 6
PHY-1002 : len = 411456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.197171s wall, 1.796875s user + 0.203125s system = 2.000000s CPU (167.1%)

PHY-1001 : Congestion index: top1 = 44.72, top5 = 35.43, top10 = 31.43, top15 = 29.05.
PHY-1001 : End global routing;  1.370889s wall, 1.968750s user + 0.203125s system = 2.171875s CPU (158.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 445, reserve = 434, peak = 445.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-5010 WARNING: Net u_image_process/u_Gesture_recognition/Distance_0_Ok[35] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Gesture_recognition/Distance_0_Ok[34] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Gesture_recognition/Distance_0_Ok[33] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Gesture_recognition/Distance_0_Ok[32] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Gesture_recognition/Distance_0_Ok[31] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Gesture_recognition/Distance_0_Ok[30] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 698, reserve = 690, peak = 698.
PHY-1001 : End build detailed router design. 4.133773s wall, 4.062500s user + 0.078125s system = 4.140625s CPU (100.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 110536, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.465559s wall, 4.437500s user + 0.015625s system = 4.453125s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 732, reserve = 725, peak = 732.
PHY-1001 : End phase 1; 4.472122s wall, 4.437500s user + 0.015625s system = 4.453125s CPU (99.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 3965 net; 5.017786s wall, 5.031250s user + 0.000000s system = 5.031250s CPU (100.3%)

PHY-1022 : len = 822040, over cnt = 465(0%), over = 466, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 738, reserve = 731, peak = 738.
PHY-1001 : End initial routed; 20.213491s wall, 27.859375s user + 0.109375s system = 27.968750s CPU (138.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/7815(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.029294s wall, 2.031250s user + 0.000000s system = 2.031250s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 747, reserve = 741, peak = 747.
PHY-1001 : End phase 2; 22.242855s wall, 29.890625s user + 0.109375s system = 30.000000s CPU (134.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 822040, over cnt = 465(0%), over = 466, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.033525s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (139.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 820984, over cnt = 146(0%), over = 146, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.345383s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (176.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 820536, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.371236s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (105.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 820544, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.076047s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (102.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 820592, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.080923s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (96.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/7815(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.021047s wall, 2.031250s user + 0.000000s system = 2.031250s CPU (100.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 123 feed throughs used by 63 nets
PHY-1001 : End commit to database; 0.964130s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (98.9%)

PHY-1001 : Current memory(MB): used = 792, reserve = 786, peak = 792.
PHY-1001 : End phase 3; 4.083612s wall, 4.328125s user + 0.031250s system = 4.359375s CPU (106.8%)

PHY-1003 : Routed, final wirelength = 820592
PHY-1001 : Current memory(MB): used = 794, reserve = 788, peak = 794.
PHY-1001 : End export database. 0.029081s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.5%)

PHY-1001 : End detail routing;  35.260857s wall, 43.046875s user + 0.234375s system = 43.281250s CPU (122.7%)

RUN-1003 : finish command "route" in  38.534519s wall, 46.906250s user + 0.437500s system = 47.343750s CPU (122.9%)

RUN-1004 : used memory is 792 MB, reserved memory is 786 MB, peak memory is 794 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     6860   out of  19600   35.00%
#reg                     3482   out of  19600   17.77%
#le                      7733
  #lut only              4251   out of   7733   54.97%
  #reg only               873   out of   7733   11.29%
  #lut&reg               2609   out of   7733   33.74%
#dsp                       29   out of     29  100.00%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                        Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                             1694
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                          183
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                          44
#4        u_camera_init/divider2[8]                                  GCLK               mslice             u_camera_init/reg3_syn_60.q1                  26
#5        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                          21
#6        u_camera_init/divider2[7]                                  GCLK               mslice             u_camera_init/reg3_syn_60.q0                  17
#7        u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_17.f0     10
#8        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/u_RGBYCbCr/reg12_syn_70.f0    10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                              6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                          0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                          0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |7733   |5004    |1856    |3482    |14      |29      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |836    |521     |205     |432     |2       |0       |
|    command1                          |command                                    |55     |54      |0       |46      |0       |0       |
|    control1                          |control_interface                          |95     |63      |24      |49      |0       |0       |
|    data_path1                        |sdr_data_path                              |8      |8       |0       |4       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |126    |74      |18      |97      |1       |0       |
|      dcfifo_component                |softfifo                                   |126    |74      |18      |97      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |41     |26      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |24      |0       |32      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |129    |56      |18      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |129    |56      |18      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |18      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |18      |0       |33      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |164    |90      |70      |36      |0       |0       |
|  u_camera_init                       |camera_init                                |543    |528     |15      |99      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |160    |160     |0       |47      |0       |0       |
|  u_camera_reader                     |camera_reader                              |94     |64      |17      |58      |0       |0       |
|  u_image_process                     |image_process                              |5762   |3546    |1470    |2743    |12      |29      |
|    u_Dilation_Detector               |Dilation_Detector                          |175    |124     |45      |80      |2       |0       |
|      u_three_martix_4                |three_martix                               |161    |113     |45      |67      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |174    |115     |45      |78      |2       |0       |
|      u_three_martix_3                |three_martix                               |167    |110     |45      |71      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Gesture_recognition             |Gesture_recognition                        |728    |409     |172     |427     |0       |9       |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |1936   |1240    |457     |933     |0       |20      |
|      u_Divider_1                     |Divider                                    |164    |108     |32      |90      |0       |0       |
|      u_Divider_2                     |Divider                                    |110    |62      |32      |42      |0       |0       |
|      u_Divider_3                     |Divider_32                                 |257    |132     |46      |155     |0       |0       |
|      u_Divider_4                     |Divider_32                                 |196    |106     |46      |98      |0       |0       |
|      u_Divider_5                     |Divider_32                                 |193    |99      |46      |91      |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |164    |115     |45      |62      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |6      |4       |0       |6       |0       |0       |
|      u_three_martix                  |three_martix                               |158    |111     |45      |56      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |711    |436     |235     |259     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |490    |300     |190     |128     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |26      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |34      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |49     |29      |20      |11      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |13      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |221    |136     |45      |131     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |727    |433     |235     |265     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |498    |308     |190     |133     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |27      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |34      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |33      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |16      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |7       |0       |0       |
|      u_three_martix                  |three_martix                               |229    |125     |45      |132     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Perimeter_aera                  |Perimeter_aera                             |409    |278     |81      |215     |0       |0       |
|      u_Divider_1                     |Divider                                    |189    |107     |32      |119     |0       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |146    |40      |15      |123     |0       |0       |
|    u_Sobel_Process                   |Sobel_Process                              |429    |234     |120     |182     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |199    |123     |75      |46      |0       |0       |
|      u_three_martix_2                |three_martix                               |230    |111     |45      |136     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |170    |134     |36      |65      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |101    |77      |24      |31      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5940  
    #2          2       1364  
    #3          3       526   
    #4          4       416   
    #5        5-10      911   
    #6        11-50     132   
    #7       51-100      15   
    #8       101-500     3    
    #9        >500       1    
  Average     2.53            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.292024s wall, 2.156250s user + 0.000000s system = 2.156250s CPU (166.9%)

RUN-1004 : used memory is 792 MB, reserved memory is 787 MB, peak memory is 845 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 4233
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 9686, pip num: 77007
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 123
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3090 valid insts, and 235993 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  6.554933s wall, 82.859375s user + 0.687500s system = 83.546875s CPU (1274.6%)

RUN-1004 : used memory is 757 MB, reserved memory is 754 MB, peak memory is 974 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221101_214948.log"
