set LIB_NAME "tcbn28hpcplusbwp30p140ssg0p81v125c.lib \
              ts1n28hpcpuhdhvtb128x256m1swbso_170a_ssg0p81v125c.lib \
              tsdn28hpcpuhdb64x64m4mwa_170a_ssg0p81v125c.lib \
              tsdn28hpcpuhdb64x128m4mwa_170a_ssg0p81v125c.lib \
	          tphn28hpcpgv18ssg0p81v1p62v125c.lib"

set LIB_SEARCH_PATH "/opt/pdk/tsmc28/CMOS/HPC+/stclib/9-track/tcbn28hpcplusbwp30p140-set/tcbn28hpcplusbwp30p140_190a_FE/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140_180a \
                     /opt/pdk/tsmc28/SRAM/macros/ts1n28hpcpuhdhvtb128x256m1swbso_170a/NLDM \
                     /opt/pdk/tsmc28/SRAM/macros/tsdn28hpcpuhdb64x64m4mwa_170a/NLDM \
                     /opt/pdk/tsmc28/SRAM/macros/tsdn28hpcpuhdb64x128m4mwa_170a/NLDM \
                     /opt/pdk/tsmc28/CMOS/HPC+/IO1.8V/iolib/STAGGERED/tphn28hpcpgv18_170d_FE/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tphn28hpcpgv18_170a"

set LEF_FILE "/opt/pdk/tsmc28/CMOS/util/PRTF_EDI_28nm_Cad_V19_1a/tsmcn28_9lm5X1Y1Z1UUTRDL.tlef \
              /opt/pdk/tsmc28/CMOS/HPC+/IO1.8V/iolib/STAGGERED/tphn28hpcpgv18_170d_FE/TSMCHOME/digital/Back_End/lef/tphn28hpcpgv18_110a/mt_2/8lm/lef/tphn28hpcpgv18_8lm.lef \
              /opt/pdk/tsmc28/SRAM/macros/tsdn28hpcpuhdb64x64m4mwa_170a/LEF/tsdn28hpcpuhdb64x64m4mwa_170a.lef \
              /opt/pdk/tsmc28/CMOS/HPC+/stclib/9-track/tcbn28hpcplusbwp30p140-set/tcbn28hpcplusbwp30p140_190a_FE/TSMCHOME/digital/Back_End/lef/tcbn28hpcplusbwp30p140_110a/lef/tcbn28hpcplusbwp30p140.lef \
              /opt/pdk/tsmc28/SRAM/macros/ts1n28hpcpuhdhvtb128x256m1swbso_170a/LEF/ts1n28hpcpuhdhvtb128x256m1swbso_170a.lef"

set DW_LIB   "/opt/cadence/installs/GENUS211/share/synth/lib/chipware/syn/DW04"
set QRC_TECH_FILE "/opt/pdk/tsmc28/QRC/RC_QRC_crn28hpc+_1p09m+ut-alrdl_5x1y1z1u_typical/qrcTechFile"

set OP_CONDS ssg0p81v125c
