// Seed: 235706519
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_5;
  tri0 id_8 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd82,
    parameter id_6 = 32'd40
) (
    output wor id_0,
    input supply1 id_1,
    output wor id_2
);
  wire id_4;
  defparam id_5.id_6 = 1;
  wire id_7;
  module_0(
      id_4, id_4, id_7, id_4, id_4, id_4, id_7
  );
endmodule
