
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-95FBL6H

Implementation : synthesis

# Written on Fri Jan 22 16:21:02 2021

##### DESIGN INFO #######################################################

Top View:                "Top_Level"
Constraint File(s):      "C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\Custom Core from HDL\IGL2_MiV_FreeRTOS_Demo_Custom_Core\designer\Top_Level\synthesis.fdc"




##### SUMMARY ############################################################

Found 4 issues in 4 out of 15 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                      Ending                                                        |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                        COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock              |     10.000           |     No paths         |     10.000           |     No paths                         
MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT           MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT           |     20.000           |     No paths         |     No paths         |     No paths                         
MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT           MSS_SubSystem_sb_0/CCC_0/GL0                                  |     20.000           |     No paths         |     No paths         |     No paths                         
MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     |     80.000           |     No paths         |     40.000           |     40.000                           
MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     MSS_SubSystem_sb_0/CCC_0/GL0                                  |     20.000           |     No paths         |     No paths         |     No paths                         
MSS_SubSystem_sb_0/CCC_0/GL0                                  MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT           |     20.000           |     No paths         |     No paths         |     No paths                         
MSS_SubSystem_sb_0/CCC_0/GL0                                  MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     |     20.000           |     No paths         |     No paths         |     No paths                         
MSS_SubSystem_sb_0/CCC_0/GL0                                  MSS_SubSystem_sb_0/CCC_0/GL0                                  |     20.000           |     No paths         |     No paths         |     No paths                         
MSS_SubSystem_sb_0/CCC_0/GL0                                  COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock              |     Diff grp         |     No paths         |     No paths         |     No paths                         
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock              System                                                        |     10.000           |     No paths         |     No paths         |     No paths                         
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock              MSS_SubSystem_sb_0/CCC_0/GL0                                  |     Diff grp         |     No paths         |     No paths         |     No paths                         
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock              COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock              |     10.000           |     10.000           |     5.000            |     5.000                            
=======================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:DEVRST_N
p:FTDI_UART0_RXD
p:FTDI_UART0_TXD
p:LED1_GREEN
p:LED1_RED
p:LED2_GREEN
p:LED2_RED
p:MDDR_ADDR[0]
p:MDDR_ADDR[1]
p:MDDR_ADDR[2]
p:MDDR_ADDR[3]
p:MDDR_ADDR[4]
p:MDDR_ADDR[5]
p:MDDR_ADDR[6]
p:MDDR_ADDR[7]
p:MDDR_ADDR[8]
p:MDDR_ADDR[9]
p:MDDR_ADDR[10]
p:MDDR_ADDR[11]
p:MDDR_ADDR[12]
p:MDDR_ADDR[13]
p:MDDR_ADDR[14]
p:MDDR_ADDR[15]
p:MDDR_BA[0]
p:MDDR_BA[1]
p:MDDR_BA[2]
p:MDDR_CAS_N
p:MDDR_CKE
p:MDDR_CLK
p:MDDR_CLK_N
p:MDDR_CS_N
p:MDDR_DM_RDQS[0] (bidir end point)
p:MDDR_DM_RDQS[0] (bidir start point)
p:MDDR_DM_RDQS[1] (bidir end point)
p:MDDR_DM_RDQS[1] (bidir start point)
p:MDDR_DQS[0] (bidir end point)
p:MDDR_DQS[0] (bidir start point)
p:MDDR_DQS[1] (bidir end point)
p:MDDR_DQS[1] (bidir start point)
p:MDDR_DQS_N[0] (bidir end point)
p:MDDR_DQS_N[0] (bidir start point)
p:MDDR_DQS_N[1] (bidir end point)
p:MDDR_DQS_N[1] (bidir start point)
p:MDDR_DQS_TMATCH_0_IN
p:MDDR_DQS_TMATCH_0_OUT
p:MDDR_DQ[0] (bidir end point)
p:MDDR_DQ[0] (bidir start point)
p:MDDR_DQ[1] (bidir end point)
p:MDDR_DQ[1] (bidir start point)
p:MDDR_DQ[2] (bidir end point)
p:MDDR_DQ[2] (bidir start point)
p:MDDR_DQ[3] (bidir end point)
p:MDDR_DQ[3] (bidir start point)
p:MDDR_DQ[4] (bidir end point)
p:MDDR_DQ[4] (bidir start point)
p:MDDR_DQ[5] (bidir end point)
p:MDDR_DQ[5] (bidir start point)
p:MDDR_DQ[6] (bidir end point)
p:MDDR_DQ[6] (bidir start point)
p:MDDR_DQ[7] (bidir end point)
p:MDDR_DQ[7] (bidir start point)
p:MDDR_DQ[8] (bidir end point)
p:MDDR_DQ[8] (bidir start point)
p:MDDR_DQ[9] (bidir end point)
p:MDDR_DQ[9] (bidir start point)
p:MDDR_DQ[10] (bidir end point)
p:MDDR_DQ[10] (bidir start point)
p:MDDR_DQ[11] (bidir end point)
p:MDDR_DQ[11] (bidir start point)
p:MDDR_DQ[12] (bidir end point)
p:MDDR_DQ[12] (bidir start point)
p:MDDR_DQ[13] (bidir end point)
p:MDDR_DQ[13] (bidir start point)
p:MDDR_DQ[14] (bidir end point)
p:MDDR_DQ[14] (bidir start point)
p:MDDR_DQ[15] (bidir end point)
p:MDDR_DQ[15] (bidir start point)
p:MDDR_ODT
p:MDDR_RAS_N
p:MDDR_RESET_N
p:MDDR_WE_N
p:TDI
p:TDO
p:TMS
p:TRSTB
p:USER_BUTTON1
p:USER_BUTTON2


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

set_false_path -from [get_clocks { MSS_SubSystem_sb_0/CCC_0/GL0 }] -to [get_clocks { TCK }]
	@W::"c:/users/cheec/desktop/master/risc-v_freertos_computer_vision/custom core from hdl/igl2_miv_freertos_demo_custom_core/designer/top_level/synthesis.fdc":20:0:20:0|Timing constraint (from [get_clocks { MSS_SubSystem_sb_0/CCC_0/GL0 }] to [get_clocks { TCK }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -from [get_clocks { TCK }] -to [get_clocks { MSS_SubSystem_sb_0/CCC_0/GL0 }]
	@W::"c:/users/cheec/desktop/master/risc-v_freertos_computer_vision/custom core from hdl/igl2_miv_freertos_demo_custom_core/designer/top_level/synthesis.fdc":19:0:19:0|Timing constraint (from [get_clocks { TCK }] to [get_clocks { MSS_SubSystem_sb_0/CCC_0/GL0 }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_false_path -through [get_pins { MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]
	@W::"c:/users/cheec/desktop/master/risc-v_freertos_computer_vision/custom core from hdl/igl2_miv_freertos_demo_custom_core/designer/top_level/synthesis.fdc":17:0:17:0|Timing constraint (through [get_pins { MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design
set_max_delay 0 -through [get_nets { MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PSEL MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PENABLE }] -to [get_cells { MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY* MSS_SubSystem_sb_0.CORECONFIGP_0.state[0] }]
	@W::"c:/users/cheec/desktop/master/risc-v_freertos_computer_vision/custom core from hdl/igl2_miv_freertos_demo_custom_core/designer/top_level/synthesis.fdc":21:0:21:0|Timing constraint (through [get_nets { MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PSEL MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PENABLE }] to [get_cells { MSS_SubSystem_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY* MSS_SubSystem_sb_0.CORECONFIGP_0.state[0] }]) (max delay 0.000000) was not applied to the design because none of the paths specified by the constraint exist in the design

Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
