{:input (genetic.crossover/dumb-crossover 1816888387 (genetic.mutation/change-names-remove-clause 958122767 (genetic.mutation/change-names-remove-clause 2140632132 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))) (genetic.mutation/change-names-remove-clause 2140632132 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_10_:missing , \\wire1_9_11_:missing , wire2_22, \\wire:missing_edge , wire4_6, \\wire27_35_:missing , wire28_44, wire29_43);\n  wire \\:missing_edge ;\n  input \\wire0_10_:missing ;\n  wire \\wire0_10_:missing ;\n  wire wire10_16;\n  wire wire14_15;\n  wire wire18;\n  wire wire1_17;\n  wire \\wire1_19_:missing ;\n  wire \\wire1_20_23_24_:missing ;\n  wire wire1_21;\n  wire \\wire1_35_:missing_37 ;\n  wire \\wire1_36_:missing_37 ;\n  wire wire1_39;\n  wire \\wire1_42_:missing_47_48 ;\n  wire wire1_43;\n  wire wire1_49;\n  input \\wire1_9_11_:missing ;\n  wire \\wire1_9_11_:missing ;\n  wire wire22_26;\n  wire wire24;\n  input \\wire27_35_:missing ;\n  wire \\wire27_35_:missing ;\n  output wire28_44;\n  wire wire28_44;\n  output wire29_43;\n  wire wire29_43;\n  output wire2_22;\n  wire wire2_22;\n  wire \\wire30_:missing_46 ;\n  wire wire31;\n  wire wire32_6;\n  wire wire33_37;\n  wire wire33_38;\n  wire wire34_38_51;\n  wire \\wire34_:missing ;\n  wire wire35_36;\n  wire wire36_40;\n  wire \\wire39_:missing_27 ;\n  wire wire42;\n  wire wire44_50;\n  wire wire45_51;\n  wire wire47;\n  wire wire49;\n  output wire4_6;\n  wire wire4_6;\n  wire wire6_12;\n  wire wire7_13;\n  wire wire8_15_26;\n  wire wire8_25;\n  wire wire9_10;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_13_14_16 ;\n  wire \\wire:missing_13_14_17 ;\n  wire \\wire:missing_15_21 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_45 ;\n  wire \\wire:missing_6 ;\n  wire \\wire:missing_6_50 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_6  = 2'h1 >> \\wire:missing_edge ;\n  assign wire8_15_26 = 4'h8 >> { \\wire:missing_15_21 , wire14_15 };\n  assign wire18 = 2'hx >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire7_13;\n  assign \\wire:missing_edge  = 2'h1 >> wire32_6;\n  assign wire33_38 = 2'h1 >> wire33_37;\n  assign \\wire34_:missing  = 2'h1 >> wire34_38_51;\n  assign wire35_36 = 4'h6 >> { \\wire1_35_:missing_37 , \\wire27_35_:missing  };\n  assign wire36_40 = 4'h6 >> { \\wire1_36_:missing_37 , wire35_36 };\n  assign wire33_37 = 4'h8 >> { \\wire1_36_:missing_37 , \\wire1_35_:missing_37  };\n  assign wire34_38_51 = 4'h8 >> { wire33_38, \\wire:missing_edge  };\n  assign \\wire:missing_39  = 4'h6 >> { wire1_39, \\wire39_:missing_27  };\n  assign wire8_25 = 2'h1 >> wire8_15_26;\n  assign wire9_10 = 4'h6 >> { \\wire1_9_11_:missing , \\wire1_9_11_:missing  };\n  assign wire10_16 = 4'h6 >> { \\wire0_10_:missing , wire9_10 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire1_9_11_:missing , \\wire1_9_11_:missing  };\n  assign \\wire:missing_12  = 4'h8 >> { wire6_12, \\wire:missing_edge  };\n  assign wire7_13 = 4'h8 >> { \\wire:missing_13_14_17 , \\wire:missing_13_14_16  };\n  assign wire14_15 = 4'h8 >> { \\wire:missing_13_14_17 , \\wire:missing_13_14_16  };\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire30_:missing_46  = 1'h0;\n  assign wire31 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire45_51 = wire34_38_51;\n  assign wire44_50 = \\wire:missing_6_50 ;\n  assign wire49 = wire1_49;\n  assign \\wire:missing_edge  = \\wire1_42_:missing_47_48 ;\n  assign wire47 = \\wire1_42_:missing_47_48 ;\n  assign \\wire:missing_edge  = \\wire30_:missing_46 ;\n  assign \\wire:missing_45  = wire45_51;\n  assign wire28_44 = wire44_50;\n  assign wire29_43 = wire1_43;\n  assign wire42 = \\wire1_42_:missing_47_48 ;\n  assign \\wire:missing_41  = \\wire:missing_edge ;\n  assign \\wire:missing_40  = wire36_40;\n  assign wire22_26 = wire8_15_26;\n  assign \\wire:missing_edge  = wire8_25;\n  assign wire24 = \\wire1_20_23_24_:missing ;\n  assign \\wire:missing_edge  = \\wire1_20_23_24_:missing ;\n  assign wire2_22 = wire22_26;\n  assign \\wire:missing_15_21  = wire1_21;\n  assign \\wire:missing_edge  = \\wire1_20_23_24_:missing ;\n  assign \\wire:missing_edge  = \\wire1_19_:missing ;\n  assign \\wire:missing_13_14_17  = wire1_17;\n  assign \\wire:missing_13_14_16  = wire10_16;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:3.1-111.10\" *)\nmodule postsynth(\\wire0_10_:missing , \\wire1_9_11_:missing , wire2_22, \\wire:missing_edge , wire4_6, \\wire27_35_:missing , wire28_44, wire29_43);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:5.9-5.27\" *)\n  input \\wire0_10_:missing ;\n  wire \\wire0_10_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:8.8-8.17\" *)\n  wire wire14_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:9.8-9.14\" *)\n  wire wire18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:10.8-10.16\" *)\n  wire wire1_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:11.8-11.26\" *)\n  wire \\wire1_19_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:12.8-12.32\" *)\n  wire \\wire1_20_23_24_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:13.8-13.16\" *)\n  wire wire1_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:17.8-17.32\" *)\n  wire \\wire1_42_:missing_47_48 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:18.8-18.16\" *)\n  wire wire1_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:20.9-20.29\" *)\n  input \\wire1_9_11_:missing ;\n  wire \\wire1_9_11_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:22.8-22.17\" *)\n  wire wire22_26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:23.8-23.14\" *)\n  wire wire24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:24.9-24.28\" *)\n  input \\wire27_35_:missing ;\n  wire \\wire27_35_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:26.10-26.19\" *)\n  output wire28_44;\n  wire wire28_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:28.10-28.19\" *)\n  output wire29_43;\n  wire wire29_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:30.10-30.18\" *)\n  output wire2_22;\n  wire wire2_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:32.8-32.27\" *)\n  wire \\wire30_:missing_46 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:33.8-33.14\" *)\n  wire wire31;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:42.8-42.14\" *)\n  wire wire42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:43.8-43.17\" *)\n  wire wire44_50;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:45.8-45.14\" *)\n  wire wire47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:47.10-47.17\" *)\n  output wire4_6;\n  wire wire4_6;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:51.8-51.19\" *)\n  wire wire8_15_26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:52.8-52.16\" *)\n  wire wire8_25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:56.8-56.30\" *)\n  wire \\wire:missing_13_14_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:57.8-57.27\" *)\n  wire \\wire:missing_15_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:60.8-60.24\" *)\n  wire \\wire:missing_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:62.8-62.23\" *)\n  wire \\wire:missing_6 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:63.8-63.26\" *)\n  wire \\wire:missing_6_50 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/2171C62A.v:64.10-64.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire14_15 = 1'hx;\n  assign wire18 = 1'hx;\n  assign wire1_17 = 1'hx;\n  assign \\wire1_19_:missing  = 1'h0;\n  assign \\wire1_20_23_24_:missing  = 1'h0;\n  assign wire1_21 = 1'hx;\n  assign \\wire1_42_:missing_47_48  = 1'h0;\n  assign wire1_43 = 1'hx;\n  assign wire22_26 = 1'hx;\n  assign wire24 = 1'h0;\n  assign wire28_44 = 1'hx;\n  assign wire29_43 = 1'hx;\n  assign wire2_22 = 1'hx;\n  assign \\wire30_:missing_46  = 1'h0;\n  assign wire31 = 1'h0;\n  assign wire42 = 1'h0;\n  assign wire44_50 = 1'hx;\n  assign wire47 = 1'h0;\n  assign wire4_6 = 1'hx;\n  assign wire8_15_26 = 1'hx;\n  assign wire8_25 = 1'h0;\n  assign \\wire:missing_13_14_17  = 1'hx;\n  assign \\wire:missing_15_21  = 1'hx;\n  assign \\wire:missing_41  = 1'h0;\n  assign \\wire:missing_6  = 1'h1;\n  assign \\wire:missing_6_50  = 1'hx;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:48:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27/src/top.v'.\nSBY  1:48:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] Copy '/tmp/fuzzmount2DDF5D8C/2171C62A.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27/src/2171C62A.v'.\nSBY  1:48:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] Copy '/tmp/fuzzmount2DDF5D8C/2171C62A.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27/src/2171C62A.post.v'.\nSBY  1:48:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] engine_0: abc pdr\nSBY  1:48:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:48:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/2171C62A.v:81$52_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/2171C62A.v:81$52.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:48:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/2171C62A.v:78$49_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/2171C62A.v:78$49.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:48:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/2171C62A.v:70$41_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/2171C62A.v:70$41.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:48:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/2171C62A.v:69$40_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/2171C62A.v:69$40.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:48:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] base: Warning: Wire presynth.\\wire4_6 is used but has no driver.\nSBY  1:48:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] base: Warning: Wire presynth.\\wire29_43 is used but has no driver.\nSBY  1:48:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] base: Warning: Wire presynth.\\wire28_44 is used but has no driver.\nSBY  1:48:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] base: Warning: Wire presynth.\\wire:missing_13_14_17 is used but has no driver.\nSBY  1:48:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] base: Warning: Wire presynth.\\wire:missing_15_21 is used but has no driver.\nSBY  1:48:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] base: finished (returncode=0)\nSBY  1:48:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:48:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] aig: Warning: Wire presynth.\\wire4_6 is used but has no driver.\nSBY  1:48:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] aig: Warning: Wire presynth.\\wire29_43 is used but has no driver.\nSBY  1:48:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] aig: Warning: Wire presynth.\\wire28_44 is used but has no driver.\nSBY  1:48:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] aig: Warning: Wire presynth.\\wire:missing_13_14_17 is used but has no driver.\nSBY  1:48:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] aig: Warning: Wire presynth.\\wire:missing_15_21 is used but has no driver.\nSBY  1:48:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] aig: finished (returncode=0)\nSBY  1:48:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:48:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:48:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] engine_0: Warning: The network has no constraints.\nSBY  1:48:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.02 sec\nSBY  1:48:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] engine_0: finished (returncode=0)\nSBY  1:48:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] engine_0: Status returned by engine: FAIL\nSBY  1:48:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:09 (9)\nSBY  1:48:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:48:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:48:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27'.\nSBY  1:48:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4m8yy_27] DONE (FAIL, rc=2)\n", :err ""}}}