#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Dec 11 16:26:12 2016
# Process ID: 3598
# Current directory: /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project
# Command line: vivado
# Log file: /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/vivado.log
# Journal file: /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list ClockDivider/inst/clk_out1 ]]
set_property port_width 5 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {getminVoltageCharacters/character0[0]} {getminVoltageCharacters/character0[1]} {getminVoltageCharacters/character0[2]} {getminVoltageCharacters/character0[3]} {getminVoltageCharacters/character0[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {getminVoltageCharacters/character1[0]} {getminVoltageCharacters/character1[1]} {getminVoltageCharacters/character1[2]} {getminVoltageCharacters/character1[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {getminVoltageCharacters/character2[0]} {getminVoltageCharacters/character2[1]} {getminVoltageCharacters/character2[2]} {getminVoltageCharacters/character2[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {getminVoltageCharacters/scaleExponent[0]} {getminVoltageCharacters/scaleExponent[1]} {getminVoltageCharacters/scaleExponent[2]} {getminVoltageCharacters/scaleExponent[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {getminVoltageCharacters/signal[0]} {getminVoltageCharacters/signal[1]} {getminVoltageCharacters/signal[2]} {getminVoltageCharacters/signal[3]} {getminVoltageCharacters/signal[4]} {getminVoltageCharacters/signal[5]} {getminVoltageCharacters/signal[6]} {getminVoltageCharacters/signal[7]} {getminVoltageCharacters/signal[8]} {getminVoltageCharacters/signal[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {getminVoltageCharacters/voltageAbsoluteValue[0]} {getminVoltageCharacters/voltageAbsoluteValue[1]} {getminVoltageCharacters/voltageAbsoluteValue[2]} {getminVoltageCharacters/voltageAbsoluteValue[3]} {getminVoltageCharacters/voltageAbsoluteValue[4]} {getminVoltageCharacters/voltageAbsoluteValue[5]} {getminVoltageCharacters/voltageAbsoluteValue[6]} {getminVoltageCharacters/voltageAbsoluteValue[7]} {getminVoltageCharacters/voltageAbsoluteValue[8]} {getminVoltageCharacters/voltageAbsoluteValue[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {getminVoltageCharacters/voltageNumber0[0]} {getminVoltageCharacters/voltageNumber0[1]} {getminVoltageCharacters/voltageNumber0[2]} {getminVoltageCharacters/voltageNumber0[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {getminVoltageCharacters/voltageNumber1[0]} {getminVoltageCharacters/voltageNumber1[1]} {getminVoltageCharacters/voltageNumber1[2]} {getminVoltageCharacters/voltageNumber1[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {getminVoltageCharacters/voltageNumber2[0]} {getminVoltageCharacters/voltageNumber2[1]} {getminVoltageCharacters/voltageNumber2[2]} {getminVoltageCharacters/voltageNumber2[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {myText/maxCharacter4[0]} {myText/maxCharacter4[1]} {myText/maxCharacter4[2]} {myText/maxCharacter4[3]} {myText/maxCharacter4[4]} {myText/maxCharacter4[5]} {myText/maxCharacter4[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {myText/maxCharacter3[0]} {myText/maxCharacter3[1]} {myText/maxCharacter3[2]} {myText/maxCharacter3[3]} {myText/maxCharacter3[4]} {myText/maxCharacter3[5]} {myText/maxCharacter3[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {myText/maxCharacter2[0]} {myText/maxCharacter2[1]} {myText/maxCharacter2[2]} {myText/maxCharacter2[3]} {myText/maxCharacter2[4]} {myText/maxCharacter2[5]} {myText/maxCharacter2[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {minCharacter4[1]} {minCharacter4[5]} {minCharacter4[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {minCharacter3[0]} {minCharacter3[5]} {minCharacter3[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {minCharacter2[5]} {minCharacter2[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {maxCharacter4[0]} {maxCharacter4[1]} {maxCharacter4[2]} {maxCharacter4[3]} {maxCharacter4[4]} {maxCharacter4[5]} {maxCharacter4[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {maxCharacter3[0]} {maxCharacter3[1]} {maxCharacter3[2]} {maxCharacter3[3]} {maxCharacter3[4]} {maxCharacter3[5]} {maxCharacter3[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {maxCharacter2[0]} {maxCharacter2[1]} {maxCharacter2[2]} {maxCharacter2[3]} {maxCharacter2[4]} {maxCharacter2[5]} {maxCharacter2[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list getminVoltageCharacters/isPositive ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list getminVoltageCharacters/voltageIsNegative ]]
save_constraints
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list ClockDivider/inst/clk_out1 ]]
set_property port_width 7 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {myText/maxCharacter4[0]} {myText/maxCharacter4[1]} {myText/maxCharacter4[2]} {myText/maxCharacter4[3]} {myText/maxCharacter4[4]} {myText/maxCharacter4[5]} {myText/maxCharacter4[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {myText/maxCharacter3[0]} {myText/maxCharacter3[1]} {myText/maxCharacter3[2]} {myText/maxCharacter3[3]} {myText/maxCharacter3[4]} {myText/maxCharacter3[5]} {myText/maxCharacter3[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {myText/maxCharacter2[0]} {myText/maxCharacter2[1]} {myText/maxCharacter2[2]} {myText/maxCharacter2[3]} {myText/maxCharacter2[4]} {myText/maxCharacter2[5]} {myText/maxCharacter2[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {cursor2Character2[0]} {cursor2Character2[1]} {cursor2Character2[2]} {cursor2Character2[3]} {cursor2Character2[4]} {cursor2Character2[5]} {cursor2Character2[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {cursor2Character3[0]} {cursor2Character3[1]} {cursor2Character3[2]} {cursor2Character3[3]} {cursor2Character3[4]} {cursor2Character3[5]} {cursor2Character3[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {cursor2Character4[0]} {cursor2Character4[1]} {cursor2Character4[2]} {cursor2Character4[3]} {cursor2Character4[4]} {cursor2Character4[5]} {cursor2Character4[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {maxCharacter4[0]} {maxCharacter4[1]} {maxCharacter4[2]} {maxCharacter4[3]} {maxCharacter4[4]} {maxCharacter4[5]} {maxCharacter4[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {maxCharacter3[0]} {maxCharacter3[1]} {maxCharacter3[2]} {maxCharacter3[3]} {maxCharacter3[4]} {maxCharacter3[5]} {maxCharacter3[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list ClockDivider/inst/clk_out1 ]]
set_property port_width 7 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {myText/maxCharacter4[0]} {myText/maxCharacter4[1]} {myText/maxCharacter4[2]} {myText/maxCharacter4[3]} {myText/maxCharacter4[4]} {myText/maxCharacter4[5]} {myText/maxCharacter4[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {myText/maxCharacter3[0]} {myText/maxCharacter3[1]} {myText/maxCharacter3[2]} {myText/maxCharacter3[3]} {myText/maxCharacter3[4]} {myText/maxCharacter3[5]} {myText/maxCharacter3[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {myText/maxCharacter2[0]} {myText/maxCharacter2[1]} {myText/maxCharacter2[2]} {myText/maxCharacter2[3]} {myText/maxCharacter2[4]} {myText/maxCharacter2[5]} {myText/maxCharacter2[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {cursor2Character2[0]} {cursor2Character2[1]} {cursor2Character2[2]} {cursor2Character2[3]} {cursor2Character2[4]} {cursor2Character2[5]} {cursor2Character2[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {cursor2Character3[0]} {cursor2Character3[1]} {cursor2Character3[2]} {cursor2Character3[3]} {cursor2Character3[4]} {cursor2Character3[5]} {cursor2Character3[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {cursor2Character4[0]} {cursor2Character4[1]} {cursor2Character4[2]} {cursor2Character4[3]} {cursor2Character4[4]} {cursor2Character4[5]} {cursor2Character4[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {maxCharacter4[0]} {maxCharacter4[1]} {maxCharacter4[2]} {maxCharacter4[3]} {maxCharacter4[4]} {maxCharacter4[5]} {maxCharacter4[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {maxCharacter3[0]} {maxCharacter3[1]} {maxCharacter3[2]} {maxCharacter3[3]} {maxCharacter3[4]} {maxCharacter3[5]} {maxCharacter3[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {minCharacter4[1]} {minCharacter4[4]} {minCharacter4[5]} {minCharacter4[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {minCharacter3[0]} {minCharacter3[4]} {minCharacter3[5]} {minCharacter3[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {minCharacter2[5]} {minCharacter2[6]} ]]
save_constraints
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/impl_1/Oscilloscope_v1.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
set_property PROBES.FILE {/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/impl_1/Oscilloscope_v1.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 2 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list ClockDivider/inst/clk_out1 ]]
set_property port_width 7 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {minCharacter4[0]} {minCharacter4[1]} {minCharacter4[2]} {minCharacter4[3]} {minCharacter4[4]} {minCharacter4[5]} {minCharacter4[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {minCharacter3[0]} {minCharacter3[1]} {minCharacter3[2]} {minCharacter3[3]} {minCharacter3[4]} {minCharacter3[5]} {minCharacter3[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 6 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {minCharacter2[0]} {minCharacter2[1]} {minCharacter2[2]} {minCharacter2[3]} {minCharacter2[5]} {minCharacter2[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {maxCharacter4[0]} {maxCharacter4[1]} {maxCharacter4[2]} {maxCharacter4[3]} {maxCharacter4[4]} {maxCharacter4[5]} {maxCharacter4[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {maxCharacter3[0]} {maxCharacter3[1]} {maxCharacter3[2]} {maxCharacter3[3]} {maxCharacter3[4]} {maxCharacter3[5]} {maxCharacter3[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {cursor2Character4[0]} {cursor2Character4[1]} {cursor2Character4[2]} {cursor2Character4[3]} {cursor2Character4[4]} {cursor2Character4[5]} {cursor2Character4[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {cursor2Character3[0]} {cursor2Character3[1]} {cursor2Character3[2]} {cursor2Character3[3]} {cursor2Character3[4]} {cursor2Character3[5]} {cursor2Character3[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {cursor2Character2[0]} {cursor2Character2[1]} {cursor2Character2[2]} {cursor2Character2[3]} {cursor2Character2[4]} {cursor2Character2[5]} {cursor2Character2[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {myText/maxCharacter2[0]} {myText/maxCharacter2[1]} {myText/maxCharacter2[2]} {myText/maxCharacter2[3]} {myText/maxCharacter2[4]} {myText/maxCharacter2[5]} {myText/maxCharacter2[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {myText/maxCharacter3[0]} {myText/maxCharacter3[1]} {myText/maxCharacter3[2]} {myText/maxCharacter3[3]} {myText/maxCharacter3[4]} {myText/maxCharacter3[5]} {myText/maxCharacter3[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {myText/maxCharacter4[0]} {myText/maxCharacter4[1]} {myText/maxCharacter4[2]} {myText/maxCharacter4[3]} {myText/maxCharacter4[4]} {myText/maxCharacter4[5]} {myText/maxCharacter4[6]} ]]
save_constraints
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/impl_1/Oscilloscope_v1.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
