; SPRITE5.ASM
; -----------
;
;
; Piece 5 has the following rotation cycle: (counter-clockwise)
;
; phase #:	   0	 1     2     3
;
; appearance:	   X	  XX   X      XX
;		   XX	 XX    XX    XX
;		    X		X
;
p5ph0cella:	defspr	SPR5_VRAM,6,\
		$11111113,$00000000,\
		$21111133,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22444443,$00000000,\
		$24444444,$00000000,\
		$11111113,$11111113,\
		$21111133,$21111133,\
		$22555533,$22555533,\
		$22555533,$22555533,\
		$22555533,$22555533,\
		$22555533,$22555533,\
		$22444443,$22444443,\
		$24444444,$24444444
p5ph0cellb:	defspr	SPR5_VRAM+SPR_CELL,6,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000
p5ph0cellc:	defspr	SPR5_VRAM+(SPR_CELL*2),6,\
		$00000000,$11111113,\
		$00000000,$21111133,\
		$00000000,$22555533,\
		$00000000,$22555533,\
		$00000000,$22555533,\
		$00000000,$22555533,\
		$00000000,$22444443,\
		$00000000,$24444444,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000
p5ph0celld:	defspr	SPR5_VRAM+(SPR_CELL*3),6,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000

p5ph1cella:	defspr	SPR5_VRAM+SPR_MEM,6,\
		$00000000,$11111113,\
		$00000000,$21111133,\
		$00000000,$22555533,\
		$00000000,$22555533,\
		$00000000,$22555533,\
		$00000000,$22555533,\
		$00000000,$22444443,\
		$00000000,$24444444,\
		$11111113,$11111113,\
		$21111133,$21111133,\
		$22555533,$22555533,\
		$22555533,$22555533,\
		$22555533,$22555533,\
		$22555533,$22555533,\
		$22444443,$22444443,\
		$24444444,$24444444
p5ph1cellb:	defspr	SPR5_VRAM+SPR_MEM+SPR_CELL,6,\
		$11111113,$00000000,\
		$21111133,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22555533,$00000000,\
		$22444443,$00000000,\
		$24444444,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000
p5ph1cellc:	defspr	SPR5_VRAM+SPR_MEM+(SPR_CELL*2),6,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000
p5ph1celld:	defspr	SPR5_VRAM+SPR_MEM+(SPR_CELL*3),6,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000,\
		$00000000,$00000000

p5end:
SPR5_SIZE	= (p5end-p5ph0cella)/2
