module SerialInputRegister (
    input wire clk,      // Clock input
    input wire reset,    // Reset input
    input wire serial_in, // Serial input
    output reg [3:0] data_out // Output data
);

// Internal register for storing data
reg [3:0] reg_data;

always @(posedge clk or posedge reset) begin
    if (reset) begin
        // Reset the register
        reg_data <= 4'b0000;
    end else begin
        // Shift the register left by 1 bit and assign serial_in to the LSB
        reg_data <= {reg_data[2:0], serial_in};
    end
end

assign data_out = reg_data; // Output data is the register value

endmodule
