The following files were generated for 'mcs_0' in directory
D:\git\ect_master\ect_master\ipcore_dir\

Generate XCO file:
   CORE Generator input file containing the parameters used to generate a core.

   * mcs_0.xco

Generate Implementation Netlist:
   Binary Xilinx implementation netlist files containing the information
   required to implement the module in a Xilinx (R) FPGA.

   * mcs_0.ngc

Misc Files Generator:
   Please see the core data sheet.

   * mcs_0/mb_bootloop_le.elf
   * mcs_0/microblaze_mcs_setup.tcl
   * mcs_0/system_template.tcl

Generate Script:
   Execute microblaze_mcs_gen_script.tcl for generating bmm files and SDK HW
   import file.

   * mb_bootloop_le.elf
   * mcs_0.bmm
   * mcs_0_sdk.xml
   * microblaze_mcs_setup.tcl

Generate Instantiation Templates:
   Template files containing code that can be used as a model for instantiating
   a CORE Generator module in an HDL design.

   * mcs_0.vho

RTL Simulation Model Generator:
   Please see the core data sheet.

   * mcs_0.vhd

Simulation Netlist Update Script:
   Execute microblaze_mcs_sim_script.tcl to add INIT_FILE filenames to
   simulation netlist.

   * mcs_0.vhd

Deliver IP Symbol:
   Graphical symbol information file. Used by the ISE tools and some third party
   tools to create a symbol representing the core.

   * mcs_0.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * mcs_0.sym

Synthesis ISE Generator:
   Please see the core data sheet.

   * mcs_0.gise
   * mcs_0.xise

Deliver Readme:
   Readme file for the IP.

   * mcs_0_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * mcs_0_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

