<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Intter.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPUTEST_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CPUTEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CPUTEST_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPUTEST_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DEV_0_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1481717363" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1481717363">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481740192" xil_pn:in_ck="-435678357133954833" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1481740192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD4.v"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Bridge.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="CP0.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="CPUTEST.v"/>
      <outfile xil_pn:name="Controller.v"/>
      <outfile xil_pn:name="DEV_0.v"/>
      <outfile xil_pn:name="DEV_1.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="Datapath.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="ForwardControl.v"/>
      <outfile xil_pn:name="GPR.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="LData.v"/>
      <outfile xil_pn:name="MULTORDIV.v"/>
      <outfile xil_pn:name="MUX.v"/>
      <outfile xil_pn:name="NPC.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="REG.v"/>
      <outfile xil_pn:name="Stall.v"/>
      <outfile xil_pn:name="mips.v"/>
    </transform>
    <transform xil_pn:end_ts="1481732642" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4161649102801408287" xil_pn:start_ts="1481732642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481732642" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3904056983023086149" xil_pn:start_ts="1481732642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481723715" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6080702289356344247" xil_pn:start_ts="1481723715">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1481740196" xil_pn:in_ck="-435678357133954833" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1481740196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD4.v"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Bridge.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="CP0.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="CPUTEST.v"/>
      <outfile xil_pn:name="Controller.v"/>
      <outfile xil_pn:name="DEV_0.v"/>
      <outfile xil_pn:name="DEV_1.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="Datapath.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="ForwardControl.v"/>
      <outfile xil_pn:name="GPR.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="LData.v"/>
      <outfile xil_pn:name="MULTORDIV.v"/>
      <outfile xil_pn:name="MUX.v"/>
      <outfile xil_pn:name="NPC.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="REG.v"/>
      <outfile xil_pn:name="Stall.v"/>
      <outfile xil_pn:name="mips.v"/>
    </transform>
    <transform xil_pn:end_ts="1481740206" xil_pn:in_ck="-435678357133954833" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3427396016316870363" xil_pn:start_ts="1481740196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPUTEST_beh.prj"/>
      <outfile xil_pn:name="CPUTEST_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1481740207" xil_pn:in_ck="7600018277757837591" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="9155356475924356094" xil_pn:start_ts="1481740206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPUTEST_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
