

================================================================
== Vitis HLS Report for 'pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys'
================================================================
* Date:           Sat Dec 10 12:34:58 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       82|       82|  0.820 us|  0.820 us|   82|   82|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_aes_generate_round_keys  |       80|       80|         8|          8|          1|    10|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    247|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|       8|      2|    -|
|Multiplexer      |        -|    -|       -|    178|    -|
|Register         |        -|    -|     269|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     277|    427|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |crypto_aes_rcon_V_U  |pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys_crypto_aes_rcon_V_ROM_bkb  |        0|  8|   2|    0|    10|    8|     1|           80|
    +---------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                                                                                  |        0|  8|   2|    0|    10|    8|     1|           80|
    +---------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln139_fu_391_p2   |         +|   0|  0|  14|           6|           3|
    |add_ln140_fu_209_p2   |         +|   0|  0|  14|           6|           2|
    |add_ln144_fu_230_p2   |         +|   0|  0|  13|           4|           2|
    |add_ln146_fu_241_p2   |         +|   0|  0|  14|           6|           4|
    |add_ln147_fu_291_p2   |         +|   0|  0|  14|           6|           3|
    |add_ln148_fu_301_p2   |         +|   0|  0|  14|           6|           3|
    |icmp_ln139_fu_203_p2  |      icmp|   0|  0|  10|           6|           6|
    |or_ln147_fu_351_p2    |        or|   0|  0|   6|           6|           1|
    |or_ln148_fu_366_p2    |        or|   0|  0|   6|           6|           2|
    |or_ln149_fu_381_p2    |        or|   0|  0|   6|           6|           2|
    |ret_V_4_fu_337_p2     |       xor|   0|  0|  32|          32|          32|
    |ret_V_5_fu_346_p2     |       xor|   0|  0|  32|          32|          32|
    |ret_V_6_fu_361_p2     |       xor|   0|  0|  32|          32|          32|
    |ret_V_fu_376_p2       |       xor|   0|  0|  32|          32|          32|
    |xor_ln1499_fu_323_p2  |       xor|   0|  0|   8|           8|           8|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 247|         194|         164|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  48|          9|    1|          9|
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1        |   9|          2|    6|         12|
    |crypto_aes_sbox_V_address0  |  25|          5|    8|         40|
    |i_fu_68                     |   9|          2|    6|         12|
    |p_round_key_V_address0      |  25|          5|    6|         30|
    |p_round_key_V_address1      |  25|          5|    6|         30|
    |p_round_key_V_d0            |  14|          3|   32|         96|
    |p_round_key_V_d1            |  14|          3|   32|         96|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 178|         36|   98|        327|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   8|   0|    8|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |crypto_aes_rcon_V_load_reg_462    |   8|   0|    8|          0|
    |crypto_aes_sbox_V_load_1_reg_502  |   8|   0|    8|          0|
    |crypto_aes_sbox_V_load_2_reg_512  |   8|   0|    8|          0|
    |crypto_aes_sbox_V_load_reg_482    |   8|   0|    8|          0|
    |i_1_reg_408                       |   6|   0|    6|          0|
    |i_fu_68                           |   6|   0|    6|          0|
    |lhs_V_1_reg_492                   |  32|   0|   32|          0|
    |lhs_V_2_reg_497                   |  32|   0|   32|          0|
    |lhs_V_3_reg_437                   |  32|   0|   32|          0|
    |lhs_V_reg_467                     |  32|   0|   32|          0|
    |lshr_ln541_1_reg_457              |   8|   0|    8|          0|
    |lshr_ln_reg_452                   |   8|   0|    8|          0|
    |ret_V_4_reg_522                   |  32|   0|   32|          0|
    |ret_V_6_reg_528                   |  32|   0|   32|          0|
    |trunc_ln541_reg_447               |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 269|   0|  269|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys|  return value|
|p_round_key_V_address0      |  out|    6|   ap_memory|                                           p_round_key_V|         array|
|p_round_key_V_ce0           |  out|    1|   ap_memory|                                           p_round_key_V|         array|
|p_round_key_V_we0           |  out|    1|   ap_memory|                                           p_round_key_V|         array|
|p_round_key_V_d0            |  out|   32|   ap_memory|                                           p_round_key_V|         array|
|p_round_key_V_q0            |   in|   32|   ap_memory|                                           p_round_key_V|         array|
|p_round_key_V_address1      |  out|    6|   ap_memory|                                           p_round_key_V|         array|
|p_round_key_V_ce1           |  out|    1|   ap_memory|                                           p_round_key_V|         array|
|p_round_key_V_we1           |  out|    1|   ap_memory|                                           p_round_key_V|         array|
|p_round_key_V_d1            |  out|   32|   ap_memory|                                           p_round_key_V|         array|
|p_round_key_V_q1            |   in|   32|   ap_memory|                                           p_round_key_V|         array|
|crypto_aes_sbox_V_address0  |  out|    8|   ap_memory|                                       crypto_aes_sbox_V|         array|
|crypto_aes_sbox_V_ce0       |  out|    1|   ap_memory|                                       crypto_aes_sbox_V|         array|
|crypto_aes_sbox_V_q0        |   in|    8|   ap_memory|                                       crypto_aes_sbox_V|         array|
+----------------------------+-----+-----+------------+--------------------------------------------------------+--------------+

