

================================================================
== Vivado HLS Report for 'dut_reshape'
================================================================
* Date:           Fri Dec  9 19:43:16 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mlp_base.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  34801|  34801|  34801|  34801|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- LOOP_RESHAPE_0     |  34800|  34800|        87|          -|          -|   400|    no    |
        | + LOOP_RESHAPE_1    |     85|     85|        17|          -|          -|     5|    no    |
        |  ++ LOOP_RESHAPE_2  |     15|     15|         3|          -|          -|     5|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      1|       0|     59|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     16|
|Register         |        -|      -|      89|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|      89|     75|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_5_fu_172_p2      |     *    |      1|  0|   0|           5|           9|
    |c_1_fu_117_p2        |     +    |      0|  0|   9|           9|           1|
    |i_index_fu_188_p2    |     +    |      0|  0|  13|          13|          13|
    |o_index_fu_193_p2    |     +    |      0|  0|  14|          14|          14|
    |tmp_4_fu_163_p2      |     +    |      0|  0|   5|           5|           5|
    |x_1_fu_157_p2        |     +    |      0|  0|   3|           3|           1|
    |y_1_fu_129_p2        |     +    |      0|  0|   3|           3|           1|
    |exitcond1_fu_123_p2  |   icmp   |      0|  0|   2|           3|           3|
    |exitcond2_fu_111_p2  |   icmp   |      0|  0|   3|           9|           8|
    |exitcond_fu_151_p2   |   icmp   |      0|  0|   2|           3|           3|
    |tmp_7_fu_197_p2      |   icmp   |      0|  0|   5|          14|          13|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      1|  0|  59|          81|          71|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          7|    1|          7|
    |c_reg_73   |   9|          2|    9|         18|
    |x_reg_96   |   3|          2|    3|          6|
    |y_reg_85   |   3|          2|    3|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  16|         13|   16|         37|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   6|   0|    6|          0|
    |c_1_reg_219         |   9|   0|    9|          0|
    |c_cast7_reg_211     |   9|   0|   14|          5|
    |c_reg_73            |   9|   0|    9|          0|
    |i_index_reg_255     |  13|   0|   13|          0|
    |o_index_reg_260     |  14|   0|   14|          0|
    |tmp_2_cast_reg_237  |   3|   0|   13|         10|
    |tmp_2_reg_232       |   3|   0|    5|          2|
    |tmp_5_reg_250       |  10|   0|   14|          4|
    |tmp_7_reg_265       |   1|   0|    1|          0|
    |x_1_reg_245         |   3|   0|    3|          0|
    |x_reg_96            |   3|   0|    3|          0|
    |y_1_reg_227         |   3|   0|    3|          0|
    |y_reg_85            |   3|   0|    3|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  89|   0|  110|         21|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  dut_reshape | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  dut_reshape | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  dut_reshape | return value |
|ap_done            | out |    1| ap_ctrl_hs |  dut_reshape | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  dut_reshape | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  dut_reshape | return value |
|input_r_address0   | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

