Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May 23 19:56:19 2022
| Host         : LAPTOP-NCO9BMV1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      8 |            1 |
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              38 |           15 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              10 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+------------------------------------+-----------------------------------+------------------+----------------+
|    Clock Signal    |            Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+--------------------+------------------------------------+-----------------------------------+------------------+----------------+
|  dri_clk_OBUF_BUFG | inst_i2c_dri/scl_i_1_n_0           | inst_i2c_dri/cur_state[7]_i_2_n_0 |                1 |              1 |
|  dri_clk_OBUF_BUFG | inst_i2c_dri/i2c_done_i_1_n_0      | inst_i2c_dri/cur_state[7]_i_2_n_0 |                1 |              1 |
|  dri_clk_OBUF_BUFG | inst_i2c_dri/i2c_r_data[7]_i_1_n_0 | inst_i2c_dri/cur_state[7]_i_2_n_0 |                3 |              8 |
|  clk_IBUF_BUFG     |                                    | inst_i2c_dri/cur_state[7]_i_2_n_0 |                4 |             12 |
|  dri_clk_OBUF_BUFG |                                    | inst_i2c_dri/cur_state[7]_i_2_n_0 |               11 |             26 |
+--------------------+------------------------------------+-----------------------------------+------------------+----------------+


