

================================================================
== Vitis HLS Report for 'nnlayer'
================================================================
* Date:           Tue Mar 15 15:52:58 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Neuron_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.446 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_187  |nnlayer_Pipeline_VITIS_LOOP_32_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_197  |nnlayer_Pipeline_VITIS_LOOP_10_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+------------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) |  Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |   Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+------------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_36_2   |        ?|        ?|  2 ~ 327678|          -|          -|          ?|        no|
        | + VITIS_LOOP_38_3  |        0|   327675|           5|          -|          -|  0 ~ 65535|        no|
        +--------------------+---------+---------+------------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 4 5 10 
4 --> 5 
5 --> 6 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.44>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11"   --->   Operation 11 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_r, i64 666, i64 207, i64 1"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights, i64 666, i64 207, i64 1"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bias, i64 666, i64 207, i64 1"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %numOfInNeurons"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfInNeurons, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfInNeurons, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %numOfOutNeurons"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfOutNeurons, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfOutNeurons, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %activation"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %activation, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %activation, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%activation_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %activation" [Neuron_1/neural_layer.cpp:20]   --->   Operation 38 'read' 'activation_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%numOfOutNeurons_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %numOfOutNeurons" [Neuron_1/neural_layer.cpp:20]   --->   Operation 39 'read' 'numOfOutNeurons_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%numOfInNeurons_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %numOfInNeurons" [Neuron_1/neural_layer.cpp:20]   --->   Operation 40 'read' 'numOfInNeurons_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (2.42ns)   --->   "%icmp_ln32 = icmp_eq  i16 %numOfOutNeurons_read, i16 0" [Neuron_1/neural_layer.cpp:32]   --->   Operation 41 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %.lr.ph93.preheader, void %._crit_edge89" [Neuron_1/neural_layer.cpp:32]   --->   Operation 42 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%outNeurons_2 = alloca i32 1"   --->   Operation 43 'alloca' 'outNeurons_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%weightIndexAdded = alloca i32 1"   --->   Operation 44 'alloca' 'weightIndexAdded' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (4.01ns)   --->   "%call_ln20 = call void @nnlayer_Pipeline_VITIS_LOOP_32_1, i16 %numOfOutNeurons_read, i16 %bias, i16 %output_r" [Neuron_1/neural_layer.cpp:20]   --->   Operation 45 'call' 'call_ln20' <Predicate = (!icmp_ln32)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln36 = store i16 0, i16 %weightIndexAdded" [Neuron_1/neural_layer.cpp:36]   --->   Operation 46 'store' 'store_ln36' <Predicate = (!icmp_ln32)> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln36 = store i16 0, i16 %outNeurons_2" [Neuron_1/neural_layer.cpp:36]   --->   Operation 47 'store' 'store_ln36' <Predicate = (!icmp_ln32)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln20 = call void @nnlayer_Pipeline_VITIS_LOOP_32_1, i16 %numOfOutNeurons_read, i16 %bias, i16 %output_r" [Neuron_1/neural_layer.cpp:20]   --->   Operation 48 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%numOfInNeurons_cast = zext i16 %numOfInNeurons_read" [Neuron_1/neural_layer.cpp:20]   --->   Operation 49 'zext' 'numOfInNeurons_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.42ns)   --->   "%cmp981 = icmp_eq  i16 %numOfInNeurons_read, i16 0" [Neuron_1/neural_layer.cpp:20]   --->   Operation 50 'icmp' 'cmp981' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln36 = br void" [Neuron_1/neural_layer.cpp:36]   --->   Operation 51 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.56>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%outNeurons = load i16 %outNeurons_2" [Neuron_1/neural_layer.cpp:36]   --->   Operation 52 'load' 'outNeurons' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 53 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (2.42ns)   --->   "%icmp_ln36 = icmp_eq  i16 %outNeurons, i16 %numOfOutNeurons_read" [Neuron_1/neural_layer.cpp:36]   --->   Operation 54 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln32)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (2.07ns)   --->   "%outNeurons_3 = add i16 %outNeurons, i16 1" [Neuron_1/neural_layer.cpp:36]   --->   Operation 55 'add' 'outNeurons_3' <Predicate = (!icmp_ln32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %.split, void %._crit_edge89.loopexit" [Neuron_1/neural_layer.cpp:36]   --->   Operation 56 'br' 'br_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [Neuron_1/neural_layer.cpp:29]   --->   Operation 57 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln32 & !icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%idxprom16 = zext i16 %outNeurons" [Neuron_1/neural_layer.cpp:36]   --->   Operation 58 'zext' 'idxprom16' <Predicate = (!icmp_ln32 & !icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %cmp981, void %.lr.ph83, void %._crit_edge" [Neuron_1/neural_layer.cpp:38]   --->   Operation 59 'br' 'br_ln38' <Predicate = (!icmp_ln32 & !icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %idxprom16"   --->   Operation 60 'getelementptr' 'output_r_addr' <Predicate = (!icmp_ln32 & !icmp_ln36 & !cmp981)> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (3.25ns)   --->   "%output_r_load = load i8 %output_r_addr"   --->   Operation 61 'load' 'output_r_load' <Predicate = (!icmp_ln32 & !icmp_ln36 & !cmp981)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge89"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!icmp_ln32 & icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.55ns)   --->   "%icmp_ln46 = icmp_eq  i8 %activation_read, i8 1" [Neuron_1/neural_layer.cpp:46]   --->   Operation 63 'icmp' 'icmp_ln46' <Predicate = (icmp_ln36) | (icmp_ln32)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %_Z4reluP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEh.exit.loopexit, void %.lr.ph" [Neuron_1/neural_layer.cpp:46]   --->   Operation 64 'br' 'br_ln46' <Predicate = (icmp_ln36) | (icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%empty_21 = trunc i16 %numOfOutNeurons_read" [Neuron_1/neural_layer.cpp:20]   --->   Operation 65 'trunc' 'empty_21' <Predicate = (icmp_ln36 & icmp_ln46) | (icmp_ln32 & icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (3.13ns)   --->   "%call_ln20 = call void @nnlayer_Pipeline_VITIS_LOOP_10_1, i8 %empty_21, i16 %output_r" [Neuron_1/neural_layer.cpp:20]   --->   Operation 66 'call' 'call_ln20' <Predicate = (icmp_ln36 & icmp_ln46) | (icmp_ln32 & icmp_ln46)> <Delay = 3.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 67 [1/2] (3.25ns)   --->   "%output_r_load = load i8 %output_r_addr"   --->   Operation 67 'load' 'output_r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 68 [1/1] (1.58ns)   --->   "%br_ln38 = br void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [Neuron_1/neural_layer.cpp:38]   --->   Operation 68 'br' 'br_ln38' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.68>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%lhs = phi i16 %output_r_load, void %.lr.ph83, i16 %trunc_ln, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split"   --->   Operation 69 'phi' 'lhs' <Predicate = (!cmp981)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%inNeurons = phi i16 0, void %.lr.ph83, i16 %inNeurons_1, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split"   --->   Operation 70 'phi' 'inNeurons' <Predicate = (!cmp981)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i16 %inNeurons" [Neuron_1/neural_layer.cpp:38]   --->   Operation 71 'sext' 'sext_ln38' <Predicate = (!cmp981)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (2.42ns)   --->   "%icmp_ln38 = icmp_slt  i17 %sext_ln38, i17 %numOfInNeurons_cast" [Neuron_1/neural_layer.cpp:38]   --->   Operation 72 'icmp' 'icmp_ln38' <Predicate = (!cmp981)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0"   --->   Operation 73 'speclooptripcount' 'empty' <Predicate = (!cmp981)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (2.07ns)   --->   "%inNeurons_1 = add i16 %inNeurons, i16 1" [Neuron_1/neural_layer.cpp:38]   --->   Operation 74 'add' 'inNeurons_1' <Predicate = (!cmp981)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %._crit_edge.loopexit, void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split" [Neuron_1/neural_layer.cpp:38]   --->   Operation 75 'br' 'br_ln38' <Predicate = (!cmp981)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%weightIndexAdded_load_1 = load i16 %weightIndexAdded" [Neuron_1/neural_layer.cpp:41]   --->   Operation 76 'load' 'weightIndexAdded_load_1' <Predicate = (!cmp981 & icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (2.07ns)   --->   "%add_ln41 = add i16 %inNeurons, i16 %weightIndexAdded_load_1" [Neuron_1/neural_layer.cpp:41]   --->   Operation 77 'add' 'add_ln41' <Predicate = (!cmp981 & icmp_ln38)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i16 %add_ln41" [Neuron_1/neural_layer.cpp:41]   --->   Operation 78 'zext' 'zext_ln41' <Predicate = (!cmp981 & icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i16 %inNeurons" [Neuron_1/neural_layer.cpp:41]   --->   Operation 79 'zext' 'zext_ln41_1' <Predicate = (!cmp981 & icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i16 %weights, i64 0, i64 %zext_ln41"   --->   Operation 80 'getelementptr' 'weights_addr' <Predicate = (!cmp981 & icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 81 [2/2] (3.25ns)   --->   "%r_V = load i16 %weights_addr"   --->   Operation 81 'load' 'r_V' <Predicate = (!cmp981 & icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 65536> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln41_1"   --->   Operation 82 'getelementptr' 'input_r_addr' <Predicate = (!cmp981 & icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 83 [2/2] (3.25ns)   --->   "%input_r_load = load i8 %input_r_addr"   --->   Operation 83 'load' 'input_r_load' <Predicate = (!cmp981 & icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 84 [1/1] (3.25ns)   --->   "%store_ln736 = store i16 %lhs, i8 %output_r_addr"   --->   Operation 84 'store' 'store_ln736' <Predicate = (!cmp981 & !icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln43 = br void %._crit_edge" [Neuron_1/neural_layer.cpp:43]   --->   Operation 85 'br' 'br_ln43' <Predicate = (!cmp981 & !icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%weightIndexAdded_load = load i16 %weightIndexAdded" [Neuron_1/neural_layer.cpp:43]   --->   Operation 86 'load' 'weightIndexAdded_load' <Predicate = (!icmp_ln38) | (cmp981)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (2.07ns)   --->   "%weightIndexAdded_1 = add i16 %weightIndexAdded_load, i16 %numOfInNeurons_read" [Neuron_1/neural_layer.cpp:43]   --->   Operation 87 'add' 'weightIndexAdded_1' <Predicate = (!icmp_ln38) | (cmp981)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln43 = store i16 %weightIndexAdded_1, i16 %weightIndexAdded" [Neuron_1/neural_layer.cpp:43]   --->   Operation 88 'store' 'store_ln43' <Predicate = (!icmp_ln38) | (cmp981)> <Delay = 1.58>
ST_5 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln36 = store i16 %outNeurons_3, i16 %outNeurons_2" [Neuron_1/neural_layer.cpp:36]   --->   Operation 89 'store' 'store_ln36' <Predicate = (!icmp_ln38) | (cmp981)> <Delay = 1.58>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 90 'br' 'br_ln0' <Predicate = (!icmp_ln38) | (cmp981)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.30>
ST_6 : Operation 91 [1/2] (3.25ns)   --->   "%r_V = load i16 %weights_addr"   --->   Operation 91 'load' 'r_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 65536> <RAM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1245 = sext i16 %r_V"   --->   Operation 92 'sext' 'sext_ln1245' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/2] (3.25ns)   --->   "%input_r_load = load i8 %input_r_addr"   --->   Operation 93 'load' 'input_r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1245_1 = sext i16 %input_r_load"   --->   Operation 94 'sext' 'sext_ln1245_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_1, i24 %sext_ln1245"   --->   Operation 95 'mul' 'mul_ln1245' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.05>
ST_7 : Operation 96 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_1, i24 %sext_ln1245"   --->   Operation 96 'mul' 'mul_ln1245' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.10>
ST_8 : Operation 97 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1245 = mul i24 %sext_ln1245_1, i24 %sext_ln1245"   --->   Operation 97 'mul' 'mul_ln1245' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %lhs, i8 0"   --->   Operation 98 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i24 %lhs_1, i24 %mul_ln1245"   --->   Operation 99 'add' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.10>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [Neuron_1/neural_layer.cpp:38]   --->   Operation 100 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i24 %lhs_1, i24 %mul_ln1245"   --->   Operation 101 'add' 'ret_V' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V, i32 8, i32 23"   --->   Operation 102 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 103 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 0.00>
ST_10 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln20 = call void @nnlayer_Pipeline_VITIS_LOOP_10_1, i8 %empty_21, i16 %output_r" [Neuron_1/neural_layer.cpp:20]   --->   Operation 104 'call' 'call_ln20' <Predicate = (icmp_ln46)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z4reluP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEh.exit.loopexit"   --->   Operation 105 'br' 'br_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [Neuron_1/neural_layer.cpp:49]   --->   Operation 106 'ret' 'ret_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ numOfInNeurons]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numOfOutNeurons]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ activation]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0       (spectopmodule    ) [ 00000000000]
specinterface_ln0       (specinterface    ) [ 00000000000]
specinterface_ln0       (specinterface    ) [ 00000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000]
specinterface_ln0       (specinterface    ) [ 00000000000]
specinterface_ln0       (specinterface    ) [ 00000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000]
specinterface_ln0       (specinterface    ) [ 00000000000]
specinterface_ln0       (specinterface    ) [ 00000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000]
specinterface_ln0       (specinterface    ) [ 00000000000]
specinterface_ln0       (specinterface    ) [ 00000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000]
specinterface_ln0       (specinterface    ) [ 00000000000]
specinterface_ln0       (specinterface    ) [ 00000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000]
specinterface_ln0       (specinterface    ) [ 00000000000]
specinterface_ln0       (specinterface    ) [ 00000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000]
specinterface_ln0       (specinterface    ) [ 00000000000]
specinterface_ln0       (specinterface    ) [ 00000000000]
specinterface_ln0       (specinterface    ) [ 00000000000]
activation_read         (read             ) [ 00111111110]
numOfOutNeurons_read    (read             ) [ 00111111110]
numOfInNeurons_read     (read             ) [ 00111111110]
icmp_ln32               (icmp             ) [ 01111111110]
br_ln32                 (br               ) [ 00000000000]
outNeurons_2            (alloca           ) [ 01111111110]
weightIndexAdded        (alloca           ) [ 01111111110]
store_ln36              (store            ) [ 00000000000]
store_ln36              (store            ) [ 00000000000]
call_ln20               (call             ) [ 00000000000]
numOfInNeurons_cast     (zext             ) [ 00011111110]
cmp981                  (icmp             ) [ 00011111110]
br_ln36                 (br               ) [ 00000000000]
outNeurons              (load             ) [ 00000000000]
specpipeline_ln0        (specpipeline     ) [ 00000000000]
icmp_ln36               (icmp             ) [ 00011111110]
outNeurons_3            (add              ) [ 00001111110]
br_ln36                 (br               ) [ 00000000000]
specloopname_ln29       (specloopname     ) [ 00000000000]
idxprom16               (zext             ) [ 00000000000]
br_ln38                 (br               ) [ 00000000000]
output_r_addr           (getelementptr    ) [ 00001111110]
br_ln0                  (br               ) [ 00000000000]
icmp_ln46               (icmp             ) [ 00011111111]
br_ln46                 (br               ) [ 00000000000]
empty_21                (trunc            ) [ 00000000001]
output_r_load           (load             ) [ 00011111110]
br_ln38                 (br               ) [ 00011111110]
lhs                     (phi              ) [ 00010111100]
inNeurons               (phi              ) [ 00000100000]
sext_ln38               (sext             ) [ 00000000000]
icmp_ln38               (icmp             ) [ 00011111110]
empty                   (speclooptripcount) [ 00000000000]
inNeurons_1             (add              ) [ 00011111110]
br_ln38                 (br               ) [ 00000000000]
weightIndexAdded_load_1 (load             ) [ 00000000000]
add_ln41                (add              ) [ 00000000000]
zext_ln41               (zext             ) [ 00000000000]
zext_ln41_1             (zext             ) [ 00000000000]
weights_addr            (getelementptr    ) [ 00000010000]
input_r_addr            (getelementptr    ) [ 00000010000]
store_ln736             (store            ) [ 00000000000]
br_ln43                 (br               ) [ 00000000000]
weightIndexAdded_load   (load             ) [ 00000000000]
weightIndexAdded_1      (add              ) [ 00000000000]
store_ln43              (store            ) [ 00000000000]
store_ln36              (store            ) [ 00000000000]
br_ln0                  (br               ) [ 00000000000]
r_V                     (load             ) [ 00000000000]
sext_ln1245             (sext             ) [ 00000001100]
input_r_load            (load             ) [ 00000000000]
sext_ln1245_1           (sext             ) [ 00000001100]
mul_ln1245              (mul              ) [ 00000000010]
lhs_1                   (bitconcatenate   ) [ 00000000010]
specloopname_ln38       (specloopname     ) [ 00000000000]
ret_V                   (add              ) [ 00000000000]
trunc_ln                (partselect       ) [ 00011111110]
br_ln0                  (br               ) [ 00011111110]
call_ln20               (call             ) [ 00000000000]
br_ln0                  (br               ) [ 00000000000]
ret_ln49                (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="numOfInNeurons">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numOfInNeurons"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="numOfOutNeurons">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numOfOutNeurons"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="activation">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnlayer_Pipeline_VITIS_LOOP_32_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnlayer_Pipeline_VITIS_LOOP_10_1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="outNeurons_2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outNeurons_2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="weightIndexAdded_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weightIndexAdded/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="activation_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="activation_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="numOfOutNeurons_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numOfOutNeurons_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="numOfInNeurons_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numOfInNeurons_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="output_r_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="16" slack="0"/>
<pin id="130" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="16" slack="0"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_r_load/3 store_ln736/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="weights_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="16" slack="0"/>
<pin id="143" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="input_r_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="16" slack="0"/>
<pin id="156" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_r_load/5 "/>
</bind>
</comp>

<comp id="165" class="1005" name="lhs_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="3"/>
<pin id="167" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="lhs (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="lhs_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="16" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs/5 "/>
</bind>
</comp>

<comp id="176" class="1005" name="inNeurons_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="1"/>
<pin id="178" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inNeurons (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="inNeurons_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="16" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inNeurons/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="0" index="2" bw="16" slack="0"/>
<pin id="191" dir="0" index="3" bw="16" slack="0"/>
<pin id="192" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln20/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="0" index="2" bw="16" slack="0"/>
<pin id="201" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln20/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="4"/>
<pin id="206" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightIndexAdded_load_1/5 weightIndexAdded_load/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln32_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln36_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln36_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="numOfInNeurons_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="1"/>
<pin id="225" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="numOfInNeurons_cast/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="cmp981_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="1"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp981/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="outNeurons_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="2"/>
<pin id="233" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outNeurons/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln36_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="2"/>
<pin id="237" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="outNeurons_3_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outNeurons_3/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="idxprom16_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom16/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="icmp_ln46_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="2"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="empty_21_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="2"/>
<pin id="257" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_21/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sext_ln38_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38/5 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln38_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="0"/>
<pin id="265" dir="0" index="1" bw="16" slack="3"/>
<pin id="266" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="inNeurons_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inNeurons_1/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln41_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="0"/>
<pin id="277" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln41_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln41_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="weightIndexAdded_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="4"/>
<pin id="293" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="weightIndexAdded_1/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln43_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="0"/>
<pin id="297" dir="0" index="1" bw="16" slack="4"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln36_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="2"/>
<pin id="302" dir="0" index="1" bw="16" slack="4"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="sext_ln1245_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="0"/>
<pin id="306" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sext_ln1245_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1245_1/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="lhs_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="24" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="3"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_1/8 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="24" slack="0"/>
<pin id="323" dir="0" index="2" bw="5" slack="0"/>
<pin id="324" dir="0" index="3" bw="6" slack="0"/>
<pin id="325" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/9 "/>
</bind>
</comp>

<comp id="329" class="1007" name="grp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="0" index="1" bw="16" slack="0"/>
<pin id="332" dir="0" index="2" bw="24" slack="0"/>
<pin id="333" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1245/6 ret_V/8 "/>
</bind>
</comp>

<comp id="338" class="1005" name="activation_read_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="2"/>
<pin id="340" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="activation_read "/>
</bind>
</comp>

<comp id="343" class="1005" name="numOfOutNeurons_read_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="1"/>
<pin id="345" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="numOfOutNeurons_read "/>
</bind>
</comp>

<comp id="350" class="1005" name="numOfInNeurons_read_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="1"/>
<pin id="352" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="numOfInNeurons_read "/>
</bind>
</comp>

<comp id="357" class="1005" name="icmp_ln32_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="2"/>
<pin id="359" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="361" class="1005" name="outNeurons_2_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="outNeurons_2 "/>
</bind>
</comp>

<comp id="368" class="1005" name="weightIndexAdded_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weightIndexAdded "/>
</bind>
</comp>

<comp id="375" class="1005" name="numOfInNeurons_cast_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="17" slack="3"/>
<pin id="377" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="numOfInNeurons_cast "/>
</bind>
</comp>

<comp id="380" class="1005" name="cmp981_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp981 "/>
</bind>
</comp>

<comp id="387" class="1005" name="outNeurons_3_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="2"/>
<pin id="389" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="outNeurons_3 "/>
</bind>
</comp>

<comp id="392" class="1005" name="output_r_addr_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="1"/>
<pin id="394" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="output_r_addr "/>
</bind>
</comp>

<comp id="397" class="1005" name="icmp_ln46_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="401" class="1005" name="empty_21_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="1"/>
<pin id="403" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_21 "/>
</bind>
</comp>

<comp id="406" class="1005" name="output_r_load_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="1"/>
<pin id="408" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_r_load "/>
</bind>
</comp>

<comp id="414" class="1005" name="inNeurons_1_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="inNeurons_1 "/>
</bind>
</comp>

<comp id="419" class="1005" name="weights_addr_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="1"/>
<pin id="421" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="424" class="1005" name="input_r_addr_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="1"/>
<pin id="426" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

<comp id="429" class="1005" name="sext_ln1245_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="24" slack="1"/>
<pin id="431" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1245 "/>
</bind>
</comp>

<comp id="434" class="1005" name="sext_ln1245_1_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="24" slack="1"/>
<pin id="436" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1245_1 "/>
</bind>
</comp>

<comp id="439" class="1005" name="lhs_1_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="24" slack="1"/>
<pin id="441" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="lhs_1 "/>
</bind>
</comp>

<comp id="444" class="1005" name="trunc_ln_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="1"/>
<pin id="446" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="58" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="60" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="60" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="78" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="78" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="78" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="174"><net_src comp="168" pin="4"/><net_sink comp="133" pin=1"/></net>

<net id="175"><net_src comp="168" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="179"><net_src comp="62" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="193"><net_src comp="64" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="114" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="2" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="202"><net_src comp="82" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="2" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="211"><net_src comp="114" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="62" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="62" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="62" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="230"><net_src comp="62" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="231" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="231" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="72" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="231" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="254"><net_src comp="80" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="255" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="262"><net_src comp="180" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="180" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="72" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="180" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="204" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="288"><net_src comp="180" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="294"><net_src comp="204" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="290" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="307"><net_src comp="146" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="159" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="88" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="165" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="90" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="326"><net_src comp="94" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="96" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="328"><net_src comp="98" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="334"><net_src comp="308" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="304" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="312" pin="3"/><net_sink comp="329" pin=2"/></net>

<net id="337"><net_src comp="329" pin="3"/><net_sink comp="320" pin=1"/></net>

<net id="341"><net_src comp="108" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="346"><net_src comp="114" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="353"><net_src comp="120" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="360"><net_src comp="207" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="100" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="371"><net_src comp="104" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="374"><net_src comp="368" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="378"><net_src comp="223" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="383"><net_src comp="226" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="239" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="395"><net_src comp="126" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="400"><net_src comp="250" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="255" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="409"><net_src comp="133" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="417"><net_src comp="268" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="422"><net_src comp="139" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="427"><net_src comp="152" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="432"><net_src comp="304" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="437"><net_src comp="308" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="442"><net_src comp="312" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="447"><net_src comp="320" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="168" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {1 2 3 5 10 }
 - Input state : 
	Port: nnlayer : input_r | {5 6 }
	Port: nnlayer : output_r | {3 4 10 }
	Port: nnlayer : weights | {5 6 }
	Port: nnlayer : bias | {1 2 }
	Port: nnlayer : numOfInNeurons | {1 }
	Port: nnlayer : numOfOutNeurons | {1 }
	Port: nnlayer : activation | {1 }
  - Chain level:
	State 1
		br_ln32 : 1
		store_ln36 : 1
		store_ln36 : 1
	State 2
	State 3
		icmp_ln36 : 1
		outNeurons_3 : 1
		br_ln36 : 2
		idxprom16 : 1
		output_r_addr : 2
		output_r_load : 3
		br_ln46 : 1
		call_ln20 : 1
	State 4
	State 5
		sext_ln38 : 1
		icmp_ln38 : 2
		inNeurons_1 : 1
		br_ln38 : 3
		add_ln41 : 1
		zext_ln41 : 2
		zext_ln41_1 : 1
		weights_addr : 3
		r_V : 4
		input_r_addr : 2
		input_r_load : 3
		store_ln736 : 1
		weightIndexAdded_1 : 1
		store_ln43 : 2
	State 6
		sext_ln1245 : 1
		sext_ln1245_1 : 1
		mul_ln1245 : 2
	State 7
	State 8
		ret_V : 1
	State 9
		trunc_ln : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   call   | grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_187 |    0    |  1.588  |    88   |    45   |
|          | grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_197 |    0    |  1.588  |    18   |    35   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |             outNeurons_3_fu_239             |    0    |    0    |    0    |    23   |
|    add   |              inNeurons_1_fu_268             |    0    |    0    |    0    |    23   |
|          |               add_ln41_fu_274               |    0    |    0    |    0    |    23   |
|          |          weightIndexAdded_1_fu_290          |    0    |    0    |    0    |    23   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               icmp_ln32_fu_207              |    0    |    0    |    0    |    13   |
|          |                cmp981_fu_226                |    0    |    0    |    0    |    13   |
|   icmp   |               icmp_ln36_fu_234              |    0    |    0    |    0    |    13   |
|          |               icmp_ln46_fu_250              |    0    |    0    |    0    |    11   |
|          |               icmp_ln38_fu_263              |    0    |    0    |    0    |    13   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  muladd  |                  grp_fu_329                 |    1    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |         activation_read_read_fu_108         |    0    |    0    |    0    |    0    |
|   read   |       numOfOutNeurons_read_read_fu_114      |    0    |    0    |    0    |    0    |
|          |       numOfInNeurons_read_read_fu_120       |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |          numOfInNeurons_cast_fu_223         |    0    |    0    |    0    |    0    |
|   zext   |               idxprom16_fu_245              |    0    |    0    |    0    |    0    |
|          |               zext_ln41_fu_280              |    0    |    0    |    0    |    0    |
|          |              zext_ln41_1_fu_285             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   trunc  |               empty_21_fu_255               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               sext_ln38_fu_259              |    0    |    0    |    0    |    0    |
|   sext   |              sext_ln1245_fu_304             |    0    |    0    |    0    |    0    |
|          |             sext_ln1245_1_fu_308            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                 lhs_1_fu_312                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|partselect|               trunc_ln_fu_320               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    1    |  3.176  |   106   |   235   |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   activation_read_reg_338  |    8   |
|       cmp981_reg_380       |    1   |
|      empty_21_reg_401      |    8   |
|      icmp_ln32_reg_357     |    1   |
|      icmp_ln46_reg_397     |    1   |
|     inNeurons_1_reg_414    |   16   |
|      inNeurons_reg_176     |   16   |
|    input_r_addr_reg_424    |    8   |
|        lhs_1_reg_439       |   24   |
|         lhs_reg_165        |   16   |
| numOfInNeurons_cast_reg_375|   17   |
| numOfInNeurons_read_reg_350|   16   |
|numOfOutNeurons_read_reg_343|   16   |
|    outNeurons_2_reg_361    |   16   |
|    outNeurons_3_reg_387    |   16   |
|    output_r_addr_reg_392   |    8   |
|    output_r_load_reg_406   |   16   |
|    sext_ln1245_1_reg_434   |   24   |
|     sext_ln1245_reg_429    |   24   |
|      trunc_ln_reg_444      |   16   |
|  weightIndexAdded_reg_368  |   16   |
|    weights_addr_reg_419    |   16   |
+----------------------------+--------+
|            Total           |   300  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|              grp_access_fu_133              |  p0  |   2  |   8  |   16   ||    9    |
|              grp_access_fu_146              |  p0  |   2  |  16  |   32   ||    9    |
|              grp_access_fu_159              |  p0  |   2  |   8  |   16   ||    9    |
| grp_nnlayer_Pipeline_VITIS_LOOP_32_1_fu_187 |  p1  |   2  |  16  |   32   ||    9    |
| grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_197 |  p1  |   2  |   8  |   16   ||    9    |
|                  grp_fu_329                 |  p0  |   3  |  16  |   48   ||    14   |
|                  grp_fu_329                 |  p1  |   2  |  16  |   32   ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |   192  || 11.2353 ||    68   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    3   |   106  |   235  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   68   |
|  Register |    -   |    -   |   300  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   14   |   406  |   303  |
+-----------+--------+--------+--------+--------+
