{"vcs1":{"timestamp_begin":1733707840.786713427, "rt":1.56, "ut":0.50, "st":0.07}}
{"vcselab":{"timestamp_begin":1733707842.408294033, "rt":0.71, "ut":0.24, "st":0.07}}
{"link":{"timestamp_begin":1733707843.172945845, "rt":0.95, "ut":0.10, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733707840.408031950}
{"VCS_COMP_START_TIME": 1733707840.408031950}
{"VCS_COMP_END_TIME": 1733707844.671940280}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all MLP.sv MLP_tb.v DotProduct.sv MultAccumulate.v denselayer.sv FPU_IP/FPU.v FPU_IP/post_norm.v FPU_IP/pre_norm_fmul.v FPU_IP/pre_norm.v FPU_IP/primitives.v FPU_IP/except.v"}
{"vcs1": {"peak_mem": 379096}}
{"vcselab": {"peak_mem": 254268}}
