// Generated by CIRCT firtool-1.40.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module TLFIFOFixer(
  input          clock,
                 reset,
                 auto_in_1_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]   auto_in_1_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_1_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]   auto_in_1_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]   auto_in_1_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0]  auto_in_1_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_in_1_a_bits_user_amba_prot_bufferable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_1_a_bits_user_amba_prot_modifiable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_1_a_bits_user_amba_prot_readalloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_1_a_bits_user_amba_prot_writealloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_1_a_bits_user_amba_prot_privileged,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_1_a_bits_user_amba_prot_secure,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_1_a_bits_user_amba_prot_fetch,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0]  auto_in_1_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [511:0] auto_in_1_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_in_1_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_1_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_1_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]   auto_in_1_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_1_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]   auto_in_1_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]   auto_in_1_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0]  auto_in_1_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_in_1_c_bits_user_amba_prot_bufferable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_1_c_bits_user_amba_prot_modifiable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_1_c_bits_user_amba_prot_readalloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_1_c_bits_user_amba_prot_writealloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_1_c_bits_user_amba_prot_privileged,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_1_c_bits_user_amba_prot_secure,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_1_c_bits_user_amba_prot_fetch,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [511:0] auto_in_1_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_in_1_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_1_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_1_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]   auto_in_1_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_in_0_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]   auto_in_0_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_0_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]   auto_in_0_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_0_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0]  auto_in_0_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_in_0_a_bits_user_amba_prot_bufferable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_0_a_bits_user_amba_prot_modifiable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_0_a_bits_user_amba_prot_readalloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_0_a_bits_user_amba_prot_writealloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_0_a_bits_user_amba_prot_privileged,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_0_a_bits_user_amba_prot_secure,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_0_a_bits_user_amba_prot_fetch,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0]  auto_in_0_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [511:0] auto_in_0_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_in_0_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_0_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]   auto_out_1_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0]  auto_out_1_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_out_1_b_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]   auto_out_1_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]   auto_out_1_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]   auto_out_1_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]   auto_out_1_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_out_1_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [511:0] auto_out_1_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_out_1_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_0_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_0_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]   auto_out_0_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]   auto_out_0_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]   auto_out_0_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_0_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]   auto_out_0_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_out_0_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [511:0] auto_out_0_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_out_0_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_in_1_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_1_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]   auto_in_1_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0]  auto_in_1_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_in_1_b_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_1_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_1_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]   auto_in_1_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]   auto_in_1_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]   auto_in_1_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]   auto_in_1_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_1_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_in_1_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [511:0] auto_in_1_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_in_1_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_0_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_0_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]   auto_in_0_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]   auto_in_0_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]   auto_in_0_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_0_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]   auto_in_0_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_in_0_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [511:0] auto_in_0_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_in_0_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]   auto_out_1_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]   auto_out_1_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]   auto_out_1_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0]  auto_out_1_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_out_1_a_bits_user_amba_prot_bufferable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_a_bits_user_amba_prot_modifiable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_a_bits_user_amba_prot_readalloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_a_bits_user_amba_prot_writealloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_a_bits_user_amba_prot_privileged,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_a_bits_user_amba_prot_secure,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_a_bits_user_amba_prot_fetch,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0]  auto_out_1_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [511:0] auto_out_1_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_out_1_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]   auto_out_1_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]   auto_out_1_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]   auto_out_1_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0]  auto_out_1_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_out_1_c_bits_user_amba_prot_bufferable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_c_bits_user_amba_prot_modifiable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_c_bits_user_amba_prot_readalloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_c_bits_user_amba_prot_writealloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_c_bits_user_amba_prot_privileged,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_c_bits_user_amba_prot_secure,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_c_bits_user_amba_prot_fetch,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [511:0] auto_out_1_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_out_1_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]   auto_out_1_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_out_0_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]   auto_out_0_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_0_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]   auto_out_0_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_0_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0]  auto_out_0_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_out_0_a_bits_user_amba_prot_bufferable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_0_a_bits_user_amba_prot_modifiable,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_0_a_bits_user_amba_prot_readalloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_0_a_bits_user_amba_prot_writealloc,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_0_a_bits_user_amba_prot_privileged,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_0_a_bits_user_amba_prot_secure,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_0_a_bits_user_amba_prot_fetch,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0]  auto_out_0_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [511:0] auto_out_0_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_out_0_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_0_d_ready	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire         nodeIn_a_valid = auto_in_0_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   nodeIn_a_bits_opcode = auto_in_0_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   nodeIn_a_bits_param = auto_in_0_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   nodeIn_a_bits_size = auto_in_0_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   nodeIn_a_bits_source = auto_in_0_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]  nodeIn_a_bits_address = auto_in_0_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_a_bits_user_amba_prot_bufferable =
    auto_in_0_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_a_bits_user_amba_prot_modifiable =
    auto_in_0_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_a_bits_user_amba_prot_readalloc =
    auto_in_0_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_a_bits_user_amba_prot_writealloc =
    auto_in_0_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_a_bits_user_amba_prot_privileged =
    auto_in_0_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_a_bits_user_amba_prot_secure =
    auto_in_0_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_a_bits_user_amba_prot_fetch = auto_in_0_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]  nodeIn_a_bits_mask = auto_in_0_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [511:0] nodeIn_a_bits_data = auto_in_0_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_a_bits_corrupt = auto_in_0_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_d_ready = auto_in_0_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_1_a_valid = auto_in_1_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   nodeIn_1_a_bits_opcode = auto_in_1_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   nodeIn_1_a_bits_param = auto_in_1_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   nodeIn_1_a_bits_size = auto_in_1_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   nodeIn_1_a_bits_source = auto_in_1_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]  nodeIn_1_a_bits_address = auto_in_1_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_1_a_bits_user_amba_prot_bufferable =
    auto_in_1_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_1_a_bits_user_amba_prot_modifiable =
    auto_in_1_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_1_a_bits_user_amba_prot_readalloc =
    auto_in_1_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_1_a_bits_user_amba_prot_writealloc =
    auto_in_1_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_1_a_bits_user_amba_prot_privileged =
    auto_in_1_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_1_a_bits_user_amba_prot_secure =
    auto_in_1_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_1_a_bits_user_amba_prot_fetch =
    auto_in_1_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]  nodeIn_1_a_bits_mask = auto_in_1_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [511:0] nodeIn_1_a_bits_data = auto_in_1_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_1_a_bits_corrupt = auto_in_1_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_1_b_ready = auto_in_1_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_1_c_valid = auto_in_1_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   nodeIn_1_c_bits_opcode = auto_in_1_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   nodeIn_1_c_bits_param = auto_in_1_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   nodeIn_1_c_bits_size = auto_in_1_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   nodeIn_1_c_bits_source = auto_in_1_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]  nodeIn_1_c_bits_address = auto_in_1_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_1_c_bits_user_amba_prot_bufferable =
    auto_in_1_c_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_1_c_bits_user_amba_prot_modifiable =
    auto_in_1_c_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_1_c_bits_user_amba_prot_readalloc =
    auto_in_1_c_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_1_c_bits_user_amba_prot_writealloc =
    auto_in_1_c_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_1_c_bits_user_amba_prot_privileged =
    auto_in_1_c_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_1_c_bits_user_amba_prot_secure =
    auto_in_1_c_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_1_c_bits_user_amba_prot_fetch =
    auto_in_1_c_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [511:0] nodeIn_1_c_bits_data = auto_in_1_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_1_c_bits_corrupt = auto_in_1_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_1_d_ready = auto_in_1_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeIn_1_e_valid = auto_in_1_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   nodeIn_1_e_bits_sink = auto_in_1_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         nodeOut_a_ready = auto_out_0_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         nodeOut_d_valid = auto_out_0_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   nodeOut_d_bits_opcode = auto_out_0_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   nodeOut_d_bits_param = auto_out_0_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   nodeOut_d_bits_size = auto_out_0_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   nodeOut_d_bits_source = auto_out_0_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   nodeOut_d_bits_sink = auto_out_0_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         nodeOut_d_bits_denied = auto_out_0_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [511:0] nodeOut_d_bits_data = auto_out_0_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         nodeOut_d_bits_corrupt = auto_out_0_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         x1_nodeOut_a_ready = auto_out_1_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         x1_nodeOut_b_valid = auto_out_1_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   x1_nodeOut_b_bits_param = auto_out_1_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]  x1_nodeOut_b_bits_address = auto_out_1_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         x1_nodeOut_b_bits_corrupt = auto_out_1_b_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         x1_nodeOut_c_ready = auto_out_1_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         x1_nodeOut_d_valid = auto_out_1_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   x1_nodeOut_d_bits_opcode = auto_out_1_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   x1_nodeOut_d_bits_param = auto_out_1_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   x1_nodeOut_d_bits_size = auto_out_1_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   x1_nodeOut_d_bits_source = auto_out_1_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   x1_nodeOut_d_bits_sink = auto_out_1_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         x1_nodeOut_d_bits_denied = auto_out_1_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [511:0] x1_nodeOut_d_bits_data = auto_out_1_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         x1_nodeOut_d_bits_corrupt = auto_out_1_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]   nodeIn_1_b_bits_source = 2'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   x1_nodeOut_b_bits_source = 2'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire         nodeIn_1_e_ready = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         x1_nodeOut_e_ready = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   nodeIn_1_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   x1_nodeOut_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]   nodeIn_1_b_bits_size = 4'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]   x1_nodeOut_b_bits_size = 4'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]  nodeIn_1_b_bits_mask = 64'hFFFFFFFFFFFFFFFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]  x1_nodeOut_b_bits_mask = 64'hFFFFFFFFFFFFFFFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [511:0] nodeIn_1_b_bits_data = 512'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [511:0] x1_nodeOut_b_bits_data = 512'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]   nodeOut_a_bits_opcode = nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   nodeOut_a_bits_param = nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   nodeOut_a_bits_size = nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   nodeOut_a_bits_source = nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0]  nodeOut_a_bits_address = nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeOut_a_bits_user_amba_prot_bufferable =
    nodeIn_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeOut_a_bits_user_amba_prot_modifiable =
    nodeIn_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeOut_a_bits_user_amba_prot_readalloc =
    nodeIn_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeOut_a_bits_user_amba_prot_writealloc =
    nodeIn_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeOut_a_bits_user_amba_prot_privileged =
    nodeIn_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeOut_a_bits_user_amba_prot_secure = nodeIn_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeOut_a_bits_user_amba_prot_fetch = nodeIn_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [63:0]  nodeOut_a_bits_mask = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [511:0] nodeOut_a_bits_data = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeOut_a_bits_corrupt = nodeIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeOut_d_ready = nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         x1_nodeOut_a_valid = nodeIn_1_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   x1_nodeOut_a_bits_opcode = nodeIn_1_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   x1_nodeOut_a_bits_param = nodeIn_1_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   x1_nodeOut_a_bits_size = nodeIn_1_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   x1_nodeOut_a_bits_source = nodeIn_1_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0]  x1_nodeOut_a_bits_address = nodeIn_1_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         x1_nodeOut_a_bits_user_amba_prot_bufferable =
    nodeIn_1_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         x1_nodeOut_a_bits_user_amba_prot_modifiable =
    nodeIn_1_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         x1_nodeOut_a_bits_user_amba_prot_readalloc =
    nodeIn_1_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         x1_nodeOut_a_bits_user_amba_prot_writealloc =
    nodeIn_1_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         x1_nodeOut_a_bits_user_amba_prot_privileged =
    nodeIn_1_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         x1_nodeOut_a_bits_user_amba_prot_secure =
    nodeIn_1_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         x1_nodeOut_a_bits_user_amba_prot_fetch =
    nodeIn_1_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [63:0]  x1_nodeOut_a_bits_mask = nodeIn_1_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [511:0] x1_nodeOut_a_bits_data = nodeIn_1_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         x1_nodeOut_a_bits_corrupt = nodeIn_1_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         x1_nodeOut_b_ready = nodeIn_1_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         x1_nodeOut_c_valid = nodeIn_1_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   x1_nodeOut_c_bits_opcode = nodeIn_1_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   x1_nodeOut_c_bits_param = nodeIn_1_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   x1_nodeOut_c_bits_size = nodeIn_1_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   x1_nodeOut_c_bits_source = nodeIn_1_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0]  x1_nodeOut_c_bits_address = nodeIn_1_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         x1_nodeOut_c_bits_user_amba_prot_bufferable =
    nodeIn_1_c_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         x1_nodeOut_c_bits_user_amba_prot_modifiable =
    nodeIn_1_c_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         x1_nodeOut_c_bits_user_amba_prot_readalloc =
    nodeIn_1_c_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         x1_nodeOut_c_bits_user_amba_prot_writealloc =
    nodeIn_1_c_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         x1_nodeOut_c_bits_user_amba_prot_privileged =
    nodeIn_1_c_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         x1_nodeOut_c_bits_user_amba_prot_secure =
    nodeIn_1_c_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         x1_nodeOut_c_bits_user_amba_prot_fetch =
    nodeIn_1_c_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [511:0] x1_nodeOut_c_bits_data = nodeIn_1_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         x1_nodeOut_c_bits_corrupt = nodeIn_1_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         x1_nodeOut_d_ready = nodeIn_1_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         x1_nodeOut_e_valid = nodeIn_1_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   x1_nodeOut_e_bits_sink = nodeIn_1_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeIn_d_valid = nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   nodeIn_d_bits_opcode = nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   nodeIn_d_bits_param = nodeOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   nodeIn_d_bits_size = nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   nodeIn_d_bits_source = nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   nodeIn_d_bits_sink = nodeOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeIn_d_bits_denied = nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [511:0] nodeIn_d_bits_data = nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeIn_d_bits_corrupt = nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeIn_1_a_ready = x1_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeIn_1_b_valid = x1_nodeOut_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   nodeIn_1_b_bits_param = x1_nodeOut_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0]  nodeIn_1_b_bits_address = x1_nodeOut_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeIn_1_b_bits_corrupt = x1_nodeOut_b_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeIn_1_c_ready = x1_nodeOut_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeIn_1_d_valid = x1_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]   nodeIn_1_d_bits_opcode = x1_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   nodeIn_1_d_bits_param = x1_nodeOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [3:0]   nodeIn_1_d_bits_size = x1_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   nodeIn_1_d_bits_source = x1_nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [1:0]   nodeIn_1_d_bits_sink = x1_nodeOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeIn_1_d_bits_denied = x1_nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [511:0] nodeIn_1_d_bits_data = x1_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         nodeIn_1_d_bits_corrupt = x1_nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire         a_notFIFO = nodeIn_a_bits_address[31];	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   a_id = {nodeIn_a_bits_address[30], ~(nodeIn_a_bits_address[30])};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:137:{41,59}
  wire         a_noDomain = a_id == 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/FIFOFixer.scala:57:29
  wire         nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire         _T_5 = nodeIn_a_ready & nodeIn_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [26:0]  _a_first_beats1_decode_T_1 = 27'hFFF << nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:243:71
  wire [5:0]   a_first_beats1_decode = ~(_a_first_beats1_decode_T_1[11:6]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire         a_first_beats1_opdata = ~(nodeIn_a_bits_opcode[2]);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [5:0]   a_first_beats1 = a_first_beats1_opdata ? a_first_beats1_decode : 6'h0;	// src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14, :230:27
  reg  [5:0]   a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [5:0]   a_first_counter1 = a_first_counter - 6'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire         a_first = a_first_counter == 6'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire         a_first_last = a_first_counter == 6'h1 | a_first_beats1 == 6'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire         a_first_done = a_first_last & _T_5;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [5:0]   a_first_count = a_first_beats1 & ~a_first_counter1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire         _d_first_T = nodeOut_d_ready & nodeOut_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [26:0]  _d_first_beats1_decode_T_1 = 27'hFFF << nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:243:71
  wire [5:0]   d_first_beats1_decode = ~(_d_first_beats1_decode_T_1[11:6]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire         d_first_beats1_opdata = nodeOut_d_bits_opcode[0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:107:36
  wire [5:0]   d_first_beats1 = d_first_beats1_opdata ? d_first_beats1_decode : 6'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14, :230:27
  reg  [5:0]   d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [5:0]   d_first_counter1 = d_first_counter - 6'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire         d_first_first = d_first_counter == 6'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire         d_first_last = d_first_counter == 6'h1 | d_first_beats1 == 6'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire         d_first_done = d_first_last & _d_first_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [5:0]   d_first_count = d_first_beats1 & ~d_first_counter1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire         d_first = d_first_first & nodeOut_d_bits_opcode != 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/FIFOFixer.scala:69:{42,63}
  reg          flight_0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg          flight_1;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg          flight_2;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg          flight_3;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg          flight_4;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg          flight_5;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg          flight_6;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg          flight_7;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg          flight_8;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg          flight_9;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg          flight_10;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg          flight_11;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg          flight_12;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg          flight_13;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg          flight_14;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg          flight_15;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  wire         _T_9 = nodeIn_d_ready & nodeIn_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]   stalls_a_sel_uncommonBits = nodeIn_a_bits_source[2:0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:52:56
  wire [2:0]   stalls_a_sel_uncommonBits_1 = nodeIn_a_bits_source[2:0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:52:56
  wire         stalls_a_sel_1 = nodeIn_a_bits_source[3];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:54:10, :56:48
  wire         stalls_a_sel = ~stalls_a_sel_1;	// src/main/scala/diplomacy/Parameters.scala:54:32, :56:48
  reg  [1:0]   stalls_id;	// src/main/scala/tilelink/FIFOFixer.scala:79:30
  wire         stalls_0 =
    stalls_a_sel & a_first
    & (flight_0 | flight_1 | flight_2 | flight_3 | flight_4 | flight_5 | flight_6
       | flight_7) & (a_noDomain | stalls_id != a_id);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/FIFOFixer.scala:57:29, :73:27, :79:30, :82:{44,50,65,71}
  reg  [1:0]   stalls_id_1;	// src/main/scala/tilelink/FIFOFixer.scala:79:30
  wire         stalls_1 =
    stalls_a_sel_1 & a_first
    & (flight_8 | flight_9 | flight_10 | flight_11 | flight_12 | flight_13 | flight_14
       | flight_15) & (a_noDomain | stalls_id_1 != a_id);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/FIFOFixer.scala:57:29, :73:27, :79:30, :82:{44,50,65,71}
  wire         stall = stalls_0 | stalls_1;	// src/main/scala/tilelink/FIFOFixer.scala:82:50, :85:45
  wire         nodeOut_a_valid = nodeIn_a_valid & (a_notFIFO | ~stall);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/FIFOFixer.scala:85:45, :89:{33,47,50}
  assign nodeIn_a_ready = nodeOut_a_ready & (a_notFIFO | ~stall);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/FIFOFixer.scala:85:45, :89:50, :90:{33,47}
  reg  [15:0]  SourceIdFIFOed;	// src/main/scala/tilelink/FIFOFixer.scala:109:35
  wire [15:0]  SourceIdSet =
    a_first & _T_5 & ~a_notFIFO ? 16'h1 << nodeIn_a_bits_source : 16'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/FIFOFixer.scala:79:59, :109:35, :110:36, :113:{34,50}, :114:21
  wire [15:0]  SourceIdClear = d_first & _T_9 ? 16'h1 << nodeIn_d_bits_source : 16'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/FIFOFixer.scala:69:42, :109:35, :111:38, :116:{21,36}, :117:23
  wire         allIDs_FIFOed = &SourceIdFIFOed;	// src/main/scala/tilelink/FIFOFixer.scala:109:35, :121:41
  wire         a_notFIFO_1 = nodeIn_1_a_bits_address[31];	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]   a_id_1 = {nodeIn_1_a_bits_address[30], ~(nodeIn_1_a_bits_address[30])};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/diplomacy/Parameters.scala:137:{41,59}
  wire         a_noDomain_1 = a_id_1 == 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/FIFOFixer.scala:57:29
  wire         _T_34 = nodeIn_1_a_ready & nodeIn_1_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [26:0]  _a_first_beats1_decode_T_5 = 27'hFFF << nodeIn_1_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:243:71
  wire [5:0]   a_first_beats1_decode_1 = ~(_a_first_beats1_decode_T_5[11:6]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire         a_first_beats1_opdata_1 = ~(nodeIn_1_a_bits_opcode[2]);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [5:0]   a_first_beats1_1 =
    a_first_beats1_opdata_1 ? a_first_beats1_decode_1 : 6'h0;	// src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14, :230:27
  reg  [5:0]   a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [5:0]   a_first_counter1_1 = a_first_counter_1 - 6'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire         a_first_1 = a_first_counter_1 == 6'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire         a_first_last_1 = a_first_counter_1 == 6'h1 | a_first_beats1_1 == 6'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire         a_first_done_1 = a_first_last_1 & _T_34;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [5:0]   a_first_count_1 = a_first_beats1_1 & ~a_first_counter1_1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire         _d_first_T_2 = x1_nodeOut_d_ready & x1_nodeOut_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [26:0]  _d_first_beats1_decode_T_5 = 27'hFFF << x1_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:243:71
  wire [5:0]   d_first_beats1_decode_1 = ~(_d_first_beats1_decode_T_5[11:6]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:243:{46,71,76}
  wire         d_first_beats1_opdata_1 = x1_nodeOut_d_bits_opcode[0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:107:36
  wire [5:0]   d_first_beats1_1 =
    d_first_beats1_opdata_1 ? d_first_beats1_decode_1 : 6'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14, :230:27
  reg  [5:0]   d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [5:0]   d_first_counter1_1 = d_first_counter_1 - 6'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire         d_first_first_1 = d_first_counter_1 == 6'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire         d_first_last_1 = d_first_counter_1 == 6'h1 | d_first_beats1_1 == 6'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire         d_first_done_1 = d_first_last_1 & _d_first_T_2;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [5:0]   d_first_count_1 = d_first_beats1_1 & ~d_first_counter1_1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire         d_first_1 = d_first_first_1 & x1_nodeOut_d_bits_opcode != 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/FIFOFixer.scala:69:{42,63}
  reg          flight_1_0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg          flight_1_1;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg          flight_1_2;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  wire         _T_38 = nodeIn_1_d_ready & nodeIn_1_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
  reg  [2:0]   SourceIdFIFOed_1;	// src/main/scala/tilelink/FIFOFixer.scala:109:35
  wire [3:0]   _SourceIdSet_T_1 = 4'h1 << nodeIn_1_a_bits_source;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/FIFOFixer.scala:74:62
  wire [2:0]   SourceIdSet_1 =
    a_first_1 & _T_34 & ~a_notFIFO_1 ? _SourceIdSet_T_1[2:0] : 3'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/diplomacy/Parameters.scala:52:29, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/FIFOFixer.scala:110:36, :113:{34,37,50}, :114:21
  wire [3:0]   _SourceIdClear_T_1 = 4'h1 << nodeIn_1_d_bits_source;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/FIFOFixer.scala:74:62
  wire [2:0]   SourceIdClear_1 = d_first_1 & _T_38 ? _SourceIdClear_T_1[2:0] : 3'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/diplomacy/Parameters.scala:52:29, src/main/scala/tilelink/FIFOFixer.scala:69:42, :111:38, :116:{21,36}, :117:23
  wire         allIDs_FIFOed_1 = &SourceIdFIFOed_1;	// src/main/scala/tilelink/FIFOFixer.scala:109:35, :121:41
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 6'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 6'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      flight_0 <= 1'h0;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_1 <= 1'h0;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_2 <= 1'h0;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_3 <= 1'h0;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_4 <= 1'h0;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_5 <= 1'h0;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_6 <= 1'h0;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_7 <= 1'h0;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_8 <= 1'h0;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_9 <= 1'h0;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_10 <= 1'h0;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_11 <= 1'h0;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_12 <= 1'h0;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_13 <= 1'h0;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_14 <= 1'h0;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_15 <= 1'h0;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:73:27
      SourceIdFIFOed <= 16'h0;	// src/main/scala/tilelink/FIFOFixer.scala:109:35
      a_first_counter_1 <= 6'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 6'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      flight_1_0 <= 1'h0;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_1_1 <= 1'h0;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_1_2 <= 1'h0;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:73:27
      SourceIdFIFOed_1 <= 3'h0;	// src/main/scala/diplomacy/Parameters.scala:52:29, src/main/scala/tilelink/FIFOFixer.scala:109:35
    end
    else begin
      automatic logic _T_1 = a_first & _T_5;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/FIFOFixer.scala:74:21
      automatic logic _T_3 = d_first & _T_9;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :75:21
      automatic logic _T_30 = a_first_1 & _T_34;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/FIFOFixer.scala:74:21
      automatic logic _T_32 = d_first_1 & _T_38;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :75:21
      if (_T_5) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (a_first)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <= a_first_beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <= a_first_counter1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (d_first_first)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <= d_first_beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <= d_first_counter1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      flight_0 <=
        ~(_T_3 & nodeIn_d_bits_source == 4'h0)
        & (_T_1 & nodeIn_a_bits_source == 4'h0 ? ~a_notFIFO : flight_0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/FIFOFixer.scala:73:27, :74:{21,35,62,65}, :75:{21,35,62}
      flight_1 <=
        ~(_T_3 & nodeIn_d_bits_source == 4'h1)
        & (_T_1 & nodeIn_a_bits_source == 4'h1 ? ~a_notFIFO : flight_1);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/FIFOFixer.scala:73:27, :74:{21,35,62,65}, :75:{21,35,62}
      flight_2 <=
        ~(_T_3 & nodeIn_d_bits_source == 4'h2)
        & (_T_1 & nodeIn_a_bits_source == 4'h2 ? ~a_notFIFO : flight_2);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/FIFOFixer.scala:73:27, :74:{21,35,62,65}, :75:{21,35,62}
      flight_3 <=
        ~(_T_3 & nodeIn_d_bits_source == 4'h3)
        & (_T_1 & nodeIn_a_bits_source == 4'h3 ? ~a_notFIFO : flight_3);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/FIFOFixer.scala:73:27, :74:{21,35,62,65}, :75:{21,35,62}
      flight_4 <=
        ~(_T_3 & nodeIn_d_bits_source == 4'h4)
        & (_T_1 & nodeIn_a_bits_source == 4'h4 ? ~a_notFIFO : flight_4);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/FIFOFixer.scala:73:27, :74:{21,35,62,65}, :75:{21,35,62}
      flight_5 <=
        ~(_T_3 & nodeIn_d_bits_source == 4'h5)
        & (_T_1 & nodeIn_a_bits_source == 4'h5 ? ~a_notFIFO : flight_5);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/FIFOFixer.scala:73:27, :74:{21,35,62,65}, :75:{21,35,62}
      flight_6 <=
        ~(_T_3 & nodeIn_d_bits_source == 4'h6)
        & (_T_1 & nodeIn_a_bits_source == 4'h6 ? ~a_notFIFO : flight_6);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/FIFOFixer.scala:73:27, :74:{21,35,62,65}, :75:{21,35,62}
      flight_7 <=
        ~(_T_3 & nodeIn_d_bits_source == 4'h7)
        & (_T_1 & nodeIn_a_bits_source == 4'h7 ? ~a_notFIFO : flight_7);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/FIFOFixer.scala:73:27, :74:{21,35,62,65}, :75:{21,35,62}
      flight_8 <=
        ~(_T_3 & nodeIn_d_bits_source == 4'h8)
        & (_T_1 & nodeIn_a_bits_source == 4'h8 ? ~a_notFIFO : flight_8);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/FIFOFixer.scala:73:27, :74:{21,35,62,65}, :75:{21,35,62}
      flight_9 <=
        ~(_T_3 & nodeIn_d_bits_source == 4'h9)
        & (_T_1 & nodeIn_a_bits_source == 4'h9 ? ~a_notFIFO : flight_9);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/FIFOFixer.scala:73:27, :74:{21,35,62,65}, :75:{21,35,62}
      flight_10 <=
        ~(_T_3 & nodeIn_d_bits_source == 4'hA)
        & (_T_1 & nodeIn_a_bits_source == 4'hA ? ~a_notFIFO : flight_10);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/FIFOFixer.scala:73:27, :74:{21,35,62,65}, :75:{21,35,62}
      flight_11 <=
        ~(_T_3 & nodeIn_d_bits_source == 4'hB)
        & (_T_1 & nodeIn_a_bits_source == 4'hB ? ~a_notFIFO : flight_11);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/FIFOFixer.scala:73:27, :74:{21,35,62,65}, :75:{21,35,62}
      flight_12 <=
        ~(_T_3 & nodeIn_d_bits_source == 4'hC)
        & (_T_1 & nodeIn_a_bits_source == 4'hC ? ~a_notFIFO : flight_12);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/FIFOFixer.scala:73:27, :74:{21,35,62,65}, :75:{21,35,62}
      flight_13 <=
        ~(_T_3 & nodeIn_d_bits_source == 4'hD)
        & (_T_1 & nodeIn_a_bits_source == 4'hD ? ~a_notFIFO : flight_13);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/FIFOFixer.scala:73:27, :74:{21,35,62,65}, :75:{21,35,62}
      flight_14 <=
        ~(_T_3 & nodeIn_d_bits_source == 4'hE)
        & (_T_1 & nodeIn_a_bits_source == 4'hE ? ~a_notFIFO : flight_14);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/FIFOFixer.scala:73:27, :74:{21,35,62,65}, :75:{21,35,62}
      flight_15 <=
        ~(_T_3 & (&nodeIn_d_bits_source))
        & (_T_1 & (&nodeIn_a_bits_source) ? ~a_notFIFO : flight_15);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/FIFOFixer.scala:73:27, :74:{21,35,62,65}, :75:{21,35,62}
      SourceIdFIFOed <= SourceIdFIFOed | SourceIdSet;	// src/main/scala/tilelink/FIFOFixer.scala:109:35, :110:36, :120:40
      if (_T_34) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_beats1_1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter1_1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (d_first_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_beats1_1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter1_1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      flight_1_0 <=
        ~(_T_32 & nodeIn_1_d_bits_source == 2'h0)
        & (_T_30 & nodeIn_1_a_bits_source == 2'h0 ? ~a_notFIFO_1 : flight_1_0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/FIFOFixer.scala:73:27, :74:{21,35,62,65}, :75:{21,35,62}
      flight_1_1 <=
        ~(_T_32 & nodeIn_1_d_bits_source == 2'h1)
        & (_T_30 & nodeIn_1_a_bits_source == 2'h1 ? ~a_notFIFO_1 : flight_1_1);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/FIFOFixer.scala:73:27, :74:{21,35,62,65}, :75:{21,35,62}
      flight_1_2 <=
        ~(_T_32 & nodeIn_1_d_bits_source == 2'h2)
        & (_T_30 & nodeIn_1_a_bits_source == 2'h2 ? ~a_notFIFO_1 : flight_1_2);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/FIFOFixer.scala:73:27, :74:{21,35,62,65}, :75:{21,35,62}
      SourceIdFIFOed_1 <= SourceIdFIFOed_1 | SourceIdSet_1;	// src/main/scala/tilelink/FIFOFixer.scala:109:35, :110:36, :120:40
    end
    if (_T_5 & stalls_a_sel & ~a_notFIFO)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/FIFOFixer.scala:79:{56,59}
      stalls_id <= a_id;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/FIFOFixer.scala:79:30
    if (_T_5 & stalls_a_sel_1 & ~a_notFIFO)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/FIFOFixer.scala:79:{56,59}
      stalls_id_1 <= a_id;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/FIFOFixer.scala:79:30
  end // always @(posedge)
  `ifndef SYNTHESIS
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:2];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        a_first_counter = _RANDOM[2'h0][5:0];	// src/main/scala/tilelink/Edges.scala:230:27
        d_first_counter = _RANDOM[2'h0][11:6];	// src/main/scala/tilelink/Edges.scala:230:27
        flight_0 = _RANDOM[2'h0][12];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/FIFOFixer.scala:73:27
        flight_1 = _RANDOM[2'h0][13];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/FIFOFixer.scala:73:27
        flight_2 = _RANDOM[2'h0][14];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/FIFOFixer.scala:73:27
        flight_3 = _RANDOM[2'h0][15];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/FIFOFixer.scala:73:27
        flight_4 = _RANDOM[2'h0][16];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/FIFOFixer.scala:73:27
        flight_5 = _RANDOM[2'h0][17];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/FIFOFixer.scala:73:27
        flight_6 = _RANDOM[2'h0][18];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/FIFOFixer.scala:73:27
        flight_7 = _RANDOM[2'h0][19];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/FIFOFixer.scala:73:27
        flight_8 = _RANDOM[2'h0][20];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/FIFOFixer.scala:73:27
        flight_9 = _RANDOM[2'h0][21];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/FIFOFixer.scala:73:27
        flight_10 = _RANDOM[2'h0][22];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/FIFOFixer.scala:73:27
        flight_11 = _RANDOM[2'h0][23];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/FIFOFixer.scala:73:27
        flight_12 = _RANDOM[2'h0][24];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/FIFOFixer.scala:73:27
        flight_13 = _RANDOM[2'h0][25];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/FIFOFixer.scala:73:27
        flight_14 = _RANDOM[2'h0][26];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/FIFOFixer.scala:73:27
        flight_15 = _RANDOM[2'h0][27];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/FIFOFixer.scala:73:27
        stalls_id = _RANDOM[2'h0][29:28];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/FIFOFixer.scala:79:30
        stalls_id_1 = _RANDOM[2'h0][31:30];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/FIFOFixer.scala:79:30
        SourceIdFIFOed = _RANDOM[2'h1][15:0];	// src/main/scala/tilelink/FIFOFixer.scala:109:35
        a_first_counter_1 = _RANDOM[2'h1][21:16];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/FIFOFixer.scala:109:35
        d_first_counter_1 = _RANDOM[2'h1][27:22];	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/tilelink/FIFOFixer.scala:109:35
        flight_1_0 = _RANDOM[2'h1][28];	// src/main/scala/tilelink/FIFOFixer.scala:73:27, :109:35
        flight_1_1 = _RANDOM[2'h1][29];	// src/main/scala/tilelink/FIFOFixer.scala:73:27, :109:35
        flight_1_2 = _RANDOM[2'h1][30];	// src/main/scala/tilelink/FIFOFixer.scala:73:27, :109:35
        SourceIdFIFOed_1 = {_RANDOM[2'h1][31], _RANDOM[2'h2][1:0]};	// src/main/scala/tilelink/FIFOFixer.scala:109:35
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  assign auto_in_1_a_ready = nodeIn_1_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_1_b_valid = nodeIn_1_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_1_b_bits_param = nodeIn_1_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_1_b_bits_address = nodeIn_1_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_1_b_bits_corrupt = nodeIn_1_b_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_1_c_ready = nodeIn_1_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_1_d_valid = nodeIn_1_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_1_d_bits_opcode = nodeIn_1_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_1_d_bits_param = nodeIn_1_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_1_d_bits_size = nodeIn_1_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_1_d_bits_source = nodeIn_1_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_1_d_bits_sink = nodeIn_1_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_1_d_bits_denied = nodeIn_1_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_1_d_bits_data = nodeIn_1_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_1_d_bits_corrupt = nodeIn_1_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_0_a_ready = nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_0_d_valid = nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_0_d_bits_opcode = nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_0_d_bits_param = nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_0_d_bits_size = nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_0_d_bits_source = nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_0_d_bits_sink = nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_0_d_bits_denied = nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_0_d_bits_data = nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_in_0_d_bits_corrupt = nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_out_1_a_valid = x1_nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_a_bits_opcode = x1_nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_a_bits_param = x1_nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_a_bits_size = x1_nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_a_bits_source = x1_nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_a_bits_address = x1_nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_a_bits_user_amba_prot_bufferable =
    x1_nodeOut_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_a_bits_user_amba_prot_modifiable =
    x1_nodeOut_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_a_bits_user_amba_prot_readalloc =
    x1_nodeOut_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_a_bits_user_amba_prot_writealloc =
    x1_nodeOut_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_a_bits_user_amba_prot_privileged =
    x1_nodeOut_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_a_bits_user_amba_prot_secure =
    x1_nodeOut_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_a_bits_user_amba_prot_fetch = x1_nodeOut_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_a_bits_mask = x1_nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_a_bits_data = x1_nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_a_bits_corrupt = x1_nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_b_ready = x1_nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_c_valid = x1_nodeOut_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_c_bits_opcode = x1_nodeOut_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_c_bits_param = x1_nodeOut_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_c_bits_size = x1_nodeOut_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_c_bits_source = x1_nodeOut_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_c_bits_address = x1_nodeOut_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_c_bits_user_amba_prot_bufferable =
    x1_nodeOut_c_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_c_bits_user_amba_prot_modifiable =
    x1_nodeOut_c_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_c_bits_user_amba_prot_readalloc =
    x1_nodeOut_c_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_c_bits_user_amba_prot_writealloc =
    x1_nodeOut_c_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_c_bits_user_amba_prot_privileged =
    x1_nodeOut_c_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_c_bits_user_amba_prot_secure =
    x1_nodeOut_c_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_c_bits_user_amba_prot_fetch = x1_nodeOut_c_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_c_bits_data = x1_nodeOut_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_c_bits_corrupt = x1_nodeOut_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_d_ready = x1_nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_e_valid = x1_nodeOut_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_1_e_bits_sink = x1_nodeOut_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_0_a_valid = nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_0_a_bits_opcode = nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_0_a_bits_param = nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_0_a_bits_size = nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_0_a_bits_source = nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_0_a_bits_address = nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_0_a_bits_user_amba_prot_bufferable =
    nodeOut_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_0_a_bits_user_amba_prot_modifiable =
    nodeOut_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_0_a_bits_user_amba_prot_readalloc =
    nodeOut_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_0_a_bits_user_amba_prot_writealloc =
    nodeOut_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_0_a_bits_user_amba_prot_privileged =
    nodeOut_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_0_a_bits_user_amba_prot_secure = nodeOut_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_0_a_bits_user_amba_prot_fetch = nodeOut_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_0_a_bits_mask = nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_0_a_bits_data = nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_0_a_bits_corrupt = nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign auto_out_0_d_ready = nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
endmodule

