-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity p_sc_stream_circularlinebuffer is
port (
    clk : IN STD_LOGIC;
    reset : IN STD_LOGIC;
    din_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    din_0_empty_n : IN STD_LOGIC;
    din_0_read : OUT STD_LOGIC;
    din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    din_1_empty_n : IN STD_LOGIC;
    din_1_read : OUT STD_LOGIC;
    din_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    din_2_empty_n : IN STD_LOGIC;
    din_2_read : OUT STD_LOGIC;
    dout_0_din : OUT STD_LOGIC_VECTOR (383 downto 0);
    dout_0_full_n : IN STD_LOGIC;
    dout_0_write : OUT STD_LOGIC;
    dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    dout_1_full_n : IN STD_LOGIC;
    dout_1_write : OUT STD_LOGIC;
    dout_2_din : OUT STD_LOGIC_VECTOR (47 downto 0);
    dout_2_full_n : IN STD_LOGIC;
    dout_2_write : OUT STD_LOGIC;
    ctrl_row_size_pkg_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_row_size_pkg_empty_n : IN STD_LOGIC;
    ctrl_row_size_pkg_read : OUT STD_LOGIC;
    ctrl_window_size_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_window_size_empty_n : IN STD_LOGIC;
    ctrl_window_size_read : OUT STD_LOGIC;
    ctrl_depth_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_depth_empty_n : IN STD_LOGIC;
    ctrl_depth_read : OUT STD_LOGIC;
    ctrl_stride_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_stride_empty_n : IN STD_LOGIC;
    ctrl_stride_read : OUT STD_LOGIC;
    ctrl_replay_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    ctrl_replay_empty_n : IN STD_LOGIC;
    ctrl_replay_read : OUT STD_LOGIC );
end;


architecture behav of p_sc_stream_circularlinebuffer is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "p_sc_stream_circularlinebuffer,hls_ip_2019_1,{HLS_INPUT_TYPE=sc,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.975000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=124,HLS_SYN_DSP=2,HLS_SYN_FF=5846,HLS_SYN_LUT=3890,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_3_read : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_4_read : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_5_read : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_6_dout : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_6_read : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_7_dout : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_7_read : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_8_dout : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_8_read : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_shift_fu_144_dout_0_din : STD_LOGIC_VECTOR (383 downto 0);
    signal grp_p_sc_stream_circularlinebuffer_shift_fu_144_dout_0_write : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_shift_fu_144_dout_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_sc_stream_circularlinebuffer_shift_fu_144_dout_1_write : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_shift_fu_144_dout_2_din : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_p_sc_stream_circularlinebuffer_shift_fu_144_dout_2_write : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_9_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_9_write : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_10_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_10_write : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_11_din : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_11_write : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_12_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_12_write : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_13_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_13_write : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_14_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_14_write : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_15_din : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_15_write : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_16_din : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_16_write : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_17_din : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_17_write : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_din_0_read : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_din_1_read : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_din_2_read : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_ctrl_row_size_pkg_read : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_ctrl_window_size_read : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_ctrl_depth_read : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_ctrl_stride_read : STD_LOGIC;
    signal grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_ctrl_replay_read : STD_LOGIC;
    signal sc_fifo_chn_9_full_n : STD_LOGIC;
    signal sc_fifo_chn_10_full_n : STD_LOGIC;
    signal sc_fifo_chn_11_full_n : STD_LOGIC;
    signal sc_fifo_chn_12_full_n : STD_LOGIC;
    signal sc_fifo_chn_13_full_n : STD_LOGIC;
    signal sc_fifo_chn_14_full_n : STD_LOGIC;
    signal sc_fifo_chn_15_din : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_15_full_n : STD_LOGIC;
    signal sc_fifo_chn_16_din : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_16_full_n : STD_LOGIC;
    signal sc_fifo_chn_17_din : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_17_full_n : STD_LOGIC;
    signal sc_fifo_chn_9_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal sc_fifo_chn_9_empty_n : STD_LOGIC;
    signal sc_fifo_chn_10_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal sc_fifo_chn_10_empty_n : STD_LOGIC;
    signal sc_fifo_chn_11_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal sc_fifo_chn_11_empty_n : STD_LOGIC;
    signal sc_fifo_chn_12_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal sc_fifo_chn_12_empty_n : STD_LOGIC;
    signal sc_fifo_chn_13_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal sc_fifo_chn_13_empty_n : STD_LOGIC;
    signal sc_fifo_chn_14_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal sc_fifo_chn_14_empty_n : STD_LOGIC;
    signal sc_fifo_chn_15_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_15_empty_n : STD_LOGIC;
    signal sc_fifo_chn_16_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_16_empty_n : STD_LOGIC;
    signal sc_fifo_chn_17_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal sc_fifo_chn_17_empty_n : STD_LOGIC;

    component p_sc_stream_circularlinebuffer_shift IS
    port (
        din_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        din_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        din_3_empty_n : IN STD_LOGIC;
        din_3_read : OUT STD_LOGIC;
        din_4_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        din_4_empty_n : IN STD_LOGIC;
        din_4_read : OUT STD_LOGIC;
        din_5_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        din_5_empty_n : IN STD_LOGIC;
        din_5_read : OUT STD_LOGIC;
        din_6_dout : IN STD_LOGIC;
        din_6_empty_n : IN STD_LOGIC;
        din_6_read : OUT STD_LOGIC;
        din_7_dout : IN STD_LOGIC;
        din_7_empty_n : IN STD_LOGIC;
        din_7_read : OUT STD_LOGIC;
        din_8_dout : IN STD_LOGIC;
        din_8_empty_n : IN STD_LOGIC;
        din_8_read : OUT STD_LOGIC;
        dout_0_din : OUT STD_LOGIC_VECTOR (383 downto 0);
        dout_0_full_n : IN STD_LOGIC;
        dout_0_write : OUT STD_LOGIC;
        dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        dout_1_full_n : IN STD_LOGIC;
        dout_1_write : OUT STD_LOGIC;
        dout_2_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        dout_2_full_n : IN STD_LOGIC;
        dout_2_write : OUT STD_LOGIC;
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC );
    end component;


    component p_sc_stream_circularlinebuffer_thread_clb IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        sc_fifo_chn_9_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        sc_fifo_chn_9_full_n : IN STD_LOGIC;
        sc_fifo_chn_9_write : OUT STD_LOGIC;
        sc_fifo_chn_10_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        sc_fifo_chn_10_full_n : IN STD_LOGIC;
        sc_fifo_chn_10_write : OUT STD_LOGIC;
        sc_fifo_chn_11_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        sc_fifo_chn_11_full_n : IN STD_LOGIC;
        sc_fifo_chn_11_write : OUT STD_LOGIC;
        sc_fifo_chn_12_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        sc_fifo_chn_12_full_n : IN STD_LOGIC;
        sc_fifo_chn_12_write : OUT STD_LOGIC;
        sc_fifo_chn_13_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        sc_fifo_chn_13_full_n : IN STD_LOGIC;
        sc_fifo_chn_13_write : OUT STD_LOGIC;
        sc_fifo_chn_14_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        sc_fifo_chn_14_full_n : IN STD_LOGIC;
        sc_fifo_chn_14_write : OUT STD_LOGIC;
        sc_fifo_chn_15_din : OUT STD_LOGIC;
        sc_fifo_chn_15_full_n : IN STD_LOGIC;
        sc_fifo_chn_15_write : OUT STD_LOGIC;
        sc_fifo_chn_16_din : OUT STD_LOGIC;
        sc_fifo_chn_16_full_n : IN STD_LOGIC;
        sc_fifo_chn_16_write : OUT STD_LOGIC;
        sc_fifo_chn_17_din : OUT STD_LOGIC;
        sc_fifo_chn_17_full_n : IN STD_LOGIC;
        sc_fifo_chn_17_write : OUT STD_LOGIC;
        din_0_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        din_0_empty_n : IN STD_LOGIC;
        din_0_read : OUT STD_LOGIC;
        din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        din_1_empty_n : IN STD_LOGIC;
        din_1_read : OUT STD_LOGIC;
        din_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        din_2_empty_n : IN STD_LOGIC;
        din_2_read : OUT STD_LOGIC;
        ctrl_row_size_pkg_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_row_size_pkg_empty_n : IN STD_LOGIC;
        ctrl_row_size_pkg_read : OUT STD_LOGIC;
        ctrl_window_size_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_window_size_empty_n : IN STD_LOGIC;
        ctrl_window_size_read : OUT STD_LOGIC;
        ctrl_depth_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_depth_empty_n : IN STD_LOGIC;
        ctrl_depth_read : OUT STD_LOGIC;
        ctrl_stride_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_stride_empty_n : IN STD_LOGIC;
        ctrl_stride_read : OUT STD_LOGIC;
        ctrl_replay_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        ctrl_replay_empty_n : IN STD_LOGIC;
        ctrl_replay_read : OUT STD_LOGIC );
    end component;


    component fifo_w128_d1_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w32_d1_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w1_d1_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    grp_p_sc_stream_circularlinebuffer_shift_fu_144 : component p_sc_stream_circularlinebuffer_shift
    port map (
        din_0_dout => sc_fifo_chn_9_dout,
        din_0_empty_n => sc_fifo_chn_9_empty_n,
        din_0_read => grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_0_read,
        din_1_dout => sc_fifo_chn_10_dout,
        din_1_empty_n => sc_fifo_chn_10_empty_n,
        din_1_read => grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_1_read,
        din_2_dout => sc_fifo_chn_11_dout,
        din_2_empty_n => sc_fifo_chn_11_empty_n,
        din_2_read => grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_2_read,
        din_3_dout => sc_fifo_chn_12_dout,
        din_3_empty_n => sc_fifo_chn_12_empty_n,
        din_3_read => grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_3_read,
        din_4_dout => sc_fifo_chn_13_dout,
        din_4_empty_n => sc_fifo_chn_13_empty_n,
        din_4_read => grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_4_read,
        din_5_dout => sc_fifo_chn_14_dout,
        din_5_empty_n => sc_fifo_chn_14_empty_n,
        din_5_read => grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_5_read,
        din_6_dout => grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_6_dout,
        din_6_empty_n => sc_fifo_chn_15_empty_n,
        din_6_read => grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_6_read,
        din_7_dout => grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_7_dout,
        din_7_empty_n => sc_fifo_chn_16_empty_n,
        din_7_read => grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_7_read,
        din_8_dout => grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_8_dout,
        din_8_empty_n => sc_fifo_chn_17_empty_n,
        din_8_read => grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_8_read,
        dout_0_din => grp_p_sc_stream_circularlinebuffer_shift_fu_144_dout_0_din,
        dout_0_full_n => dout_0_full_n,
        dout_0_write => grp_p_sc_stream_circularlinebuffer_shift_fu_144_dout_0_write,
        dout_1_din => grp_p_sc_stream_circularlinebuffer_shift_fu_144_dout_1_din,
        dout_1_full_n => dout_1_full_n,
        dout_1_write => grp_p_sc_stream_circularlinebuffer_shift_fu_144_dout_1_write,
        dout_2_din => grp_p_sc_stream_circularlinebuffer_shift_fu_144_dout_2_din,
        dout_2_full_n => dout_2_full_n,
        dout_2_write => grp_p_sc_stream_circularlinebuffer_shift_fu_144_dout_2_write,
        reset => reset,
        clk => clk);

    grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178 : component p_sc_stream_circularlinebuffer_thread_clb
    port map (
        ap_clk => clk,
        ap_rst => reset,
        sc_fifo_chn_9_din => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_9_din,
        sc_fifo_chn_9_full_n => sc_fifo_chn_9_full_n,
        sc_fifo_chn_9_write => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_9_write,
        sc_fifo_chn_10_din => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_10_din,
        sc_fifo_chn_10_full_n => sc_fifo_chn_10_full_n,
        sc_fifo_chn_10_write => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_10_write,
        sc_fifo_chn_11_din => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_11_din,
        sc_fifo_chn_11_full_n => sc_fifo_chn_11_full_n,
        sc_fifo_chn_11_write => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_11_write,
        sc_fifo_chn_12_din => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_12_din,
        sc_fifo_chn_12_full_n => sc_fifo_chn_12_full_n,
        sc_fifo_chn_12_write => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_12_write,
        sc_fifo_chn_13_din => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_13_din,
        sc_fifo_chn_13_full_n => sc_fifo_chn_13_full_n,
        sc_fifo_chn_13_write => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_13_write,
        sc_fifo_chn_14_din => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_14_din,
        sc_fifo_chn_14_full_n => sc_fifo_chn_14_full_n,
        sc_fifo_chn_14_write => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_14_write,
        sc_fifo_chn_15_din => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_15_din,
        sc_fifo_chn_15_full_n => sc_fifo_chn_15_full_n,
        sc_fifo_chn_15_write => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_15_write,
        sc_fifo_chn_16_din => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_16_din,
        sc_fifo_chn_16_full_n => sc_fifo_chn_16_full_n,
        sc_fifo_chn_16_write => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_16_write,
        sc_fifo_chn_17_din => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_17_din,
        sc_fifo_chn_17_full_n => sc_fifo_chn_17_full_n,
        sc_fifo_chn_17_write => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_17_write,
        din_0_dout => din_0_dout,
        din_0_empty_n => din_0_empty_n,
        din_0_read => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_din_0_read,
        din_1_dout => din_1_dout,
        din_1_empty_n => din_1_empty_n,
        din_1_read => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_din_1_read,
        din_2_dout => din_2_dout,
        din_2_empty_n => din_2_empty_n,
        din_2_read => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_din_2_read,
        ctrl_row_size_pkg_dout => ctrl_row_size_pkg_dout,
        ctrl_row_size_pkg_empty_n => ctrl_row_size_pkg_empty_n,
        ctrl_row_size_pkg_read => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_ctrl_row_size_pkg_read,
        ctrl_window_size_dout => ctrl_window_size_dout,
        ctrl_window_size_empty_n => ctrl_window_size_empty_n,
        ctrl_window_size_read => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_ctrl_window_size_read,
        ctrl_depth_dout => ctrl_depth_dout,
        ctrl_depth_empty_n => ctrl_depth_empty_n,
        ctrl_depth_read => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_ctrl_depth_read,
        ctrl_stride_dout => ctrl_stride_dout,
        ctrl_stride_empty_n => ctrl_stride_empty_n,
        ctrl_stride_read => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_ctrl_stride_read,
        ctrl_replay_dout => ctrl_replay_dout,
        ctrl_replay_empty_n => ctrl_replay_empty_n,
        ctrl_replay_read => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_ctrl_replay_read);

    sc_fifo_chn_9_fifo_U : component fifo_w128_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_9_din,
        if_full_n => sc_fifo_chn_9_full_n,
        if_write => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_9_write,
        if_dout => sc_fifo_chn_9_dout,
        if_empty_n => sc_fifo_chn_9_empty_n,
        if_read => grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_0_read);

    sc_fifo_chn_10_fifo_U : component fifo_w128_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_10_din,
        if_full_n => sc_fifo_chn_10_full_n,
        if_write => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_10_write,
        if_dout => sc_fifo_chn_10_dout,
        if_empty_n => sc_fifo_chn_10_empty_n,
        if_read => grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_1_read);

    sc_fifo_chn_11_fifo_U : component fifo_w128_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_11_din,
        if_full_n => sc_fifo_chn_11_full_n,
        if_write => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_11_write,
        if_dout => sc_fifo_chn_11_dout,
        if_empty_n => sc_fifo_chn_11_empty_n,
        if_read => grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_2_read);

    sc_fifo_chn_12_fifo_U : component fifo_w32_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_12_din,
        if_full_n => sc_fifo_chn_12_full_n,
        if_write => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_12_write,
        if_dout => sc_fifo_chn_12_dout,
        if_empty_n => sc_fifo_chn_12_empty_n,
        if_read => grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_3_read);

    sc_fifo_chn_13_fifo_U : component fifo_w32_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_13_din,
        if_full_n => sc_fifo_chn_13_full_n,
        if_write => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_13_write,
        if_dout => sc_fifo_chn_13_dout,
        if_empty_n => sc_fifo_chn_13_empty_n,
        if_read => grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_4_read);

    sc_fifo_chn_14_fifo_U : component fifo_w32_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_14_din,
        if_full_n => sc_fifo_chn_14_full_n,
        if_write => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_14_write,
        if_dout => sc_fifo_chn_14_dout,
        if_empty_n => sc_fifo_chn_14_empty_n,
        if_read => grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_5_read);

    sc_fifo_chn_15_fifo_U : component fifo_w1_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sc_fifo_chn_15_din,
        if_full_n => sc_fifo_chn_15_full_n,
        if_write => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_15_write,
        if_dout => sc_fifo_chn_15_dout,
        if_empty_n => sc_fifo_chn_15_empty_n,
        if_read => grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_6_read);

    sc_fifo_chn_16_fifo_U : component fifo_w1_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sc_fifo_chn_16_din,
        if_full_n => sc_fifo_chn_16_full_n,
        if_write => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_16_write,
        if_dout => sc_fifo_chn_16_dout,
        if_empty_n => sc_fifo_chn_16_empty_n,
        if_read => grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_7_read);

    sc_fifo_chn_17_fifo_U : component fifo_w1_d1_A
    port map (
        clk => clk,
        reset => reset,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => sc_fifo_chn_17_din,
        if_full_n => sc_fifo_chn_17_full_n,
        if_write => grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_17_write,
        if_dout => sc_fifo_chn_17_dout,
        if_empty_n => sc_fifo_chn_17_empty_n,
        if_read => grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_8_read);




    ctrl_depth_read <= grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_ctrl_depth_read;
    ctrl_replay_read <= grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_ctrl_replay_read;
    ctrl_row_size_pkg_read <= grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_ctrl_row_size_pkg_read;
    ctrl_stride_read <= grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_ctrl_stride_read;
    ctrl_window_size_read <= grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_ctrl_window_size_read;
    din_0_read <= grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_din_0_read;
    din_1_read <= grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_din_1_read;
    din_2_read <= grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_din_2_read;
    dout_0_din <= grp_p_sc_stream_circularlinebuffer_shift_fu_144_dout_0_din;
    dout_0_write <= grp_p_sc_stream_circularlinebuffer_shift_fu_144_dout_0_write;
    dout_1_din <= grp_p_sc_stream_circularlinebuffer_shift_fu_144_dout_1_din;
    dout_1_write <= grp_p_sc_stream_circularlinebuffer_shift_fu_144_dout_1_write;
    dout_2_din <= grp_p_sc_stream_circularlinebuffer_shift_fu_144_dout_2_din;
    dout_2_write <= grp_p_sc_stream_circularlinebuffer_shift_fu_144_dout_2_write;
    grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_6_dout <= sc_fifo_chn_15_dout(0);
    grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_7_dout <= sc_fifo_chn_16_dout(0);
    grp_p_sc_stream_circularlinebuffer_shift_fu_144_din_8_dout <= sc_fifo_chn_17_dout(0);
    sc_fifo_chn_15_din <= (0=>grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_15_din, others=>'-');
    sc_fifo_chn_16_din <= (0=>grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_16_din, others=>'-');
    sc_fifo_chn_17_din <= (0=>grp_p_sc_stream_circularlinebuffer_thread_clb_fu_178_sc_fifo_chn_17_din, others=>'-');
end behav;
