 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : s35932
Version: M-2016.12-SP1
Date   : Mon Mar  6 16:00:22 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1022/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U4162/Y (INVX1_RVT)                      0.08       2.08 f
  U3983/Y (NBUFFX2_RVT)                    0.09       2.17 f
  U4186/Y (NBUFFX2_RVT)                    0.32       2.49 f
  U3987/Y (NBUFFX2_RVT)                    0.31       2.81 f
  U4145/Y (NBUFFX2_RVT)                    0.20       3.01 f
  U4141/Y (INVX1_RVT)                      2.40       5.41 r
  U3753/Y (NBUFFX2_RVT)                    1.45       6.86 r
  U4433/Y (AND2X1_RVT)                     3.23      10.09 r
  U4434/Y (AO22X1_RVT)                     0.12      10.21 r
  U4438/Y (OR2X1_RVT)                      0.07      10.28 r
  DFF_1022/q_reg/D (DFFX1_RVT)             0.01      10.29 r
  data arrival time                                  10.29

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1022/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.29
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
