{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639613603968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639613603969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 16 01:13:23 2021 " "Processing started: Thu Dec 16 01:13:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639613603969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613603969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HPS_LED_HEX -c HPS_LED_HEX " "Command: quartus_map --read_settings_files=on --write_settings_files=off HPS_LED_HEX -c HPS_LED_HEX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613603969 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639613606200 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639613606200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611552 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611559 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611559 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611559 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611559 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639613611562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639613611563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611566 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639613611568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639613611568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_005_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611568 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_005 " "Found entity 2: soc_system_mm_interconnect_0_router_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639613611569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639613611569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_004_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611569 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_004 " "Found entity 2: soc_system_mm_interconnect_0_router_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639613611569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639613611569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611570 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_003 " "Found entity 2: soc_system_mm_interconnect_0_router_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639613611570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639613611570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611570 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639613611571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639613611571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611571 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_001 " "Found entity 2: soc_system_mm_interconnect_0_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639613611571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639613611571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611572 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_custom_instruction_master_multi_xconnect " "Found entity 1: soc_system_nios2_gen2_0_custom_instruction_master_multi_xconnect" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "soc_system/synthesis/submodules/altera_customins_master_translator.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys_0 " "Found entity 1: soc_system_sysid_qsys_0" {  } { { "soc_system/synthesis/submodules/soc_system_sysid_qsys_0.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sdram_controller_0_input_efifo_module " "Found entity 1: soc_system_sdram_controller_0_input_efifo_module" {  } { { "soc_system/synthesis/submodules/soc_system_sdram_controller_0.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611578 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_sdram_controller_0 " "Found entity 2: soc_system_sdram_controller_0" {  } { { "soc_system/synthesis/submodules/soc_system_sdram_controller_0.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pll_0 " "Found entity 1: soc_system_pll_0" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0 " "Found entity 1: soc_system_nios2_gen2_0" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613611579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613611579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v 24 24 " "Found 24 design units, including 24 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: soc_system_nios2_gen2_0_cpu_ic_data_module" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612076 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: soc_system_nios2_gen2_0_cpu_ic_tag_module" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612076 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_nios2_gen2_0_cpu_bht_module " "Found entity 3: soc_system_nios2_gen2_0_cpu_bht_module" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612076 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: soc_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612076 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: soc_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612076 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 6: soc_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612076 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 7: soc_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612076 ""} { "Info" "ISGN_ENTITY_NAME" "8 soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 8: soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612076 ""} { "Info" "ISGN_ENTITY_NAME" "9 soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 9: soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1059 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612076 ""} { "Info" "ISGN_ENTITY_NAME" "10 soc_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 10: soc_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612076 ""} { "Info" "ISGN_ENTITY_NAME" "11 soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 11: soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612076 ""} { "Info" "ISGN_ENTITY_NAME" "12 soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 12: soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612076 ""} { "Info" "ISGN_ENTITY_NAME" "13 soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612076 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612076 ""} { "Info" "ISGN_ENTITY_NAME" "15 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612076 ""} { "Info" "ISGN_ENTITY_NAME" "16 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 16: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1743 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612076 ""} { "Info" "ISGN_ENTITY_NAME" "17 soc_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 17: soc_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612076 ""} { "Info" "ISGN_ENTITY_NAME" "18 soc_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 18: soc_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612076 ""} { "Info" "ISGN_ENTITY_NAME" "19 soc_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 19: soc_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612076 ""} { "Info" "ISGN_ENTITY_NAME" "20 soc_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 20: soc_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612076 ""} { "Info" "ISGN_ENTITY_NAME" "21 soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 21: soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612076 ""} { "Info" "ISGN_ENTITY_NAME" "22 soc_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 22: soc_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612076 ""} { "Info" "ISGN_ENTITY_NAME" "23 soc_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 23: soc_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612076 ""} { "Info" "ISGN_ENTITY_NAME" "24 soc_system_nios2_gen2_0_cpu " "Found entity 24: soc_system_nios2_gen2_0_cpu" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 3223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613612076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613612077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613612078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613612078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_mult_cell " "Found entity 1: soc_system_nios2_gen2_0_cpu_mult_cell" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613612079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: soc_system_nios2_gen2_0_cpu_test_bench" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613612080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/lua_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/lua_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lua_cpu " "Found entity 1: lua_cpu" {  } { { "soc_system/synthesis/submodules/lua_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/lua_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613612080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_leds_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_leds_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_leds_0 " "Found entity 1: soc_system_leds_0" {  } { { "soc_system/synthesis/submodules/soc_system_leds_0.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_leds_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613612081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_sim_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612082 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_scfifo_w " "Found entity 2: soc_system_jtag_uart_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612082 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_sim_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612082 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_scfifo_r " "Found entity 4: soc_system_jtag_uart_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612082 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart " "Found entity 5: soc_system_jtag_uart" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613612082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HPS_LED_HEX.v 1 1 " "Found 1 design units, including 1 entities, in source file HPS_LED_HEX.v" { { "Info" "ISGN_ENTITY_NAME" "1 HPS_LED_HEX " "Found entity 1: HPS_LED_HEX" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613612083 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at soc_system_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_sdram_controller_0.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1639613612101 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at soc_system_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_sdram_controller_0.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1639613612101 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at soc_system_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_sdram_controller_0.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1639613612101 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at soc_system_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_sdram_controller_0.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1639613612102 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HPS_LED_HEX " "Elaborating entity \"HPS_LED_HEX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639613612176 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 HPS_LED_HEX.v(89) " "Output port \"HEX0\" at HPS_LED_HEX.v(89) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 HPS_LED_HEX.v(92) " "Output port \"HEX1\" at HPS_LED_HEX.v(92) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 HPS_LED_HEX.v(95) " "Output port \"HEX2\" at HPS_LED_HEX.v(95) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 HPS_LED_HEX.v(98) " "Output port \"HEX3\" at HPS_LED_HEX.v(98) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 HPS_LED_HEX.v(101) " "Output port \"HEX4\" at HPS_LED_HEX.v(101) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 HPS_LED_HEX.v(104) " "Output port \"HEX5\" at HPS_LED_HEX.v(104) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_DDR3_ADDR HPS_LED_HEX.v(109) " "Output port \"HPS_DDR3_ADDR\" at HPS_LED_HEX.v(109) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_DDR3_BA HPS_LED_HEX.v(110) " "Output port \"HPS_DDR3_BA\" at HPS_LED_HEX.v(110) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_DDR3_DM HPS_LED_HEX.v(116) " "Output port \"HPS_DDR3_DM\" at HPS_LED_HEX.v(116) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_TX_DATA HPS_LED_HEX.v(132) " "Output port \"HPS_ENET_TX_DATA\" at HPS_LED_HEX.v(132) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B HPS_LED_HEX.v(190) " "Output port \"VGA_B\" at HPS_LED_HEX.v(190) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G HPS_LED_HEX.v(193) " "Output port \"VGA_G\" at HPS_LED_HEX.v(193) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R HPS_LED_HEX.v(195) " "Output port \"VGA_R\" at HPS_LED_HEX.v(195) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN HPS_LED_HEX.v(39) " "Output port \"ADC_DIN\" at HPS_LED_HEX.v(39) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK HPS_LED_HEX.v(41) " "Output port \"ADC_SCLK\" at HPS_LED_HEX.v(41) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT HPS_LED_HEX.v(47) " "Output port \"AUD_DACDAT\" at HPS_LED_HEX.v(47) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK HPS_LED_HEX.v(49) " "Output port \"AUD_XCK\" at HPS_LED_HEX.v(49) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL HPS_LED_HEX.v(77) " "Output port \"FAN_CTRL\" at HPS_LED_HEX.v(77) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK HPS_LED_HEX.v(80) " "Output port \"FPGA_I2C_SCLK\" at HPS_LED_HEX.v(80) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_DDR3_CAS_N HPS_LED_HEX.v(111) " "Output port \"HPS_DDR3_CAS_N\" at HPS_LED_HEX.v(111) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_DDR3_CKE HPS_LED_HEX.v(112) " "Output port \"HPS_DDR3_CKE\" at HPS_LED_HEX.v(112) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_DDR3_CK_N HPS_LED_HEX.v(113) " "Output port \"HPS_DDR3_CK_N\" at HPS_LED_HEX.v(113) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 113 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_DDR3_CK_P HPS_LED_HEX.v(114) " "Output port \"HPS_DDR3_CK_P\" at HPS_LED_HEX.v(114) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_DDR3_CS_N HPS_LED_HEX.v(115) " "Output port \"HPS_DDR3_CS_N\" at HPS_LED_HEX.v(115) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_DDR3_ODT HPS_LED_HEX.v(120) " "Output port \"HPS_DDR3_ODT\" at HPS_LED_HEX.v(120) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_DDR3_RAS_N HPS_LED_HEX.v(121) " "Output port \"HPS_DDR3_RAS_N\" at HPS_LED_HEX.v(121) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 121 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_DDR3_RESET_N HPS_LED_HEX.v(122) " "Output port \"HPS_DDR3_RESET_N\" at HPS_LED_HEX.v(122) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 122 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_DDR3_WE_N HPS_LED_HEX.v(124) " "Output port \"HPS_DDR3_WE_N\" at HPS_LED_HEX.v(124) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 124 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_GTX_CLK HPS_LED_HEX.v(125) " "Output port \"HPS_ENET_GTX_CLK\" at HPS_LED_HEX.v(125) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 125 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_MDC HPS_LED_HEX.v(127) " "Output port \"HPS_ENET_MDC\" at HPS_LED_HEX.v(127) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 127 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_ENET_TX_EN HPS_LED_HEX.v(133) " "Output port \"HPS_ENET_TX_EN\" at HPS_LED_HEX.v(133) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_FLASH_DCLK HPS_LED_HEX.v(135) " "Output port \"HPS_FLASH_DCLK\" at HPS_LED_HEX.v(135) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_FLASH_NCSO HPS_LED_HEX.v(136) " "Output port \"HPS_FLASH_NCSO\" at HPS_LED_HEX.v(136) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SD_CLK HPS_LED_HEX.v(146) " "Output port \"HPS_SD_CLK\" at HPS_LED_HEX.v(146) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 146 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_CLK HPS_LED_HEX.v(149) " "Output port \"HPS_SPIM_CLK\" at HPS_LED_HEX.v(149) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 149 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_SPIM_MOSI HPS_LED_HEX.v(151) " "Output port \"HPS_SPIM_MOSI\" at HPS_LED_HEX.v(151) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_UART_TX HPS_LED_HEX.v(154) " "Output port \"HPS_UART_TX\" at HPS_LED_HEX.v(154) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HPS_USB_STP HPS_LED_HEX.v(159) " "Output port \"HPS_USB_STP\" at HPS_LED_HEX.v(159) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD HPS_LED_HEX.v(164) " "Output port \"IRDA_TXD\" at HPS_LED_HEX.v(164) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N HPS_LED_HEX.v(185) " "Output port \"TD_RESET_N\" at HPS_LED_HEX.v(185) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 185 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N HPS_LED_HEX.v(191) " "Output port \"VGA_BLANK_N\" at HPS_LED_HEX.v(191) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK HPS_LED_HEX.v(192) " "Output port \"VGA_CLK\" at HPS_LED_HEX.v(192) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS HPS_LED_HEX.v(194) " "Output port \"VGA_HS\" at HPS_LED_HEX.v(194) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N HPS_LED_HEX.v(196) " "Output port \"VGA_SYNC_N\" at HPS_LED_HEX.v(196) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS HPS_LED_HEX.v(198) " "Output port \"VGA_VS\" at HPS_LED_HEX.v(198) has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639613612177 "|HPS_LED_HEX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:sys " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:sys\"" {  } { { "HPS_LED_HEX.v" "sys" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613612184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart soc_system:sys\|soc_system_jtag_uart:jtag_uart " "Elaborating entity \"soc_system_jtag_uart\" for hierarchy \"soc_system:sys\|soc_system_jtag_uart:jtag_uart\"" {  } { { "soc_system/synthesis/soc_system.v" "jtag_uart" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/soc_system.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613612187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_w soc_system:sys\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w " "Elaborating entity \"soc_system_jtag_uart_scfifo_w\" for hierarchy \"soc_system:sys\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_w" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613612189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:sys\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:sys\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "wfifo" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613612298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:sys\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613612299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:sys\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_system:sys\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613612299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613612299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613612299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613612299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613612299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613612299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613612299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613612299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613612299 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639613612299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/kris/luacpu/hardware/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613612324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_system:sys\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_system:sys\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613612324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/kris/luacpu/hardware/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613612327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_system:sys\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_system:sys\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/kris/luacpu/hardware/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613612327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/kris/luacpu/hardware/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613612330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_system:sys\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_system:sys\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/kris/luacpu/hardware/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613612330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/kris/luacpu/hardware/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613612354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_system:sys\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_system:sys\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/kris/luacpu/hardware/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613612354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/kris/luacpu/hardware/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613612380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_system:sys\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_system:sys\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/kris/luacpu/hardware/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613612380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/kris/luacpu/hardware/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613612404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613612404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_system:sys\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_system:sys\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/kris/luacpu/hardware/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613612405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_r soc_system:sys\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r " "Elaborating entity \"soc_system_jtag_uart_scfifo_r\" for hierarchy \"soc_system:sys\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_r" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613612408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_system:sys\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_system:sys\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "soc_system_jtag_uart_alt_jtag_atlantic" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613612605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:sys\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613612606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:sys\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"soc_system:sys\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613612606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613612606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613612606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613612606 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639613612606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:sys\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:sys\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613612981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:sys\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:sys\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_leds_0 soc_system:sys\|soc_system_leds_0:leds_0 " "Elaborating entity \"soc_system_leds_0\" for hierarchy \"soc_system:sys\|soc_system_leds_0:leds_0\"" {  } { { "soc_system/synthesis/soc_system.v" "leds_0" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/soc_system.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lua_cpu soc_system:sys\|lua_cpu:lua_cpu_0 " "Elaborating entity \"lua_cpu\" for hierarchy \"soc_system:sys\|lua_cpu:lua_cpu_0\"" {  } { { "soc_system/synthesis/soc_system.v" "lua_cpu_0" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/soc_system.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613148 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L lua_cpu.v(42) " "Verilog HDL or VHDL warning at lua_cpu.v(42): object \"L\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/lua_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/lua_cpu.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639613613149 "|HPS_LED_HEX|soc_system:sys|lua_cpu:lua_cpu_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A lua_cpu.v(79) " "Verilog HDL or VHDL warning at lua_cpu.v(79): object \"A\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/lua_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/lua_cpu.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639613613149 "|HPS_LED_HEX|soc_system:sys|lua_cpu:lua_cpu_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B lua_cpu.v(80) " "Verilog HDL or VHDL warning at lua_cpu.v(80): object \"B\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/lua_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/lua_cpu.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639613613149 "|HPS_LED_HEX|soc_system:sys|lua_cpu:lua_cpu_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C lua_cpu.v(81) " "Verilog HDL or VHDL warning at lua_cpu.v(81): object \"C\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/lua_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/lua_cpu.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639613613149 "|HPS_LED_HEX|soc_system:sys|lua_cpu:lua_cpu_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sBx lua_cpu.v(83) " "Verilog HDL or VHDL warning at lua_cpu.v(83): object \"sBx\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/lua_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/lua_cpu.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639613613149 "|HPS_LED_HEX|soc_system:sys|lua_cpu:lua_cpu_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0 soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"soc_system_nios2_gen2_0\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\"" {  } { { "soc_system/synthesis/soc_system.v" "nios2_gen2_0" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/soc_system.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu " "Elaborating entity \"soc_system_nios2_gen2_0_cpu\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0.v" "cpu" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_test_bench soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_test_bench:the_soc_system_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_test_bench\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_test_bench:the_soc_system_nios2_gen2_0_cpu_test_bench\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_test_bench" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 5534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_ic_data_module soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_ic_data" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 6542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613295 ""}  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639613613295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ekj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ekj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ekj1 " "Found entity 1: altsyncram_ekj1" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "/home/kris/luacpu/hardware/db/altsyncram_ekj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613613324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613613324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ekj1 soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated " "Elaborating entity \"altsyncram_ekj1\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_ic_tag_module soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_ic_tag" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 6608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 28 " "Parameter \"width_a\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 28 " "Parameter \"width_b\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613369 ""}  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639613613369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vdj1 " "Found entity 1: altsyncram_vdj1" {  } { { "db/altsyncram_vdj1.tdf" "" { Text "/home/kris/luacpu/hardware/db/altsyncram_vdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613613397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613613397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vdj1 soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vdj1:auto_generated " "Elaborating entity \"altsyncram_vdj1\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_bht_module soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_bht_module\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_bht" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 6806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613442 ""}  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639613613442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "/home/kris/luacpu/hardware/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613613466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613613466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_register_bank_a_module soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_register_bank_a" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 7763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613511 ""}  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639613613511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "/home/kris/luacpu/hardware/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613613539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613613539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_register_bank_b_module soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_register_bank_b" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 7781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_mult_cell soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_mult_cell" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 8366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613593 ""}  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639613613593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/kris/luacpu/hardware/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613613619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613613619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "/home/kris/luacpu/hardware/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/kris/luacpu/hardware/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613613640 ""}  } { { "db/altera_mult_add_37p2.v" "" { Text "/home/kris/luacpu/hardware/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639613613640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613644 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/kris/luacpu/hardware/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613647 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/kris/luacpu/hardware/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613649 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/kris/luacpu/hardware/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613654 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/kris/luacpu/hardware/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613671 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/kris/luacpu/hardware/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613673 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/kris/luacpu/hardware/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613679 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/kris/luacpu/hardware/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613685 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/kris/luacpu/hardware/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613687 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/kris/luacpu/hardware/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613688 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/kris/luacpu/hardware/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613695 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/kris/luacpu/hardware/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613740 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/kris/luacpu/hardware/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613753 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/kris/luacpu/hardware/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613755 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/kris/luacpu/hardware/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613760 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/kris/luacpu/hardware/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613762 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/kris/luacpu/hardware/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613767 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/kris/luacpu/hardware/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613773 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "/home/kris/luacpu/hardware/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613613773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 8751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_debug soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 429 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614109 ""}  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 429 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639613614109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_break soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_itrace soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 3013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 3028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode:soc_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode:soc_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_pib soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_pib:the_soc_system_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_pib:the_soc_system_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 3048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_im soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_im:the_soc_system_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_im:the_soc_system_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 3062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_avalon_reg soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 3081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_ocimem soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 3101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2472 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614708 ""}  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2472 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639613614708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/kris/luacpu/hardware/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613614734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613614734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_debug_slave_wrapper soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 3203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_debug_slave_tck soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_soc_system_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_debug_slave_sysclk soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "soc_system_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614750 ""}  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639613614750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614750 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/kris/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pll_0 soc_system:sys\|soc_system_pll_0:pll_0 " "Elaborating entity \"soc_system_pll_0\" for hierarchy \"soc_system:sys\|soc_system_pll_0:pll_0\"" {  } { { "soc_system/synthesis/soc_system.v" "pll_0" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/soc_system.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:sys\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:sys\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "altera_pll_i" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_pll_0.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614769 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639613614771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:sys\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_pll_0.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:sys\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:sys\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 100.000000 MHz " "Parameter \"output_clock_frequency2\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 -3750 ps " "Parameter \"phase_shift2\" = \"-3750 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613614771 ""}  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_pll_0.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639613614771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sdram_controller_0 soc_system:sys\|soc_system_sdram_controller_0:sdram_controller_0 " "Elaborating entity \"soc_system_sdram_controller_0\" for hierarchy \"soc_system:sys\|soc_system_sdram_controller_0:sdram_controller_0\"" {  } { { "soc_system/synthesis/soc_system.v" "sdram_controller_0" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/soc_system.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sdram_controller_0_input_efifo_module soc_system:sys\|soc_system_sdram_controller_0:sdram_controller_0\|soc_system_sdram_controller_0_input_efifo_module:the_soc_system_sdram_controller_0_input_efifo_module " "Elaborating entity \"soc_system_sdram_controller_0_input_efifo_module\" for hierarchy \"soc_system:sys\|soc_system_sdram_controller_0:sdram_controller_0\|soc_system_sdram_controller_0_input_efifo_module:the_soc_system_sdram_controller_0_input_efifo_module\"" {  } { { "soc_system/synthesis/submodules/soc_system_sdram_controller_0.v" "the_soc_system_sdram_controller_0_input_efifo_module" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sysid_qsys_0 soc_system:sys\|soc_system_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"soc_system_sysid_qsys_0\" for hierarchy \"soc_system:sys\|soc_system_sysid_qsys_0:sysid_qsys_0\"" {  } { { "soc_system/synthesis/soc_system.v" "sysid_qsys_0" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/soc_system.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator soc_system:sys\|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"soc_system:sys\|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator\"" {  } { { "soc_system/synthesis/soc_system.v" "nios2_gen2_0_custom_instruction_master_translator" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/soc_system.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_custom_instruction_master_multi_xconnect soc_system:sys\|soc_system_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect " "Elaborating entity \"soc_system_nios2_gen2_0_custom_instruction_master_multi_xconnect\" for hierarchy \"soc_system:sys\|soc_system_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect\"" {  } { { "soc_system/synthesis/soc_system.v" "nios2_gen2_0_custom_instruction_master_multi_xconnect" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/soc_system.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator soc_system:sys\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"soc_system:sys\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0\"" {  } { { "soc_system/synthesis/soc_system.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator0" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/soc_system.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614782 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "soc_system/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639613614783 "|HPS_LED_HEX|soc_system:sys|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "soc_system/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639613614783 "|HPS_LED_HEX|soc_system:sys|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "soc_system/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639613614783 "|HPS_LED_HEX|soc_system:sys|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/soc_system.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:lua_cpu_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:lua_cpu_0_avalon_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "lua_cpu_0_avalon_master_translator" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_0_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sdram_controller_0_s1_translator" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_0_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "leds_0_s1_translator" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:lua_cpu_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:lua_cpu_0_avalon_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "lua_cpu_0_avalon_master_agent" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sdram_controller_0_s1_agent" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sdram_controller_0_s1_agent_rsp_fifo" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sdram_controller_0_s1_agent_rdata_fifo" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_001 soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_0_router_001\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_001" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_001_default_decode soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003 soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_0_router_003\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_003" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003_default_decode soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_004 soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"soc_system_mm_interconnect_0_router_004\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_004" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_004_default_decode soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_005 soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"soc_system_mm_interconnect_0_router_005\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_005" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_005_default_decode soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sdram_controller_0_s1_burst_adapter" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_001 soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_002 soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_002" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_001 soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_002 soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_001 soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_001 soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_002 soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_002" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sdram_controller_0_s1_rsp_width_adapter" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614902 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639613614903 "|HPS_LED_HEX|soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639613614903 "|HPS_LED_HEX|soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639613614903 "|HPS_LED_HEX|soc_system:sys|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sdram_controller_0_s1_cmd_width_adapter" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "crosser" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_001 soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:sys\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:sys\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/soc_system.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:sys\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:sys\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/soc_system.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:sys\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:sys\|altera_reset_controller:rst_controller_001\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_001" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/soc_system.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:sys\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:sys\|altera_reset_controller:rst_controller_002\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_002" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/soc_system.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613614947 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/kris/luacpu/hardware/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 3013 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1639613616009 "|HPS_LED_HEX|soc_system:sys|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qe84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qe84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qe84 " "Found entity 1: altsyncram_qe84" {  } { { "db/altsyncram_qe84.tdf" "" { Text "/home/kris/luacpu/hardware/db/altsyncram_qe84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613617375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613617375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "/home/kris/luacpu/hardware/db/mux_elc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613617555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613617555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/kris/luacpu/hardware/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613617589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613617589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pai " "Found entity 1: cntr_pai" {  } { { "db/cntr_pai.tdf" "" { Text "/home/kris/luacpu/hardware/db/cntr_pai.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613617639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613617639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "/home/kris/luacpu/hardware/db/cmpr_h9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613617664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613617664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "/home/kris/luacpu/hardware/db/cntr_4vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613617696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613617696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "/home/kris/luacpu/hardware/db/cntr_09i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613617743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613617743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "/home/kris/luacpu/hardware/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613617767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613617767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/kris/luacpu/hardware/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613617799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613617799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/kris/luacpu/hardware/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613617823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613617823 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613618120 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1639613618316 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.12.16.01:13:40 Progress: Loading slde70385b5/alt_sld_fab_wrapper_hw.tcl " "2021.12.16.01:13:40 Progress: Loading slde70385b5/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613620706 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613621964 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613622071 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613622807 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613622925 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613623046 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613623180 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613623183 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613623185 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1639613623859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde70385b5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde70385b5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde70385b5/alt_sld_fab.v" "" { Text "/home/kris/luacpu/hardware/db/ip/slde70385b5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613624079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613624079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde70385b5/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde70385b5/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde70385b5/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/kris/luacpu/hardware/db/ip/slde70385b5/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613624183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613624183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde70385b5/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde70385b5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde70385b5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/kris/luacpu/hardware/db/ip/slde70385b5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613624184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613624184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde70385b5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde70385b5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde70385b5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/kris/luacpu/hardware/db/ip/slde70385b5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613624262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613624262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde70385b5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde70385b5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde70385b5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/kris/luacpu/hardware/db/ip/slde70385b5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613624358 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde70385b5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/kris/luacpu/hardware/db/ip/slde70385b5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613624358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613624358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde70385b5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde70385b5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde70385b5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/kris/luacpu/hardware/db/ip/slde70385b5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613624440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613624440 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639613627776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639613627776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639613627776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639613627776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639613627776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639613627776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639613627776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639613627776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639613627776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639613627776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639613627776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639613627776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639613627776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639613627776 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639613627776 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639613627776 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1639613627776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613627801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:sys\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613627801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613627801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613627801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613627801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613627801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613627801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613627801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613627801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613627801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613627801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613627801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613627801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613627801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613627801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639613627801 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639613627801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "/home/kris/luacpu/hardware/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639613627826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613627826 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1639613628874 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_CONV_USB_N " "bidirectional pin \"HPS_CONV_USB_N\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[0\] " "bidirectional pin \"HPS_DDR3_DQ\[0\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[1\] " "bidirectional pin \"HPS_DDR3_DQ\[1\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[2\] " "bidirectional pin \"HPS_DDR3_DQ\[2\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[3\] " "bidirectional pin \"HPS_DDR3_DQ\[3\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[4\] " "bidirectional pin \"HPS_DDR3_DQ\[4\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[5\] " "bidirectional pin \"HPS_DDR3_DQ\[5\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[6\] " "bidirectional pin \"HPS_DDR3_DQ\[6\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[7\] " "bidirectional pin \"HPS_DDR3_DQ\[7\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[8\] " "bidirectional pin \"HPS_DDR3_DQ\[8\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[9\] " "bidirectional pin \"HPS_DDR3_DQ\[9\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[10\] " "bidirectional pin \"HPS_DDR3_DQ\[10\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[11\] " "bidirectional pin \"HPS_DDR3_DQ\[11\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[12\] " "bidirectional pin \"HPS_DDR3_DQ\[12\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[13\] " "bidirectional pin \"HPS_DDR3_DQ\[13\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[14\] " "bidirectional pin \"HPS_DDR3_DQ\[14\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[15\] " "bidirectional pin \"HPS_DDR3_DQ\[15\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[16\] " "bidirectional pin \"HPS_DDR3_DQ\[16\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[17\] " "bidirectional pin \"HPS_DDR3_DQ\[17\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[18\] " "bidirectional pin \"HPS_DDR3_DQ\[18\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[19\] " "bidirectional pin \"HPS_DDR3_DQ\[19\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[20\] " "bidirectional pin \"HPS_DDR3_DQ\[20\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[21\] " "bidirectional pin \"HPS_DDR3_DQ\[21\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[22\] " "bidirectional pin \"HPS_DDR3_DQ\[22\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[23\] " "bidirectional pin \"HPS_DDR3_DQ\[23\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[24\] " "bidirectional pin \"HPS_DDR3_DQ\[24\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[25\] " "bidirectional pin \"HPS_DDR3_DQ\[25\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[26\] " "bidirectional pin \"HPS_DDR3_DQ\[26\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[27\] " "bidirectional pin \"HPS_DDR3_DQ\[27\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[28\] " "bidirectional pin \"HPS_DDR3_DQ\[28\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[29\] " "bidirectional pin \"HPS_DDR3_DQ\[29\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[30\] " "bidirectional pin \"HPS_DDR3_DQ\[30\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[31\] " "bidirectional pin \"HPS_DDR3_DQ\[31\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[0\] " "bidirectional pin \"HPS_DDR3_DQS_N\[0\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[1\] " "bidirectional pin \"HPS_DDR3_DQS_N\[1\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[2\] " "bidirectional pin \"HPS_DDR3_DQS_N\[2\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[3\] " "bidirectional pin \"HPS_DDR3_DQS_N\[3\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[0\] " "bidirectional pin \"HPS_DDR3_DQS_P\[0\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[1\] " "bidirectional pin \"HPS_DDR3_DQS_P\[1\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[2\] " "bidirectional pin \"HPS_DDR3_DQS_P\[2\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[3\] " "bidirectional pin \"HPS_DDR3_DQS_P\[3\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_INT_N " "bidirectional pin \"HPS_ENET_INT_N\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_MDIO " "bidirectional pin \"HPS_ENET_MDIO\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 128 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[0\] " "bidirectional pin \"HPS_FLASH_DATA\[0\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[1\] " "bidirectional pin \"HPS_FLASH_DATA\[1\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[2\] " "bidirectional pin \"HPS_FLASH_DATA\[2\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[3\] " "bidirectional pin \"HPS_FLASH_DATA\[3\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GSENSOR_INT " "bidirectional pin \"HPS_GSENSOR_INT\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SCLK " "bidirectional pin \"HPS_I2C1_SCLK\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 138 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SDAT " "bidirectional pin \"HPS_I2C1_SDAT\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C2_SCLK " "bidirectional pin \"HPS_I2C2_SCLK\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C2_SDAT " "bidirectional pin \"HPS_I2C2_SDAT\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 141 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C_CONTROL " "bidirectional pin \"HPS_I2C_CONTROL\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 142 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_KEY " "bidirectional pin \"HPS_KEY\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LED " "bidirectional pin \"HPS_LED\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 144 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LTC_GPIO " "bidirectional pin \"HPS_LTC_GPIO\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 145 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SD_CMD " "bidirectional pin \"HPS_SD_CMD\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SD_DATA\[0\] " "bidirectional pin \"HPS_SD_DATA\[0\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 148 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SD_DATA\[1\] " "bidirectional pin \"HPS_SD_DATA\[1\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 148 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SD_DATA\[2\] " "bidirectional pin \"HPS_SD_DATA\[2\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 148 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SD_DATA\[3\] " "bidirectional pin \"HPS_SD_DATA\[3\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 148 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SPIM_SS " "bidirectional pin \"HPS_SPIM_SS\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 152 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[0\] " "bidirectional pin \"HPS_USB_DATA\[0\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[1\] " "bidirectional pin \"HPS_USB_DATA\[1\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[2\] " "bidirectional pin \"HPS_USB_DATA\[2\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[3\] " "bidirectional pin \"HPS_USB_DATA\[3\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[4\] " "bidirectional pin \"HPS_USB_DATA\[4\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[5\] " "bidirectional pin \"HPS_USB_DATA\[5\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[6\] " "bidirectional pin \"HPS_USB_DATA\[6\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[7\] " "bidirectional pin \"HPS_USB_DATA\[7\]\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 173 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 174 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 175 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 176 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639613628993 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1639613628993 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[0\] GND " "Pin \"HPS_DDR3_ADDR\[0\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[1\] GND " "Pin \"HPS_DDR3_ADDR\[1\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[2\] GND " "Pin \"HPS_DDR3_ADDR\[2\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[3\] GND " "Pin \"HPS_DDR3_ADDR\[3\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[4\] GND " "Pin \"HPS_DDR3_ADDR\[4\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[5\] GND " "Pin \"HPS_DDR3_ADDR\[5\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[6\] GND " "Pin \"HPS_DDR3_ADDR\[6\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[7\] GND " "Pin \"HPS_DDR3_ADDR\[7\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[8\] GND " "Pin \"HPS_DDR3_ADDR\[8\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[9\] GND " "Pin \"HPS_DDR3_ADDR\[9\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[10\] GND " "Pin \"HPS_DDR3_ADDR\[10\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[11\] GND " "Pin \"HPS_DDR3_ADDR\[11\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[12\] GND " "Pin \"HPS_DDR3_ADDR\[12\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[13\] GND " "Pin \"HPS_DDR3_ADDR\[13\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[14\] GND " "Pin \"HPS_DDR3_ADDR\[14\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_BA\[0\] GND " "Pin \"HPS_DDR3_BA\[0\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_BA\[1\] GND " "Pin \"HPS_DDR3_BA\[1\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_BA\[2\] GND " "Pin \"HPS_DDR3_BA\[2\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_BA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_CAS_N GND " "Pin \"HPS_DDR3_CAS_N\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_CKE GND " "Pin \"HPS_DDR3_CKE\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_CK_N GND " "Pin \"HPS_DDR3_CK_N\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_CK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_CK_P GND " "Pin \"HPS_DDR3_CK_P\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_CK_P"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_CS_N GND " "Pin \"HPS_DDR3_CS_N\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[0\] GND " "Pin \"HPS_DDR3_DM\[0\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_DM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[1\] GND " "Pin \"HPS_DDR3_DM\[1\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_DM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[2\] GND " "Pin \"HPS_DDR3_DM\[2\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_DM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[3\] GND " "Pin \"HPS_DDR3_DM\[3\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_DM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ODT GND " "Pin \"HPS_DDR3_ODT\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_ODT"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_RAS_N GND " "Pin \"HPS_DDR3_RAS_N\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_RESET_N GND " "Pin \"HPS_DDR3_RESET_N\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_WE_N GND " "Pin \"HPS_DDR3_WE_N\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_DDR3_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_GTX_CLK GND " "Pin \"HPS_ENET_GTX_CLK\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_ENET_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_MDC GND " "Pin \"HPS_ENET_MDC\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_ENET_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[0\] GND " "Pin \"HPS_ENET_TX_DATA\[0\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_ENET_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[1\] GND " "Pin \"HPS_ENET_TX_DATA\[1\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_ENET_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[2\] GND " "Pin \"HPS_ENET_TX_DATA\[2\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_ENET_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_DATA\[3\] GND " "Pin \"HPS_ENET_TX_DATA\[3\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_ENET_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_ENET_TX_EN GND " "Pin \"HPS_ENET_TX_EN\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_ENET_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_FLASH_DCLK GND " "Pin \"HPS_FLASH_DCLK\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_FLASH_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_FLASH_NCSO GND " "Pin \"HPS_FLASH_NCSO\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_FLASH_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SD_CLK GND " "Pin \"HPS_SD_CLK\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_CLK GND " "Pin \"HPS_SPIM_CLK\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_SPIM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_MOSI GND " "Pin \"HPS_SPIM_MOSI\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_SPIM_MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_UART_TX GND " "Pin \"HPS_UART_TX\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_UART_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_USB_STP GND " "Pin \"HPS_USB_STP\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|HPS_USB_STP"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639613630038 "|HPS_LED_HEX|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639613630038 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613630268 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "424 " "424 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639613631796 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613632263 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613632790 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/kris/luacpu/hardware/HPS_LED_HEX.map.smsg " "Generated suppressed messages file /home/kris/luacpu/hardware/HPS_LED_HEX.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613633311 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 420 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 420 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1639613635789 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "16 0 3 0 0 " "Adding 16 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639613635965 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639613635965 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "43 " "Design contains 43 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_DDR3_RZQ " "No output dependent on input pin \"HPS_DDR3_RZQ\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|HPS_DDR3_RZQ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_CLK " "No output dependent on input pin \"HPS_ENET_RX_CLK\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|HPS_ENET_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[0\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[0\]\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 130 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|HPS_ENET_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[1\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[1\]\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 130 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|HPS_ENET_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[2\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[2\]\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 130 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|HPS_ENET_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DATA\[3\] " "No output dependent on input pin \"HPS_ENET_RX_DATA\[3\]\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 130 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|HPS_ENET_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_ENET_RX_DV " "No output dependent on input pin \"HPS_ENET_RX_DV\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|HPS_ENET_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_SPIM_MISO " "No output dependent on input pin \"HPS_SPIM_MISO\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 150 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|HPS_SPIM_MISO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_UART_RX " "No output dependent on input pin \"HPS_UART_RX\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|HPS_UART_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_CLKOUT " "No output dependent on input pin \"HPS_USB_CLKOUT\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 155 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|HPS_USB_CLKOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_DIR " "No output dependent on input pin \"HPS_USB_DIR\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 157 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|HPS_USB_DIR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_NXT " "No output dependent on input pin \"HPS_USB_NXT\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 158 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|HPS_USB_NXT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 163 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 167 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 167 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 167 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 167 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 179 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 182 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 186 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639613636557 "|HPS_LED_HEX|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1639613636557 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8124 " "Implemented 8124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639613636571 ""} { "Info" "ICUT_CUT_TM_OPINS" "158 " "Implemented 158 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639613636571 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "167 " "Implemented 167 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1639613636571 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7230 " "Implemented 7230 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639613636571 ""} { "Info" "ICUT_CUT_TM_RAMS" "515 " "Implemented 515 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1639613636571 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1639613636571 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1639613636571 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639613636571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 385 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 385 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1313 " "Peak virtual memory: 1313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639613636607 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 01:13:56 2021 " "Processing ended: Thu Dec 16 01:13:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639613636607 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639613636607 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639613636607 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639613636607 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1639613637411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639613637411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 16 01:13:57 2021 " "Processing started: Thu Dec 16 01:13:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639613637411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1639613637411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HPS_LED_HEX -c HPS_LED_HEX " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HPS_LED_HEX -c HPS_LED_HEX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1639613637412 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1639613637445 ""}
{ "Info" "0" "" "Project  = HPS_LED_HEX" {  } {  } 0 0 "Project  = HPS_LED_HEX" 0 0 "Fitter" 0 0 1639613637445 ""}
{ "Info" "0" "" "Revision = HPS_LED_HEX" {  } {  } 0 0 "Revision = HPS_LED_HEX" 0 0 "Fitter" 0 0 1639613637445 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1639613637621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1639613637621 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HPS_LED_HEX 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"HPS_LED_HEX\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639613637654 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639613637691 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639613637691 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK soc_system:sys\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"soc_system:sys\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1639613637773 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639613638143 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639613640240 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1639613640450 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "HPS_DDR3_DQS_N\[0\] " "Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_N\[0\]" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1639613640669 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "HPS_DDR3_DQS_N\[1\] " "Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_N\[1\]" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1639613640670 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "HPS_DDR3_DQS_N\[2\] " "Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_N\[2\]" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1639613640670 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "HPS_DDR3_DQS_N\[3\] " "Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_N\[3\]" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1639613640670 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "HPS_DDR3_DQS_P\[0\] " "Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_P\[0\]" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1639613640670 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "HPS_DDR3_DQS_P\[1\] " "Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_P\[1\]" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1639613640670 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "HPS_DDR3_DQS_P\[2\] " "Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_P\[2\]" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1639613640670 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "HPS_DDR3_DQS_P\[3\] " "Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_P\[3\]" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1639613640670 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639613640670 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1639613645412 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "151 " "Following 151 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADC_CS_N a permanently disabled " "Pin ADC_CS_N has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ADC_CS_N } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[34] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[35] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[4] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[5] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[6] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[7] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[8] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[9] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[10] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[11] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[12] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[13] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[14] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[15] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[16] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[17] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[18] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[19] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[20] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[21] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[22] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[23] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[24] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[25] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[26] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[27] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[28] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[29] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[30] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[31] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[32] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[33] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[34] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[35] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_CONV_USB_N a permanently disabled " "Pin HPS_CONV_USB_N has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[0\] a permanently disabled " "Pin HPS_DDR3_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[1\] a permanently disabled " "Pin HPS_DDR3_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[2\] a permanently disabled " "Pin HPS_DDR3_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[3\] a permanently disabled " "Pin HPS_DDR3_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[4\] a permanently disabled " "Pin HPS_DDR3_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[5\] a permanently disabled " "Pin HPS_DDR3_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[6\] a permanently disabled " "Pin HPS_DDR3_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[7\] a permanently disabled " "Pin HPS_DDR3_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[8\] a permanently disabled " "Pin HPS_DDR3_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[9\] a permanently disabled " "Pin HPS_DDR3_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[10\] a permanently disabled " "Pin HPS_DDR3_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[11\] a permanently disabled " "Pin HPS_DDR3_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[12\] a permanently disabled " "Pin HPS_DDR3_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[13\] a permanently disabled " "Pin HPS_DDR3_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[14\] a permanently disabled " "Pin HPS_DDR3_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[15\] a permanently disabled " "Pin HPS_DDR3_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[16\] a permanently disabled " "Pin HPS_DDR3_DQ\[16\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[17\] a permanently disabled " "Pin HPS_DDR3_DQ\[17\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[18\] a permanently disabled " "Pin HPS_DDR3_DQ\[18\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[19\] a permanently disabled " "Pin HPS_DDR3_DQ\[19\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[20\] a permanently disabled " "Pin HPS_DDR3_DQ\[20\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[21\] a permanently disabled " "Pin HPS_DDR3_DQ\[21\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[22\] a permanently disabled " "Pin HPS_DDR3_DQ\[22\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[23\] a permanently disabled " "Pin HPS_DDR3_DQ\[23\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[24\] a permanently disabled " "Pin HPS_DDR3_DQ\[24\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[25\] a permanently disabled " "Pin HPS_DDR3_DQ\[25\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[26\] a permanently disabled " "Pin HPS_DDR3_DQ\[26\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[27\] a permanently disabled " "Pin HPS_DDR3_DQ\[27\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[28\] a permanently disabled " "Pin HPS_DDR3_DQ\[28\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[29\] a permanently disabled " "Pin HPS_DDR3_DQ\[29\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[30\] a permanently disabled " "Pin HPS_DDR3_DQ\[30\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[31\] a permanently disabled " "Pin HPS_DDR3_DQ\[31\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[0\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[0\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[1\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[1\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[2\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[2\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[3\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[3\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[0\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[0\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[1\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[1\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[2\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[2\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[3\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[3\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_INT_N a permanently disabled " "Pin HPS_ENET_INT_N has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_MDIO a permanently disabled " "Pin HPS_ENET_MDIO has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_ENET_MDIO } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_FLASH_DATA\[0\] a permanently disabled " "Pin HPS_FLASH_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_FLASH_DATA[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_FLASH_DATA\[1\] a permanently disabled " "Pin HPS_FLASH_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_FLASH_DATA[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_FLASH_DATA\[2\] a permanently disabled " "Pin HPS_FLASH_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_FLASH_DATA[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_FLASH_DATA\[3\] a permanently disabled " "Pin HPS_FLASH_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_FLASH_DATA[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GSENSOR_INT a permanently disabled " "Pin HPS_GSENSOR_INT has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 137 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SCLK a permanently disabled " "Pin HPS_I2C1_SCLK has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 138 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SDAT a permanently disabled " "Pin HPS_I2C1_SDAT has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C2_SCLK a permanently disabled " "Pin HPS_I2C2_SCLK has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_I2C2_SCLK } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C2_SCLK" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 140 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C2_SDAT a permanently disabled " "Pin HPS_I2C2_SDAT has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_I2C2_SDAT } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C2_SDAT" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 141 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C_CONTROL a permanently disabled " "Pin HPS_I2C_CONTROL has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_I2C_CONTROL } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C_CONTROL" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_KEY a permanently disabled " "Pin HPS_KEY has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_KEY } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_KEY" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LED a permanently disabled " "Pin HPS_LED has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_LED } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 144 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LTC_GPIO a permanently disabled " "Pin HPS_LTC_GPIO has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SD_CMD a permanently disabled " "Pin HPS_SD_CMD has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_SD_CMD } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_CMD" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SD_DATA\[0\] a permanently disabled " "Pin HPS_SD_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_SD_DATA[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SD_DATA\[1\] a permanently disabled " "Pin HPS_SD_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_SD_DATA[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SD_DATA\[2\] a permanently disabled " "Pin HPS_SD_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_SD_DATA[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SD_DATA\[3\] a permanently disabled " "Pin HPS_SD_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_SD_DATA[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently disabled " "Pin HPS_SPIM_SS has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_SPIM_SS } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[0\] a permanently disabled " "Pin HPS_USB_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_USB_DATA[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[1\] a permanently disabled " "Pin HPS_USB_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_USB_DATA[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[2\] a permanently disabled " "Pin HPS_USB_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_USB_DATA[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[3\] a permanently disabled " "Pin HPS_USB_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_USB_DATA[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[4\] a permanently disabled " "Pin HPS_USB_DATA\[4\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_USB_DATA[4] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[5\] a permanently disabled " "Pin HPS_USB_DATA\[5\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_USB_DATA[5] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[6\] a permanently disabled " "Pin HPS_USB_DATA\[6\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_USB_DATA[6] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[7\] a permanently disabled " "Pin HPS_USB_DATA\[7\] has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_USB_DATA[7] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 173 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 174 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639613645446 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1639613645446 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "276 " "Following 276 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_DIN GND " "Pin ADC_DIN has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ADC_DIN } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_SCLK GND " "Pin ADC_SCLK has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ADC_SCLK } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACDAT GND " "Pin AUD_DACDAT has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_DACDAT } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_XCK GND " "Pin AUD_XCK has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_XCK } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CKE VCC " "Pin DRAM_CKE has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { DRAM_CKE } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FAN_CTRL GND " "Pin FAN_CTRL has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { FAN_CTRL } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FPGA_I2C_SCLK GND " "Pin FPGA_I2C_SCLK has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { FPGA_I2C_SCLK } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[0\] GND " "Pin HEX0\[0\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX0[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[1\] GND " "Pin HEX0\[1\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX0[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[2\] GND " "Pin HEX0\[2\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX0[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[3\] GND " "Pin HEX0\[3\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX0[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[4\] GND " "Pin HEX0\[4\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX0[4] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[5\] GND " "Pin HEX0\[5\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX0[5] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[6\] GND " "Pin HEX0\[6\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX0[6] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[0\] GND " "Pin HEX1\[0\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX1[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[1\] GND " "Pin HEX1\[1\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX1[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[2\] GND " "Pin HEX1\[2\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX1[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[3\] GND " "Pin HEX1\[3\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX1[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[4\] GND " "Pin HEX1\[4\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX1[4] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[5\] GND " "Pin HEX1\[5\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX1[5] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[6\] GND " "Pin HEX1\[6\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX1[6] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[0\] GND " "Pin HEX2\[0\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX2[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[1\] GND " "Pin HEX2\[1\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX2[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[2\] GND " "Pin HEX2\[2\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX2[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[3\] GND " "Pin HEX2\[3\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX2[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[4\] GND " "Pin HEX2\[4\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX2[4] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[5\] GND " "Pin HEX2\[5\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX2[5] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[6\] GND " "Pin HEX2\[6\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX2[6] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[0\] GND " "Pin HEX3\[0\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX3[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[1\] GND " "Pin HEX3\[1\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX3[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[2\] GND " "Pin HEX3\[2\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX3[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[3\] GND " "Pin HEX3\[3\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX3[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[4\] GND " "Pin HEX3\[4\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX3[4] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[5\] GND " "Pin HEX3\[5\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX3[5] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[6\] GND " "Pin HEX3\[6\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX3[6] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[0\] GND " "Pin HEX4\[0\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX4[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[1\] GND " "Pin HEX4\[1\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX4[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[2\] GND " "Pin HEX4\[2\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX4[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[3\] GND " "Pin HEX4\[3\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX4[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[4\] GND " "Pin HEX4\[4\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX4[4] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[5\] GND " "Pin HEX4\[5\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX4[5] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[6\] GND " "Pin HEX4\[6\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX4[6] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[0\] GND " "Pin HEX5\[0\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX5[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[1\] GND " "Pin HEX5\[1\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX5[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[2\] GND " "Pin HEX5\[2\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX5[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[3\] GND " "Pin HEX5\[3\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX5[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[4\] GND " "Pin HEX5\[4\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX5[4] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[5\] GND " "Pin HEX5\[5\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX5[5] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[6\] GND " "Pin HEX5\[6\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HEX5[6] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[0\] GND " "Pin HPS_DDR3_ADDR\[0\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[1\] GND " "Pin HPS_DDR3_ADDR\[1\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[2\] GND " "Pin HPS_DDR3_ADDR\[2\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[3\] GND " "Pin HPS_DDR3_ADDR\[3\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[4\] GND " "Pin HPS_DDR3_ADDR\[4\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[4] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[4\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[5\] GND " "Pin HPS_DDR3_ADDR\[5\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[5] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[5\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[6\] GND " "Pin HPS_DDR3_ADDR\[6\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[6] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[6\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[7\] GND " "Pin HPS_DDR3_ADDR\[7\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[7] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[7\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[8\] GND " "Pin HPS_DDR3_ADDR\[8\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[8] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[8\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[9\] GND " "Pin HPS_DDR3_ADDR\[9\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[9] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[9\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[10\] GND " "Pin HPS_DDR3_ADDR\[10\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[10] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[10\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[11\] GND " "Pin HPS_DDR3_ADDR\[11\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[11] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[11\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[12\] GND " "Pin HPS_DDR3_ADDR\[12\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[12] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[12\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[13\] GND " "Pin HPS_DDR3_ADDR\[13\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[13] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[13\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[14\] GND " "Pin HPS_DDR3_ADDR\[14\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[14] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[14\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_BA\[0\] GND " "Pin HPS_DDR3_BA\[0\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_BA[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_BA\[1\] GND " "Pin HPS_DDR3_BA\[1\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_BA[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_BA\[2\] GND " "Pin HPS_DDR3_BA\[2\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_BA[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_CAS_N GND " "Pin HPS_DDR3_CAS_N has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_CAS_N } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CAS_N" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 111 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_CKE GND " "Pin HPS_DDR3_CKE has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_CKE } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CKE" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 112 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_CK_N GND " "Pin HPS_DDR3_CK_N has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_CK_N } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_N" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_CK_P GND " "Pin HPS_DDR3_CK_P has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_CK_P } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_P" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_CS_N GND " "Pin HPS_DDR3_CS_N has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_CS_N } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CS_N" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[0\] GND " "Pin HPS_DDR3_DM\[0\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DM[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[1\] GND " "Pin HPS_DDR3_DM\[1\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DM[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[2\] GND " "Pin HPS_DDR3_DM\[2\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DM[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[3\] GND " "Pin HPS_DDR3_DM\[3\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DM[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ODT GND " "Pin HPS_DDR3_ODT has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ODT } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ODT" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_RAS_N GND " "Pin HPS_DDR3_RAS_N has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RAS_N } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RAS_N" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_RESET_N GND " "Pin HPS_DDR3_RESET_N has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RESET_N } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RESET_N" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_WE_N GND " "Pin HPS_DDR3_WE_N has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_WE_N } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_WE_N" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 124 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_GTX_CLK GND " "Pin HPS_ENET_GTX_CLK has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_ENET_GTX_CLK } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_GTX_CLK" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 125 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_MDC GND " "Pin HPS_ENET_MDC has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_ENET_MDC } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDC" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[0\] GND " "Pin HPS_ENET_TX_DATA\[0\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_ENET_TX_DATA[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[1\] GND " "Pin HPS_ENET_TX_DATA\[1\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_ENET_TX_DATA[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[2\] GND " "Pin HPS_ENET_TX_DATA\[2\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_ENET_TX_DATA[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[3\] GND " "Pin HPS_ENET_TX_DATA\[3\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_ENET_TX_DATA[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_EN GND " "Pin HPS_ENET_TX_EN has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_ENET_TX_EN } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_EN" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 133 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_FLASH_DCLK GND " "Pin HPS_FLASH_DCLK has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_FLASH_DCLK } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DCLK" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_FLASH_NCSO GND " "Pin HPS_FLASH_NCSO has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_FLASH_NCSO } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_NCSO" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 136 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SD_CLK GND " "Pin HPS_SD_CLK has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_SD_CLK } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_CLK" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_CLK GND " "Pin HPS_SPIM_CLK has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_SPIM_CLK } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_CLK" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 149 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_MOSI GND " "Pin HPS_SPIM_MOSI has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_SPIM_MOSI } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MOSI" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_UART_TX GND " "Pin HPS_UART_TX has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_UART_TX } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_UART_TX" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_STP GND " "Pin HPS_USB_STP has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_USB_STP } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_STP" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 159 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IRDA_TXD GND " "Pin IRDA_TXD has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { IRDA_TXD } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 164 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TD_RESET_N GND " "Pin TD_RESET_N has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { TD_RESET_N } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[0\] GND " "Pin VGA_B\[0\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_B[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 190 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[1\] GND " "Pin VGA_B\[1\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_B[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 190 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[2\] GND " "Pin VGA_B\[2\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_B[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 190 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[3\] GND " "Pin VGA_B\[3\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_B[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 190 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[4\] GND " "Pin VGA_B\[4\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_B[4] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 190 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[5\] GND " "Pin VGA_B\[5\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_B[5] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 190 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[6\] GND " "Pin VGA_B\[6\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_B[6] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 190 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[7\] GND " "Pin VGA_B\[7\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_B[7] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 190 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_BLANK_N GND " "Pin VGA_BLANK_N has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_BLANK_N } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_CLK GND " "Pin VGA_CLK has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_CLK } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 192 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[0\] GND " "Pin VGA_G\[0\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_G[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 193 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[1\] GND " "Pin VGA_G\[1\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_G[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 193 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[2\] GND " "Pin VGA_G\[2\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_G[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 193 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[3\] GND " "Pin VGA_G\[3\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_G[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 193 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[4\] GND " "Pin VGA_G\[4\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_G[4] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 193 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[5\] GND " "Pin VGA_G\[5\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_G[5] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 193 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[6\] GND " "Pin VGA_G\[6\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_G[6] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 193 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[7\] GND " "Pin VGA_G\[7\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_G[7] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 193 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_HS GND " "Pin VGA_HS has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_HS } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 194 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[0\] GND " "Pin VGA_R\[0\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[1\] GND " "Pin VGA_R\[1\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[2\] GND " "Pin VGA_R\[2\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[3\] GND " "Pin VGA_R\[3\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[4\] GND " "Pin VGA_R\[4\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[4] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[5\] GND " "Pin VGA_R\[5\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[5] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[6\] GND " "Pin VGA_R\[6\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[6] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[7\] GND " "Pin VGA_R\[7\] has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_R[7] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_SYNC_N GND " "Pin VGA_SYNC_N has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_SYNC_N } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 196 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_VS GND " "Pin VGA_VS has GND driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { VGA_VS } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 198 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_CS_N VCC " "Pin ADC_CS_N has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { ADC_CS_N } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_ADCLRCK VCC " "Pin AUD_ADCLRCK has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_BCLK VCC " "Pin AUD_BCLK has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACLRCK VCC " "Pin AUD_DACLRCK has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FPGA_I2C_SDAT VCC " "Pin FPGA_I2C_SDAT has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[0\] VCC " "Pin GPIO_0\[0\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[1\] VCC " "Pin GPIO_0\[1\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[2\] VCC " "Pin GPIO_0\[2\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[3\] VCC " "Pin GPIO_0\[3\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[4\] VCC " "Pin GPIO_0\[4\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[5\] VCC " "Pin GPIO_0\[5\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[6\] VCC " "Pin GPIO_0\[6\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[7\] VCC " "Pin GPIO_0\[7\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[8\] VCC " "Pin GPIO_0\[8\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[9\] VCC " "Pin GPIO_0\[9\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[10\] VCC " "Pin GPIO_0\[10\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[11\] VCC " "Pin GPIO_0\[11\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[12\] VCC " "Pin GPIO_0\[12\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[13\] VCC " "Pin GPIO_0\[13\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[14\] VCC " "Pin GPIO_0\[14\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[15\] VCC " "Pin GPIO_0\[15\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[16\] VCC " "Pin GPIO_0\[16\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[17\] VCC " "Pin GPIO_0\[17\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[18\] VCC " "Pin GPIO_0\[18\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[19\] VCC " "Pin GPIO_0\[19\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[20\] VCC " "Pin GPIO_0\[20\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[21\] VCC " "Pin GPIO_0\[21\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[22\] VCC " "Pin GPIO_0\[22\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[23\] VCC " "Pin GPIO_0\[23\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[24\] VCC " "Pin GPIO_0\[24\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[25\] VCC " "Pin GPIO_0\[25\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[26\] VCC " "Pin GPIO_0\[26\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[27\] VCC " "Pin GPIO_0\[27\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[28\] VCC " "Pin GPIO_0\[28\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[29\] VCC " "Pin GPIO_0\[29\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[30\] VCC " "Pin GPIO_0\[30\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[31\] VCC " "Pin GPIO_0\[31\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[32\] VCC " "Pin GPIO_0\[32\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[33\] VCC " "Pin GPIO_0\[33\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[34\] VCC " "Pin GPIO_0\[34\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[34] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[35\] VCC " "Pin GPIO_0\[35\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_0[35] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[0\] VCC " "Pin GPIO_1\[0\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[1\] VCC " "Pin GPIO_1\[1\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[2\] VCC " "Pin GPIO_1\[2\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[3\] VCC " "Pin GPIO_1\[3\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[4\] VCC " "Pin GPIO_1\[4\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[4] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[5\] VCC " "Pin GPIO_1\[5\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[5] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[6\] VCC " "Pin GPIO_1\[6\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[6] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[7\] VCC " "Pin GPIO_1\[7\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[7] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[8\] VCC " "Pin GPIO_1\[8\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[8] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[9\] VCC " "Pin GPIO_1\[9\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[9] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[10\] VCC " "Pin GPIO_1\[10\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[10] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[11\] VCC " "Pin GPIO_1\[11\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[11] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[12\] VCC " "Pin GPIO_1\[12\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[12] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[13\] VCC " "Pin GPIO_1\[13\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[13] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[14\] VCC " "Pin GPIO_1\[14\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[14] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[15\] VCC " "Pin GPIO_1\[15\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[15] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[16\] VCC " "Pin GPIO_1\[16\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[16] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[17\] VCC " "Pin GPIO_1\[17\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[17] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[18\] VCC " "Pin GPIO_1\[18\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[18] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[19\] VCC " "Pin GPIO_1\[19\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[19] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[20\] VCC " "Pin GPIO_1\[20\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[20] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[21\] VCC " "Pin GPIO_1\[21\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[21] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[22\] VCC " "Pin GPIO_1\[22\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[22] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[23\] VCC " "Pin GPIO_1\[23\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[23] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[24\] VCC " "Pin GPIO_1\[24\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[24] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[25\] VCC " "Pin GPIO_1\[25\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[25] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[26\] VCC " "Pin GPIO_1\[26\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[26] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[27\] VCC " "Pin GPIO_1\[27\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[27] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[28\] VCC " "Pin GPIO_1\[28\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[28] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[29\] VCC " "Pin GPIO_1\[29\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[29] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[30\] VCC " "Pin GPIO_1\[30\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[30] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[31\] VCC " "Pin GPIO_1\[31\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[31] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[32\] VCC " "Pin GPIO_1\[32\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[32] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[33\] VCC " "Pin GPIO_1\[33\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[33] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[34\] VCC " "Pin GPIO_1\[34\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[34] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[35\] VCC " "Pin GPIO_1\[35\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { GPIO_1[35] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_CONV_USB_N VCC " "Pin HPS_CONV_USB_N has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[0\] VCC " "Pin HPS_DDR3_DQ\[0\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[1\] VCC " "Pin HPS_DDR3_DQ\[1\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[2\] VCC " "Pin HPS_DDR3_DQ\[2\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[3\] VCC " "Pin HPS_DDR3_DQ\[3\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[4\] VCC " "Pin HPS_DDR3_DQ\[4\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[5\] VCC " "Pin HPS_DDR3_DQ\[5\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[6\] VCC " "Pin HPS_DDR3_DQ\[6\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[7\] VCC " "Pin HPS_DDR3_DQ\[7\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[8\] VCC " "Pin HPS_DDR3_DQ\[8\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[9\] VCC " "Pin HPS_DDR3_DQ\[9\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[10\] VCC " "Pin HPS_DDR3_DQ\[10\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[11\] VCC " "Pin HPS_DDR3_DQ\[11\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[12\] VCC " "Pin HPS_DDR3_DQ\[12\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[13\] VCC " "Pin HPS_DDR3_DQ\[13\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[14\] VCC " "Pin HPS_DDR3_DQ\[14\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[15\] VCC " "Pin HPS_DDR3_DQ\[15\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[16\] VCC " "Pin HPS_DDR3_DQ\[16\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[17\] VCC " "Pin HPS_DDR3_DQ\[17\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[18\] VCC " "Pin HPS_DDR3_DQ\[18\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[19\] VCC " "Pin HPS_DDR3_DQ\[19\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[20\] VCC " "Pin HPS_DDR3_DQ\[20\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[21\] VCC " "Pin HPS_DDR3_DQ\[21\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[22\] VCC " "Pin HPS_DDR3_DQ\[22\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[23\] VCC " "Pin HPS_DDR3_DQ\[23\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[24\] VCC " "Pin HPS_DDR3_DQ\[24\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[25\] VCC " "Pin HPS_DDR3_DQ\[25\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[26\] VCC " "Pin HPS_DDR3_DQ\[26\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[27\] VCC " "Pin HPS_DDR3_DQ\[27\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[28\] VCC " "Pin HPS_DDR3_DQ\[28\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[29\] VCC " "Pin HPS_DDR3_DQ\[29\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[30\] VCC " "Pin HPS_DDR3_DQ\[30\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[31\] VCC " "Pin HPS_DDR3_DQ\[31\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_N\[0\] VCC " "Pin HPS_DDR3_DQS_N\[0\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_N\[1\] VCC " "Pin HPS_DDR3_DQS_N\[1\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_N\[2\] VCC " "Pin HPS_DDR3_DQS_N\[2\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_N\[3\] VCC " "Pin HPS_DDR3_DQS_N\[3\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_P\[0\] VCC " "Pin HPS_DDR3_DQS_P\[0\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_P\[1\] VCC " "Pin HPS_DDR3_DQS_P\[1\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_P\[2\] VCC " "Pin HPS_DDR3_DQS_P\[2\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_P\[3\] VCC " "Pin HPS_DDR3_DQS_P\[3\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_INT_N VCC " "Pin HPS_ENET_INT_N has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_MDIO VCC " "Pin HPS_ENET_MDIO has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_ENET_MDIO } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_FLASH_DATA\[0\] VCC " "Pin HPS_FLASH_DATA\[0\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_FLASH_DATA[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_FLASH_DATA\[1\] VCC " "Pin HPS_FLASH_DATA\[1\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_FLASH_DATA[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_FLASH_DATA\[2\] VCC " "Pin HPS_FLASH_DATA\[2\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_FLASH_DATA[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_FLASH_DATA\[3\] VCC " "Pin HPS_FLASH_DATA\[3\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_FLASH_DATA[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_GSENSOR_INT VCC " "Pin HPS_GSENSOR_INT has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 137 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C1_SCLK VCC " "Pin HPS_I2C1_SCLK has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 138 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C1_SDAT VCC " "Pin HPS_I2C1_SDAT has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C2_SCLK VCC " "Pin HPS_I2C2_SCLK has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_I2C2_SCLK } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C2_SCLK" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 140 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C2_SDAT VCC " "Pin HPS_I2C2_SDAT has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_I2C2_SDAT } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C2_SDAT" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 141 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C_CONTROL VCC " "Pin HPS_I2C_CONTROL has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_I2C_CONTROL } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C_CONTROL" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_KEY VCC " "Pin HPS_KEY has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_KEY } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_KEY" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LED VCC " "Pin HPS_LED has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_LED } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 144 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LTC_GPIO VCC " "Pin HPS_LTC_GPIO has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SD_CMD VCC " "Pin HPS_SD_CMD has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_SD_CMD } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_CMD" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SD_DATA\[0\] VCC " "Pin HPS_SD_DATA\[0\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_SD_DATA[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SD_DATA\[1\] VCC " "Pin HPS_SD_DATA\[1\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_SD_DATA[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SD_DATA\[2\] VCC " "Pin HPS_SD_DATA\[2\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_SD_DATA[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SD_DATA\[3\] VCC " "Pin HPS_SD_DATA\[3\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_SD_DATA[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_SS VCC " "Pin HPS_SPIM_SS has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_SPIM_SS } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[0\] VCC " "Pin HPS_USB_DATA\[0\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_USB_DATA[0] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[1\] VCC " "Pin HPS_USB_DATA\[1\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_USB_DATA[1] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[2\] VCC " "Pin HPS_USB_DATA\[2\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_USB_DATA[2] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[3\] VCC " "Pin HPS_USB_DATA\[3\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_USB_DATA[3] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[4\] VCC " "Pin HPS_USB_DATA\[4\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_USB_DATA[4] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[5\] VCC " "Pin HPS_USB_DATA\[5\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_USB_DATA[5] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[6\] VCC " "Pin HPS_USB_DATA\[6\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_USB_DATA[6] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[7\] VCC " "Pin HPS_USB_DATA\[7\] has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { HPS_USB_DATA[7] } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_CLK VCC " "Pin PS2_CLK has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 173 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_CLK2 VCC " "Pin PS2_CLK2 has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 174 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_DAT VCC " "Pin PS2_DAT has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_DAT2 VCC " "Pin PS2_DAT2 has VCC driving its datain port" {  } { { "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/kris/intelFPGA/18.1/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/kris/intelFPGA/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "HPS_LED_HEX.v" "" { Text "/home/kris/luacpu/hardware/HPS_LED_HEX.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "/home/kris/luacpu/hardware/" { { 0 { 0 ""} 0 1200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639613645450 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1639613645450 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1639613645458 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 9 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 9 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1195 " "Peak virtual memory: 1195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639613645885 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 16 01:14:05 2021 " "Processing ended: Thu Dec 16 01:14:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639613645885 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639613645885 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639613645885 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639613645885 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 391 s " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 391 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639613646050 ""}
