{
 "author" : "Premysl Houdek",
 "pdf" : "TMS570LS31x/21x 16/32-Bit RISC Flash Microcontroller Technical Reference Manual",
 "name" : "tms570",
 "this_file_copyright_type" : "BSD 2-Clause",
 "this_file_copyright_url" : "https://github.com/AoLaD/rtems-tms570-utils/blob/master/headers/prepared_files/licence.txt",
 "peripherals" : [
   {
     "name" : "RTP",
     "full name" : "RAM Trace Port",
     "offset" : ["0xFFFFFA00"],
     "registers" : [
       {
       "name" : "GLBCTRL",
       "info" : "RTP Global Control Register",
       "lenght" : "32",
       "adress" : "0x0",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "1",
         "bit_Field_Name" : "TEST",
         "info" : "By setting the bit, the FIFO RAM will be mapped into the SYSTEM Peripheral frame starting at"
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "3",
         "bit_Field_Name" : "PRESCALER",
         "info" : "The prescaler divides HCLK down to the desired RTPCLK frequency."
         },
         {
         "start_bit" : "12",
         "bit_lenght" : "2",
         "bit_Field_Name" : "DDM_WIDTH",
         "info" : "Direct data mode word size width."
         },
         {
         "start_bit" : "11",
         "bit_lenght" : "1",
         "bit_Field_Name" : "DDM_RW",
         "info" : ""
         },
         {
         "start_bit" : "10",
         "bit_lenght" : "1",
         "bit_Field_Name" : "TM_DDM",
         "info" : "Trace Mode or Direct Data Mode"
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "2",
         "bit_Field_Name" : "PW",
         "info" : "Port width. This bit field configures the RTP to the desired port width."
         },
         {
         "start_bit" : "7",
         "bit_lenght" : "1",
         "bit_Field_Name" : "RESET",
         "info" : "This bit resets the state machine and the registers to their reset value."
         },
         {
         "start_bit" : "6",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CONTCLK",
         "info" : "Continuous RTPCLK enable."
         },
         {
         "start_bit" : "5",
         "bit_lenght" : "1",
         "bit_Field_Name" : "HOVF",
         "info" : "Halt on overflow."
         },
         {
         "start_bit" : "4",
         "bit_lenght" : "1",
         "bit_Field_Name" : "INV_RGN",
         "info" : "Trace inside or outside of defined trace regions."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "4",
         "bit_Field_Name" : "ON_OFF",
         "info" : "ON/Off switch."
         }
        ]
       },
       {
       "name" : "TRENA",
       "info" : "RTP Trace Enable Register",
       "lenght" : "32",
       "adress" : "0x4",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ENA4",
         "info" : "Enable tracing for peripherals."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ENA2",
         "info" : "Enable tracing for RAM block 2."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ENA1",
         "info" : ""
         }
        ]
       },
       {
       "name" : "GSR",
       "info" : "RTP Global Status Register",
       "lenght" : "32",
       "adress" : "0x8",
       "fields" : [
         {
         "start_bit" : "12",
         "bit_lenght" : "1",
         "bit_Field_Name" : "EMPTYSER",
         "info" : "Serializer empty. This bit determines if there is data left in the serializer."
         },
         {
         "start_bit" : "11",
         "bit_lenght" : "1",
         "bit_Field_Name" : "EMPTYPER",
         "info" : "Peripheral FIFO empty. This bit determines if there are entries left in the FIFO."
         },
         {
         "start_bit" : "9",
         "bit_lenght" : "1",
         "bit_Field_Name" : "EMPTY2",
         "info" : "RAM block 2 FIFO empty. This bit determines if there are entries left in the FIFO."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "EMPTY1",
         "info" : "RAM block 1 FIFO empty. This bit determines if there are entries left in the FIFO."
         },
         {
         "start_bit" : "3",
         "bit_lenght" : "1",
         "bit_Field_Name" : "OVFPER",
         "info" : "Overflow peripheral FIFO."
         },
         {
         "start_bit" : "1",
         "bit_lenght" : "1",
         "bit_Field_Name" : "OVF2",
         "info" : "Overflow RAM block 2 FIFO."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "OVF1",
         "info" : "Overflow RAM block 1 FIFO."
         }
        ]
       },
       {
       "name" : "DDMW",
       "info" : "RTP Direct Data Mode Write Register",
       "lenght" : "32",
       "adress" : "0x2c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "DATA",
         "info" : "This register must be written to in a Direct Data Mode write operation to store the data into"
         }
        ]
       },
       {
       "name" : "PC{}",
       "info" : "RTP Pin Control {} Register",
       "lenght" : "32",
       "adress" : "0x34",
       "group_position" : ["0x34", "0x38", "0x3C", "0x40", "0x44", "0x48", "0x4C", "0x50", "0x54"],
       "group_names" : ["0", "1", "2", "3", "4", "5", "6", "7", "8"],
       "fields" : [
         {
         "start_bit" : "18",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ENAFUNC",
         "info" : "Functional mode of RTPENA pin."
         },
         {
         "start_bit" : "17",
         "bit_lenght" : "1",
         "bit_Field_Name" : "CLKFUNC",
         "info" : "Functional mode of RTPCLK pin."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "SYNCFUNC",
         "info" : "Functional mode of RTPSYNC pin."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "DATAFUNC",
         "info" : "Functional mode of RTPDATA[15:0] pins."
         }
        ]
       },
       {
       "name" : "RAM1REG{}",
       "info" : "RTP RAM 1 Trace Region {} Register",
       "lenght" : "32",
       "adress" : "0xc",
       "group_position" : ["0x0C", "0x10"],
       "group_names" : ["1", "2"],
       "fields" : [
         {
         "start_bit" : "29",
         "bit_lenght" : "2",
         "bit_Field_Name" : "CPU_DMA",
         "info" : "CPU and/or other master access."
         },
         {
         "start_bit" : "28",
         "bit_lenght" : "1",
         "bit_Field_Name" : "RW",
         "info" : "Read/Write."
         },
         {
         "start_bit" : "24",
         "bit_lenght" : "4",
         "bit_Field_Name" : "BLOCKSIZE",
         "info" : "These bits define the length of the trace region."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "18",
         "bit_Field_Name" : "STARTADDR",
         "info" : "These bits define the starting address of the address region that should be traced."
         }
        ]
       },
       {
       "name" : "RAM2REG{}",
       "info" : "RTP RAM 2 Trace Region {} Register",
       "lenght" : "32",
       "adress" : "0x14",
       "group_position" : ["0x14", "0x18"],
       "group_names" : ["1", "2"],
       "fields" : [
         {
         "start_bit" : "29",
         "bit_lenght" : "2",
         "bit_Field_Name" : "CPU_DMA",
         "info" : "CPU and/or other master access."
         },
         {
         "start_bit" : "28",
         "bit_lenght" : "1",
         "bit_Field_Name" : "RW",
         "info" : "Read/Write."
         },
         {
         "start_bit" : "24",
         "bit_lenght" : "4",
         "bit_Field_Name" : "BLOCKSIZE",
         "info" : "These bits define the length of the trace region."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "24",
         "bit_Field_Name" : "STARTADDR",
         "info" : "These bits define the starting address of the address region that should be traced."
         }
        ]
       },
       {
       "name" : "PERREG{}",
       "info" : "RTP Peripheral Trace Region {} Register",
       "lenght" : "32",
       "adress" : "0x24",
       "group_position" : ["0x24", "0x28"],
       "group_names" : ["1", "2"],
       "fields" : [
         {
         "start_bit" : "29",
         "bit_lenght" : "2",
         "bit_Field_Name" : "CPU_DMA",
         "info" : "CPU and/or other master access."
         },
         {
         "start_bit" : "28",
         "bit_lenght" : "1",
         "bit_Field_Name" : "RW",
         "info" : "Read/Write."
         },
         {
         "start_bit" : "24",
         "bit_lenght" : "4",
         "bit_Field_Name" : "BLOCKSIZE",
         "info" : "These bits define the length of the trace region."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "24",
         "bit_Field_Name" : "STARTADDR",
         "info" : "These bits define the starting address of the address region that should be traced."
         }
        ]
       }
     ]
   }
 ]
}
