Cycle Number for Each Stage           IF       ID         EX4       MEM          WB
li r1 100h                        12            13            17            18            19            
lw r3 0(r1)                        13            14            18            39            40            
li r5 1                        14            15            39            40            41            
li r7 0h                        15            16            40            41            42            
li r6 1h                        27            28            41            42            43            
loop:mult r6 r5 r6                   28            29            42            43            44            
add r7 r7 r6                   29            30            46            47            48            
addi r5 r5 1h                   30            42            47            48            49            
bne r5 r3 loop                   54            55            
hlt
hlt
Total number of access requests for instruction cache:11
Number of instruction cache hits: 8
Total number of access requests for data cache:1
Number of data cache hits:0
