# system info lab5 on 2015.02.05.11:30:32
system_info:
name,value
DEVICE,EP2C35F672C6
DEVICE_FAMILY,Cyclone II
GENERATION_ID,1423153792
#
#
# Files generated for lab5 on 2015.02.05.11:30:32
files:
filepath,kind,attributes,module,is_top
lab5/simulation/lab5.vhd,VHDL,,lab5,true
lab5/simulation/lab5_nios2_qsys_0_instruction_master_translator.vhd,VHDL,,lab5,false
lab5/simulation/lab5_nios2_qsys_0_data_master_translator.vhd,VHDL,,lab5,false
lab5/simulation/lab5_nios2_qsys_0_jtag_debug_module_translator.vhd,VHDL,,lab5,false
lab5/simulation/lab5_onchip_memory2_0_s1_translator.vhd,VHDL,,lab5,false
lab5/simulation/lab5_sliders_s1_translator.vhd,VHDL,,lab5,false
lab5/simulation/lab5_green_leds_s1_translator.vhd,VHDL,,lab5,false
lab5/simulation/lab5_rst_controller.vhd,VHDL,,lab5,false
lab5/simulation/lab5_rst_controller_001.vhd,VHDL,,lab5,false
lab5/simulation/submodules/lab5_onchip_memory2_0.hex,HEX,,lab5_onchip_memory2_0,false
lab5/simulation/submodules/lab5_onchip_memory2_0.vhd,VHDL,,lab5_onchip_memory2_0,false
lab5/simulation/submodules/lab5_nios2_qsys_0.ocp,OTHER,,lab5_nios2_qsys_0,false
lab5/simulation/submodules/lab5_nios2_qsys_0.sdc,SDC,,lab5_nios2_qsys_0,false
lab5/simulation/submodules/lab5_nios2_qsys_0.vhd,VHDL_ENCRYPT,,lab5_nios2_qsys_0,false
lab5/simulation/submodules/lab5_nios2_qsys_0.vho,VHDL,,lab5_nios2_qsys_0,false
lab5/simulation/submodules/lab5_nios2_qsys_0_ic_tag_ram.dat,DAT,,lab5_nios2_qsys_0,false
lab5/simulation/submodules/lab5_nios2_qsys_0_ic_tag_ram.hex,HEX,,lab5_nios2_qsys_0,false
lab5/simulation/submodules/lab5_nios2_qsys_0_ic_tag_ram.mif,MIF,,lab5_nios2_qsys_0,false
lab5/simulation/submodules/lab5_nios2_qsys_0_jtag_debug_module_sysclk.vhd,VHDL,,lab5_nios2_qsys_0,false
lab5/simulation/submodules/lab5_nios2_qsys_0_jtag_debug_module_tck.vhd,VHDL,,lab5_nios2_qsys_0,false
lab5/simulation/submodules/lab5_nios2_qsys_0_jtag_debug_module_wrapper.vhd,VHDL,,lab5_nios2_qsys_0,false
lab5/simulation/submodules/lab5_nios2_qsys_0_nios2_waves.do,OTHER,,lab5_nios2_qsys_0,false
lab5/simulation/submodules/lab5_nios2_qsys_0_ociram_default_contents.dat,DAT,,lab5_nios2_qsys_0,false
lab5/simulation/submodules/lab5_nios2_qsys_0_ociram_default_contents.hex,HEX,,lab5_nios2_qsys_0,false
lab5/simulation/submodules/lab5_nios2_qsys_0_ociram_default_contents.mif,MIF,,lab5_nios2_qsys_0,false
lab5/simulation/submodules/lab5_nios2_qsys_0_oci_test_bench.vhd,VHDL,,lab5_nios2_qsys_0,false
lab5/simulation/submodules/lab5_nios2_qsys_0_rf_ram_a.dat,DAT,,lab5_nios2_qsys_0,false
lab5/simulation/submodules/lab5_nios2_qsys_0_rf_ram_a.hex,HEX,,lab5_nios2_qsys_0,false
lab5/simulation/submodules/lab5_nios2_qsys_0_rf_ram_a.mif,MIF,,lab5_nios2_qsys_0,false
lab5/simulation/submodules/lab5_nios2_qsys_0_rf_ram_b.dat,DAT,,lab5_nios2_qsys_0,false
lab5/simulation/submodules/lab5_nios2_qsys_0_rf_ram_b.hex,HEX,,lab5_nios2_qsys_0,false
lab5/simulation/submodules/lab5_nios2_qsys_0_rf_ram_b.mif,MIF,,lab5_nios2_qsys_0,false
lab5/simulation/submodules/lab5_nios2_qsys_0_test_bench.vhd,VHDL,,lab5_nios2_qsys_0,false
lab5/simulation/submodules/lab5_sliders.vhd,VHDL,,lab5_sliders,false
lab5/simulation/submodules/lab5_green_LEDs.vhd,VHDL,,lab5_green_LEDs,false
lab5/simulation/submodules/lab5_red_LEDs.vhd,VHDL,,lab5_red_LEDs,false
lab5/simulation/submodules/lab5_HEX.vhd,VHDL,,lab5_HEX,false
lab5/simulation/submodules/lab5_pushbutton.vhd,VHDL,,lab5_pushbutton,false
lab5/simulation/submodules/mentor/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_translator,false
lab5/simulation/submodules/aldec/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_translator,false
lab5/simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
lab5/simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
lab5/simulation/submodules/mentor/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_agent,false
lab5/simulation/submodules/aldec/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_agent,false
lab5/simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
lab5/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
lab5/simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
lab5/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
lab5/simulation/submodules/lab5_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,lab5_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,false
lab5/simulation/submodules/lab5_addr_router.vho,VHDL,,lab5_addr_router,false
lab5/simulation/submodules/lab5_addr_router_001.vho,VHDL,,lab5_addr_router_001,false
lab5/simulation/submodules/lab5_id_router.vho,VHDL,,lab5_id_router,false
lab5/simulation/submodules/lab5_id_router_002.vho,VHDL,,lab5_id_router_002,false
lab5/simulation/submodules/mentor/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_traffic_limiter,false
lab5/simulation/submodules/mentor/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_traffic_limiter,false
lab5/simulation/submodules/aldec/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_traffic_limiter,false
lab5/simulation/submodules/aldec/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_traffic_limiter,false
lab5/simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
lab5/simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
lab5/simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
lab5/simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
lab5/simulation/submodules/lab5_cmd_xbar_demux.vho,VHDL,,lab5_cmd_xbar_demux,false
lab5/simulation/submodules/lab5_cmd_xbar_demux_001.vho,VHDL,,lab5_cmd_xbar_demux_001,false
lab5/simulation/submodules/lab5_cmd_xbar_mux.vho,VHDL,,lab5_cmd_xbar_mux,false
lab5/simulation/submodules/lab5_rsp_xbar_demux.vho,VHDL,,lab5_rsp_xbar_demux,false
lab5/simulation/submodules/lab5_rsp_xbar_demux_002.vho,VHDL,,lab5_rsp_xbar_demux_002,false
lab5/simulation/submodules/lab5_rsp_xbar_mux.vho,VHDL,,lab5_rsp_xbar_mux,false
lab5/simulation/submodules/lab5_rsp_xbar_mux_001.vho,VHDL,,lab5_rsp_xbar_mux_001,false
lab5/simulation/submodules/lab5_irq_mapper.vho,VHDL,,lab5_irq_mapper,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
lab5.onchip_memory2_0,lab5_onchip_memory2_0
lab5.nios2_qsys_0,lab5_nios2_qsys_0
lab5.sliders,lab5_sliders
lab5.green_LEDs,lab5_green_LEDs
lab5.red_LEDs,lab5_red_LEDs
lab5.HEX,lab5_HEX
lab5.pushbutton,lab5_pushbutton
lab5.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
lab5.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
lab5.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
lab5.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
lab5.nios2_qsys_0_jtag_debug_module_translator,altera_merlin_slave_translator
lab5.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
lab5.sliders_s1_translator,altera_merlin_slave_translator
lab5.green_LEDs_s1_translator,altera_merlin_slave_translator
lab5.red_LEDs_s1_translator,altera_merlin_slave_translator
lab5.HEX_s1_translator,altera_merlin_slave_translator
lab5.pushbutton_s1_translator,altera_merlin_slave_translator
lab5.nios2_qsys_0_jtag_debug_module_translator,altera_merlin_slave_translator
lab5.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
lab5.sliders_s1_translator,altera_merlin_slave_translator
lab5.green_LEDs_s1_translator,altera_merlin_slave_translator
lab5.nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
lab5.nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
lab5.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
lab5.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
lab5.sliders_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
lab5.green_LEDs_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
lab5.red_LEDs_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
lab5.HEX_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
lab5.pushbutton_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
lab5.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,lab5_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
lab5.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,lab5_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
lab5.sliders_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,lab5_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
lab5.green_LEDs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,lab5_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
lab5.red_LEDs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,lab5_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
lab5.HEX_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,lab5_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
lab5.pushbutton_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,lab5_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
lab5.addr_router,lab5_addr_router
lab5.addr_router_001,lab5_addr_router_001
lab5.id_router,lab5_id_router
lab5.id_router_001,lab5_id_router
lab5.id_router_002,lab5_id_router_002
lab5.id_router_003,lab5_id_router_002
lab5.id_router_004,lab5_id_router_002
lab5.id_router_005,lab5_id_router_002
lab5.id_router_006,lab5_id_router_002
lab5.limiter,altera_merlin_traffic_limiter
lab5.rst_controller,altera_reset_controller
lab5.rst_controller_001,altera_reset_controller
lab5.rst_controller,altera_reset_controller
lab5.rst_controller_001,altera_reset_controller
lab5.cmd_xbar_demux,lab5_cmd_xbar_demux
lab5.cmd_xbar_demux_001,lab5_cmd_xbar_demux_001
lab5.cmd_xbar_mux,lab5_cmd_xbar_mux
lab5.cmd_xbar_mux_001,lab5_cmd_xbar_mux
lab5.rsp_xbar_demux,lab5_rsp_xbar_demux
lab5.rsp_xbar_demux_001,lab5_rsp_xbar_demux
lab5.rsp_xbar_demux_002,lab5_rsp_xbar_demux_002
lab5.rsp_xbar_demux_003,lab5_rsp_xbar_demux_002
lab5.rsp_xbar_demux_004,lab5_rsp_xbar_demux_002
lab5.rsp_xbar_demux_005,lab5_rsp_xbar_demux_002
lab5.rsp_xbar_demux_006,lab5_rsp_xbar_demux_002
lab5.rsp_xbar_mux,lab5_rsp_xbar_mux
lab5.rsp_xbar_mux_001,lab5_rsp_xbar_mux_001
lab5.irq_mapper,lab5_irq_mapper
