// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.2
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module xf_QuatizationDither (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        stream_in_rows_dout,
        stream_in_rows_empty_n,
        stream_in_rows_read,
        stream_in_cols_dout,
        stream_in_cols_empty_n,
        stream_in_cols_read,
        stream_in_data_V_V_dout,
        stream_in_data_V_V_empty_n,
        stream_in_data_V_V_read,
        stream_out_data_V_V_din,
        stream_out_data_V_V_full_n,
        stream_out_data_V_V_write
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_pp1_stage0 = 5'd8;
parameter    ap_ST_fsm_state8 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] stream_in_rows_dout;
input   stream_in_rows_empty_n;
output   stream_in_rows_read;
input  [15:0] stream_in_cols_dout;
input   stream_in_cols_empty_n;
output   stream_in_cols_read;
input  [59:0] stream_in_data_V_V_dout;
input   stream_in_data_V_V_empty_n;
output   stream_in_data_V_V_read;
output  [47:0] stream_out_data_V_V_din;
input   stream_out_data_V_V_full_n;
output   stream_out_data_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg stream_in_rows_read;
reg stream_in_cols_read;
reg stream_in_data_V_V_read;
reg stream_out_data_V_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    stream_in_rows_blk_n;
reg    stream_in_cols_blk_n;
reg    stream_in_data_V_V_blk_n;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln126_reg_2911;
reg   [0:0] icmp_ln136_reg_2925;
reg    stream_out_data_V_V_blk_n;
reg    ap_enable_reg_pp1_iter3;
reg   [0:0] icmp_ln136_reg_2925_pp1_iter2_reg;
reg   [31:0] indvar_flatten_reg_440;
reg  signed [9:0] q_err_2nd_V_2_0_1_i_reg_451;
reg  signed [9:0] q_err_2nd_V_1_0_1_i_reg_463;
reg  signed [9:0] q_err_2nd_V_0_0_1_i_reg_475;
reg  signed [9:0] q_err_1st_V_2_0_1_i_reg_487;
reg  signed [9:0] q_err_1st_V_1_0_1_i_reg_499;
reg  signed [9:0] q_err_1st_V_0_0_1_i_reg_511;
reg   [14:0] col_index28_0_i_reg_523;
reg   [15:0] height_reg_2833;
reg    ap_block_state1;
wire   [15:0] imgInput_ncpr_fu_544_p4;
reg   [15:0] imgInput_ncpr_reg_2838;
wire  signed [15:0] in_col_loop_bound_fu_554_p2;
reg  signed [15:0] in_col_loop_bound_reg_2844;
wire   [15:0] col_index_fu_565_p2;
wire    ap_CS_fsm_state2;
wire   [16:0] add_ln180_fu_584_p2;
reg   [16:0] add_ln180_reg_2901;
wire    ap_CS_fsm_state3;
wire   [31:0] mul_ln180_fu_2827_p2;
reg   [31:0] mul_ln180_reg_2906;
wire   [0:0] icmp_ln126_fu_605_p2;
wire    ap_block_state4_pp1_stage0_iter0;
reg    ap_predicate_op103_read_state5;
reg    ap_block_state5_pp1_stage0_iter1;
wire    ap_block_state6_pp1_stage0_iter2;
reg    ap_block_state7_pp1_stage0_iter3;
reg    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln126_reg_2911_pp1_iter1_reg;
reg   [0:0] icmp_ln126_reg_2911_pp1_iter2_reg;
wire   [31:0] add_ln126_fu_610_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [15:0] zext_ln129_1_fu_624_p1;
reg   [15:0] zext_ln129_1_reg_2920;
reg   [15:0] zext_ln129_1_reg_2920_pp1_iter1_reg;
wire   [0:0] icmp_ln136_fu_632_p2;
reg   [0:0] icmp_ln136_reg_2925_pp1_iter1_reg;
wire   [63:0] zext_ln157_fu_637_p1;
reg   [63:0] zext_ln157_reg_2929;
wire   [0:0] icmp_ln176_fu_644_p2;
reg   [0:0] icmp_ln176_reg_2936;
reg   [0:0] icmp_ln176_reg_2936_pp1_iter1_reg;
wire   [0:0] icmp_ln196_fu_650_p2;
reg   [0:0] icmp_ln196_reg_2940;
reg   [0:0] icmp_ln196_reg_2940_pp1_iter1_reg;
reg   [0:0] icmp_ln196_reg_2940_pp1_iter2_reg;
wire   [14:0] col_index_1_fu_655_p2;
wire   [9:0] offset_buffer_0_0_s_q0;
reg  signed [9:0] offset_buffer_0_0_3_reg_2980;
wire   [1:0] trunc_ln68_1_fu_666_p1;
reg   [1:0] trunc_ln68_1_reg_2985;
wire   [9:0] offset_buffer_1_0_s_q0;
reg  signed [9:0] offset_buffer_1_0_3_reg_2990;
wire   [1:0] trunc_ln68_9_fu_670_p1;
reg   [1:0] trunc_ln68_9_reg_2995;
wire   [9:0] offset_buffer_2_0_s_q0;
reg  signed [9:0] offset_buffer_2_0_3_reg_3000;
wire   [1:0] trunc_ln68_14_fu_674_p1;
reg   [1:0] trunc_ln68_14_reg_3005;
reg   [7:0] sext_ln_reg_3025;
wire   [0:0] tmp_41_fu_808_p3;
reg   [0:0] tmp_41_reg_3030;
reg   [8:0] tmp_reg_3037;
wire   [1:0] trunc_ln647_1_fu_836_p1;
reg   [1:0] trunc_ln647_1_reg_3042;
wire  signed [2:0] p_Result_28_0_i_fu_840_p3;
reg  signed [2:0] p_Result_28_0_i_reg_3047;
reg   [0:0] tmp_42_reg_3053;
reg   [7:0] sext_ln215_s_reg_3059;
wire   [0:0] tmp_44_fu_980_p3;
reg   [0:0] tmp_44_reg_3064;
reg   [8:0] tmp_12_reg_3071;
wire   [1:0] trunc_ln647_2_fu_1008_p1;
reg   [1:0] trunc_ln647_2_reg_3076;
wire  signed [2:0] p_Result_28_0_1_i_fu_1012_p3;
reg  signed [2:0] p_Result_28_0_1_i_reg_3081;
reg   [0:0] tmp_45_reg_3087;
reg   [7:0] sext_ln215_1_reg_3093;
wire   [0:0] tmp_47_fu_1152_p3;
reg   [0:0] tmp_47_reg_3098;
reg   [8:0] tmp_14_reg_3105;
wire   [1:0] trunc_ln647_3_fu_1180_p1;
reg   [1:0] trunc_ln647_3_reg_3110;
wire  signed [2:0] p_Result_28_0_2_i_fu_1184_p3;
reg  signed [2:0] p_Result_28_0_2_i_reg_3115;
reg   [0:0] tmp_48_reg_3121;
reg   [9:0] p_Result_1_i_reg_3127;
wire   [8:0] offset_buffer_0_1_s_q0;
reg  signed [8:0] offset_buffer_0_1_3_reg_3134;
reg    ap_enable_reg_pp1_iter2;
reg   [2:0] tmp_50_reg_3139;
wire   [1:0] trunc_ln68_17_fu_1247_p1;
reg   [1:0] trunc_ln68_17_reg_3144;
reg   [1:0] trunc_ln68_s_reg_3149;
reg   [1:0] trunc_ln68_10_reg_3154;
reg   [9:0] p_Result_1_1_i_reg_3159;
wire   [8:0] offset_buffer_1_1_s_q0;
reg  signed [8:0] offset_buffer_1_1_3_reg_3166;
reg   [2:0] tmp_55_reg_3171;
wire   [1:0] trunc_ln68_18_fu_1323_p1;
reg   [1:0] trunc_ln68_18_reg_3176;
reg   [1:0] trunc_ln68_12_reg_3181;
reg   [1:0] trunc_ln68_13_reg_3186;
reg   [9:0] p_Result_1_2_i_reg_3191;
wire   [8:0] offset_buffer_2_1_s_q0;
reg  signed [8:0] offset_buffer_2_1_3_reg_3198;
reg   [2:0] tmp_60_reg_3203;
wire   [1:0] trunc_ln68_19_fu_1399_p1;
reg   [1:0] trunc_ln68_19_reg_3208;
reg   [1:0] trunc_ln68_15_reg_3213;
reg   [1:0] trunc_ln68_16_reg_3218;
wire   [9:0] q_err_2nd_0_0_V_2_fu_2154_p3;
wire   [9:0] q_err_1st_0_0_V_2_fu_2169_p3;
wire   [9:0] q_err_2nd_1_0_V_2_fu_2453_p3;
wire   [9:0] q_err_1st_1_0_V_2_fu_2468_p3;
wire   [9:0] q_err_2nd_2_0_V_2_fu_2752_p3;
wire   [9:0] q_err_1st_2_0_V_2_fu_2767_p3;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state4;
reg   [9:0] offset_buffer_0_0_s_address0;
reg    offset_buffer_0_0_s_ce0;
reg    offset_buffer_0_0_s_we0;
wire   [9:0] offset_buffer_0_0_s_address1;
reg    offset_buffer_0_0_s_ce1;
reg    offset_buffer_0_0_s_we1;
reg   [9:0] offset_buffer_0_1_s_address0;
reg    offset_buffer_0_1_s_ce0;
reg    offset_buffer_0_1_s_we0;
wire   [9:0] offset_buffer_0_1_s_address1;
reg    offset_buffer_0_1_s_ce1;
reg    offset_buffer_0_1_s_we1;
wire   [8:0] offset_buffer_0_1_s_d1;
reg   [9:0] offset_buffer_1_0_s_address0;
reg    offset_buffer_1_0_s_ce0;
reg    offset_buffer_1_0_s_we0;
wire   [9:0] offset_buffer_1_0_s_address1;
reg    offset_buffer_1_0_s_ce1;
reg    offset_buffer_1_0_s_we1;
reg   [9:0] offset_buffer_1_1_s_address0;
reg    offset_buffer_1_1_s_ce0;
reg    offset_buffer_1_1_s_we0;
wire   [9:0] offset_buffer_1_1_s_address1;
reg    offset_buffer_1_1_s_ce1;
reg    offset_buffer_1_1_s_we1;
wire   [8:0] offset_buffer_1_1_s_d1;
reg   [9:0] offset_buffer_2_0_s_address0;
reg    offset_buffer_2_0_s_ce0;
reg    offset_buffer_2_0_s_we0;
wire   [9:0] offset_buffer_2_0_s_address1;
reg    offset_buffer_2_0_s_ce1;
reg    offset_buffer_2_0_s_we1;
reg   [9:0] offset_buffer_2_1_s_address0;
reg    offset_buffer_2_1_s_ce0;
reg    offset_buffer_2_1_s_we0;
wire   [9:0] offset_buffer_2_1_s_address1;
reg    offset_buffer_2_1_s_ce1;
reg    offset_buffer_2_1_s_we1;
wire   [8:0] offset_buffer_2_1_s_d1;
reg   [15:0] col_index_0_i_reg_429;
wire   [0:0] icmp_ln87_fu_560_p2;
reg  signed [9:0] ap_phi_mux_q_err_2nd_V_2_0_1_i_phi_fu_455_p4;
reg  signed [9:0] ap_phi_mux_q_err_2nd_V_1_0_1_i_phi_fu_467_p4;
reg  signed [9:0] ap_phi_mux_q_err_2nd_V_0_0_1_i_phi_fu_479_p4;
wire   [63:0] zext_ln94_fu_571_p1;
wire  signed [63:0] sext_ln177_fu_690_p1;
reg   [9:0] offset_prev_NPC_0_0_fu_190;
wire  signed [9:0] offset_prev_NPC_0_0_2_fu_1525_p1;
reg   [9:0] ap_sig_allocacmp_offset_prev_NPC_0_0_1;
reg   [7:0] offset_prev_NPC_V_0_s_fu_194;
wire  signed [7:0] sext_ln176_fu_2101_p1;
reg   [7:0] ap_sig_allocacmp_offset_prev_NPC_V_0_1;
reg   [9:0] offset_prev_NPC_1_0_fu_198;
wire  signed [9:0] offset_prev_NPC_1_0_2_fu_1690_p1;
reg   [9:0] ap_sig_allocacmp_offset_prev_NPC_1_0_1;
reg   [7:0] offset_prev_NPC_V_1_s_fu_202;
wire  signed [7:0] sext_ln176_1_fu_2400_p1;
reg   [7:0] ap_sig_allocacmp_offset_prev_NPC_V_1_1;
reg   [9:0] offset_prev_NPC_2_0_fu_206;
wire  signed [9:0] offset_prev_NPC_2_0_2_fu_1850_p1;
reg   [9:0] ap_sig_allocacmp_offset_prev_NPC_2_0_1;
reg   [7:0] offset_prev_NPC_V_2_s_fu_210;
wire  signed [7:0] sext_ln176_2_fu_2699_p1;
reg   [7:0] ap_sig_allocacmp_offset_prev_NPC_V_2_1;
reg   [59:0] p_Val2_s_fu_214;
reg    ap_block_pp1_stage0_01001;
wire   [16:0] zext_ln78_fu_534_p1;
wire   [16:0] add_ln78_fu_538_p2;
wire  signed [16:0] sext_ln180_fu_581_p1;
wire   [15:0] zext_ln129_fu_596_p1;
wire   [0:0] icmp_ln129_fu_600_p2;
wire   [14:0] select_ln129_fu_616_p3;
wire   [16:0] zext_ln136_fu_628_p1;
wire  signed [9:0] trunc_ln68_1_fu_666_p0;
wire  signed [9:0] trunc_ln68_9_fu_670_p0;
wire  signed [9:0] trunc_ln68_14_fu_674_p0;
wire   [15:0] add_ln177_fu_685_p2;
wire   [8:0] trunc_ln68_fu_708_p1;
wire   [11:0] shl_ln_fu_712_p3;
wire  signed [11:0] sext_ln68_fu_704_p1;
wire   [11:0] sub_ln68_fu_720_p2;
wire   [9:0] trunc_ln647_fu_700_p1;
wire   [7:0] p_Result_24_0_i_fu_726_p4;
wire  signed [10:0] sext_ln68_1_fu_736_p1;
wire  signed [10:0] sext_ln68_2_fu_743_p1;
wire   [10:0] add_ln68_fu_761_p2;
wire  signed [11:0] sext_ln68_6_fu_767_p1;
wire   [11:0] zext_ln68_fu_739_p1;
wire   [1:0] trunc_ln68_3_fu_747_p1;
wire   [1:0] trunc_ln68_2_fu_751_p4;
wire   [1:0] add_ln647_fu_777_p2;
wire   [11:0] add_ln68_1_fu_771_p2;
wire   [1:0] add_ln647_1_fu_783_p2;
wire   [9:0] p_Result_25_0_i_fu_788_p4;
wire   [9:0] zext_ln1353_fu_816_p1;
wire   [9:0] add_ln647_3_fu_830_p2;
wire   [8:0] trunc_ln68_6_fu_874_p1;
wire   [11:0] shl_ln68_3_fu_878_p3;
wire  signed [11:0] sext_ln68_12_fu_870_p1;
wire   [11:0] sub_ln68_2_fu_886_p2;
wire   [9:0] p_Result_0_1_i_fu_860_p4;
wire   [7:0] p_Result_24_0_1_i_fu_892_p4;
wire  signed [10:0] sext_ln68_14_fu_902_p1;
wire  signed [10:0] sext_ln68_18_fu_909_p1;
wire   [10:0] add_ln68_5_fu_933_p2;
wire  signed [11:0] sext_ln68_21_fu_939_p1;
wire   [11:0] zext_ln68_1_fu_905_p1;
wire   [1:0] trunc_ln68_4_fu_913_p4;
wire   [1:0] trunc_ln68_5_fu_923_p4;
wire   [1:0] add_ln647_4_fu_949_p2;
wire   [11:0] add_ln68_6_fu_943_p2;
wire   [1:0] add_ln647_5_fu_955_p2;
wire   [9:0] p_Result_25_0_1_i_fu_960_p4;
wire   [9:0] zext_ln1353_2_fu_988_p1;
wire   [9:0] add_ln647_7_fu_1002_p2;
wire   [8:0] trunc_ln68_11_fu_1046_p1;
wire   [11:0] shl_ln68_6_fu_1050_p3;
wire  signed [11:0] sext_ln68_24_fu_1042_p1;
wire   [11:0] sub_ln68_4_fu_1058_p2;
wire   [9:0] p_Result_0_2_i_fu_1032_p4;
wire   [7:0] p_Result_24_0_2_i_fu_1064_p4;
wire  signed [10:0] sext_ln68_30_fu_1074_p1;
wire  signed [10:0] sext_ln68_33_fu_1081_p1;
wire   [10:0] add_ln68_10_fu_1105_p2;
wire  signed [11:0] sext_ln68_34_fu_1111_p1;
wire   [11:0] zext_ln68_2_fu_1077_p1;
wire   [1:0] trunc_ln68_7_fu_1085_p4;
wire   [1:0] trunc_ln68_8_fu_1095_p4;
wire   [1:0] add_ln647_8_fu_1121_p2;
wire   [11:0] add_ln68_11_fu_1115_p2;
wire   [1:0] add_ln647_9_fu_1127_p2;
wire   [9:0] p_Result_25_0_2_i_fu_1132_p4;
wire   [9:0] zext_ln1353_4_fu_1160_p1;
wire   [9:0] add_ln647_11_fu_1174_p2;
wire   [5:0] shl_ln68_9_fu_1217_p4;
wire  signed [6:0] sext_ln68_37_fu_1227_p1;
wire  signed [6:0] sext_ln68_36_fu_1213_p1;
wire   [6:0] sub_ln68_6_fu_1231_p2;
wire  signed [8:0] trunc_ln68_17_fu_1247_p0;
wire  signed [7:0] sext_ln180_1_fu_1271_p0;
wire   [5:0] shl_ln68_10_fu_1293_p4;
wire  signed [6:0] sext_ln68_49_fu_1303_p1;
wire  signed [6:0] sext_ln68_48_fu_1289_p1;
wire   [6:0] sub_ln68_8_fu_1307_p2;
wire  signed [8:0] trunc_ln68_18_fu_1323_p0;
wire  signed [7:0] sext_ln180_2_fu_1347_p0;
wire   [5:0] shl_ln68_12_fu_1369_p4;
wire  signed [6:0] sext_ln68_61_fu_1379_p1;
wire  signed [6:0] sext_ln68_60_fu_1365_p1;
wire   [6:0] sub_ln68_10_fu_1383_p2;
wire  signed [8:0] trunc_ln68_19_fu_1399_p0;
wire  signed [7:0] sext_ln180_3_fu_1423_p0;
wire   [7:0] zext_ln647_fu_1428_p1;
wire   [8:0] zext_ln1353_1_fu_1431_p1;
wire   [11:0] shl_ln68_1_fu_1452_p3;
wire   [4:0] shl_ln68_2_fu_1471_p4;
wire  signed [5:0] sext_ln68_8_fu_1479_p1;
wire  signed [5:0] sext_ln68_7_fu_1468_p1;
wire   [5:0] sub_ln68_1_fu_1483_p2;
wire  signed [12:0] sext_ln68_5_fu_1460_p1;
wire  signed [12:0] sext_ln68_4_fu_1448_p1;
wire  signed [10:0] sext_ln68_9_fu_1464_p1;
wire  signed [10:0] sext_ln68_10_fu_1489_p1;
wire   [10:0] add_ln68_3_fu_1499_p2;
wire  signed [12:0] sext_ln68_11_fu_1505_p1;
wire   [12:0] add_ln68_2_fu_1493_p2;
wire   [12:0] add_ln68_4_fu_1509_p2;
wire   [8:0] tmp_s_fu_1515_p4;
wire   [8:0] add_ln647_2_fu_1439_p2;
wire   [0:0] tmp_43_fu_1547_p3;
wire   [0:0] xor_ln1054_1_fu_1555_p2;
wire   [0:0] xor_ln195_fu_1537_p2;
wire   [0:0] and_ln1054_fu_1561_p2;
wire   [0:0] xor_ln1054_fu_1542_p2;
wire   [0:0] and_ln1054_1_fu_1567_p2;
wire   [7:0] add_ln647_24_fu_1434_p2;
wire   [0:0] or_ln196_fu_1581_p2;
wire   [7:0] select_ln1054_fu_1573_p3;
wire   [7:0] zext_ln647_1_fu_1593_p1;
wire   [8:0] zext_ln1353_3_fu_1596_p1;
wire   [11:0] shl_ln68_4_fu_1617_p3;
wire   [4:0] shl_ln68_5_fu_1636_p4;
wire  signed [5:0] sext_ln68_20_fu_1644_p1;
wire  signed [5:0] sext_ln68_19_fu_1633_p1;
wire   [5:0] sub_ln68_3_fu_1648_p2;
wire  signed [12:0] sext_ln68_17_fu_1625_p1;
wire  signed [12:0] sext_ln68_16_fu_1613_p1;
wire  signed [10:0] sext_ln68_22_fu_1629_p1;
wire  signed [10:0] sext_ln68_23_fu_1654_p1;
wire   [10:0] add_ln68_8_fu_1664_p2;
wire  signed [12:0] sext_ln68_25_fu_1670_p1;
wire   [12:0] add_ln68_7_fu_1658_p2;
wire   [12:0] add_ln68_9_fu_1674_p2;
wire   [8:0] tmp_13_fu_1680_p4;
wire   [8:0] add_ln647_6_fu_1604_p2;
wire   [0:0] tmp_46_fu_1707_p3;
wire   [0:0] xor_ln1054_3_fu_1715_p2;
wire   [0:0] and_ln1054_2_fu_1721_p2;
wire   [0:0] xor_ln1054_2_fu_1702_p2;
wire   [0:0] and_ln1054_3_fu_1727_p2;
wire   [7:0] add_ln647_25_fu_1599_p2;
wire   [0:0] or_ln196_1_fu_1741_p2;
wire   [7:0] select_ln1054_1_fu_1733_p3;
wire   [7:0] zext_ln647_2_fu_1753_p1;
wire   [8:0] zext_ln1353_5_fu_1756_p1;
wire   [11:0] shl_ln68_7_fu_1777_p3;
wire   [4:0] shl_ln68_8_fu_1796_p4;
wire  signed [5:0] sext_ln68_32_fu_1804_p1;
wire  signed [5:0] sext_ln68_31_fu_1793_p1;
wire   [5:0] sub_ln68_5_fu_1808_p2;
wire  signed [12:0] sext_ln68_29_fu_1785_p1;
wire  signed [12:0] sext_ln68_28_fu_1773_p1;
wire  signed [10:0] sext_ln68_35_fu_1789_p1;
wire  signed [10:0] sext_ln68_38_fu_1814_p1;
wire   [10:0] add_ln68_13_fu_1824_p2;
wire  signed [12:0] sext_ln68_39_fu_1830_p1;
wire   [12:0] add_ln68_12_fu_1818_p2;
wire   [12:0] add_ln68_14_fu_1834_p2;
wire   [8:0] tmp_15_fu_1840_p4;
wire   [8:0] add_ln647_10_fu_1764_p2;
wire   [0:0] tmp_49_fu_1867_p3;
wire   [0:0] xor_ln1054_5_fu_1875_p2;
wire   [0:0] and_ln1054_4_fu_1881_p2;
wire   [0:0] xor_ln1054_4_fu_1862_p2;
wire   [0:0] and_ln1054_5_fu_1887_p2;
wire   [7:0] add_ln647_26_fu_1759_p2;
wire   [0:0] or_ln196_2_fu_1901_p2;
wire   [7:0] select_ln1054_2_fu_1893_p3;
wire  signed [9:0] sext_ln68_47_fu_1919_p1;
wire  signed [9:0] sext_ln68_46_fu_1913_p1;
wire  signed [9:0] add_ln68_15_fu_1922_p2;
wire   [11:0] zext_ln68_3_fu_1916_p1;
wire  signed [11:0] sext_ln68_50_fu_1928_p1;
wire   [1:0] add_ln647_12_fu_1948_p2;
wire   [11:0] add_ln68_16_fu_1942_p2;
wire   [9:0] add_ln68_31_fu_1937_p2;
wire   [1:0] add_ln647_13_fu_1952_p2;
wire   [0:0] tmp_51_fu_1977_p3;
wire   [7:0] zext_ln647_3_fu_1985_p1;
wire   [7:0] sext_ln215_2_fu_1967_p4;
wire   [8:0] zext_ln1353_7_fu_2003_p1;
wire   [8:0] tmp_16_fu_1993_p4;
wire   [9:0] zext_ln1353_6_fu_1989_p1;
wire   [9:0] p_Result_25_1_i_fu_1957_p4;
wire   [9:0] add_ln68_30_fu_1932_p2;
wire   [1:0] trunc_ln647_4_fu_2025_p1;
wire   [5:0] add_ln68_17_fu_2037_p2;
wire  signed [2:0] p_Result_28_1_i_fu_2029_p3;
wire   [4:0] shl_ln68_s_fu_2051_p4;
wire  signed [5:0] sext_ln68_43_fu_2061_p1;
wire  signed [5:0] sext_ln68_42_fu_2047_p1;
wire   [5:0] sub_ln68_7_fu_2065_p2;
wire  signed [6:0] sext_ln68_44_fu_2071_p1;
wire  signed [6:0] sext_ln68_41_fu_2043_p1;
wire   [6:0] add_ln68_18_fu_2075_p2;
wire  signed [10:0] sext_ln68_45_fu_2081_p1;
wire  signed [10:0] sext_ln68_3_fu_1444_p1;
wire   [10:0] add_ln68_19_fu_2085_p2;
wire   [6:0] tmp_52_fu_2091_p4;
wire   [9:0] add_ln647_15_fu_2019_p2;
wire   [0:0] tmp_53_fu_2114_p3;
wire   [8:0] add_ln647_14_fu_2013_p2;
wire   [0:0] tmp_54_fu_2128_p3;
wire  signed [9:0] q_err_2nd_0_0_V_fu_2110_p1;
wire   [0:0] xor_ln1054_6_fu_2122_p2;
wire   [0:0] or_ln1054_fu_2149_p2;
wire   [9:0] q_err_2nd_0_0_V_1_fu_2142_p3;
wire  signed [9:0] q_err_1st_0_0_V_fu_1534_p1;
wire   [9:0] q_err_1st_0_0_V_1_fu_2162_p3;
wire   [0:0] xor_ln1054_7_fu_2136_p2;
wire   [0:0] and_ln1054_6_fu_2177_p2;
wire   [0:0] and_ln1054_7_fu_2183_p2;
wire   [7:0] add_ln647_27_fu_2007_p2;
wire   [7:0] select_ln1054_5_fu_2189_p3;
wire   [7:0] select_ln196_5_fu_2197_p3;
wire  signed [9:0] sext_ln68_58_fu_2218_p1;
wire  signed [9:0] sext_ln68_52_fu_2212_p1;
wire  signed [9:0] add_ln68_20_fu_2221_p2;
wire   [11:0] zext_ln68_4_fu_2215_p1;
wire  signed [11:0] sext_ln68_59_fu_2227_p1;
wire   [1:0] add_ln647_16_fu_2247_p2;
wire   [11:0] add_ln68_21_fu_2241_p2;
wire   [9:0] add_ln68_33_fu_2236_p2;
wire   [1:0] add_ln647_17_fu_2251_p2;
wire   [0:0] tmp_56_fu_2276_p3;
wire   [7:0] zext_ln647_4_fu_2284_p1;
wire   [7:0] sext_ln215_3_fu_2266_p4;
wire   [8:0] zext_ln1353_9_fu_2302_p1;
wire   [8:0] tmp_17_fu_2292_p4;
wire   [9:0] zext_ln1353_8_fu_2288_p1;
wire   [9:0] p_Result_25_1_1_i_fu_2256_p4;
wire   [9:0] add_ln68_32_fu_2231_p2;
wire   [1:0] trunc_ln647_5_fu_2324_p1;
wire   [5:0] add_ln68_22_fu_2336_p2;
wire  signed [2:0] p_Result_28_1_1_i_fu_2328_p3;
wire   [4:0] shl_ln68_11_fu_2350_p4;
wire  signed [5:0] sext_ln68_55_fu_2360_p1;
wire  signed [5:0] sext_ln68_54_fu_2346_p1;
wire   [5:0] sub_ln68_9_fu_2364_p2;
wire  signed [6:0] sext_ln68_56_fu_2370_p1;
wire  signed [6:0] sext_ln68_53_fu_2342_p1;
wire   [6:0] add_ln68_23_fu_2374_p2;
wire  signed [10:0] sext_ln68_57_fu_2380_p1;
wire  signed [10:0] sext_ln68_15_fu_1609_p1;
wire   [10:0] add_ln68_24_fu_2384_p2;
wire   [6:0] tmp_57_fu_2390_p4;
wire   [9:0] add_ln647_19_fu_2318_p2;
wire   [0:0] tmp_58_fu_2413_p3;
wire   [8:0] add_ln647_18_fu_2312_p2;
wire   [0:0] tmp_59_fu_2427_p3;
wire  signed [9:0] q_err_2nd_1_0_V_fu_2409_p1;
wire   [0:0] xor_ln1054_8_fu_2421_p2;
wire   [0:0] or_ln1054_1_fu_2448_p2;
wire   [9:0] q_err_2nd_1_0_V_1_fu_2441_p3;
wire  signed [9:0] q_err_1st_1_0_V_fu_1699_p1;
wire   [9:0] q_err_1st_1_0_V_1_fu_2461_p3;
wire   [0:0] xor_ln1054_9_fu_2435_p2;
wire   [0:0] and_ln1054_8_fu_2476_p2;
wire   [0:0] and_ln1054_9_fu_2482_p2;
wire   [7:0] add_ln647_28_fu_2306_p2;
wire   [7:0] select_ln1054_9_fu_2488_p3;
wire   [7:0] select_ln196_8_fu_2496_p3;
wire  signed [9:0] sext_ln68_64_fu_2517_p1;
wire  signed [9:0] sext_ln68_63_fu_2511_p1;
wire  signed [9:0] add_ln68_25_fu_2520_p2;
wire   [11:0] zext_ln68_5_fu_2514_p1;
wire  signed [11:0] sext_ln68_70_fu_2526_p1;
wire   [1:0] add_ln647_20_fu_2546_p2;
wire   [11:0] add_ln68_26_fu_2540_p2;
wire   [9:0] add_ln68_35_fu_2535_p2;
wire   [1:0] add_ln647_21_fu_2550_p2;
wire   [0:0] tmp_61_fu_2575_p3;
wire   [7:0] zext_ln647_5_fu_2583_p1;
wire   [7:0] sext_ln215_4_fu_2565_p4;
wire   [8:0] zext_ln1353_11_fu_2601_p1;
wire   [8:0] tmp_18_fu_2591_p4;
wire   [9:0] zext_ln1353_10_fu_2587_p1;
wire   [9:0] p_Result_25_1_2_i_fu_2555_p4;
wire   [9:0] add_ln68_34_fu_2530_p2;
wire   [1:0] trunc_ln647_6_fu_2623_p1;
wire   [5:0] add_ln68_27_fu_2635_p2;
wire  signed [2:0] p_Result_28_1_2_i_fu_2627_p3;
wire   [4:0] shl_ln68_13_fu_2649_p4;
wire  signed [5:0] sext_ln68_67_fu_2659_p1;
wire  signed [5:0] sext_ln68_66_fu_2645_p1;
wire   [5:0] sub_ln68_11_fu_2663_p2;
wire  signed [6:0] sext_ln68_68_fu_2669_p1;
wire  signed [6:0] sext_ln68_65_fu_2641_p1;
wire   [6:0] add_ln68_28_fu_2673_p2;
wire  signed [10:0] sext_ln68_69_fu_2679_p1;
wire  signed [10:0] sext_ln68_27_fu_1769_p1;
wire   [10:0] add_ln68_29_fu_2683_p2;
wire   [6:0] tmp_62_fu_2689_p4;
wire   [9:0] add_ln647_23_fu_2617_p2;
wire   [0:0] tmp_63_fu_2712_p3;
wire   [8:0] add_ln647_22_fu_2611_p2;
wire   [0:0] tmp_64_fu_2726_p3;
wire  signed [9:0] q_err_2nd_2_0_V_fu_2708_p1;
wire   [0:0] xor_ln1054_10_fu_2720_p2;
wire   [0:0] or_ln1054_2_fu_2747_p2;
wire   [9:0] q_err_2nd_2_0_V_1_fu_2740_p3;
wire  signed [9:0] q_err_1st_2_0_V_fu_1859_p1;
wire   [9:0] q_err_1st_2_0_V_1_fu_2760_p3;
wire   [0:0] xor_ln1054_11_fu_2734_p2;
wire   [0:0] and_ln1054_10_fu_2775_p2;
wire   [0:0] and_ln1054_11_fu_2781_p2;
wire   [7:0] add_ln647_29_fu_2605_p2;
wire   [7:0] select_ln1054_13_fu_2787_p3;
wire   [7:0] select_ln196_11_fu_2795_p3;
wire   [7:0] select_ln1054_14_fu_2802_p3;
wire   [7:0] select_ln1054_10_fu_2503_p3;
wire   [7:0] select_ln1054_6_fu_2204_p3;
wire   [7:0] select_ln196_2_fu_1905_p3;
wire   [7:0] select_ln196_1_fu_1745_p3;
wire   [7:0] select_ln196_fu_1585_p3;
wire   [15:0] mul_ln180_fu_2827_p0;
wire   [15:0] mul_ln180_fu_2827_p1;
wire    ap_CS_fsm_state8;
reg   [4:0] ap_NS_fsm;
reg    ap_block_pp1;
reg    ap_enable_operation_88;
reg    ap_enable_state4_pp1_iter0_stage0;
reg    ap_enable_operation_106;
reg    ap_enable_state5_pp1_iter1_stage0;
reg    ap_enable_operation_147;
reg    ap_enable_state6_pp1_iter2_stage0;
reg    ap_enable_operation_91;
reg    ap_enable_operation_108;
reg    ap_enable_operation_176;
reg    ap_enable_operation_94;
reg    ap_enable_operation_110;
reg    ap_enable_operation_205;
reg    ap_enable_operation_113;
reg    ap_enable_operation_214;
reg    ap_enable_operation_221;
reg    ap_enable_operation_115;
reg    ap_enable_operation_229;
reg    ap_enable_operation_236;
reg    ap_enable_operation_117;
reg    ap_enable_operation_244;
reg    ap_enable_operation_251;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire   [31:0] mul_ln180_fu_2827_p00;
wire   [31:0] mul_ln180_fu_2827_p10;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
end

xf_QuatizationDitLf8 #(
    .DataWidth( 10 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
offset_buffer_0_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_0_0_s_address0),
    .ce0(offset_buffer_0_0_s_ce0),
    .we0(offset_buffer_0_0_s_we0),
    .d0(10'd0),
    .q0(offset_buffer_0_0_s_q0),
    .address1(offset_buffer_0_0_s_address1),
    .ce1(offset_buffer_0_0_s_ce1),
    .we1(offset_buffer_0_0_s_we1),
    .d1(ap_sig_allocacmp_offset_prev_NPC_0_0_1)
);

xf_QuatizationDitMgi #(
    .DataWidth( 9 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
offset_buffer_0_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_0_1_s_address0),
    .ce0(offset_buffer_0_1_s_ce0),
    .we0(offset_buffer_0_1_s_we0),
    .d0(9'd0),
    .q0(offset_buffer_0_1_s_q0),
    .address1(offset_buffer_0_1_s_address1),
    .ce1(offset_buffer_0_1_s_ce1),
    .we1(offset_buffer_0_1_s_we1),
    .d1(offset_buffer_0_1_s_d1)
);

xf_QuatizationDitLf8 #(
    .DataWidth( 10 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
offset_buffer_1_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_1_0_s_address0),
    .ce0(offset_buffer_1_0_s_ce0),
    .we0(offset_buffer_1_0_s_we0),
    .d0(10'd0),
    .q0(offset_buffer_1_0_s_q0),
    .address1(offset_buffer_1_0_s_address1),
    .ce1(offset_buffer_1_0_s_ce1),
    .we1(offset_buffer_1_0_s_we1),
    .d1(ap_sig_allocacmp_offset_prev_NPC_1_0_1)
);

xf_QuatizationDitMgi #(
    .DataWidth( 9 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
offset_buffer_1_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_1_1_s_address0),
    .ce0(offset_buffer_1_1_s_ce0),
    .we0(offset_buffer_1_1_s_we0),
    .d0(9'd0),
    .q0(offset_buffer_1_1_s_q0),
    .address1(offset_buffer_1_1_s_address1),
    .ce1(offset_buffer_1_1_s_ce1),
    .we1(offset_buffer_1_1_s_we1),
    .d1(offset_buffer_1_1_s_d1)
);

xf_QuatizationDitLf8 #(
    .DataWidth( 10 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
offset_buffer_2_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_2_0_s_address0),
    .ce0(offset_buffer_2_0_s_ce0),
    .we0(offset_buffer_2_0_s_we0),
    .d0(10'd0),
    .q0(offset_buffer_2_0_s_q0),
    .address1(offset_buffer_2_0_s_address1),
    .ce1(offset_buffer_2_0_s_ce1),
    .we1(offset_buffer_2_0_s_we1),
    .d1(ap_sig_allocacmp_offset_prev_NPC_2_0_1)
);

xf_QuatizationDitMgi #(
    .DataWidth( 9 ),
    .AddressRange( 960 ),
    .AddressWidth( 10 ))
offset_buffer_2_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(offset_buffer_2_1_s_address0),
    .ce0(offset_buffer_2_1_s_ce0),
    .we0(offset_buffer_2_1_s_we0),
    .d0(9'd0),
    .q0(offset_buffer_2_1_s_q0),
    .address1(offset_buffer_2_1_s_address1),
    .ce1(offset_buffer_2_1_s_ce1),
    .we1(offset_buffer_2_1_s_we1),
    .d1(offset_buffer_2_1_s_d1)
);

ISPPipeline_accelGfk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
ISPPipeline_accelGfk_U392(
    .din0(mul_ln180_fu_2827_p0),
    .din1(mul_ln180_fu_2827_p1),
    .dout(mul_ln180_fu_2827_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state4))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state4)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state4);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp1_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_fu_605_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        col_index28_0_i_reg_523 <= col_index_1_fu_655_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        col_index28_0_i_reg_523 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_fu_560_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        col_index_0_i_reg_429 <= col_index_fu_565_p2;
    end else if ((~((stream_in_cols_empty_n == 1'b0) | (stream_in_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        col_index_0_i_reg_429 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_fu_605_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        indvar_flatten_reg_440 <= add_ln126_fu_610_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        indvar_flatten_reg_440 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_2911_pp1_iter2_reg == 1'd0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        q_err_1st_V_0_0_1_i_reg_511 <= q_err_1st_0_0_V_2_fu_2169_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        q_err_1st_V_0_0_1_i_reg_511 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_2911_pp1_iter2_reg == 1'd0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        q_err_1st_V_1_0_1_i_reg_499 <= q_err_1st_1_0_V_2_fu_2468_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        q_err_1st_V_1_0_1_i_reg_499 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_2911_pp1_iter2_reg == 1'd0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        q_err_1st_V_2_0_1_i_reg_487 <= q_err_1st_2_0_V_2_fu_2767_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        q_err_1st_V_2_0_1_i_reg_487 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_2911_pp1_iter2_reg == 1'd0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        q_err_2nd_V_0_0_1_i_reg_475 <= q_err_2nd_0_0_V_2_fu_2154_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        q_err_2nd_V_0_0_1_i_reg_475 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_2911_pp1_iter2_reg == 1'd0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        q_err_2nd_V_1_0_1_i_reg_463 <= q_err_2nd_1_0_V_2_fu_2453_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        q_err_2nd_V_1_0_1_i_reg_463 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_2911_pp1_iter2_reg == 1'd0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        q_err_2nd_V_2_0_1_i_reg_451 <= q_err_2nd_2_0_V_2_fu_2752_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        q_err_2nd_V_2_0_1_i_reg_451 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln180_reg_2901 <= add_ln180_fu_584_p2;
        mul_ln180_reg_2906 <= mul_ln180_fu_2827_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_in_cols_empty_n == 1'b0) | (stream_in_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        height_reg_2833 <= stream_in_rows_dout;
        imgInput_ncpr_reg_2838 <= {{add_ln78_fu_538_p2[16:1]}};
        in_col_loop_bound_reg_2844 <= in_col_loop_bound_fu_554_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln126_reg_2911 <= icmp_ln126_fu_605_p2;
        icmp_ln126_reg_2911_pp1_iter1_reg <= icmp_ln126_reg_2911;
        icmp_ln136_reg_2925_pp1_iter1_reg <= icmp_ln136_reg_2925;
        icmp_ln176_reg_2936_pp1_iter1_reg <= icmp_ln176_reg_2936;
        icmp_ln196_reg_2940_pp1_iter1_reg <= icmp_ln196_reg_2940;
        zext_ln129_1_reg_2920_pp1_iter1_reg[14 : 0] <= zext_ln129_1_reg_2920[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        icmp_ln126_reg_2911_pp1_iter2_reg <= icmp_ln126_reg_2911_pp1_iter1_reg;
        icmp_ln136_reg_2925_pp1_iter2_reg <= icmp_ln136_reg_2925_pp1_iter1_reg;
        icmp_ln196_reg_2940_pp1_iter2_reg <= icmp_ln196_reg_2940_pp1_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_fu_605_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln136_reg_2925 <= icmp_ln136_fu_632_p2;
        icmp_ln176_reg_2936 <= icmp_ln176_fu_644_p2;
        icmp_ln196_reg_2940 <= icmp_ln196_fu_650_p2;
        zext_ln129_1_reg_2920[14 : 0] <= zext_ln129_1_fu_624_p1[14 : 0];
        zext_ln157_reg_2929[14 : 0] <= zext_ln157_fu_637_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_2911 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_0_0_3_reg_2980 <= offset_buffer_0_0_s_q0;
        offset_buffer_1_0_3_reg_2990 <= offset_buffer_1_0_s_q0;
        offset_buffer_2_0_3_reg_3000 <= offset_buffer_2_0_s_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_2911_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_0_1_3_reg_3134 <= offset_buffer_0_1_s_q0;
        offset_buffer_1_1_3_reg_3166 <= offset_buffer_1_1_s_q0;
        offset_buffer_2_1_3_reg_3198 <= offset_buffer_2_1_s_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_2911_pp1_iter2_reg == 1'd0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_prev_NPC_0_0_fu_190 <= offset_prev_NPC_0_0_2_fu_1525_p1;
        offset_prev_NPC_1_0_fu_198 <= offset_prev_NPC_1_0_2_fu_1690_p1;
        offset_prev_NPC_2_0_fu_206 <= offset_prev_NPC_2_0_2_fu_1850_p1;
        offset_prev_NPC_V_0_s_fu_194 <= sext_ln176_fu_2101_p1;
        offset_prev_NPC_V_1_s_fu_202 <= sext_ln176_1_fu_2400_p1;
        offset_prev_NPC_V_2_s_fu_210 <= sext_ln176_2_fu_2699_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_2911_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_Result_1_1_i_reg_3159 <= {{p_Val2_s_fu_214[49:40]}};
        p_Result_1_2_i_reg_3191 <= {{p_Val2_s_fu_214[59:50]}};
        p_Result_1_i_reg_3127 <= {{p_Val2_s_fu_214[39:30]}};
        p_Result_28_0_1_i_reg_3081 <= p_Result_28_0_1_i_fu_1012_p3;
        p_Result_28_0_2_i_reg_3115 <= p_Result_28_0_2_i_fu_1184_p3;
        p_Result_28_0_i_reg_3047 <= p_Result_28_0_i_fu_840_p3;
        sext_ln215_1_reg_3093 <= {{add_ln68_11_fu_1115_p2[9:2]}};
        sext_ln215_s_reg_3059 <= {{add_ln68_6_fu_943_p2[9:2]}};
        sext_ln_reg_3025 <= {{add_ln68_1_fu_771_p2[9:2]}};
        tmp_12_reg_3071 <= {{add_ln68_6_fu_943_p2[10:2]}};
        tmp_14_reg_3105 <= {{add_ln68_11_fu_1115_p2[10:2]}};
        tmp_41_reg_3030 <= add_ln647_1_fu_783_p2[32'd1];
        tmp_42_reg_3053 <= add_ln647_3_fu_830_p2[32'd9];
        tmp_44_reg_3064 <= add_ln647_5_fu_955_p2[32'd1];
        tmp_45_reg_3087 <= add_ln647_7_fu_1002_p2[32'd9];
        tmp_47_reg_3098 <= add_ln647_9_fu_1127_p2[32'd1];
        tmp_48_reg_3121 <= add_ln647_11_fu_1174_p2[32'd9];
        tmp_50_reg_3139 <= {{sub_ln68_6_fu_1231_p2[6:4]}};
        tmp_55_reg_3171 <= {{sub_ln68_8_fu_1307_p2[6:4]}};
        tmp_60_reg_3203 <= {{sub_ln68_10_fu_1383_p2[6:4]}};
        tmp_reg_3037 <= {{add_ln68_1_fu_771_p2[10:2]}};
        trunc_ln647_1_reg_3042 <= trunc_ln647_1_fu_836_p1;
        trunc_ln647_2_reg_3076 <= trunc_ln647_2_fu_1008_p1;
        trunc_ln647_3_reg_3110 <= trunc_ln647_3_fu_1180_p1;
        trunc_ln68_10_reg_3154 <= {{sub_ln68_6_fu_1231_p2[5:4]}};
        trunc_ln68_12_reg_3181 <= {{p_Val2_s_fu_214[41:40]}};
        trunc_ln68_13_reg_3186 <= {{sub_ln68_8_fu_1307_p2[5:4]}};
        trunc_ln68_15_reg_3213 <= {{p_Val2_s_fu_214[51:50]}};
        trunc_ln68_16_reg_3218 <= {{sub_ln68_10_fu_1383_p2[5:4]}};
        trunc_ln68_17_reg_3144 <= trunc_ln68_17_fu_1247_p1;
        trunc_ln68_18_reg_3176 <= trunc_ln68_18_fu_1323_p1;
        trunc_ln68_19_reg_3208 <= trunc_ln68_19_fu_1399_p1;
        trunc_ln68_s_reg_3149 <= {{p_Val2_s_fu_214[31:30]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln136_reg_2925 == 1'd1) & (icmp_ln126_reg_2911 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        p_Val2_s_fu_214 <= stream_in_data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln126_reg_2911 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        trunc_ln68_14_reg_3005 <= trunc_ln68_14_fu_674_p1;
        trunc_ln68_1_reg_2985 <= trunc_ln68_1_fu_666_p1;
        trunc_ln68_9_reg_2995 <= trunc_ln68_9_fu_670_p1;
    end
end

always @ (*) begin
    if ((icmp_ln126_fu_605_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_2911_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_phi_mux_q_err_2nd_V_0_0_1_i_phi_fu_479_p4 = q_err_2nd_0_0_V_2_fu_2154_p3;
    end else begin
        ap_phi_mux_q_err_2nd_V_0_0_1_i_phi_fu_479_p4 = q_err_2nd_V_0_0_1_i_reg_475;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_2911_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_phi_mux_q_err_2nd_V_1_0_1_i_phi_fu_467_p4 = q_err_2nd_1_0_V_2_fu_2453_p3;
    end else begin
        ap_phi_mux_q_err_2nd_V_1_0_1_i_phi_fu_467_p4 = q_err_2nd_V_1_0_1_i_reg_463;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_2911_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_phi_mux_q_err_2nd_V_2_0_1_i_phi_fu_455_p4 = q_err_2nd_2_0_V_2_fu_2752_p3;
    end else begin
        ap_phi_mux_q_err_2nd_V_2_0_1_i_phi_fu_455_p4 = q_err_2nd_V_2_0_1_i_reg_451;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_2911_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_sig_allocacmp_offset_prev_NPC_0_0_1 = offset_prev_NPC_0_0_2_fu_1525_p1;
    end else begin
        ap_sig_allocacmp_offset_prev_NPC_0_0_1 = offset_prev_NPC_0_0_fu_190;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_2911_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_sig_allocacmp_offset_prev_NPC_1_0_1 = offset_prev_NPC_1_0_2_fu_1690_p1;
    end else begin
        ap_sig_allocacmp_offset_prev_NPC_1_0_1 = offset_prev_NPC_1_0_fu_198;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_2911_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_sig_allocacmp_offset_prev_NPC_2_0_1 = offset_prev_NPC_2_0_2_fu_1850_p1;
    end else begin
        ap_sig_allocacmp_offset_prev_NPC_2_0_1 = offset_prev_NPC_2_0_fu_206;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_2911_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_sig_allocacmp_offset_prev_NPC_V_0_1 = sext_ln176_fu_2101_p1;
    end else begin
        ap_sig_allocacmp_offset_prev_NPC_V_0_1 = offset_prev_NPC_V_0_s_fu_194;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_2911_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_sig_allocacmp_offset_prev_NPC_V_1_1 = sext_ln176_1_fu_2400_p1;
    end else begin
        ap_sig_allocacmp_offset_prev_NPC_V_1_1 = offset_prev_NPC_V_1_s_fu_202;
    end
end

always @ (*) begin
    if (((icmp_ln126_reg_2911_pp1_iter2_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_sig_allocacmp_offset_prev_NPC_V_2_1 = sext_ln176_2_fu_2699_p1;
    end else begin
        ap_sig_allocacmp_offset_prev_NPC_V_2_1 = offset_prev_NPC_V_2_s_fu_210;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        offset_buffer_0_0_s_address0 = zext_ln157_fu_637_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_0_0_s_address0 = zext_ln94_fu_571_p1;
    end else begin
        offset_buffer_0_0_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        offset_buffer_0_0_s_ce0 = 1'b1;
    end else begin
        offset_buffer_0_0_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_0_0_s_ce1 = 1'b1;
    end else begin
        offset_buffer_0_0_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln87_fu_560_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        offset_buffer_0_0_s_we0 = 1'b1;
    end else begin
        offset_buffer_0_0_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln176_reg_2936_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_0_0_s_we1 = 1'b1;
    end else begin
        offset_buffer_0_0_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        offset_buffer_0_1_s_address0 = zext_ln157_reg_2929;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_0_1_s_address0 = zext_ln94_fu_571_p1;
    end else begin
        offset_buffer_0_1_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        offset_buffer_0_1_s_ce0 = 1'b1;
    end else begin
        offset_buffer_0_1_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_0_1_s_ce1 = 1'b1;
    end else begin
        offset_buffer_0_1_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln87_fu_560_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        offset_buffer_0_1_s_we0 = 1'b1;
    end else begin
        offset_buffer_0_1_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln176_reg_2936_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_0_1_s_we1 = 1'b1;
    end else begin
        offset_buffer_0_1_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        offset_buffer_1_0_s_address0 = zext_ln157_fu_637_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_1_0_s_address0 = zext_ln94_fu_571_p1;
    end else begin
        offset_buffer_1_0_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        offset_buffer_1_0_s_ce0 = 1'b1;
    end else begin
        offset_buffer_1_0_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_1_0_s_ce1 = 1'b1;
    end else begin
        offset_buffer_1_0_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln87_fu_560_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        offset_buffer_1_0_s_we0 = 1'b1;
    end else begin
        offset_buffer_1_0_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln176_reg_2936_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_1_0_s_we1 = 1'b1;
    end else begin
        offset_buffer_1_0_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        offset_buffer_1_1_s_address0 = zext_ln157_reg_2929;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_1_1_s_address0 = zext_ln94_fu_571_p1;
    end else begin
        offset_buffer_1_1_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        offset_buffer_1_1_s_ce0 = 1'b1;
    end else begin
        offset_buffer_1_1_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_1_1_s_ce1 = 1'b1;
    end else begin
        offset_buffer_1_1_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln87_fu_560_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        offset_buffer_1_1_s_we0 = 1'b1;
    end else begin
        offset_buffer_1_1_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln176_reg_2936_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_1_1_s_we1 = 1'b1;
    end else begin
        offset_buffer_1_1_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        offset_buffer_2_0_s_address0 = zext_ln157_fu_637_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_2_0_s_address0 = zext_ln94_fu_571_p1;
    end else begin
        offset_buffer_2_0_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        offset_buffer_2_0_s_ce0 = 1'b1;
    end else begin
        offset_buffer_2_0_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_2_0_s_ce1 = 1'b1;
    end else begin
        offset_buffer_2_0_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln87_fu_560_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        offset_buffer_2_0_s_we0 = 1'b1;
    end else begin
        offset_buffer_2_0_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln176_reg_2936_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_2_0_s_we1 = 1'b1;
    end else begin
        offset_buffer_2_0_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        offset_buffer_2_1_s_address0 = zext_ln157_reg_2929;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        offset_buffer_2_1_s_address0 = zext_ln94_fu_571_p1;
    end else begin
        offset_buffer_2_1_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        offset_buffer_2_1_s_ce0 = 1'b1;
    end else begin
        offset_buffer_2_1_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_2_1_s_ce1 = 1'b1;
    end else begin
        offset_buffer_2_1_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln87_fu_560_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        offset_buffer_2_1_s_we0 = 1'b1;
    end else begin
        offset_buffer_2_1_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln176_reg_2936_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        offset_buffer_2_1_s_we1 = 1'b1;
    end else begin
        offset_buffer_2_1_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        stream_in_cols_blk_n = stream_in_cols_empty_n;
    end else begin
        stream_in_cols_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((stream_in_cols_empty_n == 1'b0) | (stream_in_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        stream_in_cols_read = 1'b1;
    end else begin
        stream_in_cols_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln136_reg_2925 == 1'd1) & (icmp_ln126_reg_2911 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        stream_in_data_V_V_blk_n = stream_in_data_V_V_empty_n;
    end else begin
        stream_in_data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op103_read_state5 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        stream_in_data_V_V_read = 1'b1;
    end else begin
        stream_in_data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        stream_in_rows_blk_n = stream_in_rows_empty_n;
    end else begin
        stream_in_rows_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((stream_in_cols_empty_n == 1'b0) | (stream_in_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        stream_in_rows_read = 1'b1;
    end else begin
        stream_in_rows_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln136_reg_2925_pp1_iter2_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        stream_out_data_V_V_blk_n = stream_out_data_V_V_full_n;
    end else begin
        stream_out_data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln136_reg_2925_pp1_iter2_reg == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        stream_out_data_V_V_write = 1'b1;
    end else begin
        stream_out_data_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((stream_in_cols_empty_n == 1'b0) | (stream_in_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln87_fu_560_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((icmp_ln126_fu_605_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((icmp_ln126_fu_605_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln126_fu_610_p2 = (indvar_flatten_reg_440 + 32'd1);

assign add_ln177_fu_685_p2 = ($signed(16'd65535) + $signed(zext_ln129_1_reg_2920_pp1_iter1_reg));

assign add_ln180_fu_584_p2 = ($signed(sext_ln180_fu_581_p1) + $signed(17'd131071));

assign add_ln647_10_fu_1764_p2 = (tmp_14_reg_3105 + zext_ln1353_5_fu_1756_p1);

assign add_ln647_11_fu_1174_p2 = (p_Result_25_0_2_i_fu_1132_p4 + zext_ln1353_4_fu_1160_p1);

assign add_ln647_12_fu_1948_p2 = (trunc_ln68_10_reg_3154 + trunc_ln68_s_reg_3149);

assign add_ln647_13_fu_1952_p2 = (trunc_ln68_17_reg_3144 + add_ln647_12_fu_1948_p2);

assign add_ln647_14_fu_2013_p2 = (zext_ln1353_7_fu_2003_p1 + tmp_16_fu_1993_p4);

assign add_ln647_15_fu_2019_p2 = (zext_ln1353_6_fu_1989_p1 + p_Result_25_1_i_fu_1957_p4);

assign add_ln647_16_fu_2247_p2 = (trunc_ln68_13_reg_3186 + trunc_ln68_12_reg_3181);

assign add_ln647_17_fu_2251_p2 = (trunc_ln68_18_reg_3176 + add_ln647_16_fu_2247_p2);

assign add_ln647_18_fu_2312_p2 = (zext_ln1353_9_fu_2302_p1 + tmp_17_fu_2292_p4);

assign add_ln647_19_fu_2318_p2 = (zext_ln1353_8_fu_2288_p1 + p_Result_25_1_1_i_fu_2256_p4);

assign add_ln647_1_fu_783_p2 = (add_ln647_fu_777_p2 + trunc_ln68_1_reg_2985);

assign add_ln647_20_fu_2546_p2 = (trunc_ln68_16_reg_3218 + trunc_ln68_15_reg_3213);

assign add_ln647_21_fu_2550_p2 = (trunc_ln68_19_reg_3208 + add_ln647_20_fu_2546_p2);

assign add_ln647_22_fu_2611_p2 = (zext_ln1353_11_fu_2601_p1 + tmp_18_fu_2591_p4);

assign add_ln647_23_fu_2617_p2 = (zext_ln1353_10_fu_2587_p1 + p_Result_25_1_2_i_fu_2555_p4);

assign add_ln647_24_fu_1434_p2 = (sext_ln_reg_3025 + zext_ln647_fu_1428_p1);

assign add_ln647_25_fu_1599_p2 = (sext_ln215_s_reg_3059 + zext_ln647_1_fu_1593_p1);

assign add_ln647_26_fu_1759_p2 = (sext_ln215_1_reg_3093 + zext_ln647_2_fu_1753_p1);

assign add_ln647_27_fu_2007_p2 = (zext_ln647_3_fu_1985_p1 + sext_ln215_2_fu_1967_p4);

assign add_ln647_28_fu_2306_p2 = (zext_ln647_4_fu_2284_p1 + sext_ln215_3_fu_2266_p4);

assign add_ln647_29_fu_2605_p2 = (zext_ln647_5_fu_2583_p1 + sext_ln215_4_fu_2565_p4);

assign add_ln647_2_fu_1439_p2 = (tmp_reg_3037 + zext_ln1353_1_fu_1431_p1);

assign add_ln647_3_fu_830_p2 = (p_Result_25_0_i_fu_788_p4 + zext_ln1353_fu_816_p1);

assign add_ln647_4_fu_949_p2 = (trunc_ln68_4_fu_913_p4 + trunc_ln68_5_fu_923_p4);

assign add_ln647_5_fu_955_p2 = (add_ln647_4_fu_949_p2 + trunc_ln68_9_reg_2995);

assign add_ln647_6_fu_1604_p2 = (tmp_12_reg_3071 + zext_ln1353_3_fu_1596_p1);

assign add_ln647_7_fu_1002_p2 = (p_Result_25_0_1_i_fu_960_p4 + zext_ln1353_2_fu_988_p1);

assign add_ln647_8_fu_1121_p2 = (trunc_ln68_7_fu_1085_p4 + trunc_ln68_8_fu_1095_p4);

assign add_ln647_9_fu_1127_p2 = (add_ln647_8_fu_1121_p2 + trunc_ln68_14_reg_3005);

assign add_ln647_fu_777_p2 = (trunc_ln68_3_fu_747_p1 + trunc_ln68_2_fu_751_p4);

assign add_ln68_10_fu_1105_p2 = ($signed(sext_ln68_30_fu_1074_p1) + $signed(sext_ln68_33_fu_1081_p1));

assign add_ln68_11_fu_1115_p2 = ($signed(sext_ln68_34_fu_1111_p1) + $signed(zext_ln68_2_fu_1077_p1));

assign add_ln68_12_fu_1818_p2 = ($signed(sext_ln68_29_fu_1785_p1) + $signed(sext_ln68_28_fu_1773_p1));

assign add_ln68_13_fu_1824_p2 = ($signed(sext_ln68_35_fu_1789_p1) + $signed(sext_ln68_38_fu_1814_p1));

assign add_ln68_14_fu_1834_p2 = ($signed(sext_ln68_39_fu_1830_p1) + $signed(add_ln68_12_fu_1818_p2));

assign add_ln68_15_fu_1922_p2 = ($signed(sext_ln68_47_fu_1919_p1) + $signed(sext_ln68_46_fu_1913_p1));

assign add_ln68_16_fu_1942_p2 = ($signed(zext_ln68_3_fu_1916_p1) + $signed(sext_ln68_50_fu_1928_p1));

assign add_ln68_17_fu_2037_p2 = ($signed(sext_ln68_7_fu_1468_p1) + $signed(sext_ln68_8_fu_1479_p1));

assign add_ln68_18_fu_2075_p2 = ($signed(sext_ln68_44_fu_2071_p1) + $signed(sext_ln68_41_fu_2043_p1));

assign add_ln68_19_fu_2085_p2 = ($signed(sext_ln68_45_fu_2081_p1) + $signed(sext_ln68_3_fu_1444_p1));

assign add_ln68_1_fu_771_p2 = ($signed(sext_ln68_6_fu_767_p1) + $signed(zext_ln68_fu_739_p1));

assign add_ln68_20_fu_2221_p2 = ($signed(sext_ln68_58_fu_2218_p1) + $signed(sext_ln68_52_fu_2212_p1));

assign add_ln68_21_fu_2241_p2 = ($signed(zext_ln68_4_fu_2215_p1) + $signed(sext_ln68_59_fu_2227_p1));

assign add_ln68_22_fu_2336_p2 = ($signed(sext_ln68_19_fu_1633_p1) + $signed(sext_ln68_20_fu_1644_p1));

assign add_ln68_23_fu_2374_p2 = ($signed(sext_ln68_56_fu_2370_p1) + $signed(sext_ln68_53_fu_2342_p1));

assign add_ln68_24_fu_2384_p2 = ($signed(sext_ln68_57_fu_2380_p1) + $signed(sext_ln68_15_fu_1609_p1));

assign add_ln68_25_fu_2520_p2 = ($signed(sext_ln68_64_fu_2517_p1) + $signed(sext_ln68_63_fu_2511_p1));

assign add_ln68_26_fu_2540_p2 = ($signed(zext_ln68_5_fu_2514_p1) + $signed(sext_ln68_70_fu_2526_p1));

assign add_ln68_27_fu_2635_p2 = ($signed(sext_ln68_31_fu_1793_p1) + $signed(sext_ln68_32_fu_1804_p1));

assign add_ln68_28_fu_2673_p2 = ($signed(sext_ln68_68_fu_2669_p1) + $signed(sext_ln68_65_fu_2641_p1));

assign add_ln68_29_fu_2683_p2 = ($signed(sext_ln68_69_fu_2679_p1) + $signed(sext_ln68_27_fu_1769_p1));

assign add_ln68_2_fu_1493_p2 = ($signed(sext_ln68_5_fu_1460_p1) + $signed(sext_ln68_4_fu_1448_p1));

assign add_ln68_30_fu_1932_p2 = ($signed(add_ln68_15_fu_1922_p2) + $signed(p_Result_1_i_reg_3127));

assign add_ln68_31_fu_1937_p2 = ($signed(add_ln68_15_fu_1922_p2) + $signed(p_Result_1_i_reg_3127));

assign add_ln68_32_fu_2231_p2 = ($signed(add_ln68_20_fu_2221_p2) + $signed(p_Result_1_1_i_reg_3159));

assign add_ln68_33_fu_2236_p2 = ($signed(add_ln68_20_fu_2221_p2) + $signed(p_Result_1_1_i_reg_3159));

assign add_ln68_34_fu_2530_p2 = ($signed(add_ln68_25_fu_2520_p2) + $signed(p_Result_1_2_i_reg_3191));

assign add_ln68_35_fu_2535_p2 = ($signed(add_ln68_25_fu_2520_p2) + $signed(p_Result_1_2_i_reg_3191));

assign add_ln68_3_fu_1499_p2 = ($signed(sext_ln68_9_fu_1464_p1) + $signed(sext_ln68_10_fu_1489_p1));

assign add_ln68_4_fu_1509_p2 = ($signed(sext_ln68_11_fu_1505_p1) + $signed(add_ln68_2_fu_1493_p2));

assign add_ln68_5_fu_933_p2 = ($signed(sext_ln68_14_fu_902_p1) + $signed(sext_ln68_18_fu_909_p1));

assign add_ln68_6_fu_943_p2 = ($signed(sext_ln68_21_fu_939_p1) + $signed(zext_ln68_1_fu_905_p1));

assign add_ln68_7_fu_1658_p2 = ($signed(sext_ln68_17_fu_1625_p1) + $signed(sext_ln68_16_fu_1613_p1));

assign add_ln68_8_fu_1664_p2 = ($signed(sext_ln68_22_fu_1629_p1) + $signed(sext_ln68_23_fu_1654_p1));

assign add_ln68_9_fu_1674_p2 = ($signed(sext_ln68_25_fu_1670_p1) + $signed(add_ln68_7_fu_1658_p2));

assign add_ln68_fu_761_p2 = ($signed(sext_ln68_1_fu_736_p1) + $signed(sext_ln68_2_fu_743_p1));

assign add_ln78_fu_538_p2 = (zext_ln78_fu_534_p1 + 17'd1);

assign and_ln1054_10_fu_2775_p2 = (xor_ln195_fu_1537_p2 & xor_ln1054_11_fu_2734_p2);

assign and_ln1054_11_fu_2781_p2 = (xor_ln1054_10_fu_2720_p2 & and_ln1054_10_fu_2775_p2);

assign and_ln1054_1_fu_1567_p2 = (xor_ln1054_fu_1542_p2 & and_ln1054_fu_1561_p2);

assign and_ln1054_2_fu_1721_p2 = (xor_ln195_fu_1537_p2 & xor_ln1054_3_fu_1715_p2);

assign and_ln1054_3_fu_1727_p2 = (xor_ln1054_2_fu_1702_p2 & and_ln1054_2_fu_1721_p2);

assign and_ln1054_4_fu_1881_p2 = (xor_ln195_fu_1537_p2 & xor_ln1054_5_fu_1875_p2);

assign and_ln1054_5_fu_1887_p2 = (xor_ln1054_4_fu_1862_p2 & and_ln1054_4_fu_1881_p2);

assign and_ln1054_6_fu_2177_p2 = (xor_ln195_fu_1537_p2 & xor_ln1054_7_fu_2136_p2);

assign and_ln1054_7_fu_2183_p2 = (xor_ln1054_6_fu_2122_p2 & and_ln1054_6_fu_2177_p2);

assign and_ln1054_8_fu_2476_p2 = (xor_ln195_fu_1537_p2 & xor_ln1054_9_fu_2435_p2);

assign and_ln1054_9_fu_2482_p2 = (xor_ln1054_8_fu_2421_p2 & and_ln1054_8_fu_2476_p2);

assign and_ln1054_fu_1561_p2 = (xor_ln195_fu_1537_p2 & xor_ln1054_1_fu_1555_p2);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_pp1 = ((ap_ST_fsm_pp1_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp1_stage0_subdone));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((icmp_ln136_reg_2925_pp1_iter2_reg == 1'd1) & (stream_out_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((stream_in_data_V_V_empty_n == 1'b0) & (ap_predicate_op103_read_state5 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((icmp_ln136_reg_2925_pp1_iter2_reg == 1'd1) & (stream_out_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((stream_in_data_V_V_empty_n == 1'b0) & (ap_predicate_op103_read_state5 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((icmp_ln136_reg_2925_pp1_iter2_reg == 1'd1) & (stream_out_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((stream_in_data_V_V_empty_n == 1'b0) & (ap_predicate_op103_read_state5 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((stream_in_cols_empty_n == 1'b0) | (stream_in_rows_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state4_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp1_stage0_iter1 = ((stream_in_data_V_V_empty_n == 1'b0) & (ap_predicate_op103_read_state5 == 1'b1));
end

assign ap_block_state6_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp1_stage0_iter3 = ((icmp_ln136_reg_2925_pp1_iter2_reg == 1'd1) & (stream_out_data_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_enable_operation_106 = (icmp_ln126_reg_2911 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_108 = (icmp_ln126_reg_2911 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_110 = (icmp_ln126_reg_2911 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_113 = (icmp_ln126_reg_2911 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_115 = (icmp_ln126_reg_2911 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_117 = (icmp_ln126_reg_2911 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_147 = (icmp_ln176_reg_2936_pp1_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_176 = (icmp_ln176_reg_2936_pp1_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_205 = (icmp_ln176_reg_2936_pp1_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_214 = (icmp_ln126_reg_2911_pp1_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_221 = (icmp_ln176_reg_2936_pp1_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_229 = (icmp_ln126_reg_2911_pp1_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_236 = (icmp_ln176_reg_2936_pp1_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_244 = (icmp_ln126_reg_2911_pp1_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_251 = (icmp_ln176_reg_2936_pp1_iter1_reg == 1'd0);
end

always @ (*) begin
    ap_enable_operation_88 = (icmp_ln126_fu_605_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_91 = (icmp_ln126_fu_605_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_94 = (icmp_ln126_fu_605_p2 == 1'd0);
end

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

always @ (*) begin
    ap_enable_state4_pp1_iter0_stage0 = ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_enable_state5_pp1_iter1_stage0 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_enable_state6_pp1_iter2_stage0 = ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1));
end

always @ (*) begin
    ap_predicate_op103_read_state5 = ((icmp_ln136_reg_2925 == 1'd1) & (icmp_ln126_reg_2911 == 1'd0));
end

assign col_index_1_fu_655_p2 = (select_ln129_fu_616_p3 + 15'd1);

assign col_index_fu_565_p2 = (col_index_0_i_reg_429 + 16'd1);

assign icmp_ln126_fu_605_p2 = ((indvar_flatten_reg_440 == mul_ln180_reg_2906) ? 1'b1 : 1'b0);

assign icmp_ln129_fu_600_p2 = (($signed(zext_ln129_fu_596_p1) < $signed(in_col_loop_bound_reg_2844)) ? 1'b1 : 1'b0);

assign icmp_ln136_fu_632_p2 = ((zext_ln129_1_fu_624_p1 < imgInput_ncpr_reg_2838) ? 1'b1 : 1'b0);

assign icmp_ln176_fu_644_p2 = ((select_ln129_fu_616_p3 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln196_fu_650_p2 = ((zext_ln136_fu_628_p1 == add_ln180_reg_2901) ? 1'b1 : 1'b0);

assign icmp_ln87_fu_560_p2 = ((col_index_0_i_reg_429 == imgInput_ncpr_reg_2838) ? 1'b1 : 1'b0);

assign imgInput_ncpr_fu_544_p4 = {{add_ln78_fu_538_p2[16:1]}};

assign in_col_loop_bound_fu_554_p2 = (imgInput_ncpr_fu_544_p4 + 16'd1);

assign mul_ln180_fu_2827_p0 = mul_ln180_fu_2827_p00;

assign mul_ln180_fu_2827_p00 = $unsigned(in_col_loop_bound_reg_2844);

assign mul_ln180_fu_2827_p1 = mul_ln180_fu_2827_p10;

assign mul_ln180_fu_2827_p10 = height_reg_2833;

assign offset_buffer_0_0_s_address1 = sext_ln177_fu_690_p1;

assign offset_buffer_0_1_s_address1 = sext_ln177_fu_690_p1;

assign offset_buffer_0_1_s_d1 = $signed(sext_ln180_1_fu_1271_p0);

assign offset_buffer_1_0_s_address1 = sext_ln177_fu_690_p1;

assign offset_buffer_1_1_s_address1 = sext_ln177_fu_690_p1;

assign offset_buffer_1_1_s_d1 = $signed(sext_ln180_2_fu_1347_p0);

assign offset_buffer_2_0_s_address1 = sext_ln177_fu_690_p1;

assign offset_buffer_2_1_s_address1 = sext_ln177_fu_690_p1;

assign offset_buffer_2_1_s_d1 = $signed(sext_ln180_3_fu_1423_p0);

assign offset_prev_NPC_0_0_2_fu_1525_p1 = $signed(tmp_s_fu_1515_p4);

assign offset_prev_NPC_1_0_2_fu_1690_p1 = $signed(tmp_13_fu_1680_p4);

assign offset_prev_NPC_2_0_2_fu_1850_p1 = $signed(tmp_15_fu_1840_p4);

assign or_ln1054_1_fu_2448_p2 = (xor_ln1054_8_fu_2421_p2 | icmp_ln196_reg_2940_pp1_iter2_reg);

assign or_ln1054_2_fu_2747_p2 = (xor_ln1054_10_fu_2720_p2 | icmp_ln196_reg_2940_pp1_iter2_reg);

assign or_ln1054_fu_2149_p2 = (xor_ln1054_6_fu_2122_p2 | icmp_ln196_reg_2940_pp1_iter2_reg);

assign or_ln196_1_fu_1741_p2 = (tmp_45_reg_3087 | icmp_ln196_reg_2940_pp1_iter2_reg);

assign or_ln196_2_fu_1901_p2 = (tmp_48_reg_3121 | icmp_ln196_reg_2940_pp1_iter2_reg);

assign or_ln196_fu_1581_p2 = (tmp_42_reg_3053 | icmp_ln196_reg_2940_pp1_iter2_reg);

assign p_Result_0_1_i_fu_860_p4 = {{p_Val2_s_fu_214[19:10]}};

assign p_Result_0_2_i_fu_1032_p4 = {{p_Val2_s_fu_214[29:20]}};

assign p_Result_24_0_1_i_fu_892_p4 = {{sub_ln68_2_fu_886_p2[11:4]}};

assign p_Result_24_0_2_i_fu_1064_p4 = {{sub_ln68_4_fu_1058_p2[11:4]}};

assign p_Result_24_0_i_fu_726_p4 = {{sub_ln68_fu_720_p2[11:4]}};

assign p_Result_25_0_1_i_fu_960_p4 = {{add_ln68_6_fu_943_p2[11:2]}};

assign p_Result_25_0_2_i_fu_1132_p4 = {{add_ln68_11_fu_1115_p2[11:2]}};

assign p_Result_25_0_i_fu_788_p4 = {{add_ln68_1_fu_771_p2[11:2]}};

assign p_Result_25_1_1_i_fu_2256_p4 = {{add_ln68_21_fu_2241_p2[11:2]}};

assign p_Result_25_1_2_i_fu_2555_p4 = {{add_ln68_26_fu_2540_p2[11:2]}};

assign p_Result_25_1_i_fu_1957_p4 = {{add_ln68_16_fu_1942_p2[11:2]}};

assign p_Result_28_0_1_i_fu_1012_p3 = {{tmp_44_fu_980_p3}, {trunc_ln647_2_fu_1008_p1}};

assign p_Result_28_0_2_i_fu_1184_p3 = {{tmp_47_fu_1152_p3}, {trunc_ln647_3_fu_1180_p1}};

assign p_Result_28_0_i_fu_840_p3 = {{tmp_41_fu_808_p3}, {trunc_ln647_1_fu_836_p1}};

assign p_Result_28_1_1_i_fu_2328_p3 = {{tmp_56_fu_2276_p3}, {trunc_ln647_5_fu_2324_p1}};

assign p_Result_28_1_2_i_fu_2627_p3 = {{tmp_61_fu_2575_p3}, {trunc_ln647_6_fu_2623_p1}};

assign p_Result_28_1_i_fu_2029_p3 = {{tmp_51_fu_1977_p3}, {trunc_ln647_4_fu_2025_p1}};

assign q_err_1st_0_0_V_1_fu_2162_p3 = ((icmp_ln196_reg_2940_pp1_iter2_reg[0:0] === 1'b1) ? q_err_1st_V_0_0_1_i_reg_511 : q_err_1st_0_0_V_fu_1534_p1);

assign q_err_1st_0_0_V_2_fu_2169_p3 = ((or_ln1054_fu_2149_p2[0:0] === 1'b1) ? q_err_1st_0_0_V_1_fu_2162_p3 : q_err_1st_0_0_V_fu_1534_p1);

assign q_err_1st_0_0_V_fu_1534_p1 = p_Result_28_0_i_reg_3047;

assign q_err_1st_1_0_V_1_fu_2461_p3 = ((icmp_ln196_reg_2940_pp1_iter2_reg[0:0] === 1'b1) ? q_err_1st_V_1_0_1_i_reg_499 : q_err_1st_1_0_V_fu_1699_p1);

assign q_err_1st_1_0_V_2_fu_2468_p3 = ((or_ln1054_1_fu_2448_p2[0:0] === 1'b1) ? q_err_1st_1_0_V_1_fu_2461_p3 : q_err_1st_1_0_V_fu_1699_p1);

assign q_err_1st_1_0_V_fu_1699_p1 = p_Result_28_0_1_i_reg_3081;

assign q_err_1st_2_0_V_1_fu_2760_p3 = ((icmp_ln196_reg_2940_pp1_iter2_reg[0:0] === 1'b1) ? q_err_1st_V_2_0_1_i_reg_487 : q_err_1st_2_0_V_fu_1859_p1);

assign q_err_1st_2_0_V_2_fu_2767_p3 = ((or_ln1054_2_fu_2747_p2[0:0] === 1'b1) ? q_err_1st_2_0_V_1_fu_2760_p3 : q_err_1st_2_0_V_fu_1859_p1);

assign q_err_1st_2_0_V_fu_1859_p1 = p_Result_28_0_2_i_reg_3115;

assign q_err_2nd_0_0_V_1_fu_2142_p3 = ((icmp_ln196_reg_2940_pp1_iter2_reg[0:0] === 1'b1) ? q_err_2nd_V_0_0_1_i_reg_475 : q_err_2nd_0_0_V_fu_2110_p1);

assign q_err_2nd_0_0_V_2_fu_2154_p3 = ((or_ln1054_fu_2149_p2[0:0] === 1'b1) ? q_err_2nd_0_0_V_1_fu_2142_p3 : q_err_2nd_0_0_V_fu_2110_p1);

assign q_err_2nd_0_0_V_fu_2110_p1 = p_Result_28_1_i_fu_2029_p3;

assign q_err_2nd_1_0_V_1_fu_2441_p3 = ((icmp_ln196_reg_2940_pp1_iter2_reg[0:0] === 1'b1) ? q_err_2nd_V_1_0_1_i_reg_463 : q_err_2nd_1_0_V_fu_2409_p1);

assign q_err_2nd_1_0_V_2_fu_2453_p3 = ((or_ln1054_1_fu_2448_p2[0:0] === 1'b1) ? q_err_2nd_1_0_V_1_fu_2441_p3 : q_err_2nd_1_0_V_fu_2409_p1);

assign q_err_2nd_1_0_V_fu_2409_p1 = p_Result_28_1_1_i_fu_2328_p3;

assign q_err_2nd_2_0_V_1_fu_2740_p3 = ((icmp_ln196_reg_2940_pp1_iter2_reg[0:0] === 1'b1) ? q_err_2nd_V_2_0_1_i_reg_451 : q_err_2nd_2_0_V_fu_2708_p1);

assign q_err_2nd_2_0_V_2_fu_2752_p3 = ((or_ln1054_2_fu_2747_p2[0:0] === 1'b1) ? q_err_2nd_2_0_V_1_fu_2740_p3 : q_err_2nd_2_0_V_fu_2708_p1);

assign q_err_2nd_2_0_V_fu_2708_p1 = p_Result_28_1_2_i_fu_2627_p3;

assign select_ln1054_10_fu_2503_p3 = ((or_ln1054_1_fu_2448_p2[0:0] === 1'b1) ? select_ln196_8_fu_2496_p3 : 8'd0);

assign select_ln1054_13_fu_2787_p3 = ((and_ln1054_11_fu_2781_p2[0:0] === 1'b1) ? add_ln647_29_fu_2605_p2 : 8'd255);

assign select_ln1054_14_fu_2802_p3 = ((or_ln1054_2_fu_2747_p2[0:0] === 1'b1) ? select_ln196_11_fu_2795_p3 : 8'd0);

assign select_ln1054_1_fu_1733_p3 = ((and_ln1054_3_fu_1727_p2[0:0] === 1'b1) ? add_ln647_25_fu_1599_p2 : 8'd255);

assign select_ln1054_2_fu_1893_p3 = ((and_ln1054_5_fu_1887_p2[0:0] === 1'b1) ? add_ln647_26_fu_1759_p2 : 8'd255);

assign select_ln1054_5_fu_2189_p3 = ((and_ln1054_7_fu_2183_p2[0:0] === 1'b1) ? add_ln647_27_fu_2007_p2 : 8'd255);

assign select_ln1054_6_fu_2204_p3 = ((or_ln1054_fu_2149_p2[0:0] === 1'b1) ? select_ln196_5_fu_2197_p3 : 8'd0);

assign select_ln1054_9_fu_2488_p3 = ((and_ln1054_9_fu_2482_p2[0:0] === 1'b1) ? add_ln647_28_fu_2306_p2 : 8'd255);

assign select_ln1054_fu_1573_p3 = ((and_ln1054_1_fu_1567_p2[0:0] === 1'b1) ? add_ln647_24_fu_1434_p2 : 8'd255);

assign select_ln129_fu_616_p3 = ((icmp_ln129_fu_600_p2[0:0] === 1'b1) ? col_index28_0_i_reg_523 : 15'd0);

assign select_ln196_11_fu_2795_p3 = ((icmp_ln196_reg_2940_pp1_iter2_reg[0:0] === 1'b1) ? 8'd0 : select_ln1054_13_fu_2787_p3);

assign select_ln196_1_fu_1745_p3 = ((or_ln196_1_fu_1741_p2[0:0] === 1'b1) ? 8'd0 : select_ln1054_1_fu_1733_p3);

assign select_ln196_2_fu_1905_p3 = ((or_ln196_2_fu_1901_p2[0:0] === 1'b1) ? 8'd0 : select_ln1054_2_fu_1893_p3);

assign select_ln196_5_fu_2197_p3 = ((icmp_ln196_reg_2940_pp1_iter2_reg[0:0] === 1'b1) ? 8'd0 : select_ln1054_5_fu_2189_p3);

assign select_ln196_8_fu_2496_p3 = ((icmp_ln196_reg_2940_pp1_iter2_reg[0:0] === 1'b1) ? 8'd0 : select_ln1054_9_fu_2488_p3);

assign select_ln196_fu_1585_p3 = ((or_ln196_fu_1581_p2[0:0] === 1'b1) ? 8'd0 : select_ln1054_fu_1573_p3);

assign sext_ln176_1_fu_2400_p1 = $signed(tmp_57_fu_2390_p4);

assign sext_ln176_2_fu_2699_p1 = $signed(tmp_62_fu_2689_p4);

assign sext_ln176_fu_2101_p1 = $signed(tmp_52_fu_2091_p4);

assign sext_ln177_fu_690_p1 = $signed(add_ln177_fu_685_p2);

assign sext_ln180_1_fu_1271_p0 = ap_sig_allocacmp_offset_prev_NPC_V_0_1;

assign sext_ln180_2_fu_1347_p0 = ap_sig_allocacmp_offset_prev_NPC_V_1_1;

assign sext_ln180_3_fu_1423_p0 = ap_sig_allocacmp_offset_prev_NPC_V_2_1;

assign sext_ln180_fu_581_p1 = in_col_loop_bound_reg_2844;

assign sext_ln215_2_fu_1967_p4 = {{add_ln68_31_fu_1937_p2[9:2]}};

assign sext_ln215_3_fu_2266_p4 = {{add_ln68_33_fu_2236_p2[9:2]}};

assign sext_ln215_4_fu_2565_p4 = {{add_ln68_35_fu_2535_p2[9:2]}};

assign sext_ln68_10_fu_1489_p1 = $signed(sub_ln68_1_fu_1483_p2);

assign sext_ln68_11_fu_1505_p1 = $signed(add_ln68_3_fu_1499_p2);

assign sext_ln68_12_fu_870_p1 = ap_phi_mux_q_err_2nd_V_1_0_1_i_phi_fu_467_p4;

assign sext_ln68_14_fu_902_p1 = offset_buffer_1_0_3_reg_2990;

assign sext_ln68_15_fu_1609_p1 = q_err_2nd_V_1_0_1_i_reg_463;

assign sext_ln68_16_fu_1613_p1 = q_err_2nd_V_1_0_1_i_reg_463;

assign sext_ln68_17_fu_1625_p1 = $signed(shl_ln68_4_fu_1617_p3);

assign sext_ln68_18_fu_909_p1 = $signed(p_Result_24_0_1_i_fu_892_p4);

assign sext_ln68_19_fu_1633_p1 = p_Result_28_0_1_i_reg_3081;

assign sext_ln68_1_fu_736_p1 = offset_buffer_0_0_3_reg_2980;

assign sext_ln68_20_fu_1644_p1 = $signed(shl_ln68_5_fu_1636_p4);

assign sext_ln68_21_fu_939_p1 = $signed(add_ln68_5_fu_933_p2);

assign sext_ln68_22_fu_1629_p1 = q_err_1st_V_1_0_1_i_reg_499;

assign sext_ln68_23_fu_1654_p1 = $signed(sub_ln68_3_fu_1648_p2);

assign sext_ln68_24_fu_1042_p1 = ap_phi_mux_q_err_2nd_V_2_0_1_i_phi_fu_455_p4;

assign sext_ln68_25_fu_1670_p1 = $signed(add_ln68_8_fu_1664_p2);

assign sext_ln68_27_fu_1769_p1 = q_err_2nd_V_2_0_1_i_reg_451;

assign sext_ln68_28_fu_1773_p1 = q_err_2nd_V_2_0_1_i_reg_451;

assign sext_ln68_29_fu_1785_p1 = $signed(shl_ln68_7_fu_1777_p3);

assign sext_ln68_2_fu_743_p1 = $signed(p_Result_24_0_i_fu_726_p4);

assign sext_ln68_30_fu_1074_p1 = offset_buffer_2_0_3_reg_3000;

assign sext_ln68_31_fu_1793_p1 = p_Result_28_0_2_i_reg_3115;

assign sext_ln68_32_fu_1804_p1 = $signed(shl_ln68_8_fu_1796_p4);

assign sext_ln68_33_fu_1081_p1 = $signed(p_Result_24_0_2_i_fu_1064_p4);

assign sext_ln68_34_fu_1111_p1 = $signed(add_ln68_10_fu_1105_p2);

assign sext_ln68_35_fu_1789_p1 = q_err_1st_V_2_0_1_i_reg_487;

assign sext_ln68_36_fu_1213_p1 = p_Result_28_0_i_fu_840_p3;

assign sext_ln68_37_fu_1227_p1 = $signed(shl_ln68_9_fu_1217_p4);

assign sext_ln68_38_fu_1814_p1 = $signed(sub_ln68_5_fu_1808_p2);

assign sext_ln68_39_fu_1830_p1 = $signed(add_ln68_13_fu_1824_p2);

assign sext_ln68_3_fu_1444_p1 = q_err_2nd_V_0_0_1_i_reg_475;

assign sext_ln68_41_fu_2043_p1 = $signed(add_ln68_17_fu_2037_p2);

assign sext_ln68_42_fu_2047_p1 = p_Result_28_1_i_fu_2029_p3;

assign sext_ln68_43_fu_2061_p1 = $signed(shl_ln68_s_fu_2051_p4);

assign sext_ln68_44_fu_2071_p1 = $signed(sub_ln68_7_fu_2065_p2);

assign sext_ln68_45_fu_2081_p1 = $signed(add_ln68_18_fu_2075_p2);

assign sext_ln68_46_fu_1913_p1 = offset_buffer_0_1_3_reg_3134;

assign sext_ln68_47_fu_1919_p1 = $signed(tmp_50_reg_3139);

assign sext_ln68_48_fu_1289_p1 = p_Result_28_0_1_i_fu_1012_p3;

assign sext_ln68_49_fu_1303_p1 = $signed(shl_ln68_10_fu_1293_p4);

assign sext_ln68_4_fu_1448_p1 = q_err_2nd_V_0_0_1_i_reg_475;

assign sext_ln68_50_fu_1928_p1 = add_ln68_15_fu_1922_p2;

assign sext_ln68_52_fu_2212_p1 = offset_buffer_1_1_3_reg_3166;

assign sext_ln68_53_fu_2342_p1 = $signed(add_ln68_22_fu_2336_p2);

assign sext_ln68_54_fu_2346_p1 = p_Result_28_1_1_i_fu_2328_p3;

assign sext_ln68_55_fu_2360_p1 = $signed(shl_ln68_11_fu_2350_p4);

assign sext_ln68_56_fu_2370_p1 = $signed(sub_ln68_9_fu_2364_p2);

assign sext_ln68_57_fu_2380_p1 = $signed(add_ln68_23_fu_2374_p2);

assign sext_ln68_58_fu_2218_p1 = $signed(tmp_55_reg_3171);

assign sext_ln68_59_fu_2227_p1 = add_ln68_20_fu_2221_p2;

assign sext_ln68_5_fu_1460_p1 = $signed(shl_ln68_1_fu_1452_p3);

assign sext_ln68_60_fu_1365_p1 = p_Result_28_0_2_i_fu_1184_p3;

assign sext_ln68_61_fu_1379_p1 = $signed(shl_ln68_12_fu_1369_p4);

assign sext_ln68_63_fu_2511_p1 = offset_buffer_2_1_3_reg_3198;

assign sext_ln68_64_fu_2517_p1 = $signed(tmp_60_reg_3203);

assign sext_ln68_65_fu_2641_p1 = $signed(add_ln68_27_fu_2635_p2);

assign sext_ln68_66_fu_2645_p1 = p_Result_28_1_2_i_fu_2627_p3;

assign sext_ln68_67_fu_2659_p1 = $signed(shl_ln68_13_fu_2649_p4);

assign sext_ln68_68_fu_2669_p1 = $signed(sub_ln68_11_fu_2663_p2);

assign sext_ln68_69_fu_2679_p1 = $signed(add_ln68_28_fu_2673_p2);

assign sext_ln68_6_fu_767_p1 = $signed(add_ln68_fu_761_p2);

assign sext_ln68_70_fu_2526_p1 = add_ln68_25_fu_2520_p2;

assign sext_ln68_7_fu_1468_p1 = p_Result_28_0_i_reg_3047;

assign sext_ln68_8_fu_1479_p1 = $signed(shl_ln68_2_fu_1471_p4);

assign sext_ln68_9_fu_1464_p1 = q_err_1st_V_0_0_1_i_reg_511;

assign sext_ln68_fu_704_p1 = ap_phi_mux_q_err_2nd_V_0_0_1_i_phi_fu_479_p4;

assign shl_ln68_10_fu_1293_p4 = {{{tmp_44_fu_980_p3}, {trunc_ln647_2_fu_1008_p1}}, {3'd0}};

assign shl_ln68_11_fu_2350_p4 = {{{tmp_56_fu_2276_p3}, {trunc_ln647_5_fu_2324_p1}}, {2'd0}};

assign shl_ln68_12_fu_1369_p4 = {{{tmp_47_fu_1152_p3}, {trunc_ln647_3_fu_1180_p1}}, {3'd0}};

assign shl_ln68_13_fu_2649_p4 = {{{tmp_61_fu_2575_p3}, {trunc_ln647_6_fu_2623_p1}}, {2'd0}};

assign shl_ln68_1_fu_1452_p3 = {{q_err_2nd_V_0_0_1_i_reg_475}, {2'd0}};

assign shl_ln68_2_fu_1471_p4 = {{{tmp_41_reg_3030}, {trunc_ln647_1_reg_3042}}, {2'd0}};

assign shl_ln68_3_fu_878_p3 = {{trunc_ln68_6_fu_874_p1}, {3'd0}};

assign shl_ln68_4_fu_1617_p3 = {{q_err_2nd_V_1_0_1_i_reg_463}, {2'd0}};

assign shl_ln68_5_fu_1636_p4 = {{{tmp_44_reg_3064}, {trunc_ln647_2_reg_3076}}, {2'd0}};

assign shl_ln68_6_fu_1050_p3 = {{trunc_ln68_11_fu_1046_p1}, {3'd0}};

assign shl_ln68_7_fu_1777_p3 = {{q_err_2nd_V_2_0_1_i_reg_451}, {2'd0}};

assign shl_ln68_8_fu_1796_p4 = {{{tmp_47_reg_3098}, {trunc_ln647_3_reg_3110}}, {2'd0}};

assign shl_ln68_9_fu_1217_p4 = {{{tmp_41_fu_808_p3}, {trunc_ln647_1_fu_836_p1}}, {3'd0}};

assign shl_ln68_s_fu_2051_p4 = {{{tmp_51_fu_1977_p3}, {trunc_ln647_4_fu_2025_p1}}, {2'd0}};

assign shl_ln_fu_712_p3 = {{trunc_ln68_fu_708_p1}, {3'd0}};

assign stream_out_data_V_V_din = {{{{{{select_ln1054_14_fu_2802_p3}, {select_ln1054_10_fu_2503_p3}}, {select_ln1054_6_fu_2204_p3}}, {select_ln196_2_fu_1905_p3}}, {select_ln196_1_fu_1745_p3}}, {select_ln196_fu_1585_p3}};

assign sub_ln68_10_fu_1383_p2 = ($signed(sext_ln68_61_fu_1379_p1) - $signed(sext_ln68_60_fu_1365_p1));

assign sub_ln68_11_fu_2663_p2 = ($signed(sext_ln68_67_fu_2659_p1) - $signed(sext_ln68_66_fu_2645_p1));

assign sub_ln68_1_fu_1483_p2 = ($signed(sext_ln68_8_fu_1479_p1) - $signed(sext_ln68_7_fu_1468_p1));

assign sub_ln68_2_fu_886_p2 = ($signed(shl_ln68_3_fu_878_p3) - $signed(sext_ln68_12_fu_870_p1));

assign sub_ln68_3_fu_1648_p2 = ($signed(sext_ln68_20_fu_1644_p1) - $signed(sext_ln68_19_fu_1633_p1));

assign sub_ln68_4_fu_1058_p2 = ($signed(shl_ln68_6_fu_1050_p3) - $signed(sext_ln68_24_fu_1042_p1));

assign sub_ln68_5_fu_1808_p2 = ($signed(sext_ln68_32_fu_1804_p1) - $signed(sext_ln68_31_fu_1793_p1));

assign sub_ln68_6_fu_1231_p2 = ($signed(sext_ln68_37_fu_1227_p1) - $signed(sext_ln68_36_fu_1213_p1));

assign sub_ln68_7_fu_2065_p2 = ($signed(sext_ln68_43_fu_2061_p1) - $signed(sext_ln68_42_fu_2047_p1));

assign sub_ln68_8_fu_1307_p2 = ($signed(sext_ln68_49_fu_1303_p1) - $signed(sext_ln68_48_fu_1289_p1));

assign sub_ln68_9_fu_2364_p2 = ($signed(sext_ln68_55_fu_2360_p1) - $signed(sext_ln68_54_fu_2346_p1));

assign sub_ln68_fu_720_p2 = ($signed(shl_ln_fu_712_p3) - $signed(sext_ln68_fu_704_p1));

assign tmp_13_fu_1680_p4 = {{add_ln68_9_fu_1674_p2[12:4]}};

assign tmp_15_fu_1840_p4 = {{add_ln68_14_fu_1834_p2[12:4]}};

assign tmp_16_fu_1993_p4 = {{add_ln68_16_fu_1942_p2[10:2]}};

assign tmp_17_fu_2292_p4 = {{add_ln68_21_fu_2241_p2[10:2]}};

assign tmp_18_fu_2591_p4 = {{add_ln68_26_fu_2540_p2[10:2]}};

assign tmp_41_fu_808_p3 = add_ln647_1_fu_783_p2[32'd1];

assign tmp_43_fu_1547_p3 = add_ln647_2_fu_1439_p2[32'd8];

assign tmp_44_fu_980_p3 = add_ln647_5_fu_955_p2[32'd1];

assign tmp_46_fu_1707_p3 = add_ln647_6_fu_1604_p2[32'd8];

assign tmp_47_fu_1152_p3 = add_ln647_9_fu_1127_p2[32'd1];

assign tmp_49_fu_1867_p3 = add_ln647_10_fu_1764_p2[32'd8];

assign tmp_51_fu_1977_p3 = add_ln647_13_fu_1952_p2[32'd1];

assign tmp_52_fu_2091_p4 = {{add_ln68_19_fu_2085_p2[10:4]}};

assign tmp_53_fu_2114_p3 = add_ln647_15_fu_2019_p2[32'd9];

assign tmp_54_fu_2128_p3 = add_ln647_14_fu_2013_p2[32'd8];

assign tmp_56_fu_2276_p3 = add_ln647_17_fu_2251_p2[32'd1];

assign tmp_57_fu_2390_p4 = {{add_ln68_24_fu_2384_p2[10:4]}};

assign tmp_58_fu_2413_p3 = add_ln647_19_fu_2318_p2[32'd9];

assign tmp_59_fu_2427_p3 = add_ln647_18_fu_2312_p2[32'd8];

assign tmp_61_fu_2575_p3 = add_ln647_21_fu_2550_p2[32'd1];

assign tmp_62_fu_2689_p4 = {{add_ln68_29_fu_2683_p2[10:4]}};

assign tmp_63_fu_2712_p3 = add_ln647_23_fu_2617_p2[32'd9];

assign tmp_64_fu_2726_p3 = add_ln647_22_fu_2611_p2[32'd8];

assign tmp_s_fu_1515_p4 = {{add_ln68_4_fu_1509_p2[12:4]}};

assign trunc_ln647_1_fu_836_p1 = add_ln68_1_fu_771_p2[1:0];

assign trunc_ln647_2_fu_1008_p1 = add_ln68_6_fu_943_p2[1:0];

assign trunc_ln647_3_fu_1180_p1 = add_ln68_11_fu_1115_p2[1:0];

assign trunc_ln647_4_fu_2025_p1 = add_ln68_30_fu_1932_p2[1:0];

assign trunc_ln647_5_fu_2324_p1 = add_ln68_32_fu_2231_p2[1:0];

assign trunc_ln647_6_fu_2623_p1 = add_ln68_34_fu_2530_p2[1:0];

assign trunc_ln647_fu_700_p1 = p_Val2_s_fu_214[9:0];

assign trunc_ln68_11_fu_1046_p1 = ap_phi_mux_q_err_2nd_V_2_0_1_i_phi_fu_455_p4[8:0];

assign trunc_ln68_14_fu_674_p0 = offset_buffer_2_0_s_q0;

assign trunc_ln68_14_fu_674_p1 = trunc_ln68_14_fu_674_p0[1:0];

assign trunc_ln68_17_fu_1247_p0 = offset_buffer_0_1_s_q0;

assign trunc_ln68_17_fu_1247_p1 = trunc_ln68_17_fu_1247_p0[1:0];

assign trunc_ln68_18_fu_1323_p0 = offset_buffer_1_1_s_q0;

assign trunc_ln68_18_fu_1323_p1 = trunc_ln68_18_fu_1323_p0[1:0];

assign trunc_ln68_19_fu_1399_p0 = offset_buffer_2_1_s_q0;

assign trunc_ln68_19_fu_1399_p1 = trunc_ln68_19_fu_1399_p0[1:0];

assign trunc_ln68_1_fu_666_p0 = offset_buffer_0_0_s_q0;

assign trunc_ln68_1_fu_666_p1 = trunc_ln68_1_fu_666_p0[1:0];

assign trunc_ln68_2_fu_751_p4 = {{sub_ln68_fu_720_p2[5:4]}};

assign trunc_ln68_3_fu_747_p1 = p_Val2_s_fu_214[1:0];

assign trunc_ln68_4_fu_913_p4 = {{p_Val2_s_fu_214[11:10]}};

assign trunc_ln68_5_fu_923_p4 = {{sub_ln68_2_fu_886_p2[5:4]}};

assign trunc_ln68_6_fu_874_p1 = ap_phi_mux_q_err_2nd_V_1_0_1_i_phi_fu_467_p4[8:0];

assign trunc_ln68_7_fu_1085_p4 = {{p_Val2_s_fu_214[21:20]}};

assign trunc_ln68_8_fu_1095_p4 = {{sub_ln68_4_fu_1058_p2[5:4]}};

assign trunc_ln68_9_fu_670_p0 = offset_buffer_1_0_s_q0;

assign trunc_ln68_9_fu_670_p1 = trunc_ln68_9_fu_670_p0[1:0];

assign trunc_ln68_fu_708_p1 = ap_phi_mux_q_err_2nd_V_0_0_1_i_phi_fu_479_p4[8:0];

assign xor_ln1054_10_fu_2720_p2 = (tmp_63_fu_2712_p3 ^ 1'd1);

assign xor_ln1054_11_fu_2734_p2 = (tmp_64_fu_2726_p3 ^ 1'd1);

assign xor_ln1054_1_fu_1555_p2 = (tmp_43_fu_1547_p3 ^ 1'd1);

assign xor_ln1054_2_fu_1702_p2 = (tmp_45_reg_3087 ^ 1'd1);

assign xor_ln1054_3_fu_1715_p2 = (tmp_46_fu_1707_p3 ^ 1'd1);

assign xor_ln1054_4_fu_1862_p2 = (tmp_48_reg_3121 ^ 1'd1);

assign xor_ln1054_5_fu_1875_p2 = (tmp_49_fu_1867_p3 ^ 1'd1);

assign xor_ln1054_6_fu_2122_p2 = (tmp_53_fu_2114_p3 ^ 1'd1);

assign xor_ln1054_7_fu_2136_p2 = (tmp_54_fu_2128_p3 ^ 1'd1);

assign xor_ln1054_8_fu_2421_p2 = (tmp_58_fu_2413_p3 ^ 1'd1);

assign xor_ln1054_9_fu_2435_p2 = (tmp_59_fu_2427_p3 ^ 1'd1);

assign xor_ln1054_fu_1542_p2 = (tmp_42_reg_3053 ^ 1'd1);

assign xor_ln195_fu_1537_p2 = (icmp_ln196_reg_2940_pp1_iter2_reg ^ 1'd1);

assign zext_ln129_1_fu_624_p1 = select_ln129_fu_616_p3;

assign zext_ln129_fu_596_p1 = col_index28_0_i_reg_523;

assign zext_ln1353_10_fu_2587_p1 = tmp_61_fu_2575_p3;

assign zext_ln1353_11_fu_2601_p1 = tmp_61_fu_2575_p3;

assign zext_ln1353_1_fu_1431_p1 = tmp_41_reg_3030;

assign zext_ln1353_2_fu_988_p1 = tmp_44_fu_980_p3;

assign zext_ln1353_3_fu_1596_p1 = tmp_44_reg_3064;

assign zext_ln1353_4_fu_1160_p1 = tmp_47_fu_1152_p3;

assign zext_ln1353_5_fu_1756_p1 = tmp_47_reg_3098;

assign zext_ln1353_6_fu_1989_p1 = tmp_51_fu_1977_p3;

assign zext_ln1353_7_fu_2003_p1 = tmp_51_fu_1977_p3;

assign zext_ln1353_8_fu_2288_p1 = tmp_56_fu_2276_p3;

assign zext_ln1353_9_fu_2302_p1 = tmp_56_fu_2276_p3;

assign zext_ln1353_fu_816_p1 = tmp_41_fu_808_p3;

assign zext_ln136_fu_628_p1 = select_ln129_fu_616_p3;

assign zext_ln157_fu_637_p1 = select_ln129_fu_616_p3;

assign zext_ln647_1_fu_1593_p1 = tmp_44_reg_3064;

assign zext_ln647_2_fu_1753_p1 = tmp_47_reg_3098;

assign zext_ln647_3_fu_1985_p1 = tmp_51_fu_1977_p3;

assign zext_ln647_4_fu_2284_p1 = tmp_56_fu_2276_p3;

assign zext_ln647_5_fu_2583_p1 = tmp_61_fu_2575_p3;

assign zext_ln647_fu_1428_p1 = tmp_41_reg_3030;

assign zext_ln68_1_fu_905_p1 = p_Result_0_1_i_fu_860_p4;

assign zext_ln68_2_fu_1077_p1 = p_Result_0_2_i_fu_1032_p4;

assign zext_ln68_3_fu_1916_p1 = p_Result_1_i_reg_3127;

assign zext_ln68_4_fu_2215_p1 = p_Result_1_1_i_reg_3159;

assign zext_ln68_5_fu_2514_p1 = p_Result_1_2_i_reg_3191;

assign zext_ln68_fu_739_p1 = trunc_ln647_fu_700_p1;

assign zext_ln78_fu_534_p1 = stream_in_cols_dout;

assign zext_ln94_fu_571_p1 = col_index_0_i_reg_429;

always @ (posedge ap_clk) begin
    zext_ln129_1_reg_2920[15] <= 1'b0;
    zext_ln129_1_reg_2920_pp1_iter1_reg[15] <= 1'b0;
    zext_ln157_reg_2929[63:15] <= 49'b0000000000000000000000000000000000000000000000000;
end

endmodule //xf_QuatizationDither
