ASIC_IS_NODCE,FUNC_0
CAYMAN_RING_TYPE_CP1_INDEX,VAR_0
CAYMAN_RING_TYPE_CP2_INDEX,VAR_1
CAYMAN_RING_TYPE_DMA1_INDEX,VAR_2
CG_THERMAL_INT,VAR_3
CNTX_BUSY_INT_ENABLE,VAR_4
CNTX_EMPTY_INT_ENABLE,VAR_5
CP_INT_CNTL_RING0,VAR_6
CP_INT_CNTL_RING1,VAR_7
CP_INT_CNTL_RING2,VAR_8
DC_HPDx_INT_CONTROL,FUNC_1
DC_HPDx_INT_EN,VAR_9
DC_HPDx_RX_INT_EN,VAR_10
DMA0_REGISTER_OFFSET,VAR_11
DMA1_REGISTER_OFFSET,VAR_12
DMA_CNTL,VAR_13
DRM_DEBUG,FUNC_2
EINVAL,VAR_14
GRBM_INT_CNTL,VAR_15
GRPH_INT_CONTROL,VAR_16
GRPH_PFLIP_INT_MASK,VAR_17
INT_MASK,VAR_18
R600_RING_TYPE_DMA_INDEX,VAR_19
RADEON_RING_TYPE_GFX_INDEX,VAR_20
RREG32,FUNC_3
SRBM_STATUS,VAR_21
THERM_INT_MASK_HIGH,VAR_22
THERM_INT_MASK_LOW,VAR_23
TIME_STAMP_INT_ENABLE,VAR_24
TRAP_ENABLE,VAR_25
VBLANK_INT_MASK,VAR_26
WARN,FUNC_4
WREG32,FUNC_5
atomic_read,FUNC_6
crtc_offsets,VAR_27
radeon_irq_kms_set_irq_n_enabled,FUNC_7
si_disable_interrupt_state,FUNC_8
si_disable_interrupts,FUNC_9
si_irq_set,FUNC_10
rdev,VAR_28
i,VAR_29
cp_int_cntl,VAR_30
cp_int_cntl1,VAR_31
cp_int_cntl2,VAR_32
grbm_int_cntl,VAR_33
dma_cntl,VAR_34
dma_cntl1,VAR_35
thermal_int,VAR_36
