<h1 id="Design/VerificationStatus01/30/2017-DCE:">DCE:</h1><ul><li>RTL<ul><li>DTR error bugs fixes pending </li><li>Compile issues with nSets=1 </li><li>security bit addition with resiliency pending </li><li>timming fixes -77ps </li></ul></li><li>Verification<ul><li>DTR error one signature </li><li>ACHL coverage is done </li><li>Regression <ul><li>Will enable all features including CSR, power management and interrupt test cases EOD today  </li></ul></li><li>Code coverage after regression is up</li><li>Functional coverage will be brought up next week</li><li>performance testing pending</li></ul></li></ul><h1 id="Design/VerificationStatus01/30/2017-CCP:">CCP: </h1><ul><li>RTL<ul><li>made port changes </li></ul></li><li>Verification<ul><li>working on port change support in TB ETA 01/31</li><li>regression at 60%<ul><li>will clean up after the port changes are in </li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus01/30/2017-DMI:">DMI:</h1><ul><li>Verification<ul><li>Regression does not include errors, CSR and power management </li><li>98% without CCP <ul><li>three checker issues </li></ul></li><li>33% with CCP <ul><li>x assertion bucket</li><li>AXI protocol violation</li><li>other buckets in debug  </li></ul></li></ul></li><li>RTL<ul><li>Port changes for CCP pending </li><li>timing was at -500ps (RTT to AXI path)</li></ul></li></ul><h1 id="Design/VerificationStatus01/30/2017-AIU:">AIU:</h1><ul><li>RTL<br/><ul><li>No timing issues so far</li><li>clarify CONC-2347 and clean up old IO cache big stuff. </li><li>will close other two clarifications CONC-2550,and CONC-2522 </li></ul></li><li>Verification<br/><ul><li>Regressions 100% pass rate</li><li>Code and functional coverage closure this week <ul><li>code coverage; Line 93%; Condition 75%</li><li>functional coverage 73%</li></ul></li></ul></li></ul><h1 id="Design/VerificationStatus01/30/2017-NCB:">NCB:</h1><ul><li>RTL<ul><li>Bug fixes</li><li>Read bandwidth issues </li><li>Code review<ul><li>Found mutiple area and timing issues </li></ul></li></ul></li><li>Verification<ul><li>200 transactions without partial 14 fails 46 pass <br/><br/></li></ul></li></ul><h1 id="Design/VerificationStatus01/30/2017-System">System</h1><ul><li>RTL<ul><li>Clock changes with multiple clocks released</li><li>Hurry signal clean up pending</li><li>Lint license issues we only have one license, Might want to get one more peak license   </li></ul></li><li>verification</li></ul><p> </p>