{"Source Block": ["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx.v@86:108@HdlStmIf", "end\n\ngenerate\ngenvar lane;\ngenvar i;\nif (REGISTER_INPUTS > 0) begin\n  reg                                     patternalign_en_r;\n  reg [NUM_LANES*DATA_PATH_WIDTH*10-1:0]  data_r;\n  always @(posedge clk) begin\n    patternalign_en_r <= patternalign_en;\n    data_r  <= data;\n  end\n  assign patternalign_en_s = patternalign_en_r;\n  assign data_s = data_r;\nend else begin\n  assign patternalign_en_s = patternalign_en;\n  assign data_s = data;\nend\n\nfor (lane = 0; lane < NUM_LANES; lane = lane + 1) begin: gen_lane\n\n  jesd204_pattern_align #(\n    .DATA_PATH_WIDTH(DATA_PATH_WIDTH)\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[91, "if (REGISTER_INPUTS > 0) begin\n"], [92, "  reg                                     patternalign_en_r;\n"], [93, "  reg [NUM_LANES*DATA_PATH_WIDTH*10-1:0]  data_r;\n"], [95, "    patternalign_en_r <= patternalign_en;\n"], [96, "    data_r  <= data;\n"], [98, "  assign patternalign_en_s = patternalign_en_r;\n"], [99, "  assign data_s = data_r;\n"], [100, "end else begin\n"], [101, "  assign patternalign_en_s = patternalign_en;\n"], [102, "  assign data_s = data;\n"], [103, "end\n"]], "Add": [[96, "    char <= char_s;\n"], [96, "    charisk <= charisk_s;\n"], [96, "    notintable <= notintable_s;\n"], [96, "    disperr <= disperr_s;\n"]]}}