<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>third_party/ti/cc26xxware/inc/hw_udma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">CLI and NCP Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_44f42edf5dd23d4deca0321224e9ce90.html">third_party</a></li><li class="navelem"><a class="el" href="dir_b6fe208a7a21be315c3bff71fe2aa296.html">ti</a></li><li class="navelem"><a class="el" href="dir_0f87a7e18e8ebfd6e62490fd1e1c0c84.html">cc26xxware</a></li><li class="navelem"><a class="el" href="dir_55f3f6d3cea898fdc8055b789ade61d3.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_udma.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__udma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_udma_h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        2016-03-14 09:20:59 +0100 (Mon, 14 Mar 2016)</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       45924</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">* Copyright (c) 2015 - 2016, Texas Instruments Incorporated</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">* All rights reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">* Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">* modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">* 1) Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">* 2) Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">* 3) Neither the name of the ORGANIZATION nor the names of its contributors may</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    be used to endorse or promote products derived from this software without</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    specific prior written permission.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">* POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __HW_UDMA_H__</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __HW_UDMA_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// This section defines the register offsets of</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// UDMA component</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// Status</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#acdd204e3aae3a0f2d7f0249db6cddacc">   47</a></span>&#160;<span class="preprocessor">#define UDMA_O_STATUS                                               0x00000000</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// Configuration</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a9cf0a2b0309c2cedc09619d99e70b585">   50</a></span>&#160;<span class="preprocessor">#define UDMA_O_CFG                                                  0x00000004</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// Channel Control Data Base Pointer</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ac1de2873193cbd0740ae1ae3a7e5d29e">   53</a></span>&#160;<span class="preprocessor">#define UDMA_O_CTRL                                                 0x00000008</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">// Channel Alternate Control Data Base Pointer</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a8381342a07b450b0cb8fe741a74df9ae">   56</a></span>&#160;<span class="preprocessor">#define UDMA_O_ALTCTRL                                              0x0000000C</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// Channel Wait On Request Status</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a3e715031ce57a0aeacb98fb3f803c38e">   59</a></span>&#160;<span class="preprocessor">#define UDMA_O_WAITONREQ                                            0x00000010</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">// Channel Software Request</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aaaaceb7c68b584f2ed281c75a8832ebf">   62</a></span>&#160;<span class="preprocessor">#define UDMA_O_SOFTREQ                                              0x00000014</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// Channel Set UseBurst</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ac69cb2a5686f7845c765694cd8fc6a66">   65</a></span>&#160;<span class="preprocessor">#define UDMA_O_SETBURST                                             0x00000018</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// Channel Clear UseBurst</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a37eea6950c63880962bda329714cf90a">   68</a></span>&#160;<span class="preprocessor">#define UDMA_O_CLEARBURST                                           0x0000001C</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">// Channel Set Request Mask</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aac7f57121c0f2e1cb2293b74b6ca50f4">   71</a></span>&#160;<span class="preprocessor">#define UDMA_O_SETREQMASK                                           0x00000020</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// Clear Channel Request Mask</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a35bbe11c8481f17ddbd034785f0a1fc8">   74</a></span>&#160;<span class="preprocessor">#define UDMA_O_CLEARREQMASK                                         0x00000024</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">// Set Channel Enable</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a4a4fae91eb69a8fbca9bf76932e099af">   77</a></span>&#160;<span class="preprocessor">#define UDMA_O_SETCHANNELEN                                         0x00000028</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// Clear Channel Enable</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#afe5f4f0344252a3666f17767ee2f6836">   80</a></span>&#160;<span class="preprocessor">#define UDMA_O_CLEARCHANNELEN                                       0x0000002C</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">// Channel Set Primary-Alternate</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a9aa5da525e873a77c14b28de5b2e2fed">   83</a></span>&#160;<span class="preprocessor">#define UDMA_O_SETCHNLPRIALT                                        0x00000030</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">// Channel Clear Primary-Alternate</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ad39f590d8418e20308d9b6fa615980ec">   86</a></span>&#160;<span class="preprocessor">#define UDMA_O_CLEARCHNLPRIALT                                      0x00000034</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">// Set Channel Priority</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a6ce946ac228226b4b1b4a99b914afe40">   89</a></span>&#160;<span class="preprocessor">#define UDMA_O_SETCHNLPRIORITY                                      0x00000038</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">// Clear Channel Priority</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a6130fc9ed669302edf9ce1597bad8a0f">   92</a></span>&#160;<span class="preprocessor">#define UDMA_O_CLEARCHNLPRIORITY                                    0x0000003C</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">// Error Status and Clear</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a34788a2067b00fb2364ca4a0e2bb2cbb">   95</a></span>&#160;<span class="preprocessor">#define UDMA_O_ERROR                                                0x0000004C</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">// Channel Request Done</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a28a6f3403d3cdc4acd1f112cdf5a8361">   98</a></span>&#160;<span class="preprocessor">#define UDMA_O_REQDONE                                              0x00000504</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">// Channel Request Done Mask</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a086e034d942d1104e0886cd974252741">  101</a></span>&#160;<span class="preprocessor">#define UDMA_O_DONEMASK                                             0x00000520</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">// Register: UDMA_O_STATUS</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">// Field: [31:28] TEST</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">// 0x0: Controller does not include the integration test logic</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// 0x1: Controller includes the integration test logic</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">// 0x2: Undefined</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">// ...</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">// 0xF: Undefined</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a70ab70bceed614bbb66c0da5b5cb1cfe">  116</a></span>&#160;<span class="preprocessor">#define UDMA_STATUS_TEST_W                                                   4</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a81d817aadeb97cb5ceac8ad04419a45d">  117</a></span>&#160;<span class="preprocessor">#define UDMA_STATUS_TEST_M                                          0xF0000000</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aaa6ea53f9ad1d5ebcc00cb2e4aeeba15">  118</a></span>&#160;<span class="preprocessor">#define UDMA_STATUS_TEST_S                                                  28</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">// Field: [20:16] TOTALCHANNELS</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">// Register value returns number of available uDMA channels minus one. For</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">// example a read out value of:</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">// 0x00: Show that the controller is configured to use 1 uDMA channel</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">// 0x01: Shows that the controller is configured to use 2 uDMA channels</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">// ...</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">// 0x1F: Shows that the controller is configured to use 32 uDMA channels</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">// (32-1=31=0x1F)</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a8f84b4ea0df70fa869fb715674f5372d">  130</a></span>&#160;<span class="preprocessor">#define UDMA_STATUS_TOTALCHANNELS_W                                          5</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a3bb31aa8c769997a6203013f2c35cce1">  131</a></span>&#160;<span class="preprocessor">#define UDMA_STATUS_TOTALCHANNELS_M                                 0x001F0000</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a04488a10f85cc754befe4d9486c3aaba">  132</a></span>&#160;<span class="preprocessor">#define UDMA_STATUS_TOTALCHANNELS_S                                         16</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">// Field:   [7:4] STATE</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">// Current state of the control state machine. State can be one of the</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">// following:</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">// 0x0: Idle</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">// 0x1: Reading channel controller data</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">// 0x2: Reading source data end pointer</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">// 0x3: Reading destination data end pointer</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">// 0x4: Reading source data</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">// 0x5: Writing destination data</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">// 0x6: Waiting for uDMA request to clear</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">// 0x7: Writing channel controller data</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">// 0x8: Stalled</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">// 0x9: Done</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">// 0xA: Peripheral scatter-gather transition</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">// 0xB: Undefined</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">// ...</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">// 0xF: Undefined.</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a450fbbbc6d5362e65514c5ed901e9a64">  153</a></span>&#160;<span class="preprocessor">#define UDMA_STATUS_STATE_W                                                  4</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aeb58dc60ff70077a8f747c65a2a58b8a">  154</a></span>&#160;<span class="preprocessor">#define UDMA_STATUS_STATE_M                                         0x000000F0</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a80fee23bc3196636fd86aa72f88e3a1a">  155</a></span>&#160;<span class="preprocessor">#define UDMA_STATUS_STATE_S                                                  4</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">// Field:     [0] MASTERENABLE</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">// Shows the enable status of the controller as configured by CFG.MASTERENABLE:</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">// 0: Controller is disabled</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">// 1: Controller is enabled</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a2d4bcd1faecc2969df119d75dbe740dd">  163</a></span>&#160;<span class="preprocessor">#define UDMA_STATUS_MASTERENABLE                                    0x00000001</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ae510a57e63faa7f2f90205b1a55a1966">  164</a></span>&#160;<span class="preprocessor">#define UDMA_STATUS_MASTERENABLE_BITN                                        0</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a9b221e96e3ad8e3323278ae4e0f9bf77">  165</a></span>&#160;<span class="preprocessor">#define UDMA_STATUS_MASTERENABLE_M                                  0x00000001</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a85df236ad937c7ec88e8b8cf7e83c73c">  166</a></span>&#160;<span class="preprocessor">#define UDMA_STATUS_MASTERENABLE_S                                           0</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">// Register: UDMA_O_CFG</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">// Field:   [7:5] PRTOCTRL</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">// Sets the AHB-Lite bus protocol protection state by controlling the AHB</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">// signal HProt[3:1] as follows:</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">// Bit [7] Controls HProt[3] to indicate if a cacheable access is occurring.</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">// Bit [6] Controls HProt[2] to indicate if a bufferable access is occurring.</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">// Bit [5] Controls HProt[1] to indicate if a privileged access is occurring.</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">// When bit [n] = 1 then the corresponding HProt bit is high.</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">// When bit [n] = 0 then the corresponding HProt bit is low.</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">// This field controls HProt[3:1] signal for all transactions initiated by uDMA</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">// except two transactions below:</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">// - the read from the address indicated by source address pointer</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">// - the write to the address indicated by destination address pointer</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">// HProt[3:1] for these two exceptions can be controlled by dedicated fields in</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">// the channel configutation descriptor.</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#acb4b59c1a35153d4a1e8e5c441dcdf53">  191</a></span>&#160;<span class="preprocessor">#define UDMA_CFG_PRTOCTRL_W                                                  3</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a4d31e9b59d972b2c5e402477e2e6da00">  192</a></span>&#160;<span class="preprocessor">#define UDMA_CFG_PRTOCTRL_M                                         0x000000E0</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a0d9aa79997085908b82bea1f5be3698e">  193</a></span>&#160;<span class="preprocessor">#define UDMA_CFG_PRTOCTRL_S                                                  5</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">// Field:     [0] MASTERENABLE</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">// Enables the controller:</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">// 0: Disables the controller</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">// 1: Enables the controller</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a8da2b5f812112ec815adeec6b588395e">  201</a></span>&#160;<span class="preprocessor">#define UDMA_CFG_MASTERENABLE                                       0x00000001</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aa0364746b2685cf6999d4140fb748ee1">  202</a></span>&#160;<span class="preprocessor">#define UDMA_CFG_MASTERENABLE_BITN                                           0</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a4ed81675ba91b361c412103c0f781c3a">  203</a></span>&#160;<span class="preprocessor">#define UDMA_CFG_MASTERENABLE_M                                     0x00000001</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a35411854d6f05c39e5322d6b10bbbc8d">  204</a></span>&#160;<span class="preprocessor">#define UDMA_CFG_MASTERENABLE_S                                              0</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">// Register: UDMA_O_CTRL</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">// Field: [31:10] BASEPTR</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">// This register point to the base address for the primary data structures of</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">// each DMA channel. This is not stored in module, but in system memory, thus</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">// space must be allocated for this usage when DMA is in usage</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a86c65b287064dc8136814eb80c518655">  216</a></span>&#160;<span class="preprocessor">#define UDMA_CTRL_BASEPTR_W                                                 22</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a24cba1e86ea7a90c52c5e5322053f437">  217</a></span>&#160;<span class="preprocessor">#define UDMA_CTRL_BASEPTR_M                                         0xFFFFFC00</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a729ec7f2e5a9ed18e1e9b07b8b7e0445">  218</a></span>&#160;<span class="preprocessor">#define UDMA_CTRL_BASEPTR_S                                                 10</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">// Register: UDMA_O_ALTCTRL</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">// Field:  [31:0] BASEPTR</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">// This register shows the base address for the alternate data structures and</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">// is calculated by module, thus read only</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a0e9bc7d8d5780031539d5d2166355a4c">  229</a></span>&#160;<span class="preprocessor">#define UDMA_ALTCTRL_BASEPTR_W                                              32</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ad1c6b4451ecd3dee571b2de1329d5454">  230</a></span>&#160;<span class="preprocessor">#define UDMA_ALTCTRL_BASEPTR_M                                      0xFFFFFFFF</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a211c59dd8181d2a6d3230044aac197d4">  231</a></span>&#160;<span class="preprocessor">#define UDMA_ALTCTRL_BASEPTR_S                                               0</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">// Register: UDMA_O_WAITONREQ</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">// Field:  [31:0] CHNLSTATUS</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">// Channel wait on request status:</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">// Bit [Ch] = 0: Once uDMA receives a single or burst request on channel Ch,</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">// this channel may come out of active state even if request is still present.</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">// Bit [Ch] = 1: Once uDMA receives a single or burst request on channel Ch, it</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">// keeps channel Ch in active state until the requests are deasserted. This</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">// handshake is necessary for channels where the requester is in an</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">// asynchronous domain or can run at slower clock speed than uDMA</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a94302d5f558a94ad40b83ba2fb1432e7">  248</a></span>&#160;<span class="preprocessor">#define UDMA_WAITONREQ_CHNLSTATUS_W                                         32</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ad78b121b2ab5edbf3fb5b9471902204a">  249</a></span>&#160;<span class="preprocessor">#define UDMA_WAITONREQ_CHNLSTATUS_M                                 0xFFFFFFFF</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a7f983d1d9e700e1aeef655f7586103c3">  250</a></span>&#160;<span class="preprocessor">#define UDMA_WAITONREQ_CHNLSTATUS_S                                          0</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">// Register: UDMA_O_SOFTREQ</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">// Field:  [31:0] CHNLS</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">// Set the appropriate bit to generate a software uDMA request on the</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">// corresponding uDMA channel</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">// Bit [Ch] = 0: Does not create a uDMA request for channel Ch</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">// Bit [Ch] = 1: Creates a uDMA request for channel Ch</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">// Writing to a bit where a uDMA channel is not implemented does not create a</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">// uDMA request for that channel</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#abeb55f14b53b0399b5e9aee80556f7b0">  267</a></span>&#160;<span class="preprocessor">#define UDMA_SOFTREQ_CHNLS_W                                                32</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#acad54e5f48405aecbf3cb8ff6e15ae09">  268</a></span>&#160;<span class="preprocessor">#define UDMA_SOFTREQ_CHNLS_M                                        0xFFFFFFFF</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ad1be92fec8fe288ac13d7bfd5f090758">  269</a></span>&#160;<span class="preprocessor">#define UDMA_SOFTREQ_CHNLS_S                                                 0</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">// Register: UDMA_O_SETBURST</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">// Field:  [31:0] CHNLS</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">// Returns the useburst status, or disables individual channels from generating</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">// single uDMA requests. The value R is the arbitration rate and stored in the</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">// controller data structure.</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">// Read as:</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">// Bit [Ch] = 0: uDMA channel Ch responds to both burst and single requests on</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">// channel C. The controller performs 2^R, or single, bus transfers.</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">// Bit [Ch] = 1: uDMA channel Ch does not respond to single transfer requests.</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">// The controller only responds to burst transfer requests and performs 2^R</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">// transfers.</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">// Write as:</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">// Bit [Ch] = 0: No effect. Use the CLEARBURST.CHNLS to set bit [Ch] to 0.</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">// Bit [Ch] = 1: Disables single transfer requests on channel Ch. The</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">// controller performs 2^R transfers for burst requests.</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">// Writing to a bit where a uDMA channel is not implemented has no effect</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a33ad7ae8b2a96561897653c2e866d378">  297</a></span>&#160;<span class="preprocessor">#define UDMA_SETBURST_CHNLS_W                                               32</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a338775e90cbfd3444b0bdd91a261baf9">  298</a></span>&#160;<span class="preprocessor">#define UDMA_SETBURST_CHNLS_M                                       0xFFFFFFFF</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a97c6092d45fdb2e0e241022eab651da1">  299</a></span>&#160;<span class="preprocessor">#define UDMA_SETBURST_CHNLS_S                                                0</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">// Register: UDMA_O_CLEARBURST</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">// Field:  [31:0] CHNLS</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">// Set the appropriate bit to enable single transfer requests.</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">// Write as:</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">// Bit [Ch] = 0: No effect. Use the SETBURST.CHNLS to disable single transfer</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">// requests.</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">// Bit [Ch] = 1: Enables single transfer requests on channel Ch.</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">// Writing to a bit where a DMA channel is not implemented has no effect.</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ac9f4527291ab92349fcae92a6ba3e0e8">  318</a></span>&#160;<span class="preprocessor">#define UDMA_CLEARBURST_CHNLS_W                                             32</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aad7c935fe6794705d98872f1cc31d961">  319</a></span>&#160;<span class="preprocessor">#define UDMA_CLEARBURST_CHNLS_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a8f30723dd55b2b57ba9cf2890bc1532b">  320</a></span>&#160;<span class="preprocessor">#define UDMA_CLEARBURST_CHNLS_S                                              0</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">// Register: UDMA_O_SETREQMASK</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">// Field:  [31:0] CHNLS</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">// Returns the burst and single request mask status, or disables the</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">// corresponding channel from generating uDMA requests.</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">// Read as:</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">// Bit [Ch] = 0: External requests are enabled for channel Ch.</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">// Bit [Ch] = 1: External requests are disabled for channel Ch.</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">// Write as:</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">// Bit [Ch] = 0: No effect. Use the CLEARREQMASK.CHNLS to enable uDMA requests.</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">// Bit [Ch] = 1: Disables uDMA burst request channel [C] and uDMA single</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">// request channel [C] input from generating uDMA requests.</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">// Writing to a bit where a uDMA channel is not implemented has no effect</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a4df41da9ac7595cabef5b6055d4924e3">  342</a></span>&#160;<span class="preprocessor">#define UDMA_SETREQMASK_CHNLS_W                                             32</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ac1c8749b46cd784f7bea20a39430eb7b">  343</a></span>&#160;<span class="preprocessor">#define UDMA_SETREQMASK_CHNLS_M                                     0xFFFFFFFF</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a03902374da5372d3c82f6a08e32a5cc8">  344</a></span>&#160;<span class="preprocessor">#define UDMA_SETREQMASK_CHNLS_S                                              0</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">// Register: UDMA_O_CLEARREQMASK</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">// Field:  [31:0] CHNLS</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">// Set the appropriate bit to enable DMA request for the channel.</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">// Write as:</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">// Bit [Ch] = 0: No effect. Use the SETREQMASK.CHNLS to disable channel C from</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">// generating requests.</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">// Bit [Ch] = 1: Enables channel [C] to generate DMA requests.</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">// Writing to a bit where a DMA channel is not implemented has no effect.</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a7c57664b74b9a11a035be864c1f457d7">  361</a></span>&#160;<span class="preprocessor">#define UDMA_CLEARREQMASK_CHNLS_W                                           32</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a438500df613980b292efad884ed634fa">  362</a></span>&#160;<span class="preprocessor">#define UDMA_CLEARREQMASK_CHNLS_M                                   0xFFFFFFFF</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a4d1b88bafe25051a26a828e94bd2ab45">  363</a></span>&#160;<span class="preprocessor">#define UDMA_CLEARREQMASK_CHNLS_S                                            0</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">// Register: UDMA_O_SETCHANNELEN</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">// Field:  [31:0] CHNLS</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">// Returns the enable status of the channels, or enables the corresponding</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">// channels.</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">// Read as:</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">// Bit [Ch] = 0: Channel Ch is disabled.</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">// Bit [Ch] = 1: Channel Ch is enabled.</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">// Write as:</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">// Bit [Ch] = 0: No effect. Use the CLEARCHANNELEN.CHNLS to disable a channel</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">// Bit [Ch] = 1: Enables channel Ch</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">// Writing to a bit where a DMA channel is not implemented has no effect</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a7f260db176718e5c119aa03730edb8f9">  384</a></span>&#160;<span class="preprocessor">#define UDMA_SETCHANNELEN_CHNLS_W                                           32</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a20b2b722ab233059fdc41bd7b6a69aa4">  385</a></span>&#160;<span class="preprocessor">#define UDMA_SETCHANNELEN_CHNLS_M                                   0xFFFFFFFF</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aa68726be162610085527d445724758b7">  386</a></span>&#160;<span class="preprocessor">#define UDMA_SETCHANNELEN_CHNLS_S                                            0</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">// Register: UDMA_O_CLEARCHANNELEN</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">// Field:  [31:0] CHNLS</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">// Set the appropriate bit to disable the corresponding uDMA channel.</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">// Write as:</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">// Bit [Ch] = 0: No effect. Use the SETCHANNELEN.CHNLS to enable uDMA channels.</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">// Bit [Ch] = 1: Disables channel Ch</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">// Writing to a bit where a uDMA channel is not implemented has no effect</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#abd2a0377a70677d45af31fc515d0fbf2">  402</a></span>&#160;<span class="preprocessor">#define UDMA_CLEARCHANNELEN_CHNLS_W                                         32</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a8d5d48b42cf6c84d861f01d704c33b15">  403</a></span>&#160;<span class="preprocessor">#define UDMA_CLEARCHANNELEN_CHNLS_M                                 0xFFFFFFFF</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a45d5b9351a5a056d3ce8ebe1190fcb5d">  404</a></span>&#160;<span class="preprocessor">#define UDMA_CLEARCHANNELEN_CHNLS_S                                          0</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">// Register: UDMA_O_SETCHNLPRIALT</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">// Field:  [31:0] CHNLS</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">// Returns the channel control data structure status, or selects the alternate</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">// data structure for the corresponding uDMA channel.</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">// Read as:</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">// Bit [Ch] = 0: uDMA channel Ch is using the primary data structure.</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">// Bit [Ch] = 1: uDMA channel Ch is using the alternate data structure.</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">// Write as:</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">// Bit [Ch] = 0: No effect. Use the CLEARCHNLPRIALT.CHNLS to disable a channel</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">// Bit [Ch] = 1: Selects the alternate data structure for channel Ch</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">// Writing to a bit where a uDMA channel is not implemented has no effect</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a5e32887eb4da38442fd3be41a2d618b6">  425</a></span>&#160;<span class="preprocessor">#define UDMA_SETCHNLPRIALT_CHNLS_W                                          32</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a12188bdaec1fca257e9eaf1d8135f70b">  426</a></span>&#160;<span class="preprocessor">#define UDMA_SETCHNLPRIALT_CHNLS_M                                  0xFFFFFFFF</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a840e5c633965f51779eb620255f7b503">  427</a></span>&#160;<span class="preprocessor">#define UDMA_SETCHNLPRIALT_CHNLS_S                                           0</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">// Register: UDMA_O_CLEARCHNLPRIALT</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">// Field:  [31:0] CHNLS</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">// Clears the appropriate bit to select the primary data structure for the</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">// corresponding uDMA channel.</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">// Write as:</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">// Bit [Ch] = 0: No effect. Use the SETCHNLPRIALT.CHNLS to select the alternate</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">// data structure.</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">// Bit [Ch] = 1: Selects the primary data structure for channel Ch.</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">// Writing to a bit where a uDMA channel is not implemented has no effect</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a7f3745a5c3c6cea413ee77689e4ed7e9">  445</a></span>&#160;<span class="preprocessor">#define UDMA_CLEARCHNLPRIALT_CHNLS_W                                        32</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a8304baffce0ed2f830d5b345bc60bfe6">  446</a></span>&#160;<span class="preprocessor">#define UDMA_CLEARCHNLPRIALT_CHNLS_M                                0xFFFFFFFF</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a4ecc37c34894b15054d277cd5137dd32">  447</a></span>&#160;<span class="preprocessor">#define UDMA_CLEARCHNLPRIALT_CHNLS_S                                         0</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">// Register: UDMA_O_SETCHNLPRIORITY</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">// Field:  [31:0] CHNLS</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">// Returns the channel priority mask status, or sets the channel priority to</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">// high.</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">// Read as:</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">// Bit [Ch] = 0: uDMA channel Ch is using the default priority level.</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">// Bit [Ch] = 1: uDMA channel Ch is using a high priority level.</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">// Write as:</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">// Bit [Ch] = 0: No effect. Use the CLEARCHNLPRIORITY.CHNLS to set channel Ch</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">// to the default priority level.</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">// Bit [Ch] = 1: Channel Ch uses the high priority level.</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">// Writing to a bit where a uDMA channel is not implemented has no effect</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a0a28b44a91d91b949a3c4d0329aa534e">  469</a></span>&#160;<span class="preprocessor">#define UDMA_SETCHNLPRIORITY_CHNLS_W                                        32</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ae7c2f27b256cbb6fb5715e819e1fd665">  470</a></span>&#160;<span class="preprocessor">#define UDMA_SETCHNLPRIORITY_CHNLS_M                                0xFFFFFFFF</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a35fdd694d9e8d2abe7a6668c2dbee61d">  471</a></span>&#160;<span class="preprocessor">#define UDMA_SETCHNLPRIORITY_CHNLS_S                                         0</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">// Register: UDMA_O_CLEARCHNLPRIORITY</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">// Field:  [31:0] CHNLS</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">// Clear the appropriate bit to select the default priority level for the</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">// specified uDMA channel.</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">// Write as:</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">// Bit [Ch] = 0: No effect. Use the SETCHNLPRIORITY.CHNLS to set channel Ch to</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">// the high priority level.</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">// Bit [Ch] = 1: Channel Ch uses the default priority level.</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">// Writing to a bit where a uDMA channel is not implemented has no effect</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ae193aac8c2bcdbe10323a732ab7c2251">  489</a></span>&#160;<span class="preprocessor">#define UDMA_CLEARCHNLPRIORITY_CHNLS_W                                      32</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#af192f1b0fb30807668138ea6a5f90105">  490</a></span>&#160;<span class="preprocessor">#define UDMA_CLEARCHNLPRIORITY_CHNLS_M                              0xFFFFFFFF</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a859d9dff87cad9f2e5afba8b811630d6">  491</a></span>&#160;<span class="preprocessor">#define UDMA_CLEARCHNLPRIORITY_CHNLS_S                                       0</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">// Register: UDMA_O_ERROR</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">// Field:     [0] STATUS</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">// Returns the status of bus error flag in uDMA, or clears this bit</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">// Read as:</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">// 0: No bus error detected</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">// 1: Bus error detected</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">// Write as:</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">// 0: No effect, status of bus error flag is unchanged.</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">// 1: Clears the bus error flag.</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a9090c7941ed4a84b04ad174fa5bb5dfc">  511</a></span>&#160;<span class="preprocessor">#define UDMA_ERROR_STATUS                                           0x00000001</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ab1b3fdabcb52d1e3813ce3e8c6da3a2c">  512</a></span>&#160;<span class="preprocessor">#define UDMA_ERROR_STATUS_BITN                                               0</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aabb081210b84cefc6777aaee23f5ab3e">  513</a></span>&#160;<span class="preprocessor">#define UDMA_ERROR_STATUS_M                                         0x00000001</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#aa7ac8b74c5ad865ea6d066f4d1f08db3">  514</a></span>&#160;<span class="preprocessor">#define UDMA_ERROR_STATUS_S                                                  0</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">// Register: UDMA_O_REQDONE</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">// Field:  [31:0] CHNLS</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">// Reflects the uDMA done status for the given channel, channel [Ch]. It&#39;s a</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">// sticky done bit. Unless cleared by writing a 1, it holds the value of 1.</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">// Read as:</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">// Bit [Ch] = 0: Request has not completed for channel Ch</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">// Bit [Ch] = 1: Request has completed for the channel Ch</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">// Writing a 1 to individual bits would clear the corresponding bit.</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">// Write as:</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">// Bit [Ch] = 0: No effect.</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">// Bit [Ch] = 1: The corresponding [Ch] bit is cleared  and is set to 0</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a9774cd870b20560e8c42bd6f850a80a5">  535</a></span>&#160;<span class="preprocessor">#define UDMA_REQDONE_CHNLS_W                                                32</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a5bf279cf91c93ac21ae5bc01cca3ba23">  536</a></span>&#160;<span class="preprocessor">#define UDMA_REQDONE_CHNLS_M                                        0xFFFFFFFF</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a26e160bf2904ce2b9db0ae1aaf6df433">  537</a></span>&#160;<span class="preprocessor">#define UDMA_REQDONE_CHNLS_S                                                 0</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">// Register: UDMA_O_DONEMASK</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">// Field:  [31:0] CHNLS</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">// Controls the propagation of the uDMA done and active state to the assigned</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">// peripheral. Specifically used for software channels.</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">// Read as:</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">// Bit [Ch] = 0: uDMA done and active state for channel Ch is not blocked from</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">// reaching to the peripherals.</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">// Note that the uDMA done state for channel [Ch] is blocked from contributing</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">// to generation of combined uDMA done signal</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">// Bit [Ch] = 1: uDMA done and active state for channel Ch is blocked from</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">// reaching to the peripherals.</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">// Note that the uDMA done state for channel [Ch] is not blocked from</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">// contributing to generation of combined uDMA done signal</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">// Write as:</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">// Bit [Ch] = 0: Allows uDMA done and active stat to propagate to the</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">// peripherals.</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">// Note that this disables uDMA done state for channel [Ch] from contributing</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">// to generation of combined uDMA done signal</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">// Bit [Ch] = 1: Blocks uDMA done and active state to propagate to the</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">// peripherals.</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">// Note that this enables uDMA done for  channel [Ch] to contribute to</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">// generation of combined uDMA done signal.</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#a56749e686012c7b15d0ba4d74c304657">  570</a></span>&#160;<span class="preprocessor">#define UDMA_DONEMASK_CHNLS_W                                               32</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#af52761524326dc148afdc6c31a591159">  571</a></span>&#160;<span class="preprocessor">#define UDMA_DONEMASK_CHNLS_M                                       0xFFFFFFFF</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="hw__udma_8h.html#ada0b1c9484745a6bee000282175c7285">  572</a></span>&#160;<span class="preprocessor">#define UDMA_DONEMASK_CHNLS_S                                                0</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#endif // __UDMA__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:32:29 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
