{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636980841582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636980841592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 14:54:01 2021 " "Processing started: Mon Nov 15 14:54:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636980841592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636980841592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off encoderrtlstruct -c encoderrtlstruct " "Command: quartus_map --read_settings_files=on --write_settings_files=off encoderrtlstruct -c encoderrtlstruct" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636980841592 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636980843065 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636980843065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/masha/onedrive/desktop/my verilog/myveriloglab1/encoderst/rtlcode/encoderrtlstruct.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/masha/onedrive/desktop/my verilog/myveriloglab1/encoderst/rtlcode/encoderrtlstruct.v" { { "Info" "ISGN_ENTITY_NAME" "1 pr_circuit " "Found entity 1: pr_circuit" {  } { { "../RTLcode/encoderrtlstruct.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab1/encoderst/RTLcode/encoderrtlstruct.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636980862523 ""} { "Info" "ISGN_ENTITY_NAME" "2 encoder_asl " "Found entity 2: encoder_asl" {  } { { "../RTLcode/encoderrtlstruct.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab1/encoderst/RTLcode/encoderrtlstruct.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636980862523 ""} { "Info" "ISGN_ENTITY_NAME" "3 encoderrtlstruct " "Found entity 3: encoderrtlstruct" {  } { { "../RTLcode/encoderrtlstruct.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab1/encoderst/RTLcode/encoderrtlstruct.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636980862523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636980862523 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "encoderrtlstruct " "Elaborating entity \"encoderrtlstruct\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636980862604 ""}
{ "Error" "EVRFX_VERI_INST_PORTS_EXCEEDS_MODULE_DECLARATION" "c1 17 pr_circuit 3 encoderrtlstruct.v(75) " "Verilog HDL Module Instantiation error at encoderrtlstruct.v(75): instance \"c1\" specifies 17 actual port connections but module \"pr_circuit\" only expects 3" {  } { { "../RTLcode/encoderrtlstruct.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab1/encoderst/RTLcode/encoderrtlstruct.v" 75 0 0 } }  } 0 10285 "Verilog HDL Module Instantiation error at %5!s!: instance \"%1!s!\" specifies %2!d! actual port connections but module \"%3!s!\" only expects %4!d!" 0 0 "Analysis & Synthesis" 0 -1 1636980862604 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636980862604 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636980862678 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 15 14:54:22 2021 " "Processing ended: Mon Nov 15 14:54:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636980862678 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636980862678 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636980862678 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636980862678 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636980863414 ""}
