
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003609                       # Number of seconds simulated
sim_ticks                                  3609190044                       # Number of ticks simulated
final_tick                               533180534298                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 157288                       # Simulator instruction rate (inst/s)
host_op_rate                                   199363                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 280575                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890956                       # Number of bytes of host memory used
host_seconds                                 12863.57                       # Real time elapsed on the host
sim_insts                                  2023284960                       # Number of instructions simulated
sim_ops                                    2564517096                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       242816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       131968                       # Number of bytes read from this memory
system.physmem.bytes_read::total               385920                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11136                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       158848                       # Number of bytes written to this memory
system.physmem.bytes_written::total            158848                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1897                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1031                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3015                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1241                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1241                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1560461                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     67277144                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1524996                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     36564436                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               106927038                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1560461                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1524996                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3085457                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44012091                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44012091                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44012091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1560461                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     67277144                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1524996                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     36564436                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              150939129                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8655133                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3086363                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2534406                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206410                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1261377                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194026                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300809                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8814                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3320208                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16790064                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3086363                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494835                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3594105                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039193                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        750840                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633437                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91832                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8494784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.424519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.317840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4900679     57.69%     57.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354272      4.17%     61.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335647      3.95%     65.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          314971      3.71%     69.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261343      3.08%     72.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187295      2.20%     74.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135592      1.60%     76.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209992      2.47%     78.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1794993     21.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8494784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.356593                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.939897                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474882                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       717118                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3435002                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        42011                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825768                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496091                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3882                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19958583                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10503                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825768                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3655824                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         355388                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        80027                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289337                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288437                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19367904                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           51                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156844                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81415                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26853968                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90224117                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90224117                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795129                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10058822                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3612                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1893                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           702061                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1899552                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015954                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23689                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       421279                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18052627                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3508                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14608548                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23366                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5721811                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17494451                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          257                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8494784                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.719708                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840224                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3013059     35.47%     35.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711339     20.15%     55.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1358234     15.99%     71.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816910      9.62%     81.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       833613      9.81%     91.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380881      4.48%     95.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243836      2.87%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67158      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69754      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8494784                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63554     58.32%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20826     19.11%     77.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24595     22.57%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12013698     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200570      1.37%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1545132     10.58%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847554      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14608548                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.687848                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             108975                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007460                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37844220                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23778176                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14236818                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14717523                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45670                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       667192                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          409                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          237                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233986                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           76                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825768                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         267581                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13943                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18056136                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        83608                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1899552                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015954                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1887                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9524                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1460                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          237                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122336                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116232                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238568                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14368115                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1466801                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240432                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300810                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018737                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834009                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.660069                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14247574                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14236818                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9202322                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24901562                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.644899                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369548                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239192                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5817822                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3251                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205541                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7669016                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.595927                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.114413                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3079406     40.15%     40.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049137     26.72%     66.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849988     11.08%     77.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431093      5.62%     83.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449392      5.86%     89.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226770      2.96%     92.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155381      2.03%     94.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89696      1.17%     95.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338153      4.41%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7669016                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239192                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014325                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232357                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009337                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338153                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25387721                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36940364                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4005                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 160349                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239192                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.865513                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.865513                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.155384                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.155384                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64947734                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19481805                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18726600                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3242                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8655133                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3136166                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2553930                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       209734                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1297454                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1214503                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          331590                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9405                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3127591                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17316639                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3136166                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1546093                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3811219                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1128233                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        642203                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1531270                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        88642                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8495635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.521642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.308177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4684416     55.14%     55.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          333004      3.92%     59.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          272145      3.20%     62.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          653946      7.70%     69.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          175700      2.07%     72.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          236351      2.78%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          162782      1.92%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           95756      1.13%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1881535     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8495635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362348                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.000736                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3264248                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       628380                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3665689                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23007                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        914309                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       532855                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          324                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20743001                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1638                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        914309                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3503064                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         103011                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       180136                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3445007                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       350103                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20010760                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          186                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        139463                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       114326                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27976389                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93430760                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93430760                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17196190                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10780194                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4256                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2576                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           981414                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1879037                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       978177                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        20180                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       392967                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18898406                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4263                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14993512                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30362                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6489256                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20015732                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          838                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8495635                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.764849                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.892842                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2957796     34.82%     34.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1808276     21.28%     56.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1214307     14.29%     70.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       879960     10.36%     80.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       755027      8.89%     89.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       400819      4.72%     94.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       337468      3.97%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        68125      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73857      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8495635                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          89137     69.84%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19520     15.29%     85.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18974     14.87%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12465442     83.14%     83.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       209475      1.40%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1676      0.01%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1497863      9.99%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       819056      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14993512                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.732326                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             127633                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008513                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38640654                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25392113                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14612171                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15121145                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        57641                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       739923                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          436                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       247794                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           17                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        914309                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          55602                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8043                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18902671                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        43626                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1879037                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       978177                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2554                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6525                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          191                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       126818                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119832                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       246650                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14759315                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1404174                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       234197                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2204131                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2080531                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            799957                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.705267                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14622243                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14612171                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9504885                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27003274                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.688266                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351990                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10077107                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12385899                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6516832                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3425                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       213168                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7581325                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633738                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.144866                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2933715     38.70%     38.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2102790     27.74%     66.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       846823     11.17%     77.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       489757      6.46%     84.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       390853      5.16%     89.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       165396      2.18%     91.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       195441      2.58%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95246      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       361304      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7581325                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10077107                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12385899                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1869497                       # Number of memory references committed
system.switch_cpus1.commit.loads              1139114                       # Number of loads committed
system.switch_cpus1.commit.membars               1702                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1776681                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11163555                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       252539                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       361304                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26122583                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38720399                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3205                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 159498                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10077107                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12385899                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10077107                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.858891                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.858891                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.164293                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.164293                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66401725                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20179748                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19127400                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3420                       # number of misc regfile writes
system.l20.replacements                          1941                       # number of replacements
system.l20.tagsinuse                      8190.959711                       # Cycle average of tags in use
system.l20.total_refs                          629527                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10133                       # Sample count of references to valid blocks.
system.l20.avg_refs                         62.126419                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           28.078135                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    39.694951                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   938.674905                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7184.511719                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003428                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004846                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.114584                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.877016                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999873                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         8486                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   8487                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1888                       # number of Writeback hits
system.l20.Writeback_hits::total                 1888                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         8534                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8535                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         8534                       # number of overall hits
system.l20.overall_hits::total                   8535                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1897                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1941                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1897                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1941                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1897                       # number of overall misses
system.l20.overall_misses::total                 1941                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4920047                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    174795117                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      179715164                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4920047                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    174795117                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       179715164                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4920047                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    174795117                       # number of overall miss cycles
system.l20.overall_miss_latency::total      179715164                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10383                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10428                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1888                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1888                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10431                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10476                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10431                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10476                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.182702                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.186133                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.181862                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.185281                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.181862                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.185281                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 111819.250000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 92142.918819                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 92588.956208                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 111819.250000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 92142.918819                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 92588.956208                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 111819.250000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 92142.918819                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 92588.956208                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 526                       # number of writebacks
system.l20.writebacks::total                      526                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1897                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1941                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1897                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1941                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1897                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1941                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      4595109                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    160707519                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    165302628                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      4595109                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    160707519                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    165302628                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      4595109                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    160707519                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    165302628                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.182702                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.186133                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.181862                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.185281                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.181862                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.185281                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 104434.295455                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84716.667897                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 85163.641422                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 104434.295455                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 84716.667897                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 85163.641422                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 104434.295455                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 84716.667897                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 85163.641422                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1075                       # number of replacements
system.l21.tagsinuse                      8190.197994                       # Cycle average of tags in use
system.l21.total_refs                          520283                       # Total number of references to valid blocks.
system.l21.sampled_refs                          9264                       # Sample count of references to valid blocks.
system.l21.avg_refs                         56.161809                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          540.421529                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    39.580793                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   541.926752                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7068.268920                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.065969                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004832                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.066153                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.862826                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999780                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4528                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4529                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2677                       # number of Writeback hits
system.l21.Writeback_hits::total                 2677                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4580                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4581                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4580                       # number of overall hits
system.l21.overall_hits::total                   4581                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1030                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1073                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1031                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1074                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1031                       # number of overall misses
system.l21.overall_misses::total                 1074                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4755067                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     87464290                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       92219357                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       102972                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       102972                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4755067                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     87567262                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        92322329                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4755067                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     87567262                       # number of overall miss cycles
system.l21.overall_miss_latency::total       92322329                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5558                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5602                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2677                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2677                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           53                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               53                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5611                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5655                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5611                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5655                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.185318                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.191539                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.018868                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.018868                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.183746                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.189920                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.183746                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.189920                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 110582.953488                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 84916.786408                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 85945.346692                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       102972                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       102972                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 110582.953488                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 84934.298739                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 85961.200186                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 110582.953488                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 84934.298739                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 85961.200186                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 715                       # number of writebacks
system.l21.writebacks::total                      715                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1030                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1073                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1031                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1074                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1031                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1074                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4424740                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     79433131                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     83857871                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data        95642                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total        95642                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4424740                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     79528773                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     83953513                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4424740                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     79528773                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     83953513                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.185318                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.191539                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.018868                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.183746                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.189920                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.183746                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.189920                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 102900.930233                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 77119.544660                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 78152.722274                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        95642                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        95642                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 102900.930233                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 77137.510184                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 78169.006518                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 102900.930233                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 77137.510184                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 78169.006518                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               577.653615                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001642064                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709286.798635                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.634317                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.019298                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065119                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860608                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.925727                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633370                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633370                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           67                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           67                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           67                       # number of overall misses
system.cpu0.icache.overall_misses::total           67                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7464619                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7464619                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7464619                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7464619                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7464619                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7464619                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633437                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633437                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633437                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633437                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633437                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633437                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 111412.223881                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 111412.223881                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 111412.223881                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 111412.223881                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 111412.223881                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 111412.223881                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           22                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           22                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5134267                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5134267                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5134267                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5134267                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5134267                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5134267                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 114094.822222                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 114094.822222                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 114094.822222                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 114094.822222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 114094.822222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 114094.822222                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10431                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174375715                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10687                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16316.619725                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.226972                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.773028                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899324                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100676                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1130944                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1130944                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778482                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778482                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1762                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1762                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1621                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1909426                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1909426                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1909426                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1909426                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36583                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36583                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          163                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          163                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        36746                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         36746                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        36746                       # number of overall misses
system.cpu0.dcache.overall_misses::total        36746                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1358486718                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1358486718                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5052583                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5052583                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1363539301                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1363539301                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1363539301                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1363539301                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1167527                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1167527                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1946172                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1946172                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1946172                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1946172                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031334                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031334                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000209                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000209                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018881                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018881                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018881                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018881                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 37134.371648                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 37134.371648                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 30997.441718                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30997.441718                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 37107.149105                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37107.149105                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 37107.149105                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37107.149105                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1888                       # number of writebacks
system.cpu0.dcache.writebacks::total             1888                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26200                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26200                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26315                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26315                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26315                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26315                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10383                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10383                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10431                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10431                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10431                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10431                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    255574241                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    255574241                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       845762                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       845762                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    256420003                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    256420003                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    256420003                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    256420003                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008893                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008893                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005360                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005360                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005360                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005360                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24614.681788                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24614.681788                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 17620.041667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17620.041667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24582.494775                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24582.494775                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24582.494775                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24582.494775                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               514.531317                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004747880                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1939667.722008                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.531317                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064954                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.824569                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1531216                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1531216                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1531216                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1531216                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1531216                       # number of overall hits
system.cpu1.icache.overall_hits::total        1531216                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5995749                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5995749                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5995749                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5995749                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5995749                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5995749                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1531270                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1531270                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1531270                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1531270                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1531270                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1531270                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 111032.388889                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 111032.388889                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 111032.388889                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 111032.388889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 111032.388889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 111032.388889                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4886921                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4886921                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4886921                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4886921                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4886921                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4886921                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 111066.386364                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 111066.386364                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 111066.386364                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 111066.386364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 111066.386364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 111066.386364                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5611                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158209405                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5867                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26965.980058                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.769843                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.230157                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.881913                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.118087                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1065881                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1065881                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       726299                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        726299                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1914                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1914                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1710                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1710                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1792180                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1792180                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1792180                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1792180                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13941                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13941                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          490                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          490                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14431                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14431                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14431                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14431                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    593951482                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    593951482                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     35420534                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     35420534                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    629372016                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    629372016                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    629372016                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    629372016                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1079822                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1079822                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       726789                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       726789                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1710                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1710                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1806611                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1806611                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1806611                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1806611                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012910                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012910                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000674                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000674                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007988                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007988                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007988                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007988                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 42604.654042                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 42604.654042                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 72286.804082                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72286.804082                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 43612.501975                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43612.501975                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 43612.501975                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 43612.501975                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        71256                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        71256                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2677                       # number of writebacks
system.cpu1.dcache.writebacks::total             2677                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8383                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8383                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          437                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          437                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8820                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8820                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8820                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8820                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5558                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5558                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5611                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5611                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5611                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5611                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    128046643                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    128046643                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1220486                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1220486                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    129267129                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    129267129                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    129267129                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    129267129                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005147                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005147                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003106                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003106                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003106                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003106                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23038.258906                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23038.258906                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23028.037736                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23028.037736                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 23038.162360                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23038.162360                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 23038.162360                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23038.162360                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
