# Reading pref.tcl
# do lab01-sumador_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/comun/Desktop/sebastian\ arias/2021-1/Electronica\ digital/Laboratorio/Lab00/lab00-SebastianAriasGonzalez/hdl/src {C:/Users/comun/Desktop/sebastian arias/2021-1/Electronica digital/Laboratorio/Lab00/lab00-SebastianAriasGonzalez/hdl/src/sum1bcc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:41:13 on Mar 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/comun/Desktop/sebastian arias/2021-1/Electronica digital/Laboratorio/Lab00/lab00-SebastianAriasGonzalez/hdl/src" C:/Users/comun/Desktop/sebastian arias/2021-1/Electronica digital/Laboratorio/Lab00/lab00-SebastianAriasGonzalez/hdl/src/sum1bcc.v 
# -- Compiling module sum1bcc
# 
# Top level modules:
# 	sum1bcc
# End time: 15:41:13 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/comun/Desktop/sebastian\ arias/2021-1/Electronica\ digital/Laboratorio/Lab00/lab00-SebastianAriasGonzalez/hdl/quartus/../src {C:/Users/comun/Desktop/sebastian arias/2021-1/Electronica digital/Laboratorio/Lab00/lab00-SebastianAriasGonzalez/hdl/quartus/../src/sum1bcc_primitive_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:41:13 on Mar 23,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/comun/Desktop/sebastian arias/2021-1/Electronica digital/Laboratorio/Lab00/lab00-SebastianAriasGonzalez/hdl/quartus/../src" C:/Users/comun/Desktop/sebastian arias/2021-1/Electronica digital/Laboratorio/Lab00/lab00-SebastianAriasGonzalez/hdl/quartus/../src/sum1bcc_primitive_TB.v 
# -- Compiling module sum1bcc_primitive_TB
# 
# Top level modules:
# 	sum1bcc_primitive_TB
# End time: 15:41:13 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  sum1bcc_primitive_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" sum1bcc_primitive_TB 
# Start time: 15:41:14 on Mar 23,2021
# Loading work.sum1bcc_primitive_TB
# ** Error: (vsim-3033) Instantiation of 'sum1bcc_primitive' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /sum1bcc_primitive_TB File: C:/Users/comun/Desktop/sebastian arias/2021-1/Electronica digital/Laboratorio/Lab00/lab00-SebastianAriasGonzalez/hdl/quartus/../src/sum1bcc_primitive_TB.v Line: 10
#         Searched libraries:
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             C:/Users/comun/Desktop/sebastian arias/2021-1/Electronica digital/Laboratorio/Lab00/lab00-SebastianAriasGonzalez/hdl/quartus/simulation/modelsim/rtl_work
#             C:/Users/comun/Desktop/sebastian arias/2021-1/Electronica digital/Laboratorio/Lab00/lab00-SebastianAriasGonzalez/hdl/quartus/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./lab01-sumador_run_msim_rtl_verilog.do PAUSED at line 12
vsim work.sum1bcc_primitive_TB
# vsim work.sum1bcc_primitive_TB 
# Start time: 15:41:14 on Mar 23,2021
# Loading work.sum1bcc_primitive_TB
# ** Error: (vsim-3033) Instantiation of 'sum1bcc_primitive' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /sum1bcc_primitive_TB File: C:/Users/comun/Desktop/sebastian arias/2021-1/Electronica digital/Laboratorio/Lab00/lab00-SebastianAriasGonzalez/hdl/quartus/../src/sum1bcc_primitive_TB.v Line: 10
#         Searched libraries:
#             C:/Users/comun/Desktop/sebastian arias/2021-1/Electronica digital/Laboratorio/Lab00/lab00-SebastianAriasGonzalez/hdl/quartus/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./lab01-sumador_run_msim_rtl_verilog.do PAUSED at line 12
vsim work.sum1bcc_primitive_TB
# vsim work.sum1bcc_primitive_TB 
# Start time: 15:41:14 on Mar 23,2021
# Loading work.sum1bcc_primitive_TB
# ** Error: (vsim-3033) Instantiation of 'sum1bcc_primitive' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /sum1bcc_primitive_TB File: C:/Users/comun/Desktop/sebastian arias/2021-1/Electronica digital/Laboratorio/Lab00/lab00-SebastianAriasGonzalez/hdl/quartus/../src/sum1bcc_primitive_TB.v Line: 10
#         Searched libraries:
#             C:/Users/comun/Desktop/sebastian arias/2021-1/Electronica digital/Laboratorio/Lab00/lab00-SebastianAriasGonzalez/hdl/quartus/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./lab01-sumador_run_msim_rtl_verilog.do PAUSED at line 12
vsim work.sum1bcc
# vsim work.sum1bcc 
# Start time: 15:41:14 on Mar 23,2021
# Loading work.sum1bcc
add wave -position insertpoint  \
sim:/sum1bcc/A \
sim:/sum1bcc/B \
sim:/sum1bcc/Ci \
sim:/sum1bcc/Cout \
sim:/sum1bcc/S \
sim:/sum1bcc/st
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: comun  Hostname: FUNDAIMAGEN  ProcessID: 2452
#           Attempting to use alternate WLF file "./wlfty0nr0w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty0nr0w
run
# End time: 15:42:27 on Mar 23,2021, Elapsed time: 0:01:13
# Errors: 3, Warnings: 2
