<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/stm32f0/include/stm32f051x8.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_39c525f3d75e055335067da9f293f72c.html">stm32f0</a></li><li class="navelem"><a class="el" href="dir_90141778ccd6d1158eaa13c04e4652d9.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">stm32f051x8.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>CMSIS STM32F051x4/STM32F051x6/STM32F051x8 devices Peripheral Access Layer Header File.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>&quot;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
</div>
<p><a href="stm32f051x8_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog to Digital Converter.  <a href="struct_a_d_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_e_c___type_def.html">CEC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">HDMI-CEC.  <a href="struct_c_e_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_o_m_p1__2___type_def.html">COMP1_2_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator.  <a href="struct_c_o_m_p1__2___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator.  <a href="struct_c_o_m_p___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC calculation unit.  <a href="struct_c_r_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital to Analog Converter.  <a href="struct_d_a_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug MCU.  <a href="struct_d_b_g_m_c_u___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Controller.  <a href="struct_d_m_a___channel___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt/Event Controller.  <a href="struct_e_x_t_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH Registers.  <a href="struct_f_l_a_s_h___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_o_b___type_def.html">OB_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Option Bytes Registers.  <a href="struct_o_b___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose I/O.  <a href="struct_g_p_i_o___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTem Configuration.  <a href="struct_s_y_s_c_f_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-integrated Circuit Interface.  <a href="struct_i2_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent WATCHDOG.  <a href="struct_i_w_d_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Control.  <a href="struct_p_w_r___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset and Clock Control.  <a href="struct_r_c_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Real-Time Clock.  <a href="struct_r_t_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Peripheral Interface.  <a href="struct_s_p_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM.  <a href="struct_t_i_m___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_s_c___type_def.html">TSC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Touch Sensing Controller (TSC)  <a href="struct_t_s_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Synchronous Asynchronous Receiver Transmitter.  <a href="struct_u_s_a_r_t___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window WATCHDOG.  <a href="struct_w_w_d_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga905517438930a3f13cbc632e52990534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#ga905517438930a3f13cbc632e52990534">__CM0_REV</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga905517438930a3f13cbc632e52990534"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration of the Cortex-M0 Processor and Core Peripherals.  <a href="group___configuration__section__for___c_m_s_i_s.html#ga905517438930a3f13cbc632e52990534">More...</a><br /></td></tr>
<tr class="separator:ga905517438930a3f13cbc632e52990534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4127d1b31aaf336fab3d7329d117f448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">__MPU_PRESENT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4127d1b31aaf336fab3d7329d117f448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3fe3587d5100c787e02102ce3944460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gae3fe3587d5100c787e02102ce3944460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58771b4ec03f9bdddc84770f7c95c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">__Vendor_SysTickConfig</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab58771b4ec03f9bdddc84770f7c95c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443a2786535d83e32dfdc2b29e379332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga443a2786535d83e32dfdc2b29e379332">FLASH_BANK1_END</a>&#160;&#160;&#160;((uint32_t)0x0800FFFF)</td></tr>
<tr class="separator:ga443a2786535d83e32dfdc2b29e379332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9171f49478fa86d932f89e78e73b88b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga9171f49478fa86d932f89e78e73b88b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85f31889eb6a3f651b563bbc7131f91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a></td></tr>
<tr class="separator:gac85f31889eb6a3f651b563bbc7131f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92eb5d49730765d2abd0f5b09548f9f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00020000)</td></tr>
<tr class="separator:ga92eb5d49730765d2abd0f5b09548f9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeedaa71d22a1948492365e2cd26cfd46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x08000000)</td></tr>
<tr class="separator:gaeedaa71d22a1948492365e2cd26cfd46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00000000)</td></tr>
<tr class="separator:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c34a518f87e1e505cd2332e989564a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00000400)</td></tr>
<tr class="separator:gaf0c34a518f87e1e505cd2332e989564a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8268ec947929f192559f28c6bf7d1eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00001000)</td></tr>
<tr class="separator:ga8268ec947929f192559f28c6bf7d1eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga862855347d6e1d92730dfe17ee8e90b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga862855347d6e1d92730dfe17ee8e90b8">TIM14_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00002000)</td></tr>
<tr class="separator:ga862855347d6e1d92730dfe17ee8e90b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4265e665d56225412e57a61d87417022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00002800)</td></tr>
<tr class="separator:ga4265e665d56225412e57a61d87417022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00002C00)</td></tr>
<tr class="separator:ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8543ee4997296af5536b007cd4748f55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00003000)</td></tr>
<tr class="separator:ga8543ee4997296af5536b007cd4748f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e357b4c25106ed375fb1affab6bb86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00003800)</td></tr>
<tr class="separator:gac3e357b4c25106ed375fb1affab6bb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade83162a04bca0b15b39018a8e8ec090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00004400)</td></tr>
<tr class="separator:gade83162a04bca0b15b39018a8e8ec090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00005400)</td></tr>
<tr class="separator:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04bda70f25c795fb79f163b633ad4a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00005800)</td></tr>
<tr class="separator:ga04bda70f25c795fb79f163b633ad4a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac691ec23dace8b7a649a25acb110217a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00007000)</td></tr>
<tr class="separator:gac691ec23dace8b7a649a25acb110217a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad18d0b914c7f68cecbee1a2d23a67d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00007400)</td></tr>
<tr class="separator:gad18d0b914c7f68cecbee1a2d23a67d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb77bc44b3f8c87ab98f241e760e440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaacb77bc44b3f8c87ab98f241e760e440">CEC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00007800)</td></tr>
<tr class="separator:gaacb77bc44b3f8c87ab98f241e760e440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00010000)</td></tr>
<tr class="separator:ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f5d2999c6918e385d7a526c4f6b1d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaa9f5d2999c6918e385d7a526c4f6b1d3">COMP_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x0001001C)</td></tr>
<tr class="separator:gaa9f5d2999c6918e385d7a526c4f6b1d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87371508b3bcdcd98cd1ec629be29061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00010400)</td></tr>
<tr class="separator:ga87371508b3bcdcd98cd1ec629be29061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695c9a2f892363a1c942405c8d351b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00012400)</td></tr>
<tr class="separator:ga695c9a2f892363a1c942405c8d351b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad06cb9e5985bd216a376f26f22303cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00012708)</td></tr>
<tr class="separator:gad06cb9e5985bd216a376f26f22303cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8aa324ca5011b8173ab16585ed7324a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00012C00)</td></tr>
<tr class="separator:gaf8aa324ca5011b8173ab16585ed7324a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00013000)</td></tr>
<tr class="separator:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86162ab3f740db9026c1320d46938b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00013800)</td></tr>
<tr class="separator:ga86162ab3f740db9026c1320d46938b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab42ce1846930569d742d339b554078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga7ab42ce1846930569d742d339b554078">TIM15_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00014000)</td></tr>
<tr class="separator:ga7ab42ce1846930569d742d339b554078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c97093a531d763b0794c3e6d09e1bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga16c97093a531d763b0794c3e6d09e1bf">TIM16_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00014400)</td></tr>
<tr class="separator:ga16c97093a531d763b0794c3e6d09e1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffbedbe30e8c4cffdea326d6c1800574"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaffbedbe30e8c4cffdea326d6c1800574">TIM17_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00014800)</td></tr>
<tr class="separator:gaffbedbe30e8c4cffdea326d6c1800574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gac85f31889eb6a3f651b563bbc7131f91">APBPERIPH_BASE</a> + 0x00015800)</td></tr>
<tr class="separator:ga4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00000000)</td></tr>
<tr class="separator:gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888dbc1608243badeb3554ffedc7364c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">DMA1_Channel1_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x00000008)</td></tr>
<tr class="separator:ga888dbc1608243badeb3554ffedc7364c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a70090eef3687e83fa6ac0c6d22267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">DMA1_Channel2_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x0000001C)</td></tr>
<tr class="separator:ga38a70090eef3687e83fa6ac0c6d22267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70b3d9f36ca9ce95b4e421c11154fe5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">DMA1_Channel3_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x00000030)</td></tr>
<tr class="separator:ga70b3d9f36ca9ce95b4e421c11154fe5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adc93cd0baf0897202c71110e045692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">DMA1_Channel4_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x00000044)</td></tr>
<tr class="separator:ga1adc93cd0baf0897202c71110e045692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac041a71cd6c1973964f847a68aa14478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">DMA1_Channel5_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a> + 0x00000058)</td></tr>
<tr class="separator:gac041a71cd6c1973964f847a68aa14478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e681b03f364532055d88f63fec0d99d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00001000)</td></tr>
<tr class="separator:ga0e681b03f364532055d88f63fec0d99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e21f4845015730c5731763169ec0e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00002000)</td></tr>
<tr class="separator:ga8e21f4845015730c5731763169ec0e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b5fb155f9ee15dfb6d757da1adc926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">OB_BASE</a>&#160;&#160;&#160;((uint32_t)0x1FFFF800)</td></tr>
<tr class="separator:gab5b5fb155f9ee15dfb6d757da1adc926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656a447589e785594cbf2f45c835ad7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00003000)</td></tr>
<tr class="separator:ga656a447589e785594cbf2f45c835ad7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bba7a31caeacaacd433abb71781e0af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga2bba7a31caeacaacd433abb71781e0af">TSC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x00004000)</td></tr>
<tr class="separator:ga2bba7a31caeacaacd433abb71781e0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x00000000)</td></tr>
<tr class="separator:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac944a89eb789000ece920c0f89cb6a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x00000400)</td></tr>
<tr class="separator:gac944a89eb789000ece920c0f89cb6a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f267dc35338eef219544c51f1e6b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x00000800)</td></tr>
<tr class="separator:ga26f267dc35338eef219544c51f1e6b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a93ab27129f04064089616910c296ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x00000C00)</td></tr>
<tr class="separator:ga1a93ab27129f04064089616910c296ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9a3f4223a1a784af464a114978d26e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</a> + 0x00001400)</td></tr>
<tr class="separator:ga7f9a3f4223a1a784af464a114978d26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfac9f2e43673f790f8668d48b4b92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a>)</td></tr>
<tr class="separator:ga3cfac9f2e43673f790f8668d48b4b92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ee4c391385607d7af432b63905fcc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</a>)</td></tr>
<tr class="separator:ga61ee4c391385607d7af432b63905fcc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b4ed55f9201b498b38c962cca97314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314">TIM6</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac">TIM6_BASE</a>)</td></tr>
<tr class="separator:gac7b4ed55f9201b498b38c962cca97314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd30f46fad69dd73e1d8941a43daffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga2dd30f46fad69dd73e1d8941a43daffe">TIM14</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga862855347d6e1d92730dfe17ee8e90b8">TIM14_BASE</a>)</td></tr>
<tr class="separator:ga2dd30f46fad69dd73e1d8941a43daffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5359a088f5d8b20ce74d920e46059304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>&#160;&#160;&#160;((<a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>)</td></tr>
<tr class="separator:ga5359a088f5d8b20ce74d920e46059304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9821fd01757986612ddb8982e2fe27f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1">WWDG</a>&#160;&#160;&#160;((<a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</a>)</td></tr>
<tr class="separator:ga9821fd01757986612ddb8982e2fe27f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7">IWDG</a>&#160;&#160;&#160;((<a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</a>)</td></tr>
<tr class="separator:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</a>)</td></tr>
<tr class="separator:gaf2c3d8ce359dcfbb2261e07ed42af72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf114a9eab03ca08a6fb720e511595930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930">USART2</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</a>)</td></tr>
<tr class="separator:gaf114a9eab03ca08a6fb720e511595930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>)</td></tr>
<tr class="separator:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gafa60ac20c1921ef1002083bb3e1f5d16">I2C2</a>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</a>)</td></tr>
<tr class="separator:gafa60ac20c1921ef1002083bb3e1f5d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04651c526497822a859942b928e57f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>&#160;&#160;&#160;((<a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">PWR_BASE</a>)</td></tr>
<tr class="separator:ga04651c526497822a859942b928e57f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa2a4ab86ce00c23035e5cee2e7fc7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">DAC</a>&#160;&#160;&#160;((<a class="el" href="struct_d_a_c___type_def.html">DAC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">DAC_BASE</a>)</td></tr>
<tr class="separator:ga4aa2a4ab86ce00c23035e5cee2e7fc7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d03f4d873d59ff8bc76b6c9b576f3e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga7d03f4d873d59ff8bc76b6c9b576f3e3">CEC</a>&#160;&#160;&#160;((<a class="el" href="struct_c_e_c___type_def.html">CEC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaacb77bc44b3f8c87ab98f241e760e440">CEC_BASE</a>)</td></tr>
<tr class="separator:ga7d03f4d873d59ff8bc76b6c9b576f3e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c833fe1c486cb62250ccbca32899cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8">SYSCFG</a>&#160;&#160;&#160;((<a class="el" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>)</td></tr>
<tr class="separator:ga3c833fe1c486cb62250ccbca32899cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076912543697dbe4c46b79e8e44ad2fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga076912543697dbe4c46b79e8e44ad2fb">COMP</a>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p1__2___type_def.html">COMP1_2_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa9f5d2999c6918e385d7a526c4f6b1d3">COMP_BASE</a>)</td></tr>
<tr class="separator:ga076912543697dbe4c46b79e8e44ad2fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5713f83009027d48805b049d55bb01b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa9f5d2999c6918e385d7a526c4f6b1d3">COMP_BASE</a>)</td></tr>
<tr class="separator:gaf5713f83009027d48805b049d55bb01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6985fa7e9bb3c2edf15b29b7af210a2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga6985fa7e9bb3c2edf15b29b7af210a2b">COMP2</a>&#160;&#160;&#160;((<a class="el" href="struct_c_o_m_p___type_def.html">COMP_TypeDef</a> *) (<a class="el" href="group__cpu__specific___peripheral__memory__map.html#gaa9f5d2999c6918e385d7a526c4f6b1d3">COMP_BASE</a> + 0x00000002))</td></tr>
<tr class="separator:ga6985fa7e9bb3c2edf15b29b7af210a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9189e770cd9b63dadd36683eb9843cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac">EXTI</a>&#160;&#160;&#160;((<a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</a>)</td></tr>
<tr class="separator:ga9189e770cd9b63dadd36683eb9843cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d148b91f3d356713f7e367a2243bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>)</td></tr>
<tr class="separator:ga54d148b91f3d356713f7e367a2243bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e87451fea8dc9380056d3cfc5ed81fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</a>)</td></tr>
<tr class="separator:ga2e87451fea8dc9380056d3cfc5ed81fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad483be344a28ac800be8f03654a9612f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:gad483be344a28ac800be8f03654a9612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92871691058ff7ccffd7635930cb08da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>)</td></tr>
<tr class="separator:ga92871691058ff7ccffd7635930cb08da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e4b442041d1c03a6af113fbe04a182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga87e4b442041d1c03a6af113fbe04a182">TIM15</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga7ab42ce1846930569d742d339b554078">TIM15_BASE</a>)</td></tr>
<tr class="separator:ga87e4b442041d1c03a6af113fbe04a182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73ec606e7dacf17e18c661e8ff8c7c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga73ec606e7dacf17e18c661e8ff8c7c8d">TIM16</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga16c97093a531d763b0794c3e6d09e1bf">TIM16_BASE</a>)</td></tr>
<tr class="separator:ga73ec606e7dacf17e18c661e8ff8c7c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65aea6c8b36439e44ad6cde0e6891aab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga65aea6c8b36439e44ad6cde0e6891aab">TIM17</a>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#gaffbedbe30e8c4cffdea326d6c1800574">TIM17_BASE</a>)</td></tr>
<tr class="separator:ga65aea6c8b36439e44ad6cde0e6891aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ec6d9ec2251fda7d4ce09748cd74b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4">DBGMCU</a>&#160;&#160;&#160;((<a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>)</td></tr>
<tr class="separator:ga92ec6d9ec2251fda7d4ce09748cd74b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>)</td></tr>
<tr class="separator:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac83c5be824be1c02716e2522e80ddf7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac83c5be824be1c02716e2522e80ddf7a">DMA1_Channel1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c">DMA1_Channel1_BASE</a>)</td></tr>
<tr class="separator:gac83c5be824be1c02716e2522e80ddf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23d7631dd10c645e06971b2543ba2949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga23d7631dd10c645e06971b2543ba2949">DMA1_Channel2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267">DMA1_Channel2_BASE</a>)</td></tr>
<tr class="separator:ga23d7631dd10c645e06971b2543ba2949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7b6093a37b306d7f1f50b2f200f0d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gacf7b6093a37b306d7f1f50b2f200f0d0">DMA1_Channel3</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d">DMA1_Channel3_BASE</a>)</td></tr>
<tr class="separator:gacf7b6093a37b306d7f1f50b2f200f0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c42743316bf64da557130061b1f56a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad2c42743316bf64da557130061b1f56a">DMA1_Channel4</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692">DMA1_Channel4_BASE</a>)</td></tr>
<tr class="separator:gad2c42743316bf64da557130061b1f56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06ff98ddef3c962795d2e2444004abff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga06ff98ddef3c962795d2e2444004abff">DMA1_Channel5</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478">DMA1_Channel5_BASE</a>)</td></tr>
<tr class="separator:ga06ff98ddef3c962795d2e2444004abff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH</a>&#160;&#160;&#160;((<a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>)</td></tr>
<tr class="separator:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d5f875cdc6d696735f20fa23a895c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3">OB</a>&#160;&#160;&#160;((<a class="el" href="struct_o_b___type_def.html">OB_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">OB_BASE</a>)</td></tr>
<tr class="separator:gad2d5f875cdc6d696735f20fa23a895c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74944438a086975793d26ae48d5882d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>&#160;&#160;&#160;((<a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a>)</td></tr>
<tr class="separator:ga74944438a086975793d26ae48d5882d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a>&#160;&#160;&#160;((<a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>)</td></tr>
<tr class="separator:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42ba4ed22c45ffcf7f1c3ede1c761894"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga42ba4ed22c45ffcf7f1c3ede1c761894">TSC</a>&#160;&#160;&#160;((<a class="el" href="struct_t_s_c___type_def.html">TSC_TypeDef</a> *) <a class="el" href="group___peripheral__memory__map.html#ga2bba7a31caeacaacd433abb71781e0af">TSC_BASE</a>)</td></tr>
<tr class="separator:ga42ba4ed22c45ffcf7f1c3ede1c761894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac485358099728ddae050db37924dd6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>)</td></tr>
<tr class="separator:gac485358099728ddae050db37924dd6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>)</td></tr>
<tr class="separator:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dca03332d620196ba943bc2346eaa08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>)</td></tr>
<tr class="separator:ga2dca03332d620196ba943bc2346eaa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>)</td></tr>
<tr class="separator:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c3022dede7c9db7a58d3c3409dbc8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *) <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</a>)</td></tr>
<tr class="separator:ga43c3022dede7c9db7a58d3c3409dbc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e6b127a64fba5b26f7e118f2c1bc461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e6b127a64fba5b26f7e118f2c1bc461">ADC_ISR_AWD</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga7e6b127a64fba5b26f7e118f2c1bc461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66f58970a53712eed20aaac04c6a6f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66f58970a53712eed20aaac04c6a6f61">ADC_ISR_OVR</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga66f58970a53712eed20aaac04c6a6f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2250856b1a5661a7e778b90ca52e92c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2250856b1a5661a7e778b90ca52e92c1">ADC_ISR_EOSEQ</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga2250856b1a5661a7e778b90ca52e92c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga949681e78b978c1ccd680f11137a1550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">ADC_ISR_EOC</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga949681e78b978c1ccd680f11137a1550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e8d87957a25e701a13575d635628d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e8d87957a25e701a13575d635628d11">ADC_ISR_EOSMP</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga0e8d87957a25e701a13575d635628d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06cdc9a3bf111d8c50ecba178daa90d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06cdc9a3bf111d8c50ecba178daa90d8">ADC_ISR_ADRDY</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga06cdc9a3bf111d8c50ecba178daa90d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56b6edb70e1c04c5e03a935d2c945f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56b6edb70e1c04c5e03a935d2c945f50">ADC_ISR_EOS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2250856b1a5661a7e778b90ca52e92c1">ADC_ISR_EOSEQ</a></td></tr>
<tr class="separator:ga56b6edb70e1c04c5e03a935d2c945f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5e3e81e48728060a8815256bb7e555d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5e3e81e48728060a8815256bb7e555d">ADC_IER_AWDIE</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gab5e3e81e48728060a8815256bb7e555d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga150e154d48f6069e324aa642ec30f107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga150e154d48f6069e324aa642ec30f107">ADC_IER_OVRIE</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga150e154d48f6069e324aa642ec30f107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35cb3b8d136e2f793e02ecf91f6fc05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa35cb3b8d136e2f793e02ecf91f6fc05">ADC_IER_EOSEQIE</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaa35cb3b8d136e2f793e02ecf91f6fc05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga367429f3a07068668ffefd84c7c60985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga367429f3a07068668ffefd84c7c60985">ADC_IER_EOCIE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga367429f3a07068668ffefd84c7c60985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe38c621f1e8239fefbb8585911d2138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe38c621f1e8239fefbb8585911d2138">ADC_IER_EOSMPIE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gafe38c621f1e8239fefbb8585911d2138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d9fb25dbbbaa72791a52fedfecca7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55d9fb25dbbbaa72791a52fedfecca7b">ADC_IER_ADRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga55d9fb25dbbbaa72791a52fedfecca7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba8c4da5807ce6cea8b14be76f6243d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ba8c4da5807ce6cea8b14be76f6243d">ADC_IER_EOSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa35cb3b8d136e2f793e02ecf91f6fc05">ADC_IER_EOSEQIE</a></td></tr>
<tr class="separator:ga5ba8c4da5807ce6cea8b14be76f6243d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c66f671af3241a20d7dfa2a048b40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga87c66f671af3241a20d7dfa2a048b40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56c924ba75bdb8b75aa9130b75effbe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga56c924ba75bdb8b75aa9130b75effbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25021284fb6bfad3e8448edc6ef81218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga25021284fb6bfad3e8448edc6ef81218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99494f414a25f32a5f00ea39ea2150a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gad99494f414a25f32a5f00ea39ea2150a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26fe09dfd6969dd95591942e80cc3d2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga26fe09dfd6969dd95591942e80cc3d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2eb115721c8054f7a2ba23c21bc68e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2eb115721c8054f7a2ba23c21bc68e1">ADC_CFGR1_AWDCH</a>&#160;&#160;&#160;((uint32_t)0x7C000000)</td></tr>
<tr class="separator:gaf2eb115721c8054f7a2ba23c21bc68e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae55f1b109f8a2cc3f9dcd9e37cd455a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae55f1b109f8a2cc3f9dcd9e37cd455a4">ADC_CFGR1_AWDCH_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gae55f1b109f8a2cc3f9dcd9e37cd455a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccd0138148d02fe1d1d5b42ac69cfc2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccd0138148d02fe1d1d5b42ac69cfc2f">ADC_CFGR1_AWDCH_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gaccd0138148d02fe1d1d5b42ac69cfc2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga509379e152bb99b3f2337e205b015b0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga509379e152bb99b3f2337e205b015b0c">ADC_CFGR1_AWDCH_2</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga509379e152bb99b3f2337e205b015b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8016aaa2a77a3613067b46c41ecbc1d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8016aaa2a77a3613067b46c41ecbc1d7">ADC_CFGR1_AWDCH_3</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga8016aaa2a77a3613067b46c41ecbc1d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373b490a8080d933fb8e0e77bd06d396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga373b490a8080d933fb8e0e77bd06d396">ADC_CFGR1_AWDCH_4</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga373b490a8080d933fb8e0e77bd06d396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee9f0fa04e0201a43856080e37c4508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafee9f0fa04e0201a43856080e37c4508">ADC_CFGR1_AWDEN</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gafee9f0fa04e0201a43856080e37c4508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfab18aa9b57f8ed8979f62d5d3900d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfab18aa9b57f8ed8979f62d5d3900d2">ADC_CFGR1_AWDSGL</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gabfab18aa9b57f8ed8979f62d5d3900d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26a4779335193192049e1d58e3b2718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae26a4779335193192049e1d58e3b2718">ADC_CFGR1_DISCEN</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gae26a4779335193192049e1d58e3b2718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff56271bc473179a89b075fda664512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ff56271bc473179a89b075fda664512">ADC_CFGR1_AUTOFF</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga2ff56271bc473179a89b075fda664512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fe986e2a65282b01053839f8c0877a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fe986e2a65282b01053839f8c0877a3">ADC_CFGR1_WAIT</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga2fe986e2a65282b01053839f8c0877a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a68ef1ef5f97552db10e8a4303eb0a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a68ef1ef5f97552db10e8a4303eb0a2">ADC_CFGR1_CONT</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga2a68ef1ef5f97552db10e8a4303eb0a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbd980c2b24383afb370bfe69860064f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbd980c2b24383afb370bfe69860064f">ADC_CFGR1_OVRMOD</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gadbd980c2b24383afb370bfe69860064f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc48e957d935d791a767c763b9225832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a>&#160;&#160;&#160;((uint32_t)0x00000C00)</td></tr>
<tr class="separator:gafc48e957d935d791a767c763b9225832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bd587c78699a50b76f5e33f867285c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bd587c78699a50b76f5e33f867285c2">ADC_CFGR1_EXTEN_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga7bd587c78699a50b76f5e33f867285c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf280aa8043f44ba5af39f6d9381169a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf280aa8043f44ba5af39f6d9381169a1">ADC_CFGR1_EXTEN_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaf280aa8043f44ba5af39f6d9381169a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01460f832e7bd04e150f86425aa922dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01460f832e7bd04e150f86425aa922dd">ADC_CFGR1_EXTSEL</a>&#160;&#160;&#160;((uint32_t)0x000001C0)</td></tr>
<tr class="separator:ga01460f832e7bd04e150f86425aa922dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b23e26a7ff780ae4a913f9eb3c4fafb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b23e26a7ff780ae4a913f9eb3c4fafb">ADC_CFGR1_EXTSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga6b23e26a7ff780ae4a913f9eb3c4fafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd08752ec8996d12b0dbf1b555f4a67f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd08752ec8996d12b0dbf1b555f4a67f">ADC_CFGR1_EXTSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gabd08752ec8996d12b0dbf1b555f4a67f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf417f2e3a6ca8d741d074fc2734e3b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf417f2e3a6ca8d741d074fc2734e3b9d">ADC_CFGR1_EXTSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaf417f2e3a6ca8d741d074fc2734e3b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d91913f0fe8acb7a07de52505a1fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d91913f0fe8acb7a07de52505a1fa7">ADC_CFGR1_ALIGN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga48d91913f0fe8acb7a07de52505a1fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d5676c559f66561a86e6236ba803f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d5676c559f66561a86e6236ba803f98">ADC_CFGR1_RES</a>&#160;&#160;&#160;((uint32_t)0x00000018)</td></tr>
<tr class="separator:ga9d5676c559f66561a86e6236ba803f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa09ba21ff2817d7633982748c7afe8ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa09ba21ff2817d7633982748c7afe8ff">ADC_CFGR1_RES_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaa09ba21ff2817d7633982748c7afe8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3540c4cec0b318ccc71dfa1317b4f659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3540c4cec0b318ccc71dfa1317b4f659">ADC_CFGR1_RES_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga3540c4cec0b318ccc71dfa1317b4f659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga138c4d67e5735326ffc922409f3fc8f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga138c4d67e5735326ffc922409f3fc8f4">ADC_CFGR1_SCANDIR</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga138c4d67e5735326ffc922409f3fc8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab698a32d964b2c094ba4d42931c21068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab698a32d964b2c094ba4d42931c21068">ADC_CFGR1_DMACFG</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gab698a32d964b2c094ba4d42931c21068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1466dacc8afdc2a11ed1d10720834c0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1466dacc8afdc2a11ed1d10720834c0f">ADC_CFGR1_DMAEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga1466dacc8afdc2a11ed1d10720834c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88cba4b5835e6defb1b6888c9640eeb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88cba4b5835e6defb1b6888c9640eeb0">ADC_CFGR1_AUTDLY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fe986e2a65282b01053839f8c0877a3">ADC_CFGR1_WAIT</a></td></tr>
<tr class="separator:ga88cba4b5835e6defb1b6888c9640eeb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5821334c58af9ea7fa1205c1459f5a3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5821334c58af9ea7fa1205c1459f5a3a">ADC_CFGR2_CKMODE</a>&#160;&#160;&#160;((uint32_t)0xC0000000)</td></tr>
<tr class="separator:ga5821334c58af9ea7fa1205c1459f5a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd8d90fdb7639030c0816d24f27cad4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd8d90fdb7639030c0816d24f27cad4b">ADC_CFGR2_CKMODE_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gadd8d90fdb7639030c0816d24f27cad4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8603cb9fe211cb7cda8b29049dcde908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8603cb9fe211cb7cda8b29049dcde908">ADC_CFGR2_CKMODE_0</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga8603cb9fe211cb7cda8b29049dcde908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd2fcfbed5ce42f548598253e2760be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcd2fcfbed5ce42f548598253e2760be">ADC_CFGR2_JITOFFDIV4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd8d90fdb7639030c0816d24f27cad4b">ADC_CFGR2_CKMODE_1</a></td></tr>
<tr class="separator:gadcd2fcfbed5ce42f548598253e2760be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8f696c99b9b4addf75b47035223e0d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8f696c99b9b4addf75b47035223e0d1">ADC_CFGR2_JITOFFDIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8603cb9fe211cb7cda8b29049dcde908">ADC_CFGR2_CKMODE_0</a></td></tr>
<tr class="separator:gaa8f696c99b9b4addf75b47035223e0d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceac2124a2a41388f9f5e5c2c310a27e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaceac2124a2a41388f9f5e5c2c310a27e">ADC_SMPR_SMP</a>&#160;&#160;&#160;((uint32_t)0x00000007)</td></tr>
<tr class="separator:gaceac2124a2a41388f9f5e5c2c310a27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694f8b1e1e5410a1a60484f4857b8b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga694f8b1e1e5410a1a60484f4857b8b2d">ADC_SMPR_SMP_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga694f8b1e1e5410a1a60484f4857b8b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab57bf329f4bf7c460f3666ea37dc7221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab57bf329f4bf7c460f3666ea37dc7221">ADC_SMPR_SMP_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gab57bf329f4bf7c460f3666ea37dc7221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga046d9b1e209acb9e7152db85c8b7bcce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga046d9b1e209acb9e7152db85c8b7bcce">ADC_SMPR_SMP_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga046d9b1e209acb9e7152db85c8b7bcce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b01bfd0523da47456ba831cc68dc95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29b01bfd0523da47456ba831cc68dc95">ADC_SMPR1_SMPR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaceac2124a2a41388f9f5e5c2c310a27e">ADC_SMPR_SMP</a></td></tr>
<tr class="separator:ga29b01bfd0523da47456ba831cc68dc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec9cd8ff8dfaf9d4abd8151d213cae78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec9cd8ff8dfaf9d4abd8151d213cae78">ADC_SMPR1_SMPR_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga694f8b1e1e5410a1a60484f4857b8b2d">ADC_SMPR_SMP_0</a></td></tr>
<tr class="separator:gaec9cd8ff8dfaf9d4abd8151d213cae78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f428f0a1aa53d93766479a36951db97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f428f0a1aa53d93766479a36951db97">ADC_SMPR1_SMPR_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab57bf329f4bf7c460f3666ea37dc7221">ADC_SMPR_SMP_1</a></td></tr>
<tr class="separator:ga0f428f0a1aa53d93766479a36951db97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefffe59508c4f2748446371e9b791add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefffe59508c4f2748446371e9b791add">ADC_SMPR1_SMPR_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga046d9b1e209acb9e7152db85c8b7bcce">ADC_SMPR_SMP_2</a></td></tr>
<tr class="separator:gaefffe59508c4f2748446371e9b791add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17fba2a9cb9dac07a81afc606a3c742a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17fba2a9cb9dac07a81afc606a3c742a">ADC_TR_HT</a>&#160;&#160;&#160;((uint32_t)0x0FFF0000)</td></tr>
<tr class="separator:ga17fba2a9cb9dac07a81afc606a3c742a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga256ca600edc7d15a8f5123730822667b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga256ca600edc7d15a8f5123730822667b">ADC_TR_LT</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr class="separator:ga256ca600edc7d15a8f5123730822667b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad685f031174465e636ef75a5bd7b637d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17fba2a9cb9dac07a81afc606a3c742a">ADC_TR_HT</a></td></tr>
<tr class="separator:gad685f031174465e636ef75a5bd7b637d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ac18b970378acf726f04ae68232c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga256ca600edc7d15a8f5123730822667b">ADC_TR_LT</a></td></tr>
<tr class="separator:gac7ac18b970378acf726f04ae68232c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8056645767f844ce037f2a45fdb54ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8056645767f844ce037f2a45fdb54ca6">ADC_CHSELR_CHSEL18</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga8056645767f844ce037f2a45fdb54ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec0461a534becec3c117d67abeb386b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec0461a534becec3c117d67abeb386b4">ADC_CHSELR_CHSEL17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gaec0461a534becec3c117d67abeb386b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfc51c25f28841ceffb83ba992d07c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dfc51c25f28841ceffb83ba992d07c5">ADC_CHSELR_CHSEL16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga8dfc51c25f28841ceffb83ba992d07c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab84928f30f310c5995fda17d09356caa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab84928f30f310c5995fda17d09356caa">ADC_CHSELR_CHSEL15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gab84928f30f310c5995fda17d09356caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b84d83a703faf41021f5aed1b08d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5b84d83a703faf41021f5aed1b08d1f">ADC_CHSELR_CHSEL14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gab5b84d83a703faf41021f5aed1b08d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9615a92dc5d719eda04efc0fbcc2274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9615a92dc5d719eda04efc0fbcc2274">ADC_CHSELR_CHSEL13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gad9615a92dc5d719eda04efc0fbcc2274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835b5a1068e5b4746a61a637831a6add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga835b5a1068e5b4746a61a637831a6add">ADC_CHSELR_CHSEL12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga835b5a1068e5b4746a61a637831a6add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c74cdf4888bb431e36aa8f636c66e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c74cdf4888bb431e36aa8f636c66e75">ADC_CHSELR_CHSEL11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga0c74cdf4888bb431e36aa8f636c66e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6252eddc09ac86f0ba2fc34e9973b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6252eddc09ac86f0ba2fc34e9973b52">ADC_CHSELR_CHSEL10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gac6252eddc09ac86f0ba2fc34e9973b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacfdf93021c4aa68f312f6f58c437091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacfdf93021c4aa68f312f6f58c437091">ADC_CHSELR_CHSEL9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaacfdf93021c4aa68f312f6f58c437091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e1d27f5eba18a59660d7b32611f068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01e1d27f5eba18a59660d7b32611f068">ADC_CHSELR_CHSEL8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga01e1d27f5eba18a59660d7b32611f068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9b146cfe8e9ca180676f8e9af40b8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f9b146cfe8e9ca180676f8e9af40b8b">ADC_CHSELR_CHSEL7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga4f9b146cfe8e9ca180676f8e9af40b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae">ADC_CHSELR_CHSEL6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb861455b1d4bcfc419e7a5d76655ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bb861455b1d4bcfc419e7a5d76655ec">ADC_CHSELR_CHSEL5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga1bb861455b1d4bcfc419e7a5d76655ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae71a9b3ba55c541de0fd39ce647ba619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae71a9b3ba55c541de0fd39ce647ba619">ADC_CHSELR_CHSEL4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gae71a9b3ba55c541de0fd39ce647ba619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga697a712147bfa61fd786ae5ce3ca2bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga697a712147bfa61fd786ae5ce3ca2bfa">ADC_CHSELR_CHSEL3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga697a712147bfa61fd786ae5ce3ca2bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga828269a978a7bee65fc836de87b422d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga828269a978a7bee65fc836de87b422d7">ADC_CHSELR_CHSEL2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga828269a978a7bee65fc836de87b422d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2617214deca9d2d1fe358e7012de53b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2617214deca9d2d1fe358e7012de53b7">ADC_CHSELR_CHSEL1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga2617214deca9d2d1fe358e7012de53b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab167e83ae3042f3041d4da630d58ccc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab167e83ae3042f3041d4da630d58ccc6">ADC_CHSELR_CHSEL0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gab167e83ae3042f3041d4da630d58ccc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada596183c4087696c486546e88176038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:gada596183c4087696c486546e88176038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeefa6f00268db0df10fb97112a9f456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456">ADC_CCR_VBATEN</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gaaeefa6f00268db0df10fb97112a9f456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec05330012f52f35421531c72819fada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gaec05330012f52f35421531c72819fada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecc47464aaa52f565d8daa9cf1a86054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaecc47464aaa52f565d8daa9cf1a86054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07454cc787f44ad132784c9b582a687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad07454cc787f44ad132784c9b582a687">CEC_CR_CECEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gad07454cc787f44ad132784c9b582a687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac82eb7571b7a6c4b08ec2eb6be00d992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac82eb7571b7a6c4b08ec2eb6be00d992">CEC_CR_TXSOM</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gac82eb7571b7a6c4b08ec2eb6be00d992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9dc5e4a7c6d8e980a05e17e1da39ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9dc5e4a7c6d8e980a05e17e1da39ea9">CEC_CR_TXEOM</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gab9dc5e4a7c6d8e980a05e17e1da39ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fda3c859ea19941be7995dc9c737e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fda3c859ea19941be7995dc9c737e4b">CEC_CFGR_SFT</a>&#160;&#160;&#160;((uint32_t)0x00000007)</td></tr>
<tr class="separator:ga7fda3c859ea19941be7995dc9c737e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f2ff713a7f2fc5a4113b1bdb275db3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23f2ff713a7f2fc5a4113b1bdb275db3">CEC_CFGR_RXTOL</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga23f2ff713a7f2fc5a4113b1bdb275db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cab9c1757c7f27e80d5cd60542c6242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cab9c1757c7f27e80d5cd60542c6242">CEC_CFGR_BRESTP</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga4cab9c1757c7f27e80d5cd60542c6242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc75911736a14a5af35c1972e38c0630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc75911736a14a5af35c1972e38c0630">CEC_CFGR_BREGEN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gacc75911736a14a5af35c1972e38c0630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea85d990bdd635458bbd7aee3504db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea85d990bdd635458bbd7aee3504db0">CEC_CFGR_LBPEGEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga2ea85d990bdd635458bbd7aee3504db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2a6dc5400356ca22bfbcf50976ae7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2a6dc5400356ca22bfbcf50976ae7c6">CEC_CFGR_BRDNOGEN</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gad2a6dc5400356ca22bfbcf50976ae7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeede6a98c5742dec1da00c5a0f0e2eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeede6a98c5742dec1da00c5a0f0e2eef">CEC_CFGR_SFTOPT</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaeede6a98c5742dec1da00c5a0f0e2eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213f76c79bba2ae209f80e4a27bfe714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga213f76c79bba2ae209f80e4a27bfe714">CEC_CFGR_OAR</a>&#160;&#160;&#160;((uint32_t)0x7FFF0000)</td></tr>
<tr class="separator:ga213f76c79bba2ae209f80e4a27bfe714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga864552964e386a7c563f836ed426c339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga864552964e386a7c563f836ed426c339">CEC_CFGR_LSTN</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga864552964e386a7c563f836ed426c339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaee6937031ef2aac70af5c6ead1fe64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaee6937031ef2aac70af5c6ead1fe64">CEC_TXDR_TXD</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:gabaee6937031ef2aac70af5c6ead1fe64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae24df8ebeb894544ad41f141916ada42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae24df8ebeb894544ad41f141916ada42">CEC_TXDR_RXD</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:gae24df8ebeb894544ad41f141916ada42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8392ffce27c7e83421cbf020935ceefb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8392ffce27c7e83421cbf020935ceefb">CEC_ISR_RXBR</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga8392ffce27c7e83421cbf020935ceefb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ea7f53b864b19a3205bd19917bd3037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ea7f53b864b19a3205bd19917bd3037">CEC_ISR_RXEND</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga9ea7f53b864b19a3205bd19917bd3037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87abe06cd76beefee3da896c063813d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87abe06cd76beefee3da896c063813d4">CEC_ISR_RXOVR</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga87abe06cd76beefee3da896c063813d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfcf0cdc619594d308868633a9bb34cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfcf0cdc619594d308868633a9bb34cc">CEC_ISR_BRE</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gacfcf0cdc619594d308868633a9bb34cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf8878e81f0b2d9bafc030902c14aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdf8878e81f0b2d9bafc030902c14aa5">CEC_ISR_SBPE</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gabdf8878e81f0b2d9bafc030902c14aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a7f8deb9ed20b386b08d2c4356fd857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a7f8deb9ed20b386b08d2c4356fd857">CEC_ISR_LBPE</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga5a7f8deb9ed20b386b08d2c4356fd857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bbf3902511d8e44ce5b68e6dea017f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bbf3902511d8e44ce5b68e6dea017f3">CEC_ISR_RXACKE</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga4bbf3902511d8e44ce5b68e6dea017f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb233d5135afbab6a46bba0dbfeeef4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeb233d5135afbab6a46bba0dbfeeef4">CEC_ISR_ARBLST</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gafeb233d5135afbab6a46bba0dbfeeef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8732e4e9aa818b694f9b65e13d9ccc62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8732e4e9aa818b694f9b65e13d9ccc62">CEC_ISR_TXBR</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga8732e4e9aa818b694f9b65e13d9ccc62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga371572b0aa30cb782f5cc84357370222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga371572b0aa30cb782f5cc84357370222">CEC_ISR_TXEND</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga371572b0aa30cb782f5cc84357370222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf66fd9ec42869f8a61d1515a3551a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bf66fd9ec42869f8a61d1515a3551a7">CEC_ISR_TXUDR</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga0bf66fd9ec42869f8a61d1515a3551a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae66a06121fc545cb8ec5a1c2ada0a138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae66a06121fc545cb8ec5a1c2ada0a138">CEC_ISR_TXERR</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gae66a06121fc545cb8ec5a1c2ada0a138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c198764299a5b22c5cb41cbc16e9b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02c198764299a5b22c5cb41cbc16e9b5">CEC_ISR_TXACKE</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga02c198764299a5b22c5cb41cbc16e9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9813cba2c5a4b58b07f9bbf6551ea00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9813cba2c5a4b58b07f9bbf6551ea00">CEC_IER_RXBRIE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gae9813cba2c5a4b58b07f9bbf6551ea00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c76604ef22d67a6ed9209ad2989070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09c76604ef22d67a6ed9209ad2989070">CEC_IER_RXENDIE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga09c76604ef22d67a6ed9209ad2989070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7437e3b41768abceaa3b17bb1ed3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d7437e3b41768abceaa3b17bb1ed3c0">CEC_IER_RXOVRIE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga2d7437e3b41768abceaa3b17bb1ed3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae86672dd7838e6a272ac7b90ee7a6f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae86672dd7838e6a272ac7b90ee7a6f63">CEC_IER_BREIE</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gae86672dd7838e6a272ac7b90ee7a6f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37a690355b9ad58c6450aa1b074a9e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37a690355b9ad58c6450aa1b074a9e00">CEC_IER_SBPEIE</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga37a690355b9ad58c6450aa1b074a9e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad062f53e7de36f1d36629edbe6a0ac0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad062f53e7de36f1d36629edbe6a0ac0a">CEC_IER_LBPEIE</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gad062f53e7de36f1d36629edbe6a0ac0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3a47896655d7b828d14c2e02b1166cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3a47896655d7b828d14c2e02b1166cd">CEC_IER_RXACKEIE</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gac3a47896655d7b828d14c2e02b1166cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8be887f1e0529b2500342302ce6fa9ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8be887f1e0529b2500342302ce6fa9ab">CEC_IER_ARBLSTIE</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga8be887f1e0529b2500342302ce6fa9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57e187c65212322673ccf7c4a221f7db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57e187c65212322673ccf7c4a221f7db">CEC_IER_TXBRIE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga57e187c65212322673ccf7c4a221f7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e04209a3863d7dbab0f06f76bf282fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e04209a3863d7dbab0f06f76bf282fd">CEC_IER_TXENDIE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga2e04209a3863d7dbab0f06f76bf282fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga997c4e3dafb4f37953f060590b17e4ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga997c4e3dafb4f37953f060590b17e4ef">CEC_IER_TXUDRIE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga997c4e3dafb4f37953f060590b17e4ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga422be1fb8f29baf93ecdc5d2466f0592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga422be1fb8f29baf93ecdc5d2466f0592">CEC_IER_TXERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga422be1fb8f29baf93ecdc5d2466f0592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7999bc46c6dbd508261b3975803e799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7999bc46c6dbd508261b3975803e799">CEC_IER_TXACKEIE</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gae7999bc46c6dbd508261b3975803e799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga189a12739f9eb7eb29d96b62b2473c3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga189a12739f9eb7eb29d96b62b2473c3c">COMP_CSR_COMP1EN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga189a12739f9eb7eb29d96b62b2473c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga258f29de9f52f18d94b5d15f73cebc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga258f29de9f52f18d94b5d15f73cebc75">COMP_CSR_COMP1SW1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga258f29de9f52f18d94b5d15f73cebc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga777ceba7bc174da7957c8fa93e2677df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga777ceba7bc174da7957c8fa93e2677df">COMP_CSR_COMP1MODE</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr class="separator:ga777ceba7bc174da7957c8fa93e2677df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e0ac36b9af161b8fe5c174c9ce2e4e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e0ac36b9af161b8fe5c174c9ce2e4e7">COMP_CSR_COMP1MODE_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga1e0ac36b9af161b8fe5c174c9ce2e4e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e35a1dd751721046a57a67e9733e17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e35a1dd751721046a57a67e9733e17">COMP_CSR_COMP1MODE_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gab9e35a1dd751721046a57a67e9733e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa81476a488ea67413036c3f9f4c71924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa81476a488ea67413036c3f9f4c71924">COMP_CSR_COMP1INSEL</a>&#160;&#160;&#160;((uint32_t)0x00000070)</td></tr>
<tr class="separator:gaa81476a488ea67413036c3f9f4c71924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a4a6dc37c71b792a672c9d352646b19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a4a6dc37c71b792a672c9d352646b19">COMP_CSR_COMP1INSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga9a4a6dc37c71b792a672c9d352646b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26040eb92ba6cf9879e8d7440508faca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26040eb92ba6cf9879e8d7440508faca">COMP_CSR_COMP1INSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga26040eb92ba6cf9879e8d7440508faca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga461ba512a5cdd69c7c2e04c29f3bd6e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga461ba512a5cdd69c7c2e04c29f3bd6e3">COMP_CSR_COMP1INSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga461ba512a5cdd69c7c2e04c29f3bd6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ce195c0db3b5d01ff6b662806d88d44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ce195c0db3b5d01ff6b662806d88d44">COMP_CSR_COMP1OUTSEL</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td></tr>
<tr class="separator:ga7ce195c0db3b5d01ff6b662806d88d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafb4dff36fee24f67ac46f98620aa000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafb4dff36fee24f67ac46f98620aa000">COMP_CSR_COMP1OUTSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaafb4dff36fee24f67ac46f98620aa000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90166d1216f22f02bba853d02af2d1b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90166d1216f22f02bba853d02af2d1b8">COMP_CSR_COMP1OUTSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga90166d1216f22f02bba853d02af2d1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f3103e27a41d30f95c8350b68421cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f3103e27a41d30f95c8350b68421cc0">COMP_CSR_COMP1OUTSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga4f3103e27a41d30f95c8350b68421cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584eca8dbda02dc6cecf0717ea4bdae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga584eca8dbda02dc6cecf0717ea4bdae2">COMP_CSR_COMP1POL</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga584eca8dbda02dc6cecf0717ea4bdae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0d4addf5f2391eea3f3571dc5ebed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a0d4addf5f2391eea3f3571dc5ebed9">COMP_CSR_COMP1HYST</a>&#160;&#160;&#160;((uint32_t)0x00003000)</td></tr>
<tr class="separator:ga3a0d4addf5f2391eea3f3571dc5ebed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb36314ca9460b3a8837c251599be3b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb36314ca9460b3a8837c251599be3b8">COMP_CSR_COMP1HYST_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gaeb36314ca9460b3a8837c251599be3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae36c775605fcc21131e30017cab5650e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae36c775605fcc21131e30017cab5650e">COMP_CSR_COMP1HYST_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gae36c775605fcc21131e30017cab5650e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52b6e52d90360093d8f5b416d9403e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52b6e52d90360093d8f5b416d9403e77">COMP_CSR_COMP1OUT</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga52b6e52d90360093d8f5b416d9403e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea194683429416dd8e2855567d90508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadea194683429416dd8e2855567d90508">COMP_CSR_COMP1LOCK</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gadea194683429416dd8e2855567d90508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6c4a6c601e572cea18d4e14ede5651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc6c4a6c601e572cea18d4e14ede5651">COMP_CSR_COMP2EN</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gacc6c4a6c601e572cea18d4e14ede5651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e7bcfd283f74466cf2e6674fad32724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e7bcfd283f74466cf2e6674fad32724">COMP_CSR_COMP2MODE</a>&#160;&#160;&#160;((uint32_t)0x000C0000)</td></tr>
<tr class="separator:ga7e7bcfd283f74466cf2e6674fad32724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42e567d04af196cf6feb93236c7d83c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac42e567d04af196cf6feb93236c7d83c">COMP_CSR_COMP2MODE_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gac42e567d04af196cf6feb93236c7d83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7debabc9d774b5d8c59f20d6bc914c93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7debabc9d774b5d8c59f20d6bc914c93">COMP_CSR_COMP2MODE_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga7debabc9d774b5d8c59f20d6bc914c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b8bc2d33892fd6513d05a2f96fec562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b8bc2d33892fd6513d05a2f96fec562">COMP_CSR_COMP2INSEL</a>&#160;&#160;&#160;((uint32_t)0x00700000)</td></tr>
<tr class="separator:ga3b8bc2d33892fd6513d05a2f96fec562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae28ecec4d15464adb9a79a60f21c285b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae28ecec4d15464adb9a79a60f21c285b">COMP_CSR_COMP2INSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gae28ecec4d15464adb9a79a60f21c285b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d4c8fa0748a193a5ae3451820d12793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d4c8fa0748a193a5ae3451820d12793">COMP_CSR_COMP2INSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga8d4c8fa0748a193a5ae3451820d12793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12f24c574d20f16dc6b3f183336cfeb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12f24c574d20f16dc6b3f183336cfeb4">COMP_CSR_COMP2INSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga12f24c574d20f16dc6b3f183336cfeb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5482fc96fe89aee16d2f52baf68f29b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5482fc96fe89aee16d2f52baf68f29b">COMP_CSR_WNDWEN</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gab5482fc96fe89aee16d2f52baf68f29b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2750efa772c6b192bb7751152a41ae6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2750efa772c6b192bb7751152a41ae6d">COMP_CSR_COMP2OUTSEL</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td></tr>
<tr class="separator:ga2750efa772c6b192bb7751152a41ae6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b9f768efd2f6d78ebab15f9a33fda85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b9f768efd2f6d78ebab15f9a33fda85">COMP_CSR_COMP2OUTSEL_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga8b9f768efd2f6d78ebab15f9a33fda85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f28e269d3b365915bcd144bdfa4b79b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f28e269d3b365915bcd144bdfa4b79b">COMP_CSR_COMP2OUTSEL_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga7f28e269d3b365915bcd144bdfa4b79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29d9f72805cadc86f8f93f0ae71b9b0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29d9f72805cadc86f8f93f0ae71b9b0b">COMP_CSR_COMP2OUTSEL_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga29d9f72805cadc86f8f93f0ae71b9b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga566719a9b0958ecfd08993cb251ae5c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga566719a9b0958ecfd08993cb251ae5c5">COMP_CSR_COMP2POL</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga566719a9b0958ecfd08993cb251ae5c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec5ad72b52f0e4e4d84ac355d847f0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ec5ad72b52f0e4e4d84ac355d847f0f">COMP_CSR_COMP2HYST</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr class="separator:ga7ec5ad72b52f0e4e4d84ac355d847f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40bad455f0b6cbcc3d8540013244966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf40bad455f0b6cbcc3d8540013244966">COMP_CSR_COMP2HYST_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gaf40bad455f0b6cbcc3d8540013244966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69191201273a07b71f02148bc9441fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69191201273a07b71f02148bc9441fc3">COMP_CSR_COMP2HYST_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga69191201273a07b71f02148bc9441fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7cb04028099b6ee912472dc94415d00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7cb04028099b6ee912472dc94415d00">COMP_CSR_COMP2OUT</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gac7cb04028099b6ee912472dc94415d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1334c5917d1da9f71ef8363a150fdb2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1334c5917d1da9f71ef8363a150fdb2b">COMP_CSR_COMP2LOCK</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga1334c5917d1da9f71ef8363a150fdb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56475caab652fe73308671a6a77be093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56475caab652fe73308671a6a77be093">COMP_CSR_COMPxEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga56475caab652fe73308671a6a77be093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca9152e9cb276277b3fc73d5512b071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaca9152e9cb276277b3fc73d5512b071">COMP_CSR_COMPxMODE</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr class="separator:gaaca9152e9cb276277b3fc73d5512b071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf56408bf1a7e65080487900f47527efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf56408bf1a7e65080487900f47527efd">COMP_CSR_COMPxMODE_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaf56408bf1a7e65080487900f47527efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaafa3a75e239f9705edc5b3149d9316e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaafa3a75e239f9705edc5b3149d9316e">COMP_CSR_COMPxMODE_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaaafa3a75e239f9705edc5b3149d9316e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5677bac995118577541d2dffb27e9394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5677bac995118577541d2dffb27e9394">COMP_CSR_COMPxINSEL</a>&#160;&#160;&#160;((uint32_t)0x00000070)</td></tr>
<tr class="separator:ga5677bac995118577541d2dffb27e9394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc530e69bacce1456936eaaf5f4e594b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc530e69bacce1456936eaaf5f4e594b">COMP_CSR_COMPxINSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gadc530e69bacce1456936eaaf5f4e594b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga586e48bf5545849689c3ff26a2f0a86e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga586e48bf5545849689c3ff26a2f0a86e">COMP_CSR_COMPxINSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga586e48bf5545849689c3ff26a2f0a86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga949a4d6495f17673ea30fdb264a1681a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga949a4d6495f17673ea30fdb264a1681a">COMP_CSR_COMPxINSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga949a4d6495f17673ea30fdb264a1681a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0616cef280e58d33ca06ff51a09ed71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0616cef280e58d33ca06ff51a09ed71a">COMP_CSR_COMPxOUTSEL</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td></tr>
<tr class="separator:ga0616cef280e58d33ca06ff51a09ed71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fd4d92cc58c4012080d53e9ca89a8b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fd4d92cc58c4012080d53e9ca89a8b1">COMP_CSR_COMPxOUTSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga0fd4d92cc58c4012080d53e9ca89a8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f758a713daa97c360170ebd6fe4a279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f758a713daa97c360170ebd6fe4a279">COMP_CSR_COMPxOUTSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga7f758a713daa97c360170ebd6fe4a279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46660410b9fb7f55ece6777572f49877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46660410b9fb7f55ece6777572f49877">COMP_CSR_COMPxOUTSEL_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga46660410b9fb7f55ece6777572f49877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2a5e0838dcc6f9148abb79dfa05cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b2a5e0838dcc6f9148abb79dfa05cb9">COMP_CSR_COMPxPOL</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga6b2a5e0838dcc6f9148abb79dfa05cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e99d36b7a9e9b66c473200f490ad9e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e99d36b7a9e9b66c473200f490ad9e1">COMP_CSR_COMPxHYST</a>&#160;&#160;&#160;((uint32_t)0x00003000)</td></tr>
<tr class="separator:ga7e99d36b7a9e9b66c473200f490ad9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19b71681f33460c1964b1b123a49f67a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19b71681f33460c1964b1b123a49f67a">COMP_CSR_COMPxHYST_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga19b71681f33460c1964b1b123a49f67a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3930e6fb36896287c713b6846b45425b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3930e6fb36896287c713b6846b45425b">COMP_CSR_COMPxHYST_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga3930e6fb36896287c713b6846b45425b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a9869e3b9befff9c2ea84285fffd0b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a9869e3b9befff9c2ea84285fffd0b9">COMP_CSR_COMPxOUT</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga1a9869e3b9befff9c2ea84285fffd0b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad31c0e08dcf7ca57bdd1e420ee77a1d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad31c0e08dcf7ca57bdd1e420ee77a1d1">COMP_CSR_COMPxLOCK</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gad31c0e08dcf7ca57bdd1e420ee77a1d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf4701d3b15924e657942ce3caa4105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105">CRC_DR_DR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga2bf4701d3b15924e657942ce3caa4105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">CRC_IDR_IDR</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr class="separator:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d57481fb891a0964b40f721354c56d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7">CRC_CR_RESET</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga7d57481fb891a0964b40f721354c56d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c5a6e8ab7464ff35f1e5f424b76c15a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c5a6e8ab7464ff35f1e5f424b76c15a">CRC_CR_REV_IN</a>&#160;&#160;&#160;((uint32_t)0x00000060)</td></tr>
<tr class="separator:ga4c5a6e8ab7464ff35f1e5f424b76c15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fda6ff4d3290ee41e59a13e2e8037b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92fda6ff4d3290ee41e59a13e2e8037b">CRC_CR_REV_IN_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga92fda6ff4d3290ee41e59a13e2e8037b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffd71a81205713ba49123a7c4e7a7ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffd71a81205713ba49123a7c4e7a7ef">CRC_CR_REV_IN_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga3ffd71a81205713ba49123a7c4e7a7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62d72fcad54fe50ab75d2895d6e155f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62d72fcad54fe50ab75d2895d6e155f7">CRC_CR_REV_OUT</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga62d72fcad54fe50ab75d2895d6e155f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35e084536ff8919f5cd2a88ea86d8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa35e084536ff8919f5cd2a88ea86d8b2">CRC_INIT_INIT</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:gaa35e084536ff8919f5cd2a88ea86d8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd8cedbb3dda03d56ac0ba92d2d9cefd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd">DAC_CR_EN1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gabd8cedbb3dda03d56ac0ba92d2d9cefd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1e2b83ae1ab889cb1e34a99746c9d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8">DAC_CR_BOFF1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga0b1e2b83ae1ab889cb1e34a99746c9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga998aa4fd791ea2f4626df6ddc8fc7109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109">DAC_CR_TEN1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga998aa4fd791ea2f4626df6ddc8fc7109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf951c1a57a1a19e356df57d908f09c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c">DAC_CR_TSEL1</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td></tr>
<tr class="separator:gaf951c1a57a1a19e356df57d908f09c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfa13ec123c583136e24b7890add45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b">DAC_CR_TSEL1_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga8dfa13ec123c583136e24b7890add45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga265e32c4fc43310acdf3ebea01376766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766">DAC_CR_TSEL1_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga265e32c4fc43310acdf3ebea01376766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa625d7638422e90a616ac93edd4bf408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408">DAC_CR_TSEL1_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaa625d7638422e90a616ac93edd4bf408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga995c19d8c8de9ee09057ec6151154e17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17">DAC_CR_DMAEN1</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga995c19d8c8de9ee09057ec6151154e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbb0585e1053abf18cd129ad76a66bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbb0585e1053abf18cd129ad76a66bea">DAC_CR_DMAUDRIE1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gacbb0585e1053abf18cd129ad76a66bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970ef02dffaceb35ff1dd7aceb67acdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd">DAC_SWTRIGR_SWTRIG1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga970ef02dffaceb35ff1dd7aceb67acdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5295b5cb7f5d71ed2e8a310deb00013d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d">DAC_DHR12R1_DACC1DHR</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr class="separator:ga5295b5cb7f5d71ed2e8a310deb00013d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d34667f8f4b753689c8c936c28471c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5">DAC_DHR12L1_DACC1DHR</a>&#160;&#160;&#160;((uint32_t)0x0000FFF0)</td></tr>
<tr class="separator:ga0d34667f8f4b753689c8c936c28471c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1fc9f022fe4a08f67c51646177b26cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb">DAC_DHR8R1_DACC1DHR</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:gae1fc9f022fe4a08f67c51646177b26cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca45719f3d365c9495bdcf6364ae59f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8">DAC_DHR12RD_DACC1DHR</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr class="separator:gaca45719f3d365c9495bdcf6364ae59f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga203db656bfef6fedee17b99fb77b1bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd">DAC_DHR12LD_DACC1DHR</a>&#160;&#160;&#160;((uint32_t)0x0000FFF0)</td></tr>
<tr class="separator:ga203db656bfef6fedee17b99fb77b1bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aee01ad181fa5b541864ed62907d70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d">DAC_DHR8RD_DACC1DHR</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga9aee01ad181fa5b541864ed62907d70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b4192938e039dc25a7df8fcc5f3932a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a">DAC_DOR1_DACC1DOR</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr class="separator:ga5b4192938e039dc25a7df8fcc5f3932a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2048d6b521fb0946dc8c4e577a49c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0">DAC_SR_DMAUDR1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga7d2048d6b521fb0946dc8c4e577a49c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd961fcddc40341a817a9ec85b7c80ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac">DBGMCU_IDCODE_DEV_ID</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr class="separator:gafd961fcddc40341a817a9ec85b7c80ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887eb26364a8693355024ca203323165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165">DBGMCU_IDCODE_REV_ID</a>&#160;&#160;&#160;((uint32_t)0xFFFF0000)</td></tr>
<tr class="separator:ga887eb26364a8693355024ca203323165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga223ec71b13697d1d94ac910d74dda1a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga223ec71b13697d1d94ac910d74dda1a4">DBGMCU_IDCODE_REV_ID_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga223ec71b13697d1d94ac910d74dda1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c43be5f3bf427d9e5c5cb53c71c56c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5">DBGMCU_IDCODE_REV_ID_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga2c43be5f3bf427d9e5c5cb53c71c56c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0c09bab9658d492fadbb6d8e926ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd0c09bab9658d492fadbb6d8e926ead">DBGMCU_IDCODE_REV_ID_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gafd0c09bab9658d492fadbb6d8e926ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1591e5e3e0ac1cf9a677e4ee7de14736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736">DBGMCU_IDCODE_REV_ID_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga1591e5e3e0ac1cf9a677e4ee7de14736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c2934497d6e9611d0f0de63705a45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6c2934497d6e9611d0f0de63705a45d">DBGMCU_IDCODE_REV_ID_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gae6c2934497d6e9611d0f0de63705a45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2b20d6c7ba5ec12ed0aa8aacade921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921">DBGMCU_IDCODE_REV_ID_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga2c2b20d6c7ba5ec12ed0aa8aacade921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga777e36bfca8dbb754b1407be5d0f712b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga777e36bfca8dbb754b1407be5d0f712b">DBGMCU_IDCODE_REV_ID_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga777e36bfca8dbb754b1407be5d0f712b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ebea4db4ccddeeacfecb181ec8763e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3">DBGMCU_IDCODE_REV_ID_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga7ebea4db4ccddeeacfecb181ec8763e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb637a05555ad0cf9f1308184822c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb637a05555ad0cf9f1308184822c0a">DBGMCU_IDCODE_REV_ID_8</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga1fb637a05555ad0cf9f1308184822c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24a517f96a59284e5b7c27c521050f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf24a517f96a59284e5b7c27c521050f7">DBGMCU_IDCODE_REV_ID_9</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gaf24a517f96a59284e5b7c27c521050f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0770975f537cee88759c533cce1985c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0770975f537cee88759c533cce1985c7">DBGMCU_IDCODE_REV_ID_10</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga0770975f537cee88759c533cce1985c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga217da836fc3089b44a9d9c3daff40c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga217da836fc3089b44a9d9c3daff40c75">DBGMCU_IDCODE_REV_ID_11</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga217da836fc3089b44a9d9c3daff40c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae27909354dd0b18756072ab3a3939e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae27909354dd0b18756072ab3a3939e91">DBGMCU_IDCODE_REV_ID_12</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gae27909354dd0b18756072ab3a3939e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga300efe7db3358b63a83133901ab507ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga300efe7db3358b63a83133901ab507ac">DBGMCU_IDCODE_REV_ID_13</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga300efe7db3358b63a83133901ab507ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7664e599c06b8f00398d9c84deec607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7664e599c06b8f00398d9c84deec607">DBGMCU_IDCODE_REV_ID_14</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gaf7664e599c06b8f00398d9c84deec607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027015a672a0e61e0b8494b2f3d04c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga027015a672a0e61e0b8494b2f3d04c74">DBGMCU_IDCODE_REV_ID_15</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga027015a672a0e61e0b8494b2f3d04c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf511f21a8de5b0b66c862915eee8bf75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75">DBGMCU_CR_DBG_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaf511f21a8de5b0b66c862915eee8bf75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107a9396d63c892a8e614897c9d0b132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132">DBGMCU_CR_DBG_STANDBY</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga107a9396d63c892a8e614897c9d0b132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3c5b87084934a18748f5ec168f5aef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3c5b87084934a18748f5ec168f5aef">DBGMCU_APB1_FZ_DBG_TIM2_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaae3c5b87084934a18748f5ec168f5aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fea6834f4ef9fc6b403cd079a001cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fea6834f4ef9fc6b403cd079a001cec">DBGMCU_APB1_FZ_DBG_TIM3_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga2fea6834f4ef9fc6b403cd079a001cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea6a1e90739bcf1d0723a0566c66de7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadea6a1e90739bcf1d0723a0566c66de7">DBGMCU_APB1_FZ_DBG_TIM6_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gadea6a1e90739bcf1d0723a0566c66de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd3acb3e632c74e326da7016073c7871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd3acb3e632c74e326da7016073c7871">DBGMCU_APB1_FZ_DBG_TIM14_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gafd3acb3e632c74e326da7016073c7871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e20246d389229ff46006b405bb56b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e20246d389229ff46006b405bb56b1d">DBGMCU_APB1_FZ_DBG_RTC_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga1e20246d389229ff46006b405bb56b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a49d5e849185d09ee6c7594512ffe88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a49d5e849185d09ee6c7594512ffe88">DBGMCU_APB1_FZ_DBG_WWDG_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga8a49d5e849185d09ee6c7594512ffe88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada8989cb96dd5d6dbdaaf16e1f127c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a">DBGMCU_APB1_FZ_DBG_IWDG_STOP</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gada8989cb96dd5d6dbdaaf16e1f127c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae83fb5d62c6e6fa1c2fd06084528404e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae83fb5d62c6e6fa1c2fd06084528404e">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gae83fb5d62c6e6fa1c2fd06084528404e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb7be194b6ffb258b9e9f5ed08a931e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3eb7be194b6ffb258b9e9f5ed08a931e">DBGMCU_APB2_FZ_DBG_TIM1_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga3eb7be194b6ffb258b9e9f5ed08a931e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a2c98b99d85fbfdf94b9d81a1e408de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a2c98b99d85fbfdf94b9d81a1e408de">DBGMCU_APB2_FZ_DBG_TIM15_STOP</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga2a2c98b99d85fbfdf94b9d81a1e408de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3d13128d2d698508c1b5f1a4d1fa48c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3d13128d2d698508c1b5f1a4d1fa48c">DBGMCU_APB2_FZ_DBG_TIM16_STOP</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gab3d13128d2d698508c1b5f1a4d1fa48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0e155f1b61cdbe5d873eb00ecbe3265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0e155f1b61cdbe5d873eb00ecbe3265">DBGMCU_APB2_FZ_DBG_TIM17_STOP</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gaf0e155f1b61cdbe5d873eb00ecbe3265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3475228c998897d0f408a4c5da066186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga3475228c998897d0f408a4c5da066186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a1522414af27c7fff2cc27edac1d680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga1a1522414af27c7fff2cc27edac1d680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f83359698adf05854b55705f78d8a5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga5f83359698adf05854b55705f78d8a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26bfd55e965445ae253a5c5fa8f1769a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga26bfd55e965445ae253a5c5fa8f1769a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44fa823dbb15b829621961efc60d6a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga44fa823dbb15b829621961efc60d6a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga631741eb4843eda3578808a3d8b527b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga631741eb4843eda3578808a3d8b527b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee1947aef188f437f37d3ff444f8646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga8ee1947aef188f437f37d3ff444f8646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bcd07efcadd5fef598edec1cca70e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga5bcd07efcadd5fef598edec1cca70e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb0bd8fb0e580688c5cf617b618bbc17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gacb0bd8fb0e580688c5cf617b618bbc17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28664595df654d9d8052fb6f9cc48495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga28664595df654d9d8052fb6f9cc48495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53bb9a00737c52faffaaa91ff08b34a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga53bb9a00737c52faffaaa91ff08b34a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa624379143a2535d7a60d87d59834d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaa624379143a2535d7a60d87d59834d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f69823d44810c353af1f0a89eaf180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gaf4f69823d44810c353af1f0a89eaf180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d4e46949a35cf037a303bd65a0c87a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gad7d4e46949a35cf037a303bd65a0c87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684cf326c770f1ab21c604a5f62907ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga684cf326c770f1ab21c604a5f62907ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fcc1471918f3e7b293b2d825177253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga12fcc1471918f3e7b293b2d825177253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d4d9cba635d1e33e3477b773379cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga83d4d9cba635d1e33e3477b773379cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea57d09f13edbd6ad8afe9465e0fa70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga5ea57d09f13edbd6ad8afe9465e0fa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d1f2b8c82b1e20b4311af8ca9576736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga3d1f2b8c82b1e20b4311af8ca9576736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f9b12c4c80cbb7cd0f94f139c73de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga42f9b12c4c80cbb7cd0f94f139c73de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ad797334d9fb70750ace14b16e0122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga75ad797334d9fb70750ace14b16e0122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60085fa798cf77f80365839e7d88c8f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga60085fa798cf77f80365839e7d88c8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66e9aa2475130fbf63db304ceea019eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga66e9aa2475130fbf63db304ceea019eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989699cace2fa87efa867b825c1deb29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga989699cace2fa87efa867b825c1deb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab907e446bbf1e1400dc5fdbd929d0e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gab907e446bbf1e1400dc5fdbd929d0e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8505b947a04834750e164dc320dfae09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga8505b947a04834750e164dc320dfae09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e769c78024a22b4d1f528ce03ccc760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga3e769c78024a22b4d1f528ce03ccc760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4abb0afb7dbe362c150bf80c4c751a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga4abb0afb7dbe362c150bf80c4c751a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d98e88c334091e20e931372646a6b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga0d98e88c334091e20e931372646a6b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb4c0c5e0f2e01dec12ba366b83cb4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaccb4c0c5e0f2e01dec12ba366b83cb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dea86ca2ec8aa945b840f2c1866e1f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga2dea86ca2ec8aa945b840f2c1866e1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59bad79f1ae37b69b048834808e8d067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga59bad79f1ae37b69b048834808e8d067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73d22139e4567c89e2afcb4aef71104c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga73d22139e4567c89e2afcb4aef71104c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b431fd4e034f8333e44594712f75eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga34b431fd4e034f8333e44594712f75eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950664b81ec2d4d843f89ef102107d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga950664b81ec2d4d843f89ef102107d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fdda8f7f2507c1d3988c7310a35d46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga6fdda8f7f2507c1d3988c7310a35d46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943245d2a8300854d53fd07bb957a6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga943245d2a8300854d53fd07bb957a6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4c7d1d10beb535aec39de9a8bdc327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gaae4c7d1d10beb535aec39de9a8bdc327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c23c727a4dbbc45a356c8418299275d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga3c23c727a4dbbc45a356c8418299275d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec6326d337a773b4ced9d8a680c05a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga6ec6326d337a773b4ced9d8a680c05a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gababa3817d21a78079be76bc26b2c10f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gababa3817d21a78079be76bc26b2c10f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba9cd82cab0cca23de038e946f81c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaaba9cd82cab0cca23de038e946f81c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f0fae31377ab1d33e36cead97b1811b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga0f0fae31377ab1d33e36cead97b1811b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd2204c9046500140e3c720fb5a415f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga3dd2204c9046500140e3c720fb5a415f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f1ece172cf3c3e696b86d401d7345a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga8f1ece172cf3c3e696b86d401d7345a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga445471396e741418bcd6f63404f4052c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga445471396e741418bcd6f63404f4052c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga028cb96357bd24868a74ee1134a35b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga028cb96357bd24868a74ee1134a35b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa189138f534283d876f654ec9474987e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaa189138f534283d876f654ec9474987e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8d824b9bff520523fccfbe57b07516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr class="separator:ga1a8d824b9bff520523fccfbe57b07516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b3726c7d0fd3b00e33637f163c79128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b3726c7d0fd3b00e33637f163c79128">DMA_CCR_PSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga4b3726c7d0fd3b00e33637f163c79128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e8d8786f16dda2bef035ba2df15b69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e8d8786f16dda2bef035ba2df15b69d">DMA_CCR_PSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga8e8d8786f16dda2bef035ba2df15b69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492495253fe3f05ea83dd3c3dbb5dddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a>&#160;&#160;&#160;((uint32_t)0x00000C00)</td></tr>
<tr class="separator:ga492495253fe3f05ea83dd3c3dbb5dddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600d3f8200fc42ea6e1c7c8abbd327ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga600d3f8200fc42ea6e1c7c8abbd327ad">DMA_CCR_MSIZE_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga600d3f8200fc42ea6e1c7c8abbd327ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b9958fbde96f69160ca7edf92d4c27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60b9958fbde96f69160ca7edf92d4c27">DMA_CCR_MSIZE_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga60b9958fbde96f69160ca7edf92d4c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97726688157629243aa59bb60e33c284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a>&#160;&#160;&#160;((uint32_t)0x00003000)</td></tr>
<tr class="separator:ga97726688157629243aa59bb60e33c284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa935d7f115297c5e9e10a62efd065247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa935d7f115297c5e9e10a62efd065247">DMA_CCR_PL_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gaa935d7f115297c5e9e10a62efd065247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82819927445c9617409bb08e09dc4cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82819927445c9617409bb08e09dc4cd8">DMA_CCR_PL_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga82819927445c9617409bb08e09dc4cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c87a41026384e25fe2312d03af76215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga5c87a41026384e25fe2312d03af76215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42c0abbace3b816e7669e27b3676d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:gad42c0abbace3b816e7669e27b3676d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3f5ad05ab0a37eb49692c4d77730eb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3f5ad05ab0a37eb49692c4d77730eb1">DMA_CPAR_PA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:gaa3f5ad05ab0a37eb49692c4d77730eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd9100e19b17a0641359cd158ea0cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacd9100e19b17a0641359cd158ea0cb7">DMA_CMAR_MA</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:gaacd9100e19b17a0641359cd158ea0cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad03b2ba6cde99065627fccabd54ac097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gad03b2ba6cde99065627fccabd54ac097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf3f9a86c620149893db38c83f8ba58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaaaf3f9a86c620149893db38c83f8ba58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71604d1c29973c5e2bf69c8e94e89f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga71604d1c29973c5e2bf69c8e94e89f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5edd42f9b2129c18cfa3c3598dcd1134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga5edd42f9b2129c18cfa3c3598dcd1134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e920ad334439cd2ad4d683054914e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga23e920ad334439cd2ad4d683054914e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5533c8ec796e3bbc9dc4474376056e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga5533c8ec796e3bbc9dc4474376056e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab620165d3fea1c564fcf1016805a1a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gab620165d3fea1c564fcf1016805a1a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88e8b274e4398fdcb1c68da2b6320d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga88e8b274e4398fdcb1c68da2b6320d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d177dcf33bb9a34f8590ec509746e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaf4d177dcf33bb9a34f8590ec509746e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd7db9a1ce82c152ca7bc6fddf31366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga5fd7db9a1ce82c152ca7bc6fddf31366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68cfe8fe938fcb0fc6925bf493ccfaa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga68cfe8fe938fcb0fc6925bf493ccfaa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad21caf923d2083fb106852493667c16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gad21caf923d2083fb106852493667c16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1938a063c48d7d6504cb32f7965c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga5e1938a063c48d7d6504cb32f7965c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8827cee06670f256bc8f6301bea9cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gab8827cee06670f256bc8f6301bea9cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d9990be7f8f9e530a9f930a365fa44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga88d9990be7f8f9e530a9f930a365fa44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7419f78ed9044bdd237b452ef49e1b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f">EXTI_IMR_MR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga7419f78ed9044bdd237b452ef49e1b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4489fa85d1552b8f40faed93483a5d35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga4489fa85d1552b8f40faed93483a5d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad47f7a023cbba165dfb95845d3c8c55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c">EXTI_IMR_MR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gad47f7a023cbba165dfb95845d3c8c55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc7e64c45d273ca7396ac1e0ce38c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc7e64c45d273ca7396ac1e0ce38c36">EXTI_IMR_MR21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga3cc7e64c45d273ca7396ac1e0ce38c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aec84941d816be18a1607b6ee25acb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2aec84941d816be18a1607b6ee25acb1">EXTI_IMR_MR22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga2aec84941d816be18a1607b6ee25acb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad03e0ffe4e9aba719518244adfd7a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad03e0ffe4e9aba719518244adfd7a96">EXTI_IMR_MR23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gaad03e0ffe4e9aba719518244adfd7a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec6a806640f6f51fdb6d63e370ff7957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec6a806640f6f51fdb6d63e370ff7957">EXTI_IMR_MR25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gaec6a806640f6f51fdb6d63e370ff7957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a4902fcae4697fbdd00f7b1a8943f0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a4902fcae4697fbdd00f7b1a8943f0a">EXTI_IMR_MR27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga2a4902fcae4697fbdd00f7b1a8943f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga515c0dc6d2472e06a89e4bb19725e8f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga515c0dc6d2472e06a89e4bb19725e8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d88e7c10e5985fa425ea7ab4fe4c3e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga6d88e7c10e5985fa425ea7ab4fe4c3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460d5d4c0b53bcc04d5804e1204ded21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga460d5d4c0b53bcc04d5804e1204ded21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73944983ce5a6bde9dc172b4f483898c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga73944983ce5a6bde9dc172b4f483898c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80f809ead83e747677a31c80c6aae03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gab80f809ead83e747677a31c80c6aae03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65976f75b703f740dea3562ba3b8db59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga65976f75b703f740dea3562ba3b8db59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea480bd932cd1fa0904f5eb1caee9a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaea480bd932cd1fa0904f5eb1caee9a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb27ff8664928994ef96f87052d14be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gadbb27ff8664928994ef96f87052d14be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ed4b371da871ffd0cc12ee00147282f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga4ed4b371da871ffd0cc12ee00147282f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga109af342179fff1fccfdde582834867a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga109af342179fff1fccfdde582834867a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf342d34ed1b8e4aa916bf49e30c2a234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaf342d34ed1b8e4aa916bf49e30c2a234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ec516af1de770c82c3c9c458cbc0172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga9ec516af1de770c82c3c9c458cbc0172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15732553e5b0de9f58180a0b024d4cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga15732553e5b0de9f58180a0b024d4cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd2ec6472e46869956acb28f5e1b55f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga9fd2ec6472e46869956acb28f5e1b55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf5890ea71eea034ec1cd9e96284f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gaecf5890ea71eea034ec1cd9e96284f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7bacc32351a36aefcd5614abc76ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga7a7bacc32351a36aefcd5614abc76ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b1a6934265da759bc061f73d5d1374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374">EXTI_EMR_MR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga34b1a6934265da759bc061f73d5d1374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a30aa20cf475eecf7e15171e83035e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga6a30aa20cf475eecf7e15171e83035e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeababa85e5ebe6aa93d011d83fd7994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994">EXTI_EMR_MR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaaeababa85e5ebe6aa93d011d83fd7994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga935956e41524c1f96d208f63a699377a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga935956e41524c1f96d208f63a699377a">EXTI_EMR_MR21</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga935956e41524c1f96d208f63a699377a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fbc202d80be3899d867a0b74abad813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbc202d80be3899d867a0b74abad813">EXTI_EMR_MR22</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga8fbc202d80be3899d867a0b74abad813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab08ac6b29d8a15fc593950600753b8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab08ac6b29d8a15fc593950600753b8ee">EXTI_EMR_MR23</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gab08ac6b29d8a15fc593950600753b8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf83323666df3b07f137a295d12a23832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf83323666df3b07f137a295d12a23832">EXTI_EMR_MR25</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gaf83323666df3b07f137a295d12a23832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga116ab64d133043c50842dd0b03fe34c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga116ab64d133043c50842dd0b03fe34c4">EXTI_EMR_MR27</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga116ab64d133043c50842dd0b03fe34c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb1823a87cd797a6066681a3256cecc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gadb1823a87cd797a6066681a3256cecc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c42cc3763c52d1061b32219fc441566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga1c42cc3763c52d1061b32219fc441566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c073b519f09b130e4ab4039823e290c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga1c073b519f09b130e4ab4039823e290c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090f295579a774c215585a55e5066b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga090f295579a774c215585a55e5066b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabce4722e99e3f44d40bfb6afb63444cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gabce4722e99e3f44d40bfb6afb63444cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac57b970ebc88f7bb015119ece9dd32de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gac57b970ebc88f7bb015119ece9dd32de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc2212ce653d34cf48446ae0a68bed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaccc2212ce653d34cf48446ae0a68bed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad380a0bc59524f4a0846a0b91d3c65c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gad380a0bc59524f4a0846a0b91d3c65c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26cd6a5115b0bbe113f39545bff1ee39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga26cd6a5115b0bbe113f39545bff1ee39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3127246b2db3571b00c6af2453941d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga3127246b2db3571b00c6af2453941d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29df7ddbd067889992eb60ecddce0e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaa29df7ddbd067889992eb60ecddce0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf7a92cdb61b3f8cf6eec9513317ab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga8cf7a92cdb61b3f8cf6eec9513317ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0423be12bfb13f34eec9656d6d274e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga0423be12bfb13f34eec9656d6d274e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d5ef451fd76dc0fa9c76d7c520d8f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga5d5ef451fd76dc0fa9c76d7c520d8f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b0d883fa0fbc49105bda5596463cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga95b0d883fa0fbc49105bda5596463cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe54b09102a18676829c0bafb0aead2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga4fe54b09102a18676829c0bafb0aead2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8e4fb52990f0fa3fb9bed5b74f1a589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gae8e4fb52990f0fa3fb9bed5b74f1a589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a8fcb63516a4ed0d91b556f696f806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gad0a8fcb63516a4ed0d91b556f696f806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a722b0c36e832f619b2136f1510b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e">EXTI_RTSR_TR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga40a722b0c36e832f619b2136f1510b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac287be3bd3bad84aed48603dbe8bd4ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gac287be3bd3bad84aed48603dbe8bd4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4503803cbe1933cd35519cfc809041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga9c4503803cbe1933cd35519cfc809041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23593d2b8a9ec0147bab28765af30e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga23593d2b8a9ec0147bab28765af30e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77211bfa8f4d77cf373296954dad6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaa77211bfa8f4d77cf373296954dad6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903f9b080c5971dd5d7935e5b87886e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga903f9b080c5971dd5d7935e5b87886e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8527cce22f69e02a08ed67a67f8e5ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gae8527cce22f69e02a08ed67a67f8e5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf408315e497b902922a9bf40a4c6f567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaf408315e497b902922a9bf40a4c6f567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f1bded4d121e21116627b8e80784fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga00f1bded4d121e21116627b8e80784fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f0c4de2b6acb75302d206b697f83ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga89f0c4de2b6acb75302d206b697f83ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a2b80699a213f0d2b03658f21ad643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gac9a2b80699a213f0d2b03658f21ad643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c74d4d520406a14c517784cdd5fc6ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga6c74d4d520406a14c517784cdd5fc6ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3992511ec1785bdf107873b139d74245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga3992511ec1785bdf107873b139d74245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0714519a1edcba4695f92f1bba70e825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga0714519a1edcba4695f92f1bba70e825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b92577e64a95ef2069f1a56176d35ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga5b92577e64a95ef2069f1a56176d35ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6cc515f13ffe1a3620d06fa08addc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga2a6cc515f13ffe1a3620d06fa08addc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1b4b850094ccc48790a1e4616ceebd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaa1b4b850094ccc48790a1e4616ceebd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga009e618c9563b3a8dcaec493006115c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga009e618c9563b3a8dcaec493006115c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1277527e2fa727fdec2dcc7a300ea1af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af">EXTI_FTSR_TR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga1277527e2fa727fdec2dcc7a300ea1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6df16d2e8010a2897888a4acf19cee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaa6df16d2e8010a2897888a4acf19cee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0c3fa5a03204d743ae92ff925421ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaeb0c3fa5a03204d743ae92ff925421ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bea1dbaf71e830dd357135524166f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga6bea1dbaf71e830dd357135524166f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37395ac6729647ab5ee1fa4ca086c08a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga37395ac6729647ab5ee1fa4ca086c08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab051808f7a1ed9aaf43a3df90fc6a575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gab051808f7a1ed9aaf43a3df90fc6a575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b4ace22acacac13ce106b2063a3977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaa5b4ace22acacac13ce106b2063a3977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ad0142288597993852e4cf350f61ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gad8ad0142288597993852e4cf350f61ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf8eab3e32cc03ca71f519a9111e28f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gabdf8eab3e32cc03ca71f519a9111e28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e83a373926804449d500b115e9090ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga5e83a373926804449d500b115e9090ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab102aa929ffe463ffe9f2db651704a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gab102aa929ffe463ffe9f2db651704a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9d8691936b6cd80ff8e18c0bfe271d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gae9d8691936b6cd80ff8e18c0bfe271d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab9fea9935608ec8ee7fb1e1ae049e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga7ab9fea9935608ec8ee7fb1e1ae049e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d67869db50c848f57633ebf00566539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga5d67869db50c848f57633ebf00566539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930a1d03fe3c32bd65a336ccee418826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga930a1d03fe3c32bd65a336ccee418826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d645db667cd63d1a9b91963c543a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gad5d645db667cd63d1a9b91963c543a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9e64d5a1779371fa4678713ab18e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga0b9e64d5a1779371fa4678713ab18e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b528743b11f4ab93ae97ee2e639b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga55b528743b11f4ab93ae97ee2e639b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0da944251419887af3a87c86080fb455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga0da944251419887af3a87c86080fb455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab7c48ac5522385cdb1d7882985f909b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b">EXTI_SWIER_SWIER19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaab7c48ac5522385cdb1d7882985f909b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da1c8a465606de1f90a74d369fbf25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga6da1c8a465606de1f90a74d369fbf25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9b5f97edeccf442998a65b19e77f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga4b9b5f97edeccf442998a65b19e77f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085d2105381752a0aadc9be5a93ea665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga085d2105381752a0aadc9be5a93ea665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064dab3e0d5689b92125713100555ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga064dab3e0d5689b92125713100555ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f73b3693b3353a006d360cb8fd2ddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga14f73b3693b3353a006d360cb8fd2ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga319e167fa6e112061997d9a8d79f02f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga319e167fa6e112061997d9a8d79f02f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6f47cd1f602692258985784ed5e8e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaf6f47cd1f602692258985784ed5e8e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17ea7e3fb89e98fd6a232f453fcff9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaa17ea7e3fb89e98fd6a232f453fcff9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82e0dcb4961a32a9b7ebdf30493156d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaa82e0dcb4961a32a9b7ebdf30493156d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fcc64f03d79af531febc077f45c48eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga2fcc64f03d79af531febc077f45c48eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef8e9c691b95763007ed228e98fa108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga1ef8e9c691b95763007ed228e98fa108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144f1a41abb7b87a1619c15ba5fb548b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga144f1a41abb7b87a1619c15ba5fb548b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a68025056b8c84bb13635af5e2a07c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gae1a68025056b8c84bb13635af5e2a07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3471c79d5b19813785387504a1a5f0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga3471c79d5b19813785387504a1a5f0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5396ec2dbbee9d7585224fa12273598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gae5396ec2dbbee9d7585224fa12273598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga149f9d9d6c1aab867734b59db1117c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga149f9d9d6c1aab867734b59db1117c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47e5b07d5a407198e09f05262f18bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaa47e5b07d5a407198e09f05262f18bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc7d82eb61e2adf0a955ef0cc97690f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gadbc7d82eb61e2adf0a955ef0cc97690f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41e43af631a30492e09e5fd5c50f47f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5">EXTI_PR_PR19</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga41e43af631a30492e09e5fd5c50f47f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef5e44cbb084160a6004ca9951ec7318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaef5e44cbb084160a6004ca9951ec7318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5285ab198307213dce0629f9b7c6fc86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga5285ab198307213dce0629f9b7c6fc86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e73d25ffe7e7a258a873e1fbef17445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e73d25ffe7e7a258a873e1fbef17445">FLASH_ACR_PRFTBS</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga1e73d25ffe7e7a258a873e1fbef17445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a55ea632082aac5b60c62cc0eb0d556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a55ea632082aac5b60c62cc0eb0d556">FLASH_KEYR_FKEYR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga8a55ea632082aac5b60c62cc0eb0d556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8c555ae65817c33733f3bbbacf111d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b8c555ae65817c33733f3bbbacf111d">FLASH_OPTKEYR_OPTKEYR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga8b8c555ae65817c33733f3bbbacf111d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd77e7bf91765d891ce63e2f0084b019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd77e7bf91765d891ce63e2f0084b019">FLASH_KEY1</a>&#160;&#160;&#160;((uint32_t)0x45670123)</td></tr>
<tr class="separator:gafd77e7bf91765d891ce63e2f0084b019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee83d0f557e158da52f4a205db6b60a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee83d0f557e158da52f4a205db6b60a7">FLASH_KEY2</a>&#160;&#160;&#160;((uint32_t)0xCDEF89AB)</td></tr>
<tr class="separator:gaee83d0f557e158da52f4a205db6b60a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1630c4f338daf2741daa1273f657164f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1630c4f338daf2741daa1273f657164f">FLASH_OPTKEY1</a>&#160;&#160;&#160;((uint32_t)0x45670123)</td></tr>
<tr class="separator:ga1630c4f338daf2741daa1273f657164f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0da3085d59cf73089bfb1a2b9d9367d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0da3085d59cf73089bfb1a2b9d9367d">FLASH_OPTKEY2</a>&#160;&#160;&#160;((uint32_t)0xCDEF89AB)</td></tr>
<tr class="separator:gae0da3085d59cf73089bfb1a2b9d9367d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b86181a96fd2f1cc3828e9d8d83d368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368">FLASH_SR_BSY</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga4b86181a96fd2f1cc3828e9d8d83d368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60f40ca765714598a62aa216a5ccd8e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60f40ca765714598a62aa216a5ccd8e4">FLASH_SR_PGERR</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga60f40ca765714598a62aa216a5ccd8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e403606e5ac23cb07701aeebc1f73e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e403606e5ac23cb07701aeebc1f73e5">FLASH_SR_WRPRTERR</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga2e403606e5ac23cb07701aeebc1f73e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1301c6b487cfefa247c54a576a0c12b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b">FLASH_SR_EOP</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gae1301c6b487cfefa247c54a576a0c12b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf6f52f59b01530928d747cf32bd4d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf6f52f59b01530928d747cf32bd4d01">FLASH_SR_WRPERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e403606e5ac23cb07701aeebc1f73e5">FLASH_SR_WRPRTERR</a></td></tr>
<tr class="separator:gabf6f52f59b01530928d747cf32bd4d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47754b39bd7a7c79c251d6376f97f661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47754b39bd7a7c79c251d6376f97f661">FLASH_CR_PG</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga47754b39bd7a7c79c251d6376f97f661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad845355ade49d56cf70ad0ff09595a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad845355ade49d56cf70ad0ff09595a23">FLASH_CR_PER</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gad845355ade49d56cf70ad0ff09595a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a287aa5a625125301306a02fb69c53a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a287aa5a625125301306a02fb69c53a">FLASH_CR_MER</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga4a287aa5a625125301306a02fb69c53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6736a5478a87f35a6a0cb66d8784a5ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6736a5478a87f35a6a0cb66d8784a5ab">FLASH_CR_OPTPG</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga6736a5478a87f35a6a0cb66d8784a5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19fbf5dc4339b1ec8630675f03ad6fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19fbf5dc4339b1ec8630675f03ad6fe0">FLASH_CR_OPTER</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga19fbf5dc4339b1ec8630675f03ad6fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4dd28134f93f52b1d4ec5b36a99864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe4dd28134f93f52b1d4ec5b36a99864">FLASH_CR_STRT</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gafe4dd28134f93f52b1d4ec5b36a99864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab25f1fa4127fa015361b61a6f3180784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab25f1fa4127fa015361b61a6f3180784">FLASH_CR_LOCK</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gab25f1fa4127fa015361b61a6f3180784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27d44bc9617cc430de9413b385dfe0c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27d44bc9617cc430de9413b385dfe0c3">FLASH_CR_OPTWRE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga27d44bc9617cc430de9413b385dfe0c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930897cecdaa9dbef8c640b84acbd8c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930897cecdaa9dbef8c640b84acbd8c2">FLASH_CR_ERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga930897cecdaa9dbef8c640b84acbd8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e69856f654ec430a42791a34799db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e69856f654ec430a42791a34799db0">FLASH_CR_EOPIE</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gab9e69856f654ec430a42791a34799db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae39d20c1cf47080881d5c054146e8863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae39d20c1cf47080881d5c054146e8863">FLASH_CR_OBL_LAUNCH</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gae39d20c1cf47080881d5c054146e8863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafc00fde8118ce03602d00d34a80fec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafc00fde8118ce03602d00d34a80fec4">FLASH_AR_FAR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:gaafc00fde8118ce03602d00d34a80fec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab52c27d6657bd72f1860fa25a1faf8e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab52c27d6657bd72f1860fa25a1faf8e3">FLASH_OBR_OPTERR</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gab52c27d6657bd72f1860fa25a1faf8e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1987d73729b5b293d3f5dce12083700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1987d73729b5b293d3f5dce12083700">FLASH_OBR_RDPRT1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaf1987d73729b5b293d3f5dce12083700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga082dadf65a17879022887aaf1b2d10e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga082dadf65a17879022887aaf1b2d10e6">FLASH_OBR_RDPRT2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga082dadf65a17879022887aaf1b2d10e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1585552c59923cb1e1979cdfdc77b991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1585552c59923cb1e1979cdfdc77b991">FLASH_OBR_USER</a>&#160;&#160;&#160;((uint32_t)0x00007700)</td></tr>
<tr class="separator:ga1585552c59923cb1e1979cdfdc77b991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecbb0d905783c45eedfcc51230f9226b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecbb0d905783c45eedfcc51230f9226b">FLASH_OBR_IWDG_SW</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaecbb0d905783c45eedfcc51230f9226b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e84d6c706420de2335619043a06760d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e84d6c706420de2335619043a06760d">FLASH_OBR_nRST_STOP</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga8e84d6c706420de2335619043a06760d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d863a776a1d5a136e267bac209f6a85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d863a776a1d5a136e267bac209f6a85">FLASH_OBR_nRST_STDBY</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga3d863a776a1d5a136e267bac209f6a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59ebc84ae17c1bd9ca7a31f0439f85ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59ebc84ae17c1bd9ca7a31f0439f85ae">FLASH_OBR_nBOOT1</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga59ebc84ae17c1bd9ca7a31f0439f85ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace7279dfeb50e357393a3270d816879f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace7279dfeb50e357393a3270d816879f">FLASH_OBR_VDDA_MONITOR</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gace7279dfeb50e357393a3270d816879f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga480034fa68984d8e717e4648896d29a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga480034fa68984d8e717e4648896d29a6">FLASH_OBR_RAM_PARITY_CHECK</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga480034fa68984d8e717e4648896d29a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec73c9ad0cacd0f8ea06b335c7fa60e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec73c9ad0cacd0f8ea06b335c7fa60e7">FLASH_OBR_BOOT1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59ebc84ae17c1bd9ca7a31f0439f85ae">FLASH_OBR_nBOOT1</a></td></tr>
<tr class="separator:gaec73c9ad0cacd0f8ea06b335c7fa60e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f4e140bca98e36d8e1850b337a2630b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f4e140bca98e36d8e1850b337a2630b">FLASH_OBR_VDDA_ANALOG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace7279dfeb50e357393a3270d816879f">FLASH_OBR_VDDA_MONITOR</a></td></tr>
<tr class="separator:ga0f4e140bca98e36d8e1850b337a2630b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d3842e780ec47c1127de0ed4a93821d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d3842e780ec47c1127de0ed4a93821d">FLASH_WRPR_WRP</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:ga1d3842e780ec47c1127de0ed4a93821d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc9664a6f63a277c45008301ba1ab81c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc9664a6f63a277c45008301ba1ab81c">OB_RDP_RDP</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:gadc9664a6f63a277c45008301ba1ab81c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f80cde3382946afe41036b8634da9cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f80cde3382946afe41036b8634da9cd">OB_RDP_nRDP</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga8f80cde3382946afe41036b8634da9cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe138dd9cd811a22c9365dfe84abf43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fe138dd9cd811a22c9365dfe84abf43">OB_USER_USER</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:ga6fe138dd9cd811a22c9365dfe84abf43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2ddbb380f89a494e0f5349a67ad70b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b">OB_USER_nUSER</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga5c2ddbb380f89a494e0f5349a67ad70b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d25a495ebadbcf4f71978ccf0d0ca99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99">OB_WRP0_WRP0</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga7d25a495ebadbcf4f71978ccf0d0ca99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e1975d7a575c235f73529e1b4e094c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e1975d7a575c235f73529e1b4e094c1">OB_WRP0_nWRP0</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga9e1975d7a575c235f73529e1b4e094c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92019c6c65ee52c192c604c9d9a3046f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92019c6c65ee52c192c604c9d9a3046f">OB_WRP1_WRP1</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:ga92019c6c65ee52c192c604c9d9a3046f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cad52ab1b2e38172d6a638025351327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cad52ab1b2e38172d6a638025351327">OB_WRP1_nWRP1</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga7cad52ab1b2e38172d6a638025351327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b64d47643f8d3c08c2be0722ff23b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b64d47643f8d3c08c2be0722ff23b93">GPIO_MODER_MODER0</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr class="separator:ga7b64d47643f8d3c08c2be0722ff23b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9547fc54057db093f9ee4b846fcc4723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9547fc54057db093f9ee4b846fcc4723">GPIO_MODER_MODER0_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga9547fc54057db093f9ee4b846fcc4723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e77a3bc750fe2ea8e06da301c65d6ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e77a3bc750fe2ea8e06da301c65d6ef">GPIO_MODER_MODER0_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga9e77a3bc750fe2ea8e06da301c65d6ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e0597b084c911728ee92b5fc4a2ae5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e0597b084c911728ee92b5fc4a2ae5a">GPIO_MODER_MODER1</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr class="separator:ga2e0597b084c911728ee92b5fc4a2ae5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d85123ad7c77e052b542f2df47a1371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d85123ad7c77e052b542f2df47a1371">GPIO_MODER_MODER1_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga5d85123ad7c77e052b542f2df47a1371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f16759689b9ac61d9c68842ac49746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9f16759689b9ac61d9c68842ac49746">GPIO_MODER_MODER1_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gad9f16759689b9ac61d9c68842ac49746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06865341707bb4dd9671ce464d99ab2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06865341707bb4dd9671ce464d99ab2c">GPIO_MODER_MODER2</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr class="separator:ga06865341707bb4dd9671ce464d99ab2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e9f9713b7a822784cd2c0fa79dcff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06e9f9713b7a822784cd2c0fa79dcff0">GPIO_MODER_MODER2_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga06e9f9713b7a822784cd2c0fa79dcff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97f7959265384b2621288c8340990665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97f7959265384b2621288c8340990665">GPIO_MODER_MODER2_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga97f7959265384b2621288c8340990665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae06c9d07a091fb64ab53d0c899a9dda5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae06c9d07a091fb64ab53d0c899a9dda5">GPIO_MODER_MODER3</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr class="separator:gae06c9d07a091fb64ab53d0c899a9dda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aeeac804c07e25aeff31bebf3a639f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeeac804c07e25aeff31bebf3a639f6">GPIO_MODER_MODER3_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga4aeeac804c07e25aeff31bebf3a639f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc09e4958f306ddcb6107942504b45e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc09e4958f306ddcb6107942504b45e0">GPIO_MODER_MODER3_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gafc09e4958f306ddcb6107942504b45e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52cf9361d90c863c107cdeb859bd8b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52cf9361d90c863c107cdeb859bd8b41">GPIO_MODER_MODER4</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr class="separator:ga52cf9361d90c863c107cdeb859bd8b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67276f1aa615d1af388fef7232483795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67276f1aa615d1af388fef7232483795">GPIO_MODER_MODER4_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga67276f1aa615d1af388fef7232483795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5203150980865199911d58af22f49567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5203150980865199911d58af22f49567">GPIO_MODER_MODER4_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga5203150980865199911d58af22f49567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94ab55c126ff24572bbff0da5a3f360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae94ab55c126ff24572bbff0da5a3f360">GPIO_MODER_MODER5</a>&#160;&#160;&#160;((uint32_t)0x00000C00)</td></tr>
<tr class="separator:gae94ab55c126ff24572bbff0da5a3f360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62665be9bddb711eedf99c85e37bb5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62665be9bddb711eedf99c85e37bb5ad">GPIO_MODER_MODER5_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga62665be9bddb711eedf99c85e37bb5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5096355e22b25bd4e6324399d5764630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5096355e22b25bd4e6324399d5764630">GPIO_MODER_MODER5_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga5096355e22b25bd4e6324399d5764630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a85a1bb88cf8f730e0de38cb664282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97a85a1bb88cf8f730e0de38cb664282">GPIO_MODER_MODER6</a>&#160;&#160;&#160;((uint32_t)0x00003000)</td></tr>
<tr class="separator:ga97a85a1bb88cf8f730e0de38cb664282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf45f41af21a000ab66da5b99b998deb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf45f41af21a000ab66da5b99b998deb3">GPIO_MODER_MODER6_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gaf45f41af21a000ab66da5b99b998deb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41dfd1f39fe849fe3707ebf2ac0d8371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41dfd1f39fe849fe3707ebf2ac0d8371">GPIO_MODER_MODER6_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga41dfd1f39fe849fe3707ebf2ac0d8371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22dc08ecc39bceba020d8e5949b658e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22dc08ecc39bceba020d8e5949b658e0">GPIO_MODER_MODER7</a>&#160;&#160;&#160;((uint32_t)0x0000C000)</td></tr>
<tr class="separator:ga22dc08ecc39bceba020d8e5949b658e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga585ab6cb29e3763ab8c1e997c55f2b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga585ab6cb29e3763ab8c1e997c55f2b43">GPIO_MODER_MODER7_0</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga585ab6cb29e3763ab8c1e997c55f2b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5cca014fc55f64cdbbb42ea0515e05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b5cca014fc55f64cdbbb42ea0515e05">GPIO_MODER_MODER7_1</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga2b5cca014fc55f64cdbbb42ea0515e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41f2174ef4444c685ea92da1258c678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac41f2174ef4444c685ea92da1258c678">GPIO_MODER_MODER8</a>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr class="separator:gac41f2174ef4444c685ea92da1258c678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdb8e55aa223af568ae12d316a22f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdb8e55aa223af568ae12d316a22f8d">GPIO_MODER_MODER8_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga2cdb8e55aa223af568ae12d316a22f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0729411ccd74a91cdd0f23adada25782"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0729411ccd74a91cdd0f23adada25782">GPIO_MODER_MODER8_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga0729411ccd74a91cdd0f23adada25782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d4ed9018bf72565bab1d08c476fed20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d4ed9018bf72565bab1d08c476fed20">GPIO_MODER_MODER9</a>&#160;&#160;&#160;((uint32_t)0x000C0000)</td></tr>
<tr class="separator:ga5d4ed9018bf72565bab1d08c476fed20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea7c7ec787b1ee1ae7e0b4da216eb418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea7c7ec787b1ee1ae7e0b4da216eb418">GPIO_MODER_MODER9_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gaea7c7ec787b1ee1ae7e0b4da216eb418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5cd33689071b7af70ece64a371645df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5cd33689071b7af70ece64a371645df">GPIO_MODER_MODER9_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaa5cd33689071b7af70ece64a371645df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacbdb241d7bebde85d7d0b42c2f35563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacbdb241d7bebde85d7d0b42c2f35563">GPIO_MODER_MODER10</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr class="separator:gaacbdb241d7bebde85d7d0b42c2f35563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4d2b18e57e7b2f600e4f5d9b17bd95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f4d2b18e57e7b2f600e4f5d9b17bd95">GPIO_MODER_MODER10_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga6f4d2b18e57e7b2f600e4f5d9b17bd95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dcae08e0f7afc002658a4ef4a764dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dcae08e0f7afc002658a4ef4a764dc4">GPIO_MODER_MODER10_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga9dcae08e0f7afc002658a4ef4a764dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18bc295f7195fc050221287c4564474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18bc295f7195fc050221287c4564474">GPIO_MODER_MODER11</a>&#160;&#160;&#160;((uint32_t)0x00C00000)</td></tr>
<tr class="separator:gaf18bc295f7195fc050221287c4564474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4082cd576f50cd2687e45557b70d458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4082cd576f50cd2687e45557b70d458">GPIO_MODER_MODER11_0</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaf4082cd576f50cd2687e45557b70d458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b2f611ae75f3441bad03866550f6263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b2f611ae75f3441bad03866550f6263">GPIO_MODER_MODER11_1</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga1b2f611ae75f3441bad03866550f6263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63101c5c410b55b668ec190422dc3597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63101c5c410b55b668ec190422dc3597">GPIO_MODER_MODER12</a>&#160;&#160;&#160;((uint32_t)0x03000000)</td></tr>
<tr class="separator:ga63101c5c410b55b668ec190422dc3597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89cd8ed328ed0116cbf51810fcd8788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa89cd8ed328ed0116cbf51810fcd8788">GPIO_MODER_MODER12_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gaa89cd8ed328ed0116cbf51810fcd8788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74f91bdd676e477e4c19d30d3ea5c4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74f91bdd676e477e4c19d30d3ea5c4c8">GPIO_MODER_MODER12_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga74f91bdd676e477e4c19d30d3ea5c4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga353af246bef5dca5aadfe6fe3fd695c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga353af246bef5dca5aadfe6fe3fd695c3">GPIO_MODER_MODER13</a>&#160;&#160;&#160;((uint32_t)0x0C000000)</td></tr>
<tr class="separator:ga353af246bef5dca5aadfe6fe3fd695c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc01e2e6cf45e8ec27d3a66ff36c2cfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc01e2e6cf45e8ec27d3a66ff36c2cfa">GPIO_MODER_MODER13_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gabc01e2e6cf45e8ec27d3a66ff36c2cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71a30088f5475ae8774404ae7d41872e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71a30088f5475ae8774404ae7d41872e">GPIO_MODER_MODER13_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga71a30088f5475ae8774404ae7d41872e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18a722f9682045c1d2460fedf32b02b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18a722f9682045c1d2460fedf32b02b1">GPIO_MODER_MODER14</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr class="separator:ga18a722f9682045c1d2460fedf32b02b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad295063c22bd981239bc1b26f2e7f9c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad295063c22bd981239bc1b26f2e7f9c0">GPIO_MODER_MODER14_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gad295063c22bd981239bc1b26f2e7f9c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff3a914796db9625d86996b6f6f5288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff3a914796db9625d86996b6f6f5288">GPIO_MODER_MODER14_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga0ff3a914796db9625d86996b6f6f5288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc40e6fae78c1c5c857346793f9d4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefc40e6fae78c1c5c857346793f9d4c8">GPIO_MODER_MODER15</a>&#160;&#160;&#160;((uint32_t)0xC0000000)</td></tr>
<tr class="separator:gaefc40e6fae78c1c5c857346793f9d4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c4b7f270eb99d851b84b9917fe49564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c4b7f270eb99d851b84b9917fe49564">GPIO_MODER_MODER15_0</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga6c4b7f270eb99d851b84b9917fe49564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9297c041f5f74aec73e6f4dd89ad819c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9297c041f5f74aec73e6f4dd89ad819c">GPIO_MODER_MODER15_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga9297c041f5f74aec73e6f4dd89ad819c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2f02eab04f88423789f532370680305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2f02eab04f88423789f532370680305">GPIO_OTYPER_OT_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaf2f02eab04f88423789f532370680305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a842ad8f83c21f019f2e1e08f104a7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a842ad8f83c21f019f2e1e08f104a7f">GPIO_OTYPER_OT_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga8a842ad8f83c21f019f2e1e08f104a7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d3a246b6320fc51b39123249e1e6817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d3a246b6320fc51b39123249e1e6817">GPIO_OTYPER_OT_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga3d3a246b6320fc51b39123249e1e6817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef881bb4fa6b2dd9cecd4ee1385b6361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef881bb4fa6b2dd9cecd4ee1385b6361">GPIO_OTYPER_OT_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaef881bb4fa6b2dd9cecd4ee1385b6361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c3cc7a0b2c9b99212879cc8d7455258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c3cc7a0b2c9b99212879cc8d7455258">GPIO_OTYPER_OT_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga8c3cc7a0b2c9b99212879cc8d7455258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa0dd76857b25ae35a785cee97c8403d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa0dd76857b25ae35a785cee97c8403d">GPIO_OTYPER_OT_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaaa0dd76857b25ae35a785cee97c8403d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dbea639fd4ffe59a706a11fb1ee104b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dbea639fd4ffe59a706a11fb1ee104b">GPIO_OTYPER_OT_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga1dbea639fd4ffe59a706a11fb1ee104b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaacead96dc3377342af4aa18adf6453e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaacead96dc3377342af4aa18adf6453e">GPIO_OTYPER_OT_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaaacead96dc3377342af4aa18adf6453e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1f64fdf2ab84c634c0fa8cb060a65f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1f64fdf2ab84c634c0fa8cb060a65f">GPIO_OTYPER_OT_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga5a1f64fdf2ab84c634c0fa8cb060a65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c7deea3d764bb3999578030e3158aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c7deea3d764bb3999578030e3158aa">GPIO_OTYPER_OT_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaa5c7deea3d764bb3999578030e3158aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc1ef9cbe4226f9616c64bb641b44b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc1ef9cbe4226f9616c64bb641b44b3b">GPIO_OTYPER_OT_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gadc1ef9cbe4226f9616c64bb641b44b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd4fc33a12439fdf4ada19c04227dea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd4fc33a12439fdf4ada19c04227dea7">GPIO_OTYPER_OT_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gafd4fc33a12439fdf4ada19c04227dea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e978fcc3d4e87bed919511e1226f0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24e978fcc3d4e87bed919511e1226f0c">GPIO_OTYPER_OT_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga24e978fcc3d4e87bed919511e1226f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5d7751cfdfaf58782f01692d8c88e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5d7751cfdfaf58782f01692d8c88e8">GPIO_OTYPER_OT_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga7c5d7751cfdfaf58782f01692d8c88e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c26938a0e8c03d90a966fc33f186e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c26938a0e8c03d90a966fc33f186e50">GPIO_OTYPER_OT_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga6c26938a0e8c03d90a966fc33f186e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51f153263d58a45fc2ef0734fc3f73eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51f153263d58a45fc2ef0734fc3f73eb">GPIO_OTYPER_OT_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga51f153263d58a45fc2ef0734fc3f73eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4f9ea9cbddae4c885b8dd682d3964e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc4f9ea9cbddae4c885b8dd682d3964e">GPIO_OSPEEDR_OSPEEDR0</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr class="separator:gadc4f9ea9cbddae4c885b8dd682d3964e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70c333e59b15dbb1626188a593c69be6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70c333e59b15dbb1626188a593c69be6">GPIO_OSPEEDR_OSPEEDR0_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga70c333e59b15dbb1626188a593c69be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf33d0e8954f223763a717be4bfda61c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf33d0e8954f223763a717be4bfda61c6">GPIO_OSPEEDR_OSPEEDR0_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaf33d0e8954f223763a717be4bfda61c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de81aeec77153374d887e1b20308af7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3de81aeec77153374d887e1b20308af7">GPIO_OSPEEDR_OSPEEDR1</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr class="separator:ga3de81aeec77153374d887e1b20308af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce8d609fb04613ac3b1001036cb8b96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ce8d609fb04613ac3b1001036cb8b96">GPIO_OSPEEDR_OSPEEDR1_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga1ce8d609fb04613ac3b1001036cb8b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad590e4202b9ebb7b4dc6e09eae08b7e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad590e4202b9ebb7b4dc6e09eae08b7e2">GPIO_OSPEEDR_OSPEEDR1_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gad590e4202b9ebb7b4dc6e09eae08b7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38aa771d2afdacfff48d2b0aab908795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38aa771d2afdacfff48d2b0aab908795">GPIO_OSPEEDR_OSPEEDR2</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr class="separator:ga38aa771d2afdacfff48d2b0aab908795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4545caca1ebf16671fda1af72c33421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4545caca1ebf16671fda1af72c33421">GPIO_OSPEEDR_OSPEEDR2_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gac4545caca1ebf16671fda1af72c33421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf60aafefadd8ca2d301b872da219e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf60aafefadd8ca2d301b872da219e4">GPIO_OSPEEDR_OSPEEDR2_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga2bf60aafefadd8ca2d301b872da219e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72f4d37d7f0762618b5df0af29bb2547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72f4d37d7f0762618b5df0af29bb2547">GPIO_OSPEEDR_OSPEEDR3</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr class="separator:ga72f4d37d7f0762618b5df0af29bb2547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf58614d8866fd704ec9e4795ab182ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf58614d8866fd704ec9e4795ab182ba">GPIO_OSPEEDR_OSPEEDR3_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gadf58614d8866fd704ec9e4795ab182ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e5a11cb6c7a3566535e372ddc4f6f61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5a11cb6c7a3566535e372ddc4f6f61">GPIO_OSPEEDR_OSPEEDR3_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga1e5a11cb6c7a3566535e372ddc4f6f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga004e014931c7fa3214c30feb5ba7cc4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga004e014931c7fa3214c30feb5ba7cc4d">GPIO_OSPEEDR_OSPEEDR4</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr class="separator:ga004e014931c7fa3214c30feb5ba7cc4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67281f129f5a76484a16fa95f6885be0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67281f129f5a76484a16fa95f6885be0">GPIO_OSPEEDR_OSPEEDR4_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga67281f129f5a76484a16fa95f6885be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf053fe6cdc9c1c20159ea5ef2f30ea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf053fe6cdc9c1c20159ea5ef2f30ea5">GPIO_OSPEEDR_OSPEEDR4_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gabf053fe6cdc9c1c20159ea5ef2f30ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47e87af6d2bdf0f3dd290e73499a4c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47e87af6d2bdf0f3dd290e73499a4c32">GPIO_OSPEEDR_OSPEEDR5</a>&#160;&#160;&#160;((uint32_t)0x00000C00)</td></tr>
<tr class="separator:ga47e87af6d2bdf0f3dd290e73499a4c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ec7bbb4c5f40f3747875636a2605a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ec7bbb4c5f40f3747875636a2605a4b">GPIO_OSPEEDR_OSPEEDR5_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga1ec7bbb4c5f40f3747875636a2605a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aedf6f63df6c7c658d0f6588f8cc4b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aedf6f63df6c7c658d0f6588f8cc4b0">GPIO_OSPEEDR_OSPEEDR5_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga3aedf6f63df6c7c658d0f6588f8cc4b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e4a8e2c14a24af3c558f02ce130e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21e4a8e2c14a24af3c558f02ce130e43">GPIO_OSPEEDR_OSPEEDR6</a>&#160;&#160;&#160;((uint32_t)0x00003000)</td></tr>
<tr class="separator:ga21e4a8e2c14a24af3c558f02ce130e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a1b076822f7b3d78523b19d802bdfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8a1b076822f7b3d78523b19d802bdfd">GPIO_OSPEEDR_OSPEEDR6_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gac8a1b076822f7b3d78523b19d802bdfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d5c406c7cafa2f439a94a6c1d659ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57d5c406c7cafa2f439a94a6c1d659ac">GPIO_OSPEEDR_OSPEEDR6_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga57d5c406c7cafa2f439a94a6c1d659ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42cc5594e72376689a7314340fdd74a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42cc5594e72376689a7314340fdd74a9">GPIO_OSPEEDR_OSPEEDR7</a>&#160;&#160;&#160;((uint32_t)0x0000C000)</td></tr>
<tr class="separator:ga42cc5594e72376689a7314340fdd74a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fe25c683b88b197dd9228b2ffa26bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fe25c683b88b197dd9228b2ffa26bcd">GPIO_OSPEEDR_OSPEEDR7_0</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga3fe25c683b88b197dd9228b2ffa26bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1355fc1ce2896093d1ef140ebc27f295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1355fc1ce2896093d1ef140ebc27f295">GPIO_OSPEEDR_OSPEEDR7_1</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga1355fc1ce2896093d1ef140ebc27f295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906dbc0dea8772cf965d9544fd6b5720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga906dbc0dea8772cf965d9544fd6b5720">GPIO_OSPEEDR_OSPEEDR8</a>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr class="separator:ga906dbc0dea8772cf965d9544fd6b5720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabd51c866c2dbb155cc0adbbcc0a80a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabd51c866c2dbb155cc0adbbcc0a80a2">GPIO_OSPEEDR_OSPEEDR8_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaabd51c866c2dbb155cc0adbbcc0a80a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b2e87f85ef7c455009292155183f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86b2e87f85ef7c455009292155183f86">GPIO_OSPEEDR_OSPEEDR8_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga86b2e87f85ef7c455009292155183f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6a0da5c7c37df19c99bae12daaa2028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6a0da5c7c37df19c99bae12daaa2028">GPIO_OSPEEDR_OSPEEDR9</a>&#160;&#160;&#160;((uint32_t)0x000C0000)</td></tr>
<tr class="separator:gaa6a0da5c7c37df19c99bae12daaa2028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a0a1a6e43e8ec4b287ca05b12e620c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5a0a1a6e43e8ec4b287ca05b12e620c">GPIO_OSPEEDR_OSPEEDR9_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gaa5a0a1a6e43e8ec4b287ca05b12e620c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf792700ca60a66748e2f747dc3e486a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf792700ca60a66748e2f747dc3e486a7">GPIO_OSPEEDR_OSPEEDR9_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaf792700ca60a66748e2f747dc3e486a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2266bf952b6af91ae1a367e2d3cdfe3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2266bf952b6af91ae1a367e2d3cdfe3d">GPIO_OSPEEDR_OSPEEDR10</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr class="separator:ga2266bf952b6af91ae1a367e2d3cdfe3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03b9d216080b225051fcad35a56e9efd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03b9d216080b225051fcad35a56e9efd">GPIO_OSPEEDR_OSPEEDR10_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga03b9d216080b225051fcad35a56e9efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5abf2516db49bfdce84e57f06c3640f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5abf2516db49bfdce84e57f06c3640f3">GPIO_OSPEEDR_OSPEEDR10_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga5abf2516db49bfdce84e57f06c3640f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f96ea166af8ac93a982bc80e1cc7753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f96ea166af8ac93a982bc80e1cc7753">GPIO_OSPEEDR_OSPEEDR11</a>&#160;&#160;&#160;((uint32_t)0x00C00000)</td></tr>
<tr class="separator:ga7f96ea166af8ac93a982bc80e1cc7753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab458cbe032c9f97543b6a7e0e269c37e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab458cbe032c9f97543b6a7e0e269c37e">GPIO_OSPEEDR_OSPEEDR11_0</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gab458cbe032c9f97543b6a7e0e269c37e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c523b82e98f3e8fa7fa815b8ac1acb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6c523b82e98f3e8fa7fa815b8ac1acb">GPIO_OSPEEDR_OSPEEDR11_1</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gab6c523b82e98f3e8fa7fa815b8ac1acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3e318126674c9add061c63428f4854"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa3e318126674c9add061c63428f4854">GPIO_OSPEEDR_OSPEEDR12</a>&#160;&#160;&#160;((uint32_t)0x03000000)</td></tr>
<tr class="separator:gaaa3e318126674c9add061c63428f4854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16cd66090764f3078c98af46e027050c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16cd66090764f3078c98af46e027050c">GPIO_OSPEEDR_OSPEEDR12_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga16cd66090764f3078c98af46e027050c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac37c734ffcbaf2ed7d59a915e807be16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac37c734ffcbaf2ed7d59a915e807be16">GPIO_OSPEEDR_OSPEEDR12_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gac37c734ffcbaf2ed7d59a915e807be16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa294292eebb5594d4744fd2edc5bc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefa294292eebb5594d4744fd2edc5bc6">GPIO_OSPEEDR_OSPEEDR13</a>&#160;&#160;&#160;((uint32_t)0x0C000000)</td></tr>
<tr class="separator:gaefa294292eebb5594d4744fd2edc5bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2eaf8f9861c939db6c38409d7aadbd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2eaf8f9861c939db6c38409d7aadbd6">GPIO_OSPEEDR_OSPEEDR13_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gae2eaf8f9861c939db6c38409d7aadbd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ae953b52cc0f8a54d5f528f3216c793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae953b52cc0f8a54d5f528f3216c793">GPIO_OSPEEDR_OSPEEDR13_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga0ae953b52cc0f8a54d5f528f3216c793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga104a6b2321177184103db31e91299e36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga104a6b2321177184103db31e91299e36">GPIO_OSPEEDR_OSPEEDR14</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr class="separator:ga104a6b2321177184103db31e91299e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0aa874ce3e83515deb520ab242851f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0aa874ce3e83515deb520ab242851f6">GPIO_OSPEEDR_OSPEEDR14_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gaa0aa874ce3e83515deb520ab242851f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c348d5cabedac86f6d70aa00c3352ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c348d5cabedac86f6d70aa00c3352ea">GPIO_OSPEEDR_OSPEEDR14_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga6c348d5cabedac86f6d70aa00c3352ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61e45546f737df1008b9c7d3f8ba2ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab61e45546f737df1008b9c7d3f8ba2ec">GPIO_OSPEEDR_OSPEEDR15</a>&#160;&#160;&#160;((uint32_t)0xC0000000)</td></tr>
<tr class="separator:gab61e45546f737df1008b9c7d3f8ba2ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9e0e73830208b2c068f11fcc56a302e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9e0e73830208b2c068f11fcc56a302e">GPIO_OSPEEDR_OSPEEDR15_0</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gaf9e0e73830208b2c068f11fcc56a302e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8324dacb10556d4cef99309a72d5da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8324dacb10556d4cef99309a72d5da7">GPIO_OSPEEDR_OSPEEDR15_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gaa8324dacb10556d4cef99309a72d5da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a137cc8e566a0da86e2fd4778938a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86a137cc8e566a0da86e2fd4778938a6">GPIO_OSPEEDER_OSPEEDR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc4f9ea9cbddae4c885b8dd682d3964e">GPIO_OSPEEDR_OSPEEDR0</a></td></tr>
<tr class="separator:ga86a137cc8e566a0da86e2fd4778938a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ff622f2b5941ce7202fe97a6e8c730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95ff622f2b5941ce7202fe97a6e8c730">GPIO_OSPEEDER_OSPEEDR0_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga70c333e59b15dbb1626188a593c69be6">GPIO_OSPEEDR_OSPEEDR0_0</a></td></tr>
<tr class="separator:ga95ff622f2b5941ce7202fe97a6e8c730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8e561180cdfcb7440a017d2aa10f59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a8e561180cdfcb7440a017d2aa10f59">GPIO_OSPEEDER_OSPEEDR0_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf33d0e8954f223763a717be4bfda61c6">GPIO_OSPEEDR_OSPEEDR0_1</a></td></tr>
<tr class="separator:ga5a8e561180cdfcb7440a017d2aa10f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aca2c7cf73dd7a08fee8ae9a675c1d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aca2c7cf73dd7a08fee8ae9a675c1d5">GPIO_OSPEEDER_OSPEEDR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3de81aeec77153374d887e1b20308af7">GPIO_OSPEEDR_OSPEEDR1</a></td></tr>
<tr class="separator:ga9aca2c7cf73dd7a08fee8ae9a675c1d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd10c0d3419e2d2fda1af77fbc28156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd10c0d3419e2d2fda1af77fbc28156">GPIO_OSPEEDER_OSPEEDR1_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ce8d609fb04613ac3b1001036cb8b96">GPIO_OSPEEDR_OSPEEDR1_0</a></td></tr>
<tr class="separator:ga5dd10c0d3419e2d2fda1af77fbc28156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ebe740312db53a7d49ff7f78436bcb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ebe740312db53a7d49ff7f78436bcb6">GPIO_OSPEEDER_OSPEEDR1_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad590e4202b9ebb7b4dc6e09eae08b7e2">GPIO_OSPEEDR_OSPEEDR1_1</a></td></tr>
<tr class="separator:ga4ebe740312db53a7d49ff7f78436bcb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f3dd6eabaf2dee10a45718bf9214bff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f3dd6eabaf2dee10a45718bf9214bff">GPIO_OSPEEDER_OSPEEDR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga38aa771d2afdacfff48d2b0aab908795">GPIO_OSPEEDR_OSPEEDR2</a></td></tr>
<tr class="separator:ga9f3dd6eabaf2dee10a45718bf9214bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga285b9f4328a29f624945f8fc57daab0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga285b9f4328a29f624945f8fc57daab0e">GPIO_OSPEEDER_OSPEEDR2_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4545caca1ebf16671fda1af72c33421">GPIO_OSPEEDR_OSPEEDR2_0</a></td></tr>
<tr class="separator:ga285b9f4328a29f624945f8fc57daab0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb41ac1ecdc620a7888e9714f36611c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb41ac1ecdc620a7888e9714f36611c2">GPIO_OSPEEDER_OSPEEDR2_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf60aafefadd8ca2d301b872da219e4">GPIO_OSPEEDR_OSPEEDR2_1</a></td></tr>
<tr class="separator:gaeb41ac1ecdc620a7888e9714f36611c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd77104c298e2cc79608954ed8a81e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd77104c298e2cc79608954ed8a81e6">GPIO_OSPEEDER_OSPEEDR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72f4d37d7f0762618b5df0af29bb2547">GPIO_OSPEEDR_OSPEEDR3</a></td></tr>
<tr class="separator:ga3bd77104c298e2cc79608954ed8a81e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86ad8f39a6399526c2a06f5e481b7edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86ad8f39a6399526c2a06f5e481b7edd">GPIO_OSPEEDER_OSPEEDR3_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf58614d8866fd704ec9e4795ab182ba">GPIO_OSPEEDR_OSPEEDR3_0</a></td></tr>
<tr class="separator:ga86ad8f39a6399526c2a06f5e481b7edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cbbc6c634d9f64d2959bfce25e475e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cbbc6c634d9f64d2959bfce25e475e3">GPIO_OSPEEDER_OSPEEDR3_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5a11cb6c7a3566535e372ddc4f6f61">GPIO_OSPEEDR_OSPEEDR3_1</a></td></tr>
<tr class="separator:ga4cbbc6c634d9f64d2959bfce25e475e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae993f7764c1e10e2f5022cba2a081f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae993f7764c1e10e2f5022cba2a081f97">GPIO_OSPEEDER_OSPEEDR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga004e014931c7fa3214c30feb5ba7cc4d">GPIO_OSPEEDR_OSPEEDR4</a></td></tr>
<tr class="separator:gae993f7764c1e10e2f5022cba2a081f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e6579b81f162ca8d4b8ee6690b258e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e6579b81f162ca8d4b8ee6690b258e9">GPIO_OSPEEDER_OSPEEDR4_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67281f129f5a76484a16fa95f6885be0">GPIO_OSPEEDR_OSPEEDR4_0</a></td></tr>
<tr class="separator:ga1e6579b81f162ca8d4b8ee6690b258e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56650b0113cbb5ed50903e684abfdabc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56650b0113cbb5ed50903e684abfdabc">GPIO_OSPEEDER_OSPEEDR4_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf053fe6cdc9c1c20159ea5ef2f30ea5">GPIO_OSPEEDR_OSPEEDR4_1</a></td></tr>
<tr class="separator:ga56650b0113cbb5ed50903e684abfdabc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e84a83dd64be450a33a67c9ba44add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6e84a83dd64be450a33a67c9ba44add">GPIO_OSPEEDER_OSPEEDR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47e87af6d2bdf0f3dd290e73499a4c32">GPIO_OSPEEDR_OSPEEDR5</a></td></tr>
<tr class="separator:gaa6e84a83dd64be450a33a67c9ba44add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ee63c65224da433a0f588bdd579c88d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ee63c65224da433a0f588bdd579c88d">GPIO_OSPEEDER_OSPEEDR5_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ec7bbb4c5f40f3747875636a2605a4b">GPIO_OSPEEDR_OSPEEDR5_0</a></td></tr>
<tr class="separator:ga0ee63c65224da433a0f588bdd579c88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9feeadb829cbfbcc7f5ff5aa614e35de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9feeadb829cbfbcc7f5ff5aa614e35de">GPIO_OSPEEDER_OSPEEDR5_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3aedf6f63df6c7c658d0f6588f8cc4b0">GPIO_OSPEEDR_OSPEEDR5_1</a></td></tr>
<tr class="separator:ga9feeadb829cbfbcc7f5ff5aa614e35de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa153220faa507b53170bd49dcffcfc76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa153220faa507b53170bd49dcffcfc76">GPIO_OSPEEDER_OSPEEDR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21e4a8e2c14a24af3c558f02ce130e43">GPIO_OSPEEDR_OSPEEDR6</a></td></tr>
<tr class="separator:gaa153220faa507b53170bd49dcffcfc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga314fae4f204824abf26545482246eb46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga314fae4f204824abf26545482246eb46">GPIO_OSPEEDER_OSPEEDR6_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8a1b076822f7b3d78523b19d802bdfd">GPIO_OSPEEDR_OSPEEDR6_0</a></td></tr>
<tr class="separator:ga314fae4f204824abf26545482246eb46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5502c629c3894c58a5e3e5e4398f92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5502c629c3894c58a5e3e5e4398f92b">GPIO_OSPEEDER_OSPEEDR6_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57d5c406c7cafa2f439a94a6c1d659ac">GPIO_OSPEEDR_OSPEEDR6_1</a></td></tr>
<tr class="separator:gad5502c629c3894c58a5e3e5e4398f92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga187b9c0a07272ef24ff4e579c2c724a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga187b9c0a07272ef24ff4e579c2c724a9">GPIO_OSPEEDER_OSPEEDR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42cc5594e72376689a7314340fdd74a9">GPIO_OSPEEDR_OSPEEDR7</a></td></tr>
<tr class="separator:ga187b9c0a07272ef24ff4e579c2c724a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa351c9cc66134dd2077fe4936e10068e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa351c9cc66134dd2077fe4936e10068e">GPIO_OSPEEDER_OSPEEDR7_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3fe25c683b88b197dd9228b2ffa26bcd">GPIO_OSPEEDR_OSPEEDR7_0</a></td></tr>
<tr class="separator:gaa351c9cc66134dd2077fe4936e10068e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5824b9a56d3ab570c90c02e959f8e8a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5824b9a56d3ab570c90c02e959f8e8a3">GPIO_OSPEEDER_OSPEEDR7_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1355fc1ce2896093d1ef140ebc27f295">GPIO_OSPEEDR_OSPEEDR7_1</a></td></tr>
<tr class="separator:ga5824b9a56d3ab570c90c02e959f8e8a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57fdec64829712f410b7099168d03335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57fdec64829712f410b7099168d03335">GPIO_OSPEEDER_OSPEEDR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga906dbc0dea8772cf965d9544fd6b5720">GPIO_OSPEEDR_OSPEEDR8</a></td></tr>
<tr class="separator:ga57fdec64829712f410b7099168d03335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e257135823303b40c2dfe2054c72e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00e257135823303b40c2dfe2054c72e6">GPIO_OSPEEDER_OSPEEDR8_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabd51c866c2dbb155cc0adbbcc0a80a2">GPIO_OSPEEDR_OSPEEDR8_0</a></td></tr>
<tr class="separator:ga00e257135823303b40c2dfe2054c72e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab026b036652fcab5dbec7fcccd8ec117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab026b036652fcab5dbec7fcccd8ec117">GPIO_OSPEEDER_OSPEEDR8_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86b2e87f85ef7c455009292155183f86">GPIO_OSPEEDR_OSPEEDR8_1</a></td></tr>
<tr class="separator:gab026b036652fcab5dbec7fcccd8ec117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2974e9de8b939e683976d3244f946c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2974e9de8b939e683976d3244f946c5">GPIO_OSPEEDER_OSPEEDR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6a0da5c7c37df19c99bae12daaa2028">GPIO_OSPEEDR_OSPEEDR9</a></td></tr>
<tr class="separator:gaf2974e9de8b939e683976d3244f946c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga922dc2241064ba91a32163b52dc979a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga922dc2241064ba91a32163b52dc979a1">GPIO_OSPEEDER_OSPEEDR9_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5a0a1a6e43e8ec4b287ca05b12e620c">GPIO_OSPEEDR_OSPEEDR9_0</a></td></tr>
<tr class="separator:ga922dc2241064ba91a32163b52dc979a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8958bf41efda58bc0c216496c3523a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8958bf41efda58bc0c216496c3523a95">GPIO_OSPEEDER_OSPEEDR9_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf792700ca60a66748e2f747dc3e486a7">GPIO_OSPEEDR_OSPEEDR9_1</a></td></tr>
<tr class="separator:ga8958bf41efda58bc0c216496c3523a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f368a4fe9f84a2a1f75127cd92de706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f368a4fe9f84a2a1f75127cd92de706">GPIO_OSPEEDER_OSPEEDR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2266bf952b6af91ae1a367e2d3cdfe3d">GPIO_OSPEEDR_OSPEEDR10</a></td></tr>
<tr class="separator:ga7f368a4fe9f84a2a1f75127cd92de706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad24e2db3605c0510221a5d6cc18de45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad24e2db3605c0510221a5d6cc18de45d">GPIO_OSPEEDER_OSPEEDR10_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03b9d216080b225051fcad35a56e9efd">GPIO_OSPEEDR_OSPEEDR10_0</a></td></tr>
<tr class="separator:gad24e2db3605c0510221a5d6cc18de45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0b5fe166b79464e9419092b50a216e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0b5fe166b79464e9419092b50a216e8">GPIO_OSPEEDER_OSPEEDR10_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5abf2516db49bfdce84e57f06c3640f3">GPIO_OSPEEDR_OSPEEDR10_1</a></td></tr>
<tr class="separator:gac0b5fe166b79464e9419092b50a216e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6fbff92ca95c7b4b49b773993af08f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f6fbff92ca95c7b4b49b773993af08f">GPIO_OSPEEDER_OSPEEDR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f96ea166af8ac93a982bc80e1cc7753">GPIO_OSPEEDR_OSPEEDR11</a></td></tr>
<tr class="separator:ga6f6fbff92ca95c7b4b49b773993af08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7413457e1249fedd60208f6d1fe66fec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7413457e1249fedd60208f6d1fe66fec">GPIO_OSPEEDER_OSPEEDR11_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab458cbe032c9f97543b6a7e0e269c37e">GPIO_OSPEEDR_OSPEEDR11_0</a></td></tr>
<tr class="separator:ga7413457e1249fedd60208f6d1fe66fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5a0177db55f86818a42240bf188c0bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5a0177db55f86818a42240bf188c0bc">GPIO_OSPEEDER_OSPEEDR11_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab6c523b82e98f3e8fa7fa815b8ac1acb">GPIO_OSPEEDR_OSPEEDR11_1</a></td></tr>
<tr class="separator:gad5a0177db55f86818a42240bf188c0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9928dcdc592ee959941c97aed702a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9928dcdc592ee959941c97aed702a99">GPIO_OSPEEDER_OSPEEDR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa3e318126674c9add061c63428f4854">GPIO_OSPEEDR_OSPEEDR12</a></td></tr>
<tr class="separator:gac9928dcdc592ee959941c97aed702a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d9034e325bf95773f70a9cc94598af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68d9034e325bf95773f70a9cc94598af">GPIO_OSPEEDER_OSPEEDR12_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16cd66090764f3078c98af46e027050c">GPIO_OSPEEDR_OSPEEDR12_0</a></td></tr>
<tr class="separator:ga68d9034e325bf95773f70a9cc94598af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga225f0a354cd3c2391ed922b08dbc0cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga225f0a354cd3c2391ed922b08dbc0cae">GPIO_OSPEEDER_OSPEEDR12_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac37c734ffcbaf2ed7d59a915e807be16">GPIO_OSPEEDR_OSPEEDR12_1</a></td></tr>
<tr class="separator:ga225f0a354cd3c2391ed922b08dbc0cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d3845b5e708a7636cddf01c5a30468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09d3845b5e708a7636cddf01c5a30468">GPIO_OSPEEDER_OSPEEDR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefa294292eebb5594d4744fd2edc5bc6">GPIO_OSPEEDR_OSPEEDR13</a></td></tr>
<tr class="separator:ga09d3845b5e708a7636cddf01c5a30468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93ce0e08aefefa639657d0ca1a169557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93ce0e08aefefa639657d0ca1a169557">GPIO_OSPEEDER_OSPEEDR13_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2eaf8f9861c939db6c38409d7aadbd6">GPIO_OSPEEDR_OSPEEDR13_0</a></td></tr>
<tr class="separator:ga93ce0e08aefefa639657d0ca1a169557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fee18398176eeceef1a6a0229d81029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fee18398176eeceef1a6a0229d81029">GPIO_OSPEEDER_OSPEEDR13_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae953b52cc0f8a54d5f528f3216c793">GPIO_OSPEEDR_OSPEEDR13_1</a></td></tr>
<tr class="separator:ga2fee18398176eeceef1a6a0229d81029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae956b8918d07e914a3f9861de501623f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae956b8918d07e914a3f9861de501623f">GPIO_OSPEEDER_OSPEEDR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga104a6b2321177184103db31e91299e36">GPIO_OSPEEDR_OSPEEDR14</a></td></tr>
<tr class="separator:gae956b8918d07e914a3f9861de501623f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcec6386ada8c016b4696b853a6d1ff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcec6386ada8c016b4696b853a6d1ff1">GPIO_OSPEEDER_OSPEEDR14_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0aa874ce3e83515deb520ab242851f6">GPIO_OSPEEDR_OSPEEDR14_0</a></td></tr>
<tr class="separator:gafcec6386ada8c016b4696b853a6d1ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8fb23e47faf2dd2b69a22e36c4ea56d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8fb23e47faf2dd2b69a22e36c4ea56d">GPIO_OSPEEDER_OSPEEDR14_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c348d5cabedac86f6d70aa00c3352ea">GPIO_OSPEEDR_OSPEEDR14_1</a></td></tr>
<tr class="separator:gae8fb23e47faf2dd2b69a22e36c4ea56d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b405fe1beed00abecfb3d83b9f94b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b405fe1beed00abecfb3d83b9f94b65">GPIO_OSPEEDER_OSPEEDR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab61e45546f737df1008b9c7d3f8ba2ec">GPIO_OSPEEDR_OSPEEDR15</a></td></tr>
<tr class="separator:ga9b405fe1beed00abecfb3d83b9f94b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga782862d03460b05a56d3287c971aabc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga782862d03460b05a56d3287c971aabc8">GPIO_OSPEEDER_OSPEEDR15_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9e0e73830208b2c068f11fcc56a302e">GPIO_OSPEEDR_OSPEEDR15_0</a></td></tr>
<tr class="separator:ga782862d03460b05a56d3287c971aabc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga929ae0a4ff8f30c45042715a73ab1ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga929ae0a4ff8f30c45042715a73ab1ad7">GPIO_OSPEEDER_OSPEEDR15_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8324dacb10556d4cef99309a72d5da7">GPIO_OSPEEDR_OSPEEDR15_1</a></td></tr>
<tr class="separator:ga929ae0a4ff8f30c45042715a73ab1ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d9e85c6ccb1c915142139b2fd40277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04d9e85c6ccb1c915142139b2fd40277">GPIO_PUPDR_PUPDR0</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr class="separator:ga04d9e85c6ccb1c915142139b2fd40277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90ce7d30e6ae0b2faca4a6861ecc4cc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90ce7d30e6ae0b2faca4a6861ecc4cc6">GPIO_PUPDR_PUPDR0_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga90ce7d30e6ae0b2faca4a6861ecc4cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce37884b3fefd13f415d3d0e86cba54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafce37884b3fefd13f415d3d0e86cba54">GPIO_PUPDR_PUPDR0_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gafce37884b3fefd13f415d3d0e86cba54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc992293f3aea2c0bfb5a04524a0f29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fc992293f3aea2c0bfb5a04524a0f29">GPIO_PUPDR_PUPDR1</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr class="separator:ga2fc992293f3aea2c0bfb5a04524a0f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf102b1b4f826fdc1febfeaf42a7d8a7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf102b1b4f826fdc1febfeaf42a7d8a7f">GPIO_PUPDR_PUPDR1_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaf102b1b4f826fdc1febfeaf42a7d8a7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33e13010f729b9a9555c1af45ee42bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33e13010f729b9a9555c1af45ee42bf7">GPIO_PUPDR_PUPDR1_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga33e13010f729b9a9555c1af45ee42bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga719f6a7905af1965aeb1d22053819ea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga719f6a7905af1965aeb1d22053819ea4">GPIO_PUPDR_PUPDR2</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr class="separator:ga719f6a7905af1965aeb1d22053819ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae53f1f88362bc9d12367842b2c41ac5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae53f1f88362bc9d12367842b2c41ac5f">GPIO_PUPDR_PUPDR2_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gae53f1f88362bc9d12367842b2c41ac5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad00c76742cc343b8be0aef2b7a552b21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad00c76742cc343b8be0aef2b7a552b21">GPIO_PUPDR_PUPDR2_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gad00c76742cc343b8be0aef2b7a552b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaae9d69d2db60b442144cc0f7427455d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaae9d69d2db60b442144cc0f7427455d">GPIO_PUPDR_PUPDR3</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr class="separator:gaaae9d69d2db60b442144cc0f7427455d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9">GPIO_PUPDR_PUPDR3_0</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd409075d0271cfcf5f2a382f55af83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd409075d0271cfcf5f2a382f55af83">GPIO_PUPDR_PUPDR3_1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga9bd409075d0271cfcf5f2a382f55af83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b83340a77ca8575458294e095a1b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46b83340a77ca8575458294e095a1b3e">GPIO_PUPDR_PUPDR4</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr class="separator:ga46b83340a77ca8575458294e095a1b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaa42ab206386a753e8d57b76761d787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaa42ab206386a753e8d57b76761d787">GPIO_PUPDR_PUPDR4_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaaaa42ab206386a753e8d57b76761d787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c19b72c8d4ebff81d9e7a6bb292d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7c19b72c8d4ebff81d9e7a6bb292d9e">GPIO_PUPDR_PUPDR4_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaa7c19b72c8d4ebff81d9e7a6bb292d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga184f05795320c61aac7d5f99875aaaf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga184f05795320c61aac7d5f99875aaaf3">GPIO_PUPDR_PUPDR5</a>&#160;&#160;&#160;((uint32_t)0x00000C00)</td></tr>
<tr class="separator:ga184f05795320c61aac7d5f99875aaaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407f836cfe9440c0a9346bae50593324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga407f836cfe9440c0a9346bae50593324">GPIO_PUPDR_PUPDR5_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga407f836cfe9440c0a9346bae50593324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e969eee59eb13d03cecb10296f3cba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e969eee59eb13d03cecb10296f3cba3">GPIO_PUPDR_PUPDR5_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga6e969eee59eb13d03cecb10296f3cba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga867aff49673e9c790a7c07ffc94c9426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga867aff49673e9c790a7c07ffc94c9426">GPIO_PUPDR_PUPDR6</a>&#160;&#160;&#160;((uint32_t)0x00003000)</td></tr>
<tr class="separator:ga867aff49673e9c790a7c07ffc94c9426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74c5941b0d588bfd8334c97dd16871e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa74c5941b0d588bfd8334c97dd16871e">GPIO_PUPDR_PUPDR6_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gaa74c5941b0d588bfd8334c97dd16871e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84fe57689233ae16b9b38b3db0f8b31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84fe57689233ae16b9b38b3db0f8b31b">GPIO_PUPDR_PUPDR6_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga84fe57689233ae16b9b38b3db0f8b31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa747a73c564fc74b1b7cf597b4df2e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa747a73c564fc74b1b7cf597b4df2e2f">GPIO_PUPDR_PUPDR7</a>&#160;&#160;&#160;((uint32_t)0x0000C000)</td></tr>
<tr class="separator:gaa747a73c564fc74b1b7cf597b4df2e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b75312f187bed2ef764a0f244b8cd1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b75312f187bed2ef764a0f244b8cd1b">GPIO_PUPDR_PUPDR7_0</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga7b75312f187bed2ef764a0f244b8cd1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284ea60cb769d74a000af43ddebfdbeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga284ea60cb769d74a000af43ddebfdbeb">GPIO_PUPDR_PUPDR7_1</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga284ea60cb769d74a000af43ddebfdbeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c9d14950ed3985ab81c13047ac0df81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c9d14950ed3985ab81c13047ac0df81">GPIO_PUPDR_PUPDR8</a>&#160;&#160;&#160;((uint32_t)0x00030000)</td></tr>
<tr class="separator:ga1c9d14950ed3985ab81c13047ac0df81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76b3b97a4a27a8bb2e942c0f95f7af31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76b3b97a4a27a8bb2e942c0f95f7af31">GPIO_PUPDR_PUPDR8_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga76b3b97a4a27a8bb2e942c0f95f7af31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9963e91e82f1059ec170793cbf32986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9963e91e82f1059ec170793cbf32986">GPIO_PUPDR_PUPDR8_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gab9963e91e82f1059ec170793cbf32986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35b41b7cab641de2538e1e1d21562bc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35b41b7cab641de2538e1e1d21562bc8">GPIO_PUPDR_PUPDR9</a>&#160;&#160;&#160;((uint32_t)0x000C0000)</td></tr>
<tr class="separator:ga35b41b7cab641de2538e1e1d21562bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45a4501a9b4ff20e5404a97031e02537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45a4501a9b4ff20e5404a97031e02537">GPIO_PUPDR_PUPDR9_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga45a4501a9b4ff20e5404a97031e02537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef8b9bad1bc1bb219f6b51bb12c48e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef8b9bad1bc1bb219f6b51bb12c48e67">GPIO_PUPDR_PUPDR9_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaef8b9bad1bc1bb219f6b51bb12c48e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ea3497ce2e90ac0e709e7a99088b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3ea3497ce2e90ac0e709e7a99088b09">GPIO_PUPDR_PUPDR10</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr class="separator:gac3ea3497ce2e90ac0e709e7a99088b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67fd34cdbc389ee49f5a9bf1271d7dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67fd34cdbc389ee49f5a9bf1271d7dd9">GPIO_PUPDR_PUPDR10_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga67fd34cdbc389ee49f5a9bf1271d7dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ac8e25da27d1b6c97647fd18b3a335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08ac8e25da27d1b6c97647fd18b3a335">GPIO_PUPDR_PUPDR10_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga08ac8e25da27d1b6c97647fd18b3a335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa93fd3e658c07a9daf9c8016fb4cf46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa93fd3e658c07a9daf9c8016fb4cf46">GPIO_PUPDR_PUPDR11</a>&#160;&#160;&#160;((uint32_t)0x00C00000)</td></tr>
<tr class="separator:gaaa93fd3e658c07a9daf9c8016fb4cf46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b3ea6ccb52b072cb19d6677b610831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18b3ea6ccb52b072cb19d6677b610831">GPIO_PUPDR_PUPDR11_0</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga18b3ea6ccb52b072cb19d6677b610831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a3508e309b9acfa99c3a4301dfb0d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78a3508e309b9acfa99c3a4301dfb0d8">GPIO_PUPDR_PUPDR11_1</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga78a3508e309b9acfa99c3a4301dfb0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ae4262e6f46de65ce93149a20e0d006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ae4262e6f46de65ce93149a20e0d006">GPIO_PUPDR_PUPDR12</a>&#160;&#160;&#160;((uint32_t)0x03000000)</td></tr>
<tr class="separator:ga9ae4262e6f46de65ce93149a20e0d006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0cd6d85037a7ae0d19806a7dc428a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0cd6d85037a7ae0d19806a7dc428a0">GPIO_PUPDR_PUPDR12_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga9a0cd6d85037a7ae0d19806a7dc428a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460b8f9029d8703782110e118fd6ccdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga460b8f9029d8703782110e118fd6ccdb">GPIO_PUPDR_PUPDR12_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga460b8f9029d8703782110e118fd6ccdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63ee70f61bc9df40d9b38af69f93a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa63ee70f61bc9df40d9b38af69f93a7e">GPIO_PUPDR_PUPDR13</a>&#160;&#160;&#160;((uint32_t)0x0C000000)</td></tr>
<tr class="separator:gaa63ee70f61bc9df40d9b38af69f93a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae29eccc9daf15c787ebfc26af3fb3194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae29eccc9daf15c787ebfc26af3fb3194">GPIO_PUPDR_PUPDR13_0</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gae29eccc9daf15c787ebfc26af3fb3194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80eddbf0106ccf71413851269315125d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80eddbf0106ccf71413851269315125d">GPIO_PUPDR_PUPDR13_1</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga80eddbf0106ccf71413851269315125d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f533a38f324be7e3e68f5c0f2b3570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62f533a38f324be7e3e68f5c0f2b3570">GPIO_PUPDR_PUPDR14</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr class="separator:ga62f533a38f324be7e3e68f5c0f2b3570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8521ddc4fa71b57540b61ec7803e77f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8521ddc4fa71b57540b61ec7803e77f">GPIO_PUPDR_PUPDR14_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gad8521ddc4fa71b57540b61ec7803e77f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5bcc6307af9a6e5f578dfcb4fda49b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5bcc6307af9a6e5f578dfcb4fda49b3">GPIO_PUPDR_PUPDR14_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gac5bcc6307af9a6e5f578dfcb4fda49b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac266bda493b96f1200bc0f7ae05a7475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac266bda493b96f1200bc0f7ae05a7475">GPIO_PUPDR_PUPDR15</a>&#160;&#160;&#160;((uint32_t)0xC0000000)</td></tr>
<tr class="separator:gac266bda493b96f1200bc0f7ae05a7475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b6f6a720852e3791433148aab8b722c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b6f6a720852e3791433148aab8b722c">GPIO_PUPDR_PUPDR15_0</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga0b6f6a720852e3791433148aab8b722c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d827196cbbdebdf82554c8c04a1db6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d827196cbbdebdf82554c8c04a1db6f">GPIO_PUPDR_PUPDR15_1</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga0d827196cbbdebdf82554c8c04a1db6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae24cd3d888eb1d220fd9bd80ef416eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae24cd3d888eb1d220fd9bd80ef416eb">GPIO_IDR_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaae24cd3d888eb1d220fd9bd80ef416eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2dfc17f777746faf81adba6208e4482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2dfc17f777746faf81adba6208e4482">GPIO_IDR_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gae2dfc17f777746faf81adba6208e4482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad312446a517e50674f6c0151f586d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad312446a517e50674f6c0151f586d0">GPIO_IDR_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga8ad312446a517e50674f6c0151f586d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70aea8e493bf76a14e88d1f602e929cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70aea8e493bf76a14e88d1f602e929cf">GPIO_IDR_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga70aea8e493bf76a14e88d1f602e929cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4408b38c640903c7055f6bc2a810665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4408b38c640903c7055f6bc2a810665">GPIO_IDR_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gae4408b38c640903c7055f6bc2a810665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d6580384bc83f2193e6dd3b89a28372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d6580384bc83f2193e6dd3b89a28372">GPIO_IDR_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga3d6580384bc83f2193e6dd3b89a28372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb18b9eb5d23cf5a24a5fbb6dfde41d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb18b9eb5d23cf5a24a5fbb6dfde41d1">GPIO_IDR_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gadb18b9eb5d23cf5a24a5fbb6dfde41d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab06fcbf13be61ce38e5c9e2192911ee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab06fcbf13be61ce38e5c9e2192911ee9">GPIO_IDR_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gab06fcbf13be61ce38e5c9e2192911ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f4c776fc68107e21f17b3a05031685c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f4c776fc68107e21f17b3a05031685c">GPIO_IDR_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga8f4c776fc68107e21f17b3a05031685c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f84856f61aa0acca3ca6099d19d06b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31f84856f61aa0acca3ca6099d19d06b">GPIO_IDR_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga31f84856f61aa0acca3ca6099d19d06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga267e074a6f50aa726deeeab81e9e29fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga267e074a6f50aa726deeeab81e9e29fe">GPIO_IDR_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga267e074a6f50aa726deeeab81e9e29fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6da67216761a70739154bda9fface6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6da67216761a70739154bda9fface6c">GPIO_IDR_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gac6da67216761a70739154bda9fface6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa0f67d0812295a9946fbf7136a7323"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacaa0f67d0812295a9946fbf7136a7323">GPIO_IDR_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gacaa0f67d0812295a9946fbf7136a7323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91e46a7184fe9eb65578696bbcd268af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91e46a7184fe9eb65578696bbcd268af">GPIO_IDR_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga91e46a7184fe9eb65578696bbcd268af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b354c60dcc453cf6d5f9d8b94cfe61e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b354c60dcc453cf6d5f9d8b94cfe61e">GPIO_IDR_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga7b354c60dcc453cf6d5f9d8b94cfe61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c9848411ac6e90b3b53bda4aa1ec01a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c9848411ac6e90b3b53bda4aa1ec01a">GPIO_IDR_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga8c9848411ac6e90b3b53bda4aa1ec01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad57fbd06a26e02f50fd7773dff074a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad57fbd06a26e02f50fd7773dff074a88">GPIO_ODR_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gad57fbd06a26e02f50fd7773dff074a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb3cee14f0685109fba102b850f5bb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeb3cee14f0685109fba102b850f5bb6">GPIO_ODR_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gafeb3cee14f0685109fba102b850f5bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c578d8093d107f452d7145ae27880f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c578d8093d107f452d7145ae27880f">GPIO_ODR_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaa3c578d8093d107f452d7145ae27880f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076ab83c22c68339701ac49a433b5bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga076ab83c22c68339701ac49a433b5bc3">GPIO_ODR_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga076ab83c22c68339701ac49a433b5bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756c98c15cacde9eebd08bdc7fa15418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga756c98c15cacde9eebd08bdc7fa15418">GPIO_ODR_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga756c98c15cacde9eebd08bdc7fa15418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c3008ba46a905c66370154359e78cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c3008ba46a905c66370154359e78cf2">GPIO_ODR_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga7c3008ba46a905c66370154359e78cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45bad8b79966ebf3c5e46443b4d685b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45bad8b79966ebf3c5e46443b4d685b4">GPIO_ODR_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga45bad8b79966ebf3c5e46443b4d685b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bec9d439a02e78b22ec9d22cc967f73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bec9d439a02e78b22ec9d22cc967f73">GPIO_ODR_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga5bec9d439a02e78b22ec9d22cc967f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983437a874468076d2feac99e10f28c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga983437a874468076d2feac99e10f28c1">GPIO_ODR_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga983437a874468076d2feac99e10f28c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab244ecc48354c7ccbfa633707e5579c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab244ecc48354c7ccbfa633707e5579c2">GPIO_ODR_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gab244ecc48354c7ccbfa633707e5579c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0d42e5ac8e3b1a16030d40879e3c1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0d42e5ac8e3b1a16030d40879e3c1ad">GPIO_ODR_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gae0d42e5ac8e3b1a16030d40879e3c1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19aec058502c5c3a9c77f23b13196636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19aec058502c5c3a9c77f23b13196636">GPIO_ODR_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga19aec058502c5c3a9c77f23b13196636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3a7e22c6fb2c6441880e07a5ae481a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3a7e22c6fb2c6441880e07a5ae481a8">GPIO_ODR_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gad3a7e22c6fb2c6441880e07a5ae481a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0dfe4daedae5858f950ecf8eaeaea67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0dfe4daedae5858f950ecf8eaeaea67">GPIO_ODR_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gac0dfe4daedae5858f950ecf8eaeaea67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga591f02dcfbc59ba35019a73b4938f658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga591f02dcfbc59ba35019a73b4938f658">GPIO_ODR_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga591f02dcfbc59ba35019a73b4938f658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403ca697b4a4dc827f25b8812f134a29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga403ca697b4a4dc827f25b8812f134a29">GPIO_ODR_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga403ca697b4a4dc827f25b8812f134a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b69748fd2f5e2890e784bc0970b31d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b69748fd2f5e2890e784bc0970b31d5">GPIO_BSRR_BS_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga4b69748fd2f5e2890e784bc0970b31d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa887cd170c757a2954ae8384908d030a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa887cd170c757a2954ae8384908d030a">GPIO_BSRR_BS_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaa887cd170c757a2954ae8384908d030a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa59c6fcfc63587ebe3cbf640cc74776a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa59c6fcfc63587ebe3cbf640cc74776a">GPIO_BSRR_BS_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaa59c6fcfc63587ebe3cbf640cc74776a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41aaeaf32b8837f8f6e29e09ed92152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac41aaeaf32b8837f8f6e29e09ed92152">GPIO_BSRR_BS_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gac41aaeaf32b8837f8f6e29e09ed92152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga002773af2697ddca1bac26831cfbf231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga002773af2697ddca1bac26831cfbf231">GPIO_BSRR_BS_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga002773af2697ddca1bac26831cfbf231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9f2671eae81f28d0054b62ca5e2f763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9f2671eae81f28d0054b62ca5e2f763">GPIO_BSRR_BS_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaf9f2671eae81f28d0054b62ca5e2f763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dab92d27518649b3807aa4c8ef376b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dab92d27518649b3807aa4c8ef376b6">GPIO_BSRR_BS_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga5dab92d27518649b3807aa4c8ef376b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac4945b022950bdb9570e744279a0dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac4945b022950bdb9570e744279a0dd6">GPIO_BSRR_BS_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaac4945b022950bdb9570e744279a0dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648026b2f11d992bb0e3383644be4eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga648026b2f11d992bb0e3383644be4eb9">GPIO_BSRR_BS_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga648026b2f11d992bb0e3383644be4eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db2ccea6361f65c6bf156aa57cd4b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9db2ccea6361f65c6bf156aa57cd4b88">GPIO_BSRR_BS_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga9db2ccea6361f65c6bf156aa57cd4b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa58e335b962fc81af70d19dbd09d9137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa58e335b962fc81af70d19dbd09d9137">GPIO_BSRR_BS_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaa58e335b962fc81af70d19dbd09d9137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5744153a68c73330e2ebe9a9a0ef8036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5744153a68c73330e2ebe9a9a0ef8036">GPIO_BSRR_BS_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga5744153a68c73330e2ebe9a9a0ef8036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78652a72a05249db1d343735d1764208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78652a72a05249db1d343735d1764208">GPIO_BSRR_BS_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga78652a72a05249db1d343735d1764208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6367e64393bc954efa6fdce80e94f1be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6367e64393bc954efa6fdce80e94f1be">GPIO_BSRR_BS_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga6367e64393bc954efa6fdce80e94f1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8c5c56ab4bc16dd7341203c73899e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8c5c56ab4bc16dd7341203c73899e41">GPIO_BSRR_BS_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gaa8c5c56ab4bc16dd7341203c73899e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66c0c77c304415bdccf47a0f08b58e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66c0c77c304415bdccf47a0f08b58e4d">GPIO_BSRR_BS_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga66c0c77c304415bdccf47a0f08b58e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831554de814ae2941c7f527ed6b0a742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga831554de814ae2941c7f527ed6b0a742">GPIO_BSRR_BR_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga831554de814ae2941c7f527ed6b0a742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf488fcb38fc660f7e3d1820a12ae07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cf488fcb38fc660f7e3d1820a12ae07">GPIO_BSRR_BR_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga6cf488fcb38fc660f7e3d1820a12ae07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fe0f9386b50b899fdf1f9008c54f893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fe0f9386b50b899fdf1f9008c54f893">GPIO_BSRR_BR_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga7fe0f9386b50b899fdf1f9008c54f893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b377f0c5f564fb39480afe43ee8796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42b377f0c5f564fb39480afe43ee8796">GPIO_BSRR_BR_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga42b377f0c5f564fb39480afe43ee8796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab723c0327da5fb41fe366416b7d61d88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab723c0327da5fb41fe366416b7d61d88">GPIO_BSRR_BR_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gab723c0327da5fb41fe366416b7d61d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6d8644953029e183eda4404fe9bd27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d6d8644953029e183eda4404fe9bd27">GPIO_BSRR_BR_5</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga0d6d8644953029e183eda4404fe9bd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59e4a03667e8a750fd2e775edc44ecbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59e4a03667e8a750fd2e775edc44ecbe">GPIO_BSRR_BR_6</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga59e4a03667e8a750fd2e775edc44ecbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafca85d377fe820e5099d870342d634a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafca85d377fe820e5099d870342d634a8">GPIO_BSRR_BR_7</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gafca85d377fe820e5099d870342d634a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02c6e6e879085fd8912facf86d822cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab02c6e6e879085fd8912facf86d822cd">GPIO_BSRR_BR_8</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gab02c6e6e879085fd8912facf86d822cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47ff03b3d52a7f40ae15cc167b34cc58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47ff03b3d52a7f40ae15cc167b34cc58">GPIO_BSRR_BR_9</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga47ff03b3d52a7f40ae15cc167b34cc58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c14a1c84cc91ff1d21b6802cda7d7ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c14a1c84cc91ff1d21b6802cda7d7ef">GPIO_BSRR_BR_10</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga7c14a1c84cc91ff1d21b6802cda7d7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga498185a76dcc2305113c5d168c2844d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga498185a76dcc2305113c5d168c2844d9">GPIO_BSRR_BR_11</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga498185a76dcc2305113c5d168c2844d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga222460b26eaba7d333bb4d4ae9426aff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga222460b26eaba7d333bb4d4ae9426aff">GPIO_BSRR_BR_12</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga222460b26eaba7d333bb4d4ae9426aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca2dc3bd09745f8de6c6788fb1d106af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca2dc3bd09745f8de6c6788fb1d106af">GPIO_BSRR_BR_13</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gaca2dc3bd09745f8de6c6788fb1d106af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c96f72bdd15516e22097a3a3dad5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67c96f72bdd15516e22097a3a3dad5f1">GPIO_BSRR_BR_14</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga67c96f72bdd15516e22097a3a3dad5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eaa59f6afa3fcebaf2a27c31ae38544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6eaa59f6afa3fcebaf2a27c31ae38544">GPIO_BSRR_BR_15</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga6eaa59f6afa3fcebaf2a27c31ae38544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ae6b6d787a6af758bfde54b6ae934f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f">GPIO_LCKR_LCK0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaf6ae6b6d787a6af758bfde54b6ae934f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga627d088ded79e6da761eaa880582372a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a">GPIO_LCKR_LCK1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga627d088ded79e6da761eaa880582372a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a17a7348d45dbe2b2ea41a0908d7de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de">GPIO_LCKR_LCK2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gac5a17a7348d45dbe2b2ea41a0908d7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1597c1b50d32ed0229c38811656ba402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402">GPIO_LCKR_LCK3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga1597c1b50d32ed0229c38811656ba402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723577475747d2405d86b1ab28767cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5">GPIO_LCKR_LCK4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga723577475747d2405d86b1ab28767cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2446bfe50cbd04617496c30eda6c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18">GPIO_LCKR_LCK5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga7c2446bfe50cbd04617496c30eda6c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga606249f4cc3ac14cf8133b76f3c7edd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7">GPIO_LCKR_LCK6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga606249f4cc3ac14cf8133b76f3c7edd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf998da536594af780718084cee0d22a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4">GPIO_LCKR_LCK7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaf998da536594af780718084cee0d22a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00a81afcf4d92f6f5644724803b7404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404">GPIO_LCKR_LCK8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gab00a81afcf4d92f6f5644724803b7404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9aa0442c88bc17eaf07c55dd84910ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea">GPIO_LCKR_LCK9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gab9aa0442c88bc17eaf07c55dd84910ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae055f5848967c7929f47e848b2ed812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812">GPIO_LCKR_LCK10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaae055f5848967c7929f47e848b2ed812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de971426a1248621733a9b78ef552ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab">GPIO_LCKR_LCK11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga4de971426a1248621733a9b78ef552ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e8685790aea3fb09194683d1f58508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508">GPIO_LCKR_LCK12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga38e8685790aea3fb09194683d1f58508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0279fa554731160a9115c21d95312a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5">GPIO_LCKR_LCK13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gae0279fa554731160a9115c21d95312a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf290cecb54b6b68ac42a544b87dcee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee">GPIO_LCKR_LCK14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga8bf290cecb54b6b68ac42a544b87dcee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c3114c8cd603d8aee022d0b426bf04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04">GPIO_LCKR_LCK15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga47c3114c8cd603d8aee022d0b426bf04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa2a83bf31ef76ee3857c7cb0a90c4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9">GPIO_LCKR_LCKK</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gafa2a83bf31ef76ee3857c7cb0a90c4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4af89daf61c25562733d281e9acde3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4af89daf61c25562733d281e9acde3d">GPIO_AFRL_AFRL0</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:gaf4af89daf61c25562733d281e9acde3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga122cbed720d27776f0cfa6dab1fbc84c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga122cbed720d27776f0cfa6dab1fbc84c">GPIO_AFRL_AFRL1</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:ga122cbed720d27776f0cfa6dab1fbc84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafda8ce333741832561e1e3e76abcee7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafda8ce333741832561e1e3e76abcee7a">GPIO_AFRL_AFRL2</a>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr class="separator:gafda8ce333741832561e1e3e76abcee7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee969704e28b7b0159838a8aec5f1e65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee969704e28b7b0159838a8aec5f1e65">GPIO_AFRL_AFRL3</a>&#160;&#160;&#160;((uint32_t)0x0000F000)</td></tr>
<tr class="separator:gaee969704e28b7b0159838a8aec5f1e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac862d4f115fd881871356418943a4446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac862d4f115fd881871356418943a4446">GPIO_AFRL_AFRL4</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr class="separator:gac862d4f115fd881871356418943a4446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga481f4065077c16365632e6a647cdcb4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga481f4065077c16365632e6a647cdcb4e">GPIO_AFRL_AFRL5</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr class="separator:ga481f4065077c16365632e6a647cdcb4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac87a55d05f6d16cbfbce6e04a2c6888e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac87a55d05f6d16cbfbce6e04a2c6888e">GPIO_AFRL_AFRL6</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr class="separator:gac87a55d05f6d16cbfbce6e04a2c6888e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a41237468859702de7ea91dad62ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97a41237468859702de7ea91dad62ed8">GPIO_AFRL_AFRL7</a>&#160;&#160;&#160;((uint32_t)0xF0000000)</td></tr>
<tr class="separator:ga97a41237468859702de7ea91dad62ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc5bb516e3b29af807cf4772787dfd0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc5bb516e3b29af807cf4772787dfd0d">GPIO_AFRH_AFRH0</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:gadc5bb516e3b29af807cf4772787dfd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ca2458aef597ebfcd1eb6b83035acd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75ca2458aef597ebfcd1eb6b83035acd">GPIO_AFRH_AFRH1</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:ga75ca2458aef597ebfcd1eb6b83035acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc39c907cd02befde4b7681b2fa070b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dc39c907cd02befde4b7681b2fa070b">GPIO_AFRH_AFRH2</a>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr class="separator:ga4dc39c907cd02befde4b7681b2fa070b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7043cbf3ca044ba36d59a8844c50552b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7043cbf3ca044ba36d59a8844c50552b">GPIO_AFRH_AFRH3</a>&#160;&#160;&#160;((uint32_t)0x0000F000)</td></tr>
<tr class="separator:ga7043cbf3ca044ba36d59a8844c50552b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae24d162b9e5a99064a81ba6a8d01d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadae24d162b9e5a99064a81ba6a8d01d8">GPIO_AFRH_AFRH4</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr class="separator:gadae24d162b9e5a99064a81ba6a8d01d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b1d2c7b5ed5804798660a3e86214c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33b1d2c7b5ed5804798660a3e86214c4">GPIO_AFRH_AFRH5</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr class="separator:ga33b1d2c7b5ed5804798660a3e86214c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56c388b4718d2257b4af362bec67a74a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56c388b4718d2257b4af362bec67a74a">GPIO_AFRH_AFRH6</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr class="separator:ga56c388b4718d2257b4af362bec67a74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga770397420d63cb6e8317ae401e6b2977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga770397420d63cb6e8317ae401e6b2977">GPIO_AFRH_AFRH7</a>&#160;&#160;&#160;((uint32_t)0xF0000000)</td></tr>
<tr class="separator:ga770397420d63cb6e8317ae401e6b2977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6c5dead6e63e465d3dd35721588d5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6c5dead6e63e465d3dd35721588d5c">GPIO_BRR_BR_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gadf6c5dead6e63e465d3dd35721588d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabda9d92d0f57d43516c85e944bd64400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabda9d92d0f57d43516c85e944bd64400">GPIO_BRR_BR_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gabda9d92d0f57d43516c85e944bd64400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad81e99700a2e21bf21b375470cd317e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad81e99700a2e21bf21b375470cd317e2">GPIO_BRR_BR_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gad81e99700a2e21bf21b375470cd317e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7bb778b6bb5ddd310b528e3b82bbe76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7bb778b6bb5ddd310b528e3b82bbe76">GPIO_BRR_BR_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gae7bb778b6bb5ddd310b528e3b82bbe76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b80c9791422f4ea4bf02c42eda764ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b80c9791422f4ea4bf02c42eda764ae">GPIO_BRR_BR_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga5b80c9791422f4ea4bf02c42eda764ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga454cc680ddcb8ea12839d8f9d757ef9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga454cc680ddcb8ea12839d8f9d757ef9a">GPIO_BRR_BR_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga454cc680ddcb8ea12839d8f9d757ef9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63cf8d8b42975cad19b9a975a4e86b54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63cf8d8b42975cad19b9a975a4e86b54">GPIO_BRR_BR_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga63cf8d8b42975cad19b9a975a4e86b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ccbb7d590751a21eb4d7b633b3f8f7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ccbb7d590751a21eb4d7b633b3f8f7b">GPIO_BRR_BR_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga7ccbb7d590751a21eb4d7b633b3f8f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11f1f288af99dec35cd3f8902ea00d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11f1f288af99dec35cd3f8902ea00d1f">GPIO_BRR_BR_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga11f1f288af99dec35cd3f8902ea00d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab41c94420455e4a4612cc79e65896cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab41c94420455e4a4612cc79e65896cd8">GPIO_BRR_BR_9</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gab41c94420455e4a4612cc79e65896cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga540c72734acc4b83b8c74e00d6b38e23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga540c72734acc4b83b8c74e00d6b38e23">GPIO_BRR_BR_10</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga540c72734acc4b83b8c74e00d6b38e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4deb4f0a721626fede80600832271abf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4deb4f0a721626fede80600832271abf">GPIO_BRR_BR_11</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga4deb4f0a721626fede80600832271abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace6556a5dac11aa5e026f4c986da24fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace6556a5dac11aa5e026f4c986da24fa">GPIO_BRR_BR_12</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gace6556a5dac11aa5e026f4c986da24fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107d0ec4a73f450f5b74025a83816e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga107d0ec4a73f450f5b74025a83816e45">GPIO_BRR_BR_13</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga107d0ec4a73f450f5b74025a83816e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79648c08656ee2cf44e3b810d80a923b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79648c08656ee2cf44e3b810d80a923b">GPIO_BRR_BR_14</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga79648c08656ee2cf44e3b810d80a923b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafde10d4faed8879e517d31af8689f6c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafde10d4faed8879e517d31af8689f6c7">GPIO_BRR_BR_15</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gafde10d4faed8879e517d31af8689f6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953b0d38414808db79da116842ed3262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga953b0d38414808db79da116842ed3262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bd36da8f72bc91040e63af07dd6b5a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bd36da8f72bc91040e63af07dd6b5a4">I2C_CR1_TXIE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga8bd36da8f72bc91040e63af07dd6b5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1fc89bf142bfc08ee78763e6e27cd80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1fc89bf142bfc08ee78763e6e27cd80">I2C_CR1_RXIE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaf1fc89bf142bfc08ee78763e6e27cd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga275e85befdb3d7ea7b5eb402cec574ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga275e85befdb3d7ea7b5eb402cec574ec">I2C_CR1_ADDRIE</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga275e85befdb3d7ea7b5eb402cec574ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f71f7a55e13a467b2a5ed639e0fe18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3f71f7a55e13a467b2a5ed639e0fe18">I2C_CR1_NACKIE</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gae3f71f7a55e13a467b2a5ed639e0fe18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1576cb1a2cd847f55fe2a0820bb166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1576cb1a2cd847f55fe2a0820bb166">I2C_CR1_STOPIE</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga1f1576cb1a2cd847f55fe2a0820bb166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b37e64bdf6399ef12c3df77bcb1634f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b37e64bdf6399ef12c3df77bcb1634f">I2C_CR1_TCIE</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga6b37e64bdf6399ef12c3df77bcb1634f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75e971012a02f9dad47a1629c6f5d956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75e971012a02f9dad47a1629c6f5d956">I2C_CR1_ERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga75e971012a02f9dad47a1629c6f5d956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga427139b91908d245b0bb846bed3fd859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga427139b91908d245b0bb846bed3fd859">I2C_CR1_DFN</a>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr class="separator:ga427139b91908d245b0bb846bed3fd859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b33b8e33fa18fd49d6d1d8a69777289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b33b8e33fa18fd49d6d1d8a69777289">I2C_CR1_ANFOFF</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga4b33b8e33fa18fd49d6d1d8a69777289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc661ef13da02e5bcb943f2003d576d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d">I2C_CR1_SWRST</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga8dc661ef13da02e5bcb943f2003d576d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da363db8ccde4108cf707cf86170650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1da363db8ccde4108cf707cf86170650">I2C_CR1_TXDMAEN</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga1da363db8ccde4108cf707cf86170650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a60efaeebfb879bec280f46beb30ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85a60efaeebfb879bec280f46beb30ea">I2C_CR1_RXDMAEN</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga85a60efaeebfb879bec280f46beb30ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga973b09b232a3f758409353fd6ed765a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga973b09b232a3f758409353fd6ed765a2">I2C_CR1_SBC</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga973b09b232a3f758409353fd6ed765a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c">I2C_CR1_NOSTRETCH</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75a226d059143573fab07f866853ce75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75a226d059143573fab07f866853ce75">I2C_CR1_WUPEN</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga75a226d059143573fab07f866853ce75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac28d4f433e501e727c91097dccc4616c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac28d4f433e501e727c91097dccc4616c">I2C_CR1_GCEN</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gac28d4f433e501e727c91097dccc4616c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca44767df3368d7f0a9a17c20c55d27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca44767df3368d7f0a9a17c20c55d27b">I2C_CR1_SMBHEN</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gaca44767df3368d7f0a9a17c20c55d27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656e66b079528ed6d5c282010e51a263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga656e66b079528ed6d5c282010e51a263">I2C_CR1_SMBDEN</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga656e66b079528ed6d5c282010e51a263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2062e827a9d1d14c8c1b58ad6dbbf762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2062e827a9d1d14c8c1b58ad6dbbf762">I2C_CR1_ALERTEN</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga2062e827a9d1d14c8c1b58ad6dbbf762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393649f17391feae45fa0db955b3fdf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga393649f17391feae45fa0db955b3fdf5">I2C_CR1_PECEN</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga393649f17391feae45fa0db955b3fdf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a0478d3d85fc6aba608390ee2ea2d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a0478d3d85fc6aba608390ee2ea2d1c">I2C_CR2_SADD</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:ga1a0478d3d85fc6aba608390ee2ea2d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga268ec714bbe4a75ea098c0e230a87697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga268ec714bbe4a75ea098c0e230a87697">I2C_CR2_RD_WRN</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga268ec714bbe4a75ea098c0e230a87697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5454de5709c0e68a0068f9f5d39e5674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5454de5709c0e68a0068f9f5d39e5674">I2C_CR2_ADD10</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga5454de5709c0e68a0068f9f5d39e5674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de0f12e6fb297c2c29bee5504e54377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2de0f12e6fb297c2c29bee5504e54377">I2C_CR2_HEAD10R</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga2de0f12e6fb297c2c29bee5504e54377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ac78b87a12a9eaf564f5a3f99928478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ac78b87a12a9eaf564f5a3f99928478">I2C_CR2_START</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga5ac78b87a12a9eaf564f5a3f99928478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37007be453dd8a637be2d793d3b5f2a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37007be453dd8a637be2d793d3b5f2a2">I2C_CR2_STOP</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga37007be453dd8a637be2d793d3b5f2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bcbbaf564cb68e3afed79c3cd34aa1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bcbbaf564cb68e3afed79c3cd34aa1f">I2C_CR2_NACK</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga8bcbbaf564cb68e3afed79c3cd34aa1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a58895a897ccc34a8cbbe36b412b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23a58895a897ccc34a8cbbe36b412b69">I2C_CR2_NBYTES</a>&#160;&#160;&#160;((uint32_t)0x00FF0000)</td></tr>
<tr class="separator:ga23a58895a897ccc34a8cbbe36b412b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a796045451013c964ef8b12ca6c9bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21a796045451013c964ef8b12ca6c9bb">I2C_CR2_RELOAD</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga21a796045451013c964ef8b12ca6c9bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf789c74e217ec8967bcabc156a6c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcf789c74e217ec8967bcabc156a6c54">I2C_CR2_AUTOEND</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gabcf789c74e217ec8967bcabc156a6c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6989be2db6f3df41bf5cdb856b1a64c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6989be2db6f3df41bf5cdb856b1a64c7">I2C_CR2_PECBYTE</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga6989be2db6f3df41bf5cdb856b1a64c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb954a9a0e3e3898574643b6d725a70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb954a9a0e3e3898574643b6d725a70f">I2C_OAR1_OA1</a>&#160;&#160;&#160;((uint32_t)0x000003FF)</td></tr>
<tr class="separator:gabb954a9a0e3e3898574643b6d725a70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5edd56eaa7593073d586caef6f90ef09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5edd56eaa7593073d586caef6f90ef09">I2C_OAR1_OA1MODE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga5edd56eaa7593073d586caef6f90ef09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3bb2ec380e9f35b474eaf148cefc552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3bb2ec380e9f35b474eaf148cefc552">I2C_OAR1_OA1EN</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gab3bb2ec380e9f35b474eaf148cefc552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4627c5a89a3cbe9546321418f8cb9da2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4627c5a89a3cbe9546321418f8cb9da2">I2C_OAR2_OA2</a>&#160;&#160;&#160;((uint32_t)0x000000FE)</td></tr>
<tr class="separator:ga4627c5a89a3cbe9546321418f8cb9da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d9fa47c0b7a4b893e1a1d8ab891b0e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d9fa47c0b7a4b893e1a1d8ab891b0e5">I2C_OAR2_OA2MSK</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td></tr>
<tr class="separator:ga2d9fa47c0b7a4b893e1a1d8ab891b0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6ec62ffdf8a682e5e0983add8fdfa26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6ec62ffdf8a682e5e0983add8fdfa26">I2C_OAR2_OA2EN</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gaa6ec62ffdf8a682e5e0983add8fdfa26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d52eba6adbdaa16094d8241aeb2b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2d52eba6adbdaa16094d8241aeb2b20">I2C_TIMINGR_SCLL</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:gad2d52eba6adbdaa16094d8241aeb2b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb185e660b02392b3faac65bae0c8df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eb185e660b02392b3faac65bae0c8df">I2C_TIMINGR_SCLH</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga1eb185e660b02392b3faac65bae0c8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f8fd2508d3b30a732c759443b306e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40f8fd2508d3b30a732c759443b306e6">I2C_TIMINGR_SDADEL</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr class="separator:ga40f8fd2508d3b30a732c759443b306e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga952e8751cb0c5f6be6c14cf97d9530d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga952e8751cb0c5f6be6c14cf97d9530d0">I2C_TIMINGR_SCLDEL</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr class="separator:ga952e8751cb0c5f6be6c14cf97d9530d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5cfdc434959893555b392e7f07bfff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5cfdc434959893555b392e7f07bfff7">I2C_TIMINGR_PRESC</a>&#160;&#160;&#160;((uint32_t)0xF0000000)</td></tr>
<tr class="separator:gae5cfdc434959893555b392e7f07bfff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a924e7fc2b71c82158224870f9d453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a924e7fc2b71c82158224870f9d453">I2C_TIMEOUTR_TIMEOUTA</a>&#160;&#160;&#160;((uint32_t)0x00000FFF)</td></tr>
<tr class="separator:gac5a924e7fc2b71c82158224870f9d453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f7b6650f592e9ddc482648a1ea91f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0f7b6650f592e9ddc482648a1ea91f2">I2C_TIMEOUTR_TIDLE</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gab0f7b6650f592e9ddc482648a1ea91f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d81bce8d2faf7acbef9a38510a8542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d81bce8d2faf7acbef9a38510a8542">I2C_TIMEOUTR_TIMOUTEN</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga48d81bce8d2faf7acbef9a38510a8542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5defcd355ce513e94e5f040b2dad75a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5defcd355ce513e94e5f040b2dad75a6">I2C_TIMEOUTR_TIMEOUTB</a>&#160;&#160;&#160;((uint32_t)0x0FFF0000)</td></tr>
<tr class="separator:ga5defcd355ce513e94e5f040b2dad75a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95aa3d29b8e59de06a45d15d03f721af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95aa3d29b8e59de06a45d15d03f721af">I2C_TIMEOUTR_TEXTEN</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga95aa3d29b8e59de06a45d15d03f721af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dfec198395c0f88454a86bacff60351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dfec198395c0f88454a86bacff60351">I2C_ISR_TXE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga1dfec198395c0f88454a86bacff60351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa848ab3d120a27401203329941c9dcb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa848ab3d120a27401203329941c9dcb5">I2C_ISR_TXIS</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaa848ab3d120a27401203329941c9dcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0afd4e99e26dcec57a0f3be4dae2c022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0afd4e99e26dcec57a0f3be4dae2c022">I2C_ISR_RXNE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga0afd4e99e26dcec57a0f3be4dae2c022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c1a844fb3e55ca9db318d0bc2db4a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c1a844fb3e55ca9db318d0bc2db4a07">I2C_ISR_ADDR</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga0c1a844fb3e55ca9db318d0bc2db4a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2fb99c13292fc510cfe85bf45ac6b77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2fb99c13292fc510cfe85bf45ac6b77">I2C_ISR_NACKF</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gad2fb99c13292fc510cfe85bf45ac6b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24dee623aba3059485449f8ce7d061b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24dee623aba3059485449f8ce7d061b7">I2C_ISR_STOPF</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga24dee623aba3059485449f8ce7d061b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac47bed557caa744aa763e1a8d0eba04d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac47bed557caa744aa763e1a8d0eba04d">I2C_ISR_TC</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gac47bed557caa744aa763e1a8d0eba04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76008be670a9a4829aaf3753c79b3bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76008be670a9a4829aaf3753c79b3bbd">I2C_ISR_TCR</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga76008be670a9a4829aaf3753c79b3bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dd0d8fdc41303a1c31fc7466301be07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dd0d8fdc41303a1c31fc7466301be07">I2C_ISR_BERR</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga0dd0d8fdc41303a1c31fc7466301be07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54ae33fec99aa351621ba6b483fbead3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54ae33fec99aa351621ba6b483fbead3">I2C_ISR_ARLO</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga54ae33fec99aa351621ba6b483fbead3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5976110d93d2f36f50c4c6467510914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5976110d93d2f36f50c4c6467510914">I2C_ISR_OVR</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaf5976110d93d2f36f50c4c6467510914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1d42968194fb42f9cc9bb2c2806281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b1d42968194fb42f9cc9bb2c2806281">I2C_ISR_PECERR</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga8b1d42968194fb42f9cc9bb2c2806281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63fc8ce165c42d0d719c45e58a82f574"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63fc8ce165c42d0d719c45e58a82f574">I2C_ISR_TIMEOUT</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga63fc8ce165c42d0d719c45e58a82f574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c6c779bca999450c595fc797a1fdeec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c6c779bca999450c595fc797a1fdeec">I2C_ISR_ALERT</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga4c6c779bca999450c595fc797a1fdeec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12ba21dc10ca08a2063a1c4672ffb886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12ba21dc10ca08a2063a1c4672ffb886">I2C_ISR_BUSY</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga12ba21dc10ca08a2063a1c4672ffb886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4890d7deb94106f946b28a7309e22aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4890d7deb94106f946b28a7309e22aa">I2C_ISR_DIR</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaa4890d7deb94106f946b28a7309e22aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9050a7e2c1d8777251352f51197e4c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9050a7e2c1d8777251352f51197e4c80">I2C_ISR_ADDCODE</a>&#160;&#160;&#160;((uint32_t)0x00FE0000)</td></tr>
<tr class="separator:ga9050a7e2c1d8777251352f51197e4c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac46e27edee02106eec30ede46a143e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac46e27edee02106eec30ede46a143e92">I2C_ICR_ADDRCF</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gac46e27edee02106eec30ede46a143e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab68515e7c5c0796da616c92943a17472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab68515e7c5c0796da616c92943a17472">I2C_ICR_NACKCF</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gab68515e7c5c0796da616c92943a17472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe59e51ed40569ab397e2cf9da3a347f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe59e51ed40569ab397e2cf9da3a347f">I2C_ICR_STOPCF</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gabe59e51ed40569ab397e2cf9da3a347f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a64f0841ce0f5d234a72b968705c416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a64f0841ce0f5d234a72b968705c416">I2C_ICR_BERRCF</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga9a64f0841ce0f5d234a72b968705c416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc8765152bfd75d343a06e3b696805d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc8765152bfd75d343a06e3b696805d">I2C_ICR_ARLOCF</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga1bc8765152bfd75d343a06e3b696805d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d46a31811a8b9489ca63f1c8e4c1021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d46a31811a8b9489ca63f1c8e4c1021">I2C_ICR_OVRCF</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga5d46a31811a8b9489ca63f1c8e4c1021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b8f2f138f5a1dea3c54801a2750ef9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b8f2f138f5a1dea3c54801a2750ef9d">I2C_ICR_PECCF</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga7b8f2f138f5a1dea3c54801a2750ef9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a76993c176007a7353a33b53e7d3136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a76993c176007a7353a33b53e7d3136">I2C_ICR_TIMOUTCF</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga9a76993c176007a7353a33b53e7d3136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed440bb0bdb9b1134d7a21ebdf7d3ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed440bb0bdb9b1134d7a21ebdf7d3ac3">I2C_ICR_ALERTCF</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gaed440bb0bdb9b1134d7a21ebdf7d3ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac30a300f7bcd680b82263f4059f67a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac30a300f7bcd680b82263f4059f67a89">I2C_PECR_PEC</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:gac30a300f7bcd680b82263f4059f67a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a8527f0da080debfb9cb25c02deaff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54a8527f0da080debfb9cb25c02deaff">I2C_RXDR_RXDATA</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga54a8527f0da080debfb9cb25c02deaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6081e174c22df812fca8f244c0671787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6081e174c22df812fca8f244c0671787">I2C_TXDR_TXDATA</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga6081e174c22df812fca8f244c0671787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga957f7d5f8a0ec1a6956a7f05cfbd97c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2">IWDG_KR_KEY</a>&#160;&#160;&#160;((uint32_t)0xFFFF)</td></tr>
<tr class="separator:ga957f7d5f8a0ec1a6956a7f05cfbd97c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de39c5672f17d326fceb5adc9adc090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090">IWDG_PR_PR</a>&#160;&#160;&#160;((uint32_t)0x07)</td></tr>
<tr class="separator:ga4de39c5672f17d326fceb5adc9adc090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b727e7882603df1684cbf230520ca76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76">IWDG_PR_PR_0</a>&#160;&#160;&#160;((uint32_t)0x01)</td></tr>
<tr class="separator:ga9b727e7882603df1684cbf230520ca76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba2551b90c68d95c736a116224b473e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e">IWDG_PR_PR_1</a>&#160;&#160;&#160;((uint32_t)0x02)</td></tr>
<tr class="separator:gafba2551b90c68d95c736a116224b473e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a1d7fde4e3e724a8644652ba9bb2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9">IWDG_PR_PR_2</a>&#160;&#160;&#160;((uint32_t)0x04)</td></tr>
<tr class="separator:ga55a1d7fde4e3e724a8644652ba9bb2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87024bbb19f26def4c4c1510b22d3033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033">IWDG_RLR_RL</a>&#160;&#160;&#160;((uint32_t)0x0FFF)</td></tr>
<tr class="separator:ga87024bbb19f26def4c4c1510b22d3033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269bd5618ba773d32275b93be004c554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554">IWDG_SR_PVU</a>&#160;&#160;&#160;((uint32_t)0x01)</td></tr>
<tr class="separator:ga269bd5618ba773d32275b93be004c554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadffb8339e556a3b10120b15f0dacc232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232">IWDG_SR_RVU</a>&#160;&#160;&#160;((uint32_t)0x02)</td></tr>
<tr class="separator:gadffb8339e556a3b10120b15f0dacc232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba26878a5ce95ea1889629b73f4c7ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba26878a5ce95ea1889629b73f4c7ad5">IWDG_SR_WVU</a>&#160;&#160;&#160;((uint32_t)0x04)</td></tr>
<tr class="separator:gaba26878a5ce95ea1889629b73f4c7ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a609548fc74e1d2214de4413081e03d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a609548fc74e1d2214de4413081e03d">IWDG_WINR_WIN</a>&#160;&#160;&#160;((uint32_t)0x0FFF)</td></tr>
<tr class="separator:ga9a609548fc74e1d2214de4413081e03d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aeb8d6f2539b0a3a4b851aeba0eea66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga3aeb8d6f2539b0a3a4b851aeba0eea66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c8075e98772470804c9e3fe74984115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga8c8075e98772470804c9e3fe74984115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3928de64f633b84770b1cfecea702fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga3928de64f633b84770b1cfecea702fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44484cacc35c80cf82eb011d6cbe13a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a">PWR_CR_CSBF</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gab44484cacc35c80cf82eb011d6cbe13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d5c39759e69a294c0ab9bea8f142e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5">PWR_CR_PVDE</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga05d5c39759e69a294c0ab9bea8f142e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73c24d43953c7598e42acdd4c4e7435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435">PWR_CR_PLS</a>&#160;&#160;&#160;((uint32_t)0x000000E0)</td></tr>
<tr class="separator:gac73c24d43953c7598e42acdd4c4e7435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef447510818c468c202e3b4991ea08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e">PWR_CR_PLS_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gacef447510818c468c202e3b4991ea08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd19d78943514a2f695a39b45594623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623">PWR_CR_PLS_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gafcd19d78943514a2f695a39b45594623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8986ee557f443d4a8eebf68026bd52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52">PWR_CR_PLS_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga1a8986ee557f443d4a8eebf68026bd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6b904b20d7e4fff958c75748861216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gacb6b904b20d7e4fff958c75748861216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b71263f73f0c4e53ca91fc8d096818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga15b71263f73f0c4e53ca91fc8d096818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea128abc2fc4252b53d09ca2850e69e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga2ea128abc2fc4252b53d09ca2850e69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c1782980a2fb12de80058729a74f174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</a>&#160;&#160;&#160;((uint32_t)0x00000060)</td></tr>
<tr class="separator:ga9c1782980a2fb12de80058729a74f174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe79f097ea6c30a4ccf69ed3e177f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga0fe79f097ea6c30a4ccf69ed3e177f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326781d09a07b4d215424fbbae11b7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</a>&#160;&#160;&#160;((uint32_t)0x000000A0)</td></tr>
<tr class="separator:ga326781d09a07b4d215424fbbae11b7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff17e9c7fe7d837523b1e9a2f4e9baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr class="separator:gaaff17e9c7fe7d837523b1e9a2f4e9baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e3b301b5470ae94d32c53a9fbdfc8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</a>&#160;&#160;&#160;((uint32_t)0x000000E0)</td></tr>
<tr class="separator:ga95e3b301b5470ae94d32c53a9fbdfc8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c65ab845794ef48f09faa2ee44f718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaf5c65ab845794ef48f09faa2ee44f718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9465bb7ad9ca936688344e2a077539e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6">PWR_CSR_WUF</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga9465bb7ad9ca936688344e2a077539e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4fd42f153660593cad6f4fe22ff76bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb">PWR_CSR_SBF</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gab4fd42f153660593cad6f4fe22ff76bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3535ce181895cc00afeb28dcac68d04c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c">PWR_CSR_PVDO</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga3535ce181895cc00afeb28dcac68d04c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918aa3e6e5f97f7032d3eae8ac324eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga918aa3e6e5f97f7032d3eae8ac324eba">PWR_CSR_VREFINTRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga918aa3e6e5f97f7032d3eae8ac324eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a92d9adb125e24ab1cd1a58a73efe19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19">PWR_CSR_EWUP1</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga2a92d9adb125e24ab1cd1a58a73efe19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3924963c0b869453e9be2b8f14c929dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc">PWR_CSR_EWUP2</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga3924963c0b869453e9be2b8f14c929dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb4397b2095c31660a01b748386aa70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>&#160;&#160;&#160;((uint32_t)0x000000F8)</td></tr>
<tr class="separator:ga5cb4397b2095c31660a01b748386aa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab999bbbc1d365d0100d34eaa9f426eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab999bbbc1d365d0100d34eaa9f426eb">RCC_CR_HSITRIM_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaab999bbbc1d365d0100d34eaa9f426eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569d6a29d774e0f125b0c2b3671fae3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga569d6a29d774e0f125b0c2b3671fae3c">RCC_CR_HSITRIM_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga569d6a29d774e0f125b0c2b3671fae3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10d80d64137e36f5183f6aa7002de6f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10d80d64137e36f5183f6aa7002de6f5">RCC_CR_HSITRIM_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga10d80d64137e36f5183f6aa7002de6f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe20245d2d971238dba9ee371a299ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe20245d2d971238dba9ee371a299ba9">RCC_CR_HSITRIM_3</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gafe20245d2d971238dba9ee371a299ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9ab2e93a0b9b70d33812bcc5e920c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1">RCC_CR_HSITRIM_4</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga1f9ab2e93a0b9b70d33812bcc5e920c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3">RCC_CR_HSICAL</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7daa7754e54d65916ddc54f37274d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7daa7754e54d65916ddc54f37274d3a">RCC_CR_HSICAL_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gad7daa7754e54d65916ddc54f37274d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78054087161dee567cadbb4b4b96fb08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78054087161dee567cadbb4b4b96fb08">RCC_CR_HSICAL_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga78054087161dee567cadbb4b4b96fb08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c4bac85beb7de5916897f88150dc3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0c4bac85beb7de5916897f88150dc3f">RCC_CR_HSICAL_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gab0c4bac85beb7de5916897f88150dc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03f71cd53f075e9d35fcbfe7ed3f6e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03f71cd53f075e9d35fcbfe7ed3f6e12">RCC_CR_HSICAL_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga03f71cd53f075e9d35fcbfe7ed3f6e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf26eb00e1872a3754f200a3c32019e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf26eb00e1872a3754f200a3c32019e50">RCC_CR_HSICAL_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gaf26eb00e1872a3754f200a3c32019e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c5b733061a3c4c6d69a7a15cbcb0b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c5b733061a3c4c6d69a7a15cbcb0b87">RCC_CR_HSICAL_5</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga4c5b733061a3c4c6d69a7a15cbcb0b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2d6b30ee4bf41d2b171adf273a6ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee2d6b30ee4bf41d2b171adf273a6ee7">RCC_CR_HSICAL_6</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gaee2d6b30ee4bf41d2b171adf273a6ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab42d5e412867df093ec2ea4b8dc2bf29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab42d5e412867df093ec2ea4b8dc2bf29">RCC_CR_HSICAL_7</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gab42d5e412867df093ec2ea4b8dc2bf29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga86a34e00182c83409d89ff566cb02cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gaa3288090671af5a959aae4d7f7696d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gacc05308869ad055e1e6f2c32d738aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr class="separator:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99f08d86fd41824058a7fdf817f7e2fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">RCC_CFGR_SW_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga99f08d86fd41824058a7fdf817f7e2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d51cb5d66ee1aa4d2c6f14796a072f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">RCC_CFGR_SW_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga72d51cb5d66ee1aa4d2c6f14796a072f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb563f217242d969f4355d0818fde705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gafb563f217242d969f4355d0818fde705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87389cacb2eaf53730da13a2a33cd487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga87389cacb2eaf53730da13a2a33cd487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bf2269500dc97e137315f44aa015c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr class="separator:ga15bf2269500dc97e137315f44aa015c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eae59112c51def51979e31e8695b39f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">RCC_CFGR_SWS_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga1eae59112c51def51979e31e8695b39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad3a5718999d7259f216137a23c2a379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">RCC_CFGR_SWS_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaad3a5718999d7259f216137a23c2a379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6764639cf221e1ebc0b5448dcaed590a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga6764639cf221e1ebc0b5448dcaed590a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09a0202f441c1a43e69c62331d50a08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gae09a0202f441c1a43e69c62331d50a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c67e2279804a83ef24438267d9d4a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga2c67e2279804a83ef24438267d9d4a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe10e66938644ee8054a2426ff23efea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:gafe10e66938644ee8054a2426ff23efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ece6ca270b3ecf6f63bf20893bc172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">RCC_CFGR_HPRE_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga88ece6ca270b3ecf6f63bf20893bc172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbdd3a02814178ba02b8ebbaccd91599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">RCC_CFGR_HPRE_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gacbdd3a02814178ba02b8ebbaccd91599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac734bddb507eed4a62a0af4cef74a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">RCC_CFGR_HPRE_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gadac734bddb507eed4a62a0af4cef74a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1180512cc5f3dde7895040a9037286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga5a1180512cc5f3dde7895040a9037286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7d7f29b09a49c31404fc0d44645c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga2b7d7f29b09a49c31404fc0d44645c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9eeb5e38e53e79b08a4ac438497ebea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaa9eeb5e38e53e79b08a4ac438497ebea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe860867ae4b1b6d28473ded1546d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00000090)</td></tr>
<tr class="separator:gaffe860867ae4b1b6d28473ded1546d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca71d6b42bdb83b5ff5320578869a058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a>&#160;&#160;&#160;((uint32_t)0x000000A0)</td></tr>
<tr class="separator:gaca71d6b42bdb83b5ff5320578869a058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3806da4f1afc9e5be0fca001c8c57815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a>&#160;&#160;&#160;((uint32_t)0x000000B0)</td></tr>
<tr class="separator:ga3806da4f1afc9e5be0fca001c8c57815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1caeba8dc2b4c0bb11be600e983e3370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a>&#160;&#160;&#160;((uint32_t)0x000000C0)</td></tr>
<tr class="separator:ga1caeba8dc2b4c0bb11be600e983e3370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga280da821f0da1bec1f4c0e132ddf8eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a>&#160;&#160;&#160;((uint32_t)0x000000D0)</td></tr>
<tr class="separator:ga280da821f0da1bec1f4c0e132ddf8eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga089930cedd5b2cb201e717438f29d25b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a>&#160;&#160;&#160;((uint32_t)0x000000E0)</td></tr>
<tr class="separator:ga089930cedd5b2cb201e717438f29d25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5088dcbaefc55d4b6693e9b1e595ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:gae5088dcbaefc55d4b6693e9b1e595ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23ea8e58acd3be7449d44ac374fc74c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23ea8e58acd3be7449d44ac374fc74c9">RCC_CFGR_PPRE</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td></tr>
<tr class="separator:ga23ea8e58acd3be7449d44ac374fc74c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c209254b4d64fed532dc3b1b225cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4c209254b4d64fed532dc3b1b225cad">RCC_CFGR_PPRE_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gad4c209254b4d64fed532dc3b1b225cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga739d2ec3ef025971724c56bd441a028c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga739d2ec3ef025971724c56bd441a028c">RCC_CFGR_PPRE_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga739d2ec3ef025971724c56bd441a028c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd1090e3533051080ad6330c23bb1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dd1090e3533051080ad6330c23bb1e8">RCC_CFGR_PPRE_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga9dd1090e3533051080ad6330c23bb1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96b327debdecc8d7cb1348bffa10f449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96b327debdecc8d7cb1348bffa10f449">RCC_CFGR_PPRE_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga96b327debdecc8d7cb1348bffa10f449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga291734798fe9cc096b93d0798562a888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga291734798fe9cc096b93d0798562a888">RCC_CFGR_PPRE_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga291734798fe9cc096b93d0798562a888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6669f4d4c82666c4d36e9ee381af3f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6669f4d4c82666c4d36e9ee381af3f7">RCC_CFGR_PPRE_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00000500)</td></tr>
<tr class="separator:gab6669f4d4c82666c4d36e9ee381af3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf392829682cb0d80bbccbced1ffb95f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf392829682cb0d80bbccbced1ffb95f2">RCC_CFGR_PPRE_DIV8</a>&#160;&#160;&#160;((uint32_t)0x00000600)</td></tr>
<tr class="separator:gaf392829682cb0d80bbccbced1ffb95f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b8c69e27ab07c9a7219d2c746616ab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b8c69e27ab07c9a7219d2c746616ab2">RCC_CFGR_PPRE_DIV16</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td></tr>
<tr class="separator:ga7b8c69e27ab07c9a7219d2c746616ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970436533d6ba9f1cb8ac840476093fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga970436533d6ba9f1cb8ac840476093fb">RCC_CFGR_ADCPRE</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga970436533d6ba9f1cb8ac840476093fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9514a85f55de77d1c7d7be1f2f1f9665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9514a85f55de77d1c7d7be1f2f1f9665">RCC_CFGR_ADCPRE_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga9514a85f55de77d1c7d7be1f2f1f9665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748ba0a0bbb1ad1fe7e4e00f40695402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga748ba0a0bbb1ad1fe7e4e00f40695402">RCC_CFGR_ADCPRE_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga748ba0a0bbb1ad1fe7e4e00f40695402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9663a4607082db6e39894950087850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf9663a4607082db6e39894950087850">RCC_CFGR_PLLSRC_HSI_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gabf9663a4607082db6e39894950087850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6088620a3c2162915b628cd7a4492579"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6088620a3c2162915b628cd7a4492579">RCC_CFGR_PLLSRC_HSE_PREDIV</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga6088620a3c2162915b628cd7a4492579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39cb6bd06fb93eed1e2fe9da0297810a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga39cb6bd06fb93eed1e2fe9da0297810a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0115b48668fc4d69d60ba6172b3973cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0115b48668fc4d69d60ba6172b3973cc">RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga0115b48668fc4d69d60ba6172b3973cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2a06a450613eb60b94a5ce3b173a756"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2a06a450613eb60b94a5ce3b173a756">RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gae2a06a450613eb60b94a5ce3b173a756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga538fd5df8d890696483a0e901d739309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>&#160;&#160;&#160;((uint32_t)0x003C0000)</td></tr>
<tr class="separator:ga538fd5df8d890696483a0e901d739309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00db50b9aedde139842945837323fef3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00db50b9aedde139842945837323fef3">RCC_CFGR_PLLMUL_0</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga00db50b9aedde139842945837323fef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5071ad49eba8116a452455050a45e393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5071ad49eba8116a452455050a45e393">RCC_CFGR_PLLMUL_1</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga5071ad49eba8116a452455050a45e393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c7ccedfebcece45df4b537b55cc2ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c7ccedfebcece45df4b537b55cc2ecf">RCC_CFGR_PLLMUL_2</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga6c7ccedfebcece45df4b537b55cc2ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa214686c587e1215b6a002fdc99c9f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa214686c587e1215b6a002fdc99c9f2a">RCC_CFGR_PLLMUL_3</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gaa214686c587e1215b6a002fdc99c9f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc53e7555ec8171db162de2bdd30d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcc53e7555ec8171db162de2bdd30d6f">RCC_CFGR_PLLMUL2</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gabcc53e7555ec8171db162de2bdd30d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599cf14f159345374d91a96e645b105b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b">RCC_CFGR_PLLMUL3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga599cf14f159345374d91a96e645b105b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76c27dba3f4be2433fd5a384a1877ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae">RCC_CFGR_PLLMUL4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaf76c27dba3f4be2433fd5a384a1877ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3eefd08698972d5ed05f76547ccdd93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3eefd08698972d5ed05f76547ccdd93">RCC_CFGR_PLLMUL5</a>&#160;&#160;&#160;((uint32_t)0x000C0000)</td></tr>
<tr class="separator:gac3eefd08698972d5ed05f76547ccdd93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e89d2d6400ab0e8583b6016ace93b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7">RCC_CFGR_PLLMUL6</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gaf7e89d2d6400ab0e8583b6016ace93b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49c36310c8cbab5f934ee5766dc6c1c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49c36310c8cbab5f934ee5766dc6c1c5">RCC_CFGR_PLLMUL7</a>&#160;&#160;&#160;((uint32_t)0x00140000)</td></tr>
<tr class="separator:ga49c36310c8cbab5f934ee5766dc6c1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a409fec792612f0583ed37fd5bffd16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a409fec792612f0583ed37fd5bffd16">RCC_CFGR_PLLMUL8</a>&#160;&#160;&#160;((uint32_t)0x00180000)</td></tr>
<tr class="separator:ga8a409fec792612f0583ed37fd5bffd16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603d5a84759f97f12f9492b4c6da7918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga603d5a84759f97f12f9492b4c6da7918">RCC_CFGR_PLLMUL9</a>&#160;&#160;&#160;((uint32_t)0x001C0000)</td></tr>
<tr class="separator:ga603d5a84759f97f12f9492b4c6da7918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00eda495752ab6400a8610d3f71c634e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00eda495752ab6400a8610d3f71c634e">RCC_CFGR_PLLMUL10</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga00eda495752ab6400a8610d3f71c634e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f10b3a0f764c794b7986bcc476c4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2f10b3a0f764c794b7986bcc476c4c8">RCC_CFGR_PLLMUL11</a>&#160;&#160;&#160;((uint32_t)0x00240000)</td></tr>
<tr class="separator:gae2f10b3a0f764c794b7986bcc476c4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d4ff081f554fcb4278df9f259f2392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392">RCC_CFGR_PLLMUL12</a>&#160;&#160;&#160;((uint32_t)0x00280000)</td></tr>
<tr class="separator:gad4d4ff081f554fcb4278df9f259f2392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a3e767c6d6d342f05a9dac2272ff01c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a3e767c6d6d342f05a9dac2272ff01c">RCC_CFGR_PLLMUL13</a>&#160;&#160;&#160;((uint32_t)0x002C0000)</td></tr>
<tr class="separator:ga3a3e767c6d6d342f05a9dac2272ff01c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51b08f0069351ceff373bcd0e216ea96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51b08f0069351ceff373bcd0e216ea96">RCC_CFGR_PLLMUL14</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr class="separator:ga51b08f0069351ceff373bcd0e216ea96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga687b2c837792e8c3f276ee1d4c20b7f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga687b2c837792e8c3f276ee1d4c20b7f4">RCC_CFGR_PLLMUL15</a>&#160;&#160;&#160;((uint32_t)0x00340000)</td></tr>
<tr class="separator:ga687b2c837792e8c3f276ee1d4c20b7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1ef5de15a26513ab208a48a21f8aa58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1ef5de15a26513ab208a48a21f8aa58">RCC_CFGR_PLLMUL16</a>&#160;&#160;&#160;((uint32_t)0x00380000)</td></tr>
<tr class="separator:gae1ef5de15a26513ab208a48a21f8aa58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d7212d83114d355736613e6dc1dbde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde">RCC_CFGR_MCO</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr class="separator:gaf2d7212d83114d355736613e6dc1dbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7147402d137ccaa1c8608fcb1d3d2e01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01">RCC_CFGR_MCO_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga7147402d137ccaa1c8608fcb1d3d2e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6ec148346aa17c67aafebcb616dd57b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6ec148346aa17c67aafebcb616dd57b">RCC_CFGR_MCO_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gaa6ec148346aa17c67aafebcb616dd57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad02d5012ff73e9c839b909887ffde7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad02d5012ff73e9c839b909887ffde7f">RCC_CFGR_MCO_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gaad02d5012ff73e9c839b909887ffde7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab345908eef02b3029dd78be58baa0c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d">RCC_CFGR_MCO_NOCLOCK</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gab345908eef02b3029dd78be58baa0c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a53ff21eba16600568a228a7a9646a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09a53ff21eba16600568a228a7a9646a">RCC_CFGR_MCO_HSI14</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga09a53ff21eba16600568a228a7a9646a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c817553f5f226b1d661b1448ed820a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a">RCC_CFGR_MCO_LSI</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga96c817553f5f226b1d661b1448ed820a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10ee688b7cf27e652ffd003f177fdcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd">RCC_CFGR_MCO_LSE</a>&#160;&#160;&#160;((uint32_t)0x03000000)</td></tr>
<tr class="separator:gad10ee688b7cf27e652ffd003f177fdcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f0ac507b8c4e5d443c107d934cfdb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1">RCC_CFGR_MCO_HSI</a>&#160;&#160;&#160;((uint32_t)0x05000000)</td></tr>
<tr class="separator:ga91f0ac507b8c4e5d443c107d934cfdb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183179f1b1763f38ae88f2d8d90acd70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70">RCC_CFGR_MCO_HSE</a>&#160;&#160;&#160;((uint32_t)0x06000000)</td></tr>
<tr class="separator:ga183179f1b1763f38ae88f2d8d90acd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1b83ae21df9327e2a705b19ce981da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6">RCC_CFGR_MCO_PLL</a>&#160;&#160;&#160;((uint32_t)0x07000000)</td></tr>
<tr class="separator:gac1b83ae21df9327e2a705b19ce981da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38877547c4cbbb94659d5726f377163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gad38877547c4cbbb94659d5726f377163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11ea196450aac9ac35e283a66afc3da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga11ea196450aac9ac35e283a66afc3da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50433b2663ccee3a4ad2f219da4b74b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50433b2663ccee3a4ad2f219da4b74b6">RCC_CIR_HSI14RDYF</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga50433b2663ccee3a4ad2f219da4b74b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66b719e4061294de35af58cc27aba7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gad66b719e4061294de35af58cc27aba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872ba937149a7372138df06f8188ab56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga872ba937149a7372138df06f8188ab56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac714351a6f9dab4741354fb017638580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gac714351a6f9dab4741354fb017638580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5492f9b58600cf66616eb931b48b3c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga5492f9b58600cf66616eb931b48b3c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1854e5c45c0cb76d0cd468a4546505d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1854e5c45c0cb76d0cd468a4546505d4">RCC_CIR_HSI14RDYIE</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga1854e5c45c0cb76d0cd468a4546505d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982989563f1a95c89bf7f4a25d99f704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga982989563f1a95c89bf7f4a25d99f704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144b5147f3a8d0bfda04618e301986aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga144b5147f3a8d0bfda04618e301986aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b58377908e5c31a684747d0a80ecb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gad1b58377908e5c31a684747d0a80ecb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9464e8188d717902990b467a9396d238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga9464e8188d717902990b467a9396d238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245af864b194f0c2b2389ea1ee49a396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga245af864b194f0c2b2389ea1ee49a396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc1c15a682f139768c986e281916db12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc1c15a682f139768c986e281916db12">RCC_CIR_HSI14RDYC</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gabc1c15a682f139768c986e281916db12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813d42b8d48ae6379c053a44870af49d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga813d42b8d48ae6379c053a44870af49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1374d6eae8e7d02d1ad457b65f374a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga1374d6eae8e7d02d1ad457b65f374a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd060cbefaef05487963bbd6c48d7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga5bd060cbefaef05487963bbd6c48d7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345f05d3508a9fd5128208761feb29fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga345f05d3508a9fd5128208761feb29fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7beb383e8769547599b967c24110ddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7beb383e8769547599b967c24110ddf">RCC_APB2RSTR_TIM15RST</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaa7beb383e8769547599b967c24110ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90337e162315ad0d44c0b99dd9cc71c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90337e162315ad0d44c0b99dd9cc71c2">RCC_APB2RSTR_TIM16RST</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga90337e162315ad0d44c0b99dd9cc71c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc7f1df686835ef47013b29e8e37a1c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc7f1df686835ef47013b29e8e37a1c1">RCC_APB2RSTR_TIM17RST</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gafc7f1df686835ef47013b29e8e37a1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2c5549f45a276072b498095f8a6ee45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2c5549f45a276072b498095f8a6ee45">RCC_APB2RSTR_DBGMCURST</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaa2c5549f45a276072b498095f8a6ee45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b818d0d9747621c936ad16c93a4956a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</a></td></tr>
<tr class="separator:ga7b818d0d9747621c936ad16c93a4956a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ca4659706d0e00333d4abff049dc0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga51ca4659706d0e00333d4abff049dc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8680c562fd372b494a160594525d7ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga8680c562fd372b494a160594525d7ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d64bd82cf47a209afebc7d663e28383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383">RCC_APB1RSTR_TIM6RST</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga8d64bd82cf47a209afebc7d663e28383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga773e6d5b419eb2d4b6291c862e04b002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga773e6d5b419eb2d4b6291c862e04b002">RCC_APB1RSTR_TIM14RST</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga773e6d5b419eb2d4b6291c862e04b002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd25346a7d7b0009090adfbca899b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gadcd25346a7d7b0009090adfbca899b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274d8cb48f0e89831efabea66d64af2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga274d8cb48f0e89831efabea66d64af2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fb9c125237cfe5b6436ca795e7f3564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564">RCC_APB1RSTR_DACRST</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga7fb9c125237cfe5b6436ca795e7f3564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cfc209641d50b28c27155d99f3cf7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cfc209641d50b28c27155d99f3cf7b2">RCC_APB1RSTR_CECRST</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga2cfc209641d50b28c27155d99f3cf7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec179e96393fe6b94db27d42131667b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec179e96393fe6b94db27d42131667b6">RCC_AHBENR_DMAEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaec179e96393fe6b94db27d42131667b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga295a704767cb94ee624cbc4dd4c4cd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a">RCC_AHBENR_SRAMEN</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga295a704767cb94ee624cbc4dd4c4cd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a12de126652d191a1bc2c114c3395a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga67a12de126652d191a1bc2c114c3395a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade3ee302bf659a2bfbf75e1a00630242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gade3ee302bf659a2bfbf75e1a00630242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8909660b884f126ab1476daac7999619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8909660b884f126ab1476daac7999619">RCC_AHBENR_GPIOAEN</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga8909660b884f126ab1476daac7999619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7995351a5b0545e8cd86a228d97dcec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7995351a5b0545e8cd86a228d97dcec">RCC_AHBENR_GPIOBEN</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gab7995351a5b0545e8cd86a228d97dcec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5c4504b7adbb13372e7536123a756b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5c4504b7adbb13372e7536123a756b">RCC_AHBENR_GPIOCEN</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga7e5c4504b7adbb13372e7536123a756b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b7f4fd011c26e100682157c4a59890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07b7f4fd011c26e100682157c4a59890">RCC_AHBENR_GPIODEN</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga07b7f4fd011c26e100682157c4a59890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c0de1cc7b72b07f81bce3597a63dc39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c0de1cc7b72b07f81bce3597a63dc39">RCC_AHBENR_GPIOFEN</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga9c0de1cc7b72b07f81bce3597a63dc39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8b0a6995390dac918e69df678dc165c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8b0a6995390dac918e69df678dc165c">RCC_AHBENR_TSCEN</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gaf8b0a6995390dac918e69df678dc165c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c3053f1ce37c9f643f0e31471927ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec179e96393fe6b94db27d42131667b6">RCC_AHBENR_DMAEN</a></td></tr>
<tr class="separator:gac8c3053f1ce37c9f643f0e31471927ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8d638ed385d5e7b7d767aec22aae47a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8d638ed385d5e7b7d767aec22aae47a">RCC_AHBENR_TSEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8b0a6995390dac918e69df678dc165c">RCC_AHBENR_TSCEN</a></td></tr>
<tr class="separator:gad8d638ed385d5e7b7d767aec22aae47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769d849bd5d566595cc0258f5231233f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769d849bd5d566595cc0258f5231233f">RCC_APB2ENR_SYSCFGCOMPEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga769d849bd5d566595cc0258f5231233f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae87d8176007c724d3475084779ab261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae87d8176007c724d3475084779ab261">RCC_APB2ENR_ADCEN</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaae87d8176007c724d3475084779ab261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25852ad4ebc09edc724814de967816bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga25852ad4ebc09edc724814de967816bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08a3510371b9234eb96369c91d3552f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gae08a3510371b9234eb96369c91d3552f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f484ebf07ae2442eb20b588f1f0e858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f484ebf07ae2442eb20b588f1f0e858">RCC_APB2ENR_TIM15EN</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga3f484ebf07ae2442eb20b588f1f0e858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece1d96f631bcf146e5998314fd90910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaece1d96f631bcf146e5998314fd90910">RCC_APB2ENR_TIM16EN</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gaece1d96f631bcf146e5998314fd90910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29e566fb62e24640c55693324801d87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29e566fb62e24640c55693324801d87c">RCC_APB2ENR_TIM17EN</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga29e566fb62e24640c55693324801d87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87db727052e2e14b12cb728ba978ebb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87db727052e2e14b12cb728ba978ebb8">RCC_APB2ENR_DBGMCUEN</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga87db727052e2e14b12cb728ba978ebb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga769d849bd5d566595cc0258f5231233f">RCC_APB2ENR_SYSCFGCOMPEN</a></td></tr>
<tr class="separator:ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae87d8176007c724d3475084779ab261">RCC_APB2ENR_ADCEN</a></td></tr>
<tr class="separator:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0279b1f0ff35c2df728d9653cabc0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c">RCC_APB1ENR_TIM6EN</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gafb0279b1f0ff35c2df728d9653cabc0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca040bd66d4a54d4d9e9b261c8102799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca040bd66d4a54d4d9e9b261c8102799">RCC_APB1ENR_TIM14EN</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaca040bd66d4a54d4d9e9b261c8102799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf712b922ee776a972d2efa3da0ea4733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaf712b922ee776a972d2efa3da0ea4733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdce64692c44bf95efbf2fed054e59be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gafdce64692c44bf95efbf2fed054e59be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab840af4f735ec36419d61c7db3cfa00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gab840af4f735ec36419d61c7db3cfa00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087968e2786321fb8645c46b22eea132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132">RCC_APB1ENR_DACEN</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga087968e2786321fb8645c46b22eea132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga962dd269da11e9986f48f6c5708993a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga962dd269da11e9986f48f6c5708993a8">RCC_APB1ENR_CECEN</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga962dd269da11e9986f48f6c5708993a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00145f8814cb9a5b180d76499d97aead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga00145f8814cb9a5b180d76499d97aead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca81172ed857ce6b94582fcaada87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaafca81172ed857ce6b94582fcaada87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e761cf5e09906a38e9c7e8e750514c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a>&#160;&#160;&#160;((uint32_t)0x00000018)</td></tr>
<tr class="separator:gaa9e761cf5e09906a38e9c7e8e750514c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf168a5913ecf4eb6eb5f87a825aa58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf168a5913ecf4eb6eb5f87a825aa58">RCC_BDCR_LSEDRV_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga2bf168a5913ecf4eb6eb5f87a825aa58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a3c17caf7eb216d874b7cf1d90358e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9a3c17caf7eb216d874b7cf1d90358e">RCC_BDCR_LSEDRV_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaa9a3c17caf7eb216d874b7cf1d90358e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe30dbd38f6456990ee641648bc05d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr class="separator:gabe30dbd38f6456990ee641648bc05d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6701d58e40e4c16e9be49436fcbe23d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0">RCC_BDCR_RTCSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga6701d58e40e4c16e9be49436fcbe23d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac4e378027f3293ec520ed6d18c633f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4">RCC_BDCR_RTCSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaac4e378027f3293ec520ed6d18c633f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c65ae31ae9175346857b1ace10645c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9c65ae31ae9175346857b1ace10645c">RCC_BDCR_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gaf9c65ae31ae9175346857b1ace10645c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f6cd2e581dabf6d442145603033205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07f6cd2e581dabf6d442145603033205">RCC_BDCR_RTCSEL_LSE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga07f6cd2e581dabf6d442145603033205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66773d3ffb98fb0c7a72e39a224f1cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66773d3ffb98fb0c7a72e39a224f1cfd">RCC_BDCR_RTCSEL_LSI</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga66773d3ffb98fb0c7a72e39a224f1cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9db61bfa161573b4225c147d4ea0c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9db61bfa161573b4225c147d4ea0c3e">RCC_BDCR_RTCSEL_HSE</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr class="separator:gac9db61bfa161573b4225c147d4ea0c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gab569110e757aee573ebf9ad80812e8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27b69a225968d4cc74a0390b729a3baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27b69a225968d4cc74a0390b729a3baf">RCC_CSR_V18PWRRSTF</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga27b69a225968d4cc74a0390b729a3baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gafc26c5996b14005a70afbeaa29aae716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14163f80ac0b005217eb318d0639afef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga14163f80ac0b005217eb318d0639afef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga16e89534934436ee8958440882b71e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga675455250b91f125d52f5d347c2c0fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga465307306b8e94ad8ed61f8aa62b62e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga465307306b8e94ad8ed61f8aa62b62e5">RCC_CSR_OBL</a>&#160;&#160;&#160;<a class="el" href="group__cpu__specific___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a></td></tr>
<tr class="separator:ga465307306b8e94ad8ed61f8aa62b62e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga327f966b6e8dc82dc0ac950539ce0407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga327f966b6e8dc82dc0ac950539ce0407">RCC_AHBRSTR_GPIOARST</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga327f966b6e8dc82dc0ac950539ce0407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07dc17b79c908bdbf9cf196947d0035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab07dc17b79c908bdbf9cf196947d0035">RCC_AHBRSTR_GPIOBRST</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gab07dc17b79c908bdbf9cf196947d0035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b837c7b81c1a4b8f986c23b7c5b5afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa">RCC_AHBRSTR_GPIOCRST</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga5b837c7b81c1a4b8f986c23b7c5b5afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9054c3b77b70344f0edb27e3397fee77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9054c3b77b70344f0edb27e3397fee77">RCC_AHBRSTR_GPIODRST</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga9054c3b77b70344f0edb27e3397fee77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e619b0f46c362da4e814d044e9bf86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74e619b0f46c362da4e814d044e9bf86">RCC_AHBRSTR_GPIOFRST</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga74e619b0f46c362da4e814d044e9bf86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a8ba350376d5f385e502dad368969f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8ba350376d5f385e502dad368969f7">RCC_AHBRSTR_TSCRST</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga2a8ba350376d5f385e502dad368969f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc559f3b723f20f822a9997e5f5ff75f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc559f3b723f20f822a9997e5f5ff75f">RCC_AHBRSTR_TSRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8ba350376d5f385e502dad368969f7">RCC_AHBRSTR_TSCRST</a></td></tr>
<tr class="separator:gabc559f3b723f20f822a9997e5f5ff75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022892b6d0e4ee671b82e7f6552b0074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga022892b6d0e4ee671b82e7f6552b0074">RCC_CFGR2_PREDIV</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:ga022892b6d0e4ee671b82e7f6552b0074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1f0d8a6688249c93d4342577606e372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1f0d8a6688249c93d4342577606e372">RCC_CFGR2_PREDIV_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gab1f0d8a6688249c93d4342577606e372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga366cc6535b0cda619b093c8ae767a6df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga366cc6535b0cda619b093c8ae767a6df">RCC_CFGR2_PREDIV_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga366cc6535b0cda619b093c8ae767a6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30046625da7957a6788875d126481d26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30046625da7957a6788875d126481d26">RCC_CFGR2_PREDIV_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga30046625da7957a6788875d126481d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae60373eb10b355df5bddf6e077e5fa72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae60373eb10b355df5bddf6e077e5fa72">RCC_CFGR2_PREDIV_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gae60373eb10b355df5bddf6e077e5fa72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ab86296ea2711b6365499106e4c4b5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ab86296ea2711b6365499106e4c4b5a">RCC_CFGR2_PREDIV_DIV1</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga9ab86296ea2711b6365499106e4c4b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8beaa356ccf238b4f9d8ef61dbeae7b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8beaa356ccf238b4f9d8ef61dbeae7b1">RCC_CFGR2_PREDIV_DIV2</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga8beaa356ccf238b4f9d8ef61dbeae7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554c3890138f4fabc86af31ec7508f26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga554c3890138f4fabc86af31ec7508f26">RCC_CFGR2_PREDIV_DIV3</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga554c3890138f4fabc86af31ec7508f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03989668fed9fe564f60fb13cfcae681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03989668fed9fe564f60fb13cfcae681">RCC_CFGR2_PREDIV_DIV4</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr class="separator:ga03989668fed9fe564f60fb13cfcae681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d5a6f6ad3d9865ed8b6ab562c254d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51d5a6f6ad3d9865ed8b6ab562c254d0">RCC_CFGR2_PREDIV_DIV5</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga51d5a6f6ad3d9865ed8b6ab562c254d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad76c4165380e49e9d9784e7bf5fab1b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad76c4165380e49e9d9784e7bf5fab1b6">RCC_CFGR2_PREDIV_DIV6</a>&#160;&#160;&#160;((uint32_t)0x00000005)</td></tr>
<tr class="separator:gad76c4165380e49e9d9784e7bf5fab1b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63b565a6b48cee1ea49a0be9f2f9185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa63b565a6b48cee1ea49a0be9f2f9185">RCC_CFGR2_PREDIV_DIV7</a>&#160;&#160;&#160;((uint32_t)0x00000006)</td></tr>
<tr class="separator:gaa63b565a6b48cee1ea49a0be9f2f9185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25aec8f8ebb84c4716db308dc179339b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25aec8f8ebb84c4716db308dc179339b">RCC_CFGR2_PREDIV_DIV8</a>&#160;&#160;&#160;((uint32_t)0x00000007)</td></tr>
<tr class="separator:ga25aec8f8ebb84c4716db308dc179339b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a9c6bb08a63295636119df733d0f9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97a9c6bb08a63295636119df733d0f9f">RCC_CFGR2_PREDIV_DIV9</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga97a9c6bb08a63295636119df733d0f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b94190a5066c1679c7d82c652536445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b94190a5066c1679c7d82c652536445">RCC_CFGR2_PREDIV_DIV10</a>&#160;&#160;&#160;((uint32_t)0x00000009)</td></tr>
<tr class="separator:ga2b94190a5066c1679c7d82c652536445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9932904c30e68bb7b52cea28cbeae69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9932904c30e68bb7b52cea28cbeae69">RCC_CFGR2_PREDIV_DIV11</a>&#160;&#160;&#160;((uint32_t)0x0000000A)</td></tr>
<tr class="separator:gac9932904c30e68bb7b52cea28cbeae69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5402db0b8522c06ce3e1ff6813a508f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5402db0b8522c06ce3e1ff6813a508f0">RCC_CFGR2_PREDIV_DIV12</a>&#160;&#160;&#160;((uint32_t)0x0000000B)</td></tr>
<tr class="separator:ga5402db0b8522c06ce3e1ff6813a508f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35fc61c8c5b86c6b1d484a132bb3e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae35fc61c8c5b86c6b1d484a132bb3e45">RCC_CFGR2_PREDIV_DIV13</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr class="separator:gae35fc61c8c5b86c6b1d484a132bb3e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d58f429410f5aaa9475a3a4b63492bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d58f429410f5aaa9475a3a4b63492bc">RCC_CFGR2_PREDIV_DIV14</a>&#160;&#160;&#160;((uint32_t)0x0000000D)</td></tr>
<tr class="separator:ga7d58f429410f5aaa9475a3a4b63492bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga579a0cc7dcca708fef65e3217c55666e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga579a0cc7dcca708fef65e3217c55666e">RCC_CFGR2_PREDIV_DIV15</a>&#160;&#160;&#160;((uint32_t)0x0000000E)</td></tr>
<tr class="separator:ga579a0cc7dcca708fef65e3217c55666e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d845a26c3d1e98a883e6e1007c401e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95d845a26c3d1e98a883e6e1007c401e">RCC_CFGR2_PREDIV_DIV16</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:ga95d845a26c3d1e98a883e6e1007c401e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7ecf61cefe76571a3492ec9f9df6407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7ecf61cefe76571a3492ec9f9df6407">RCC_CFGR3_USART1SW</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr class="separator:gab7ecf61cefe76571a3492ec9f9df6407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c8a42d41af73ea167f23af4e14a16a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c8a42d41af73ea167f23af4e14a16a">RCC_CFGR3_USART1SW_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga68c8a42d41af73ea167f23af4e14a16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6720ded5376daa5b634d1f2b21f99db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6720ded5376daa5b634d1f2b21f99db0">RCC_CFGR3_USART1SW_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga6720ded5376daa5b634d1f2b21f99db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5468e5cf3a5f069717e7dfb4b3811c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5468e5cf3a5f069717e7dfb4b3811c08">RCC_CFGR3_USART1SW_PCLK</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga5468e5cf3a5f069717e7dfb4b3811c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4df150a834b1d29c3ea9497c02518aa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4df150a834b1d29c3ea9497c02518aa2">RCC_CFGR3_USART1SW_SYSCLK</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga4df150a834b1d29c3ea9497c02518aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab80ddbf35c3372ce39ae60f7b10c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ab80ddbf35c3372ce39ae60f7b10c2e">RCC_CFGR3_USART1SW_LSE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga1ab80ddbf35c3372ce39ae60f7b10c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39f135c5df8435a0b04cb5d0895de7f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39f135c5df8435a0b04cb5d0895de7f0">RCC_CFGR3_USART1SW_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr class="separator:ga39f135c5df8435a0b04cb5d0895de7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5a2d49d45df299ff751fb904570d070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5a2d49d45df299ff751fb904570d070">RCC_CFGR3_I2C1SW</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gae5a2d49d45df299ff751fb904570d070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad1d0cd9a6442ea0a9de886f7e2f0ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad1d0cd9a6442ea0a9de886f7e2f0ecc">RCC_CFGR3_I2C1SW_HSI</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gaad1d0cd9a6442ea0a9de886f7e2f0ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5654d9fb8dfeb19e55cffc9a7c280ec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5654d9fb8dfeb19e55cffc9a7c280ec3">RCC_CFGR3_I2C1SW_SYSCLK</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga5654d9fb8dfeb19e55cffc9a7c280ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af3b9205dcc951e615711998db2ac85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0af3b9205dcc951e615711998db2ac85">RCC_CFGR3_CECSW</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga0af3b9205dcc951e615711998db2ac85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d913344eeb2e43d2e2b5496094e117a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d913344eeb2e43d2e2b5496094e117a">RCC_CFGR3_CECSW_HSI_DIV244</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga0d913344eeb2e43d2e2b5496094e117a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30db0193d1d2ea80115ef50d3ed79e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30db0193d1d2ea80115ef50d3ed79e9d">RCC_CFGR3_CECSW_LSE</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga30db0193d1d2ea80115ef50d3ed79e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf600a82eec2d1445e91af6f98baf042e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf600a82eec2d1445e91af6f98baf042e">RCC_CR2_HSI14ON</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaf600a82eec2d1445e91af6f98baf042e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b35b97ca54ca0e6fe7053c4d500f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28b35b97ca54ca0e6fe7053c4d500f04">RCC_CR2_HSI14RDY</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga28b35b97ca54ca0e6fe7053c4d500f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9533da17718a4111cd8e1108b41d3a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9533da17718a4111cd8e1108b41d3a4">RCC_CR2_HSI14DIS</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaa9533da17718a4111cd8e1108b41d3a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45b76ccb2dacdf483d281725ce92d61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45b76ccb2dacdf483d281725ce92d61a">RCC_CR2_HSI14TRIM</a>&#160;&#160;&#160;((uint32_t)0x000000F8)</td></tr>
<tr class="separator:ga45b76ccb2dacdf483d281725ce92d61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b4ef4b9ba4e72a044b1149dae3eadb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b4ef4b9ba4e72a044b1149dae3eadb">RCC_CR2_HSI14CAL</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga77b4ef4b9ba4e72a044b1149dae3eadb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3152952ac385ee1ce8dd868978d3fce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3152952ac385ee1ce8dd868978d3fce9">RTC_TR_PM</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga3152952ac385ee1ce8dd868978d3fce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42435e015e9f5052245c366ae08d655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42435e015e9f5052245c366ae08d655">RTC_TR_HT</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr class="separator:gad42435e015e9f5052245c366ae08d655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c9af54381689d893ba1b11eb33cd866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866">RTC_TR_HT_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga1c9af54381689d893ba1b11eb33cd866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b3ba2cc471b86d041df3c2a1a9ef121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121">RTC_TR_HT_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga7b3ba2cc471b86d041df3c2a1a9ef121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8211df481853649722383e0d8fb06d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8211df481853649722383e0d8fb06d5">RTC_TR_HU</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr class="separator:gac8211df481853649722383e0d8fb06d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddad920d5681960fa702b988ef1f82be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be">RTC_TR_HU_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaddad920d5681960fa702b988ef1f82be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6206d385d3b3e127b1e63be48f83a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63">RTC_TR_HU_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gae6206d385d3b3e127b1e63be48f83a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e264504542ec2d9b06036e938f7f79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d">RTC_TR_HU_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga6e264504542ec2d9b06036e938f7f79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40763d3ed48e9f707784bdfd65a9c3ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca">RTC_TR_HU_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga40763d3ed48e9f707784bdfd65a9c3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64cf91576871a8108d6ee2f48970bb4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64cf91576871a8108d6ee2f48970bb4a">RTC_TR_MNT</a>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr class="separator:ga64cf91576871a8108d6ee2f48970bb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga752747aa90bf35bd57b16bffc7294dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc">RTC_TR_MNT_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga752747aa90bf35bd57b16bffc7294dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1837f65a11192dd9b8bf249c31ccef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7">RTC_TR_MNT_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gaa1837f65a11192dd9b8bf249c31ccef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f27fb43718df0797664acd2d9c95c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a">RTC_TR_MNT_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga5f27fb43718df0797664acd2d9c95c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e86f4fc04232fd0294966434708e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84e86f4fc04232fd0294966434708e06">RTC_TR_MNU</a>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr class="separator:ga84e86f4fc04232fd0294966434708e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad91d7700822050a352e53aff372a697b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b">RTC_TR_MNU_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gad91d7700822050a352e53aff372a697b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9c3087e3d4cd490af8334e99467f1dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc">RTC_TR_MNU_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gad9c3087e3d4cd490af8334e99467f1dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac01a9e4b358ea062bf1c66069a28c126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126">RTC_TR_MNU_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gac01a9e4b358ea062bf1c66069a28c126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b76249e63af249061c0c5532a2a4e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5">RTC_TR_MNU_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga75b76249e63af249061c0c5532a2a4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae39b22025a36d1e4e185e4be2bf326f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae39b22025a36d1e4e185e4be2bf326f">RTC_TR_ST</a>&#160;&#160;&#160;((uint32_t)0x00000070)</td></tr>
<tr class="separator:gaae39b22025a36d1e4e185e4be2bf326f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0a53dc60816e0790ba69eaff3e87cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0">RTC_TR_ST_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaf0a53dc60816e0790ba69eaff3e87cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga948beb7166b70f1fa9e9148a8b6bd3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9">RTC_TR_ST_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga948beb7166b70f1fa9e9148a8b6bd3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5f0413990c26a5cf9a857d10243e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b">RTC_TR_ST_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga4d5f0413990c26a5cf9a857d10243e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga747711823db36121b78c0eebb6140ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga747711823db36121b78c0eebb6140ca1">RTC_TR_SU</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:ga747711823db36121b78c0eebb6140ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4132b0e9d72ff72df7e0062a1e081ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3">RTC_TR_SU_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga4132b0e9d72ff72df7e0062a1e081ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eef03c1de3719d801c970eec53e7500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500">RTC_TR_SU_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga6eef03c1de3719d801c970eec53e7500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbe7e738c8adaaf24f6faca467d6fde2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2">RTC_TR_SU_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gabbe7e738c8adaaf24f6faca467d6fde2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44e19720b6691f63ba4f0c38a1fd7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3">RTC_TR_SU_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gab44e19720b6691f63ba4f0c38a1fd7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14d55b6d841825ec65736e08c09b1d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14d55b6d841825ec65736e08c09b1d83">RTC_DR_YT</a>&#160;&#160;&#160;((uint32_t)0x00F00000)</td></tr>
<tr class="separator:ga14d55b6d841825ec65736e08c09b1d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a733698a85cc8f26d346ec8c61c7937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937">RTC_DR_YT_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga4a733698a85cc8f26d346ec8c61c7937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa48c7c9f31a74b6d3b04443ce0414ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9">RTC_DR_YT_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gaa48c7c9f31a74b6d3b04443ce0414ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c15cd22daf2ef6f9ea6f7341897a435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435">RTC_DR_YT_2</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga5c15cd22daf2ef6f9ea6f7341897a435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e7cf7875d489f89d949178e0294d555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555">RTC_DR_YT_3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga4e7cf7875d489f89d949178e0294d555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd1bdc8fad3fdeb14058c9158f39ae9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e">RTC_DR_YU</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr class="separator:gafd1bdc8fad3fdeb14058c9158f39ae9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeda03e9857e9009b6212df5f97a5d09f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f">RTC_DR_YU_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaeda03e9857e9009b6212df5f97a5d09f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0b5f7684e31cb1665a848b91601249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249">RTC_DR_YU_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gadb0b5f7684e31cb1665a848b91601249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f200469dbc8159adc3b4f25375b601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601">RTC_DR_YU_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga01f200469dbc8159adc3b4f25375b601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592372ccddc93b10e81ed705c9c0f9bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc">RTC_DR_YU_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga592372ccddc93b10e81ed705c9c0f9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f46c349f75a31973e094729fe96543f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f46c349f75a31973e094729fe96543f">RTC_DR_WDU</a>&#160;&#160;&#160;((uint32_t)0x0000E000)</td></tr>
<tr class="separator:ga6f46c349f75a31973e094729fe96543f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30cb803b191670a41aea89a91e53fe61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61">RTC_DR_WDU_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga30cb803b191670a41aea89a91e53fe61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd26d3601bf8b119af8f96a65a1de60e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e">RTC_DR_WDU_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gabd26d3601bf8b119af8f96a65a1de60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e907e5efced7628e9933e7cfb4cac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6">RTC_DR_WDU_2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga77e907e5efced7628e9933e7cfb4cac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f0d3ce1c6c6785bd8fbae556f68b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31">RTC_DR_MT</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga26f0d3ce1c6c6785bd8fbae556f68b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9221f60ccf3581f3c543fdedddf4372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9221f60ccf3581f3c543fdedddf4372">RTC_DR_MU</a>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr class="separator:gac9221f60ccf3581f3c543fdedddf4372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54f64678df9fe08a2afd732c275ae7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0">RTC_DR_MU_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga54f64678df9fe08a2afd732c275ae7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7845ded502c4cc9faeeb6215955f6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1">RTC_DR_MU_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gac7845ded502c4cc9faeeb6215955f6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a14479cfe6791d300b9a556d158abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe">RTC_DR_MU_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga47a14479cfe6791d300b9a556d158abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a420b221dec229c053295c44bcac1b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1">RTC_DR_MU_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga2a420b221dec229c053295c44bcac1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e40cec8161ee20176d92d547fef350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52e40cec8161ee20176d92d547fef350">RTC_DR_DT</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr class="separator:ga52e40cec8161ee20176d92d547fef350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8823ee9be7a191912aeef8252517b8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6">RTC_DR_DT_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga8823ee9be7a191912aeef8252517b8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546b218e45c1297e39a586204268cf9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d">RTC_DR_DT_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga546b218e45c1297e39a586204268cf9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba04cbc99cf442c7e6155bef625c5663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba04cbc99cf442c7e6155bef625c5663">RTC_DR_DU</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:gaba04cbc99cf442c7e6155bef625c5663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ffd9b610a0ba3f1caad707ff2fb0a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f">RTC_DR_DU_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga0ffd9b610a0ba3f1caad707ff2fb0a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79b5d9f674be2ecf85c964da6ac0a2a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4">RTC_DR_DU_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga79b5d9f674be2ecf85c964da6ac0a2a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1668f84ec4ddec10f6bcff65983df05b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b">RTC_DR_DU_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga1668f84ec4ddec10f6bcff65983df05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54e249241aebdda778618f35dce9f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66">RTC_DR_DU_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gad54e249241aebdda778618f35dce9f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cdfa862acfa6068b7ba847f77269d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cdfa862acfa6068b7ba847f77269d60">RTC_CR_COE</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga3cdfa862acfa6068b7ba847f77269d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f81115ef3fd366de73e84ab667d369b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f81115ef3fd366de73e84ab667d369b">RTC_CR_OSEL</a>&#160;&#160;&#160;((uint32_t)0x00600000)</td></tr>
<tr class="separator:ga8f81115ef3fd366de73e84ab667d369b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe506838823e3b172a9ed4a3fec7321a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a">RTC_CR_OSEL_0</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gabe506838823e3b172a9ed4a3fec7321a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fb33aaad62c71bbba2f96652eefb8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c">RTC_CR_OSEL_1</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga15fb33aaad62c71bbba2f96652eefb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f21b5adadbcc5eb255683d5decc9cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53f21b5adadbcc5eb255683d5decc9cb">RTC_CR_POL</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga53f21b5adadbcc5eb255683d5decc9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197c587884b9c1dcb2970e9ec2589b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga197c587884b9c1dcb2970e9ec2589b41">RTC_CR_COSEL</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga197c587884b9c1dcb2970e9ec2589b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a793580db48c66a98e44cbda6e0daef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a793580db48c66a98e44cbda6e0daef">RTC_CR_BCK</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga2a793580db48c66a98e44cbda6e0daef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220cf6237eac208acc8ae4c55e0b5e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga220cf6237eac208acc8ae4c55e0b5e6f">RTC_CR_SUB1H</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga220cf6237eac208acc8ae4c55e0b5e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae1a8439d08e28289398dcf3c2b4b47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae1a8439d08e28289398dcf3c2b4b47b">RTC_CR_ADD1H</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaae1a8439d08e28289398dcf3c2b4b47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf376dffb9f2777ef275f23410e35600d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf376dffb9f2777ef275f23410e35600d">RTC_CR_TSIE</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gaf376dffb9f2777ef275f23410e35600d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9138f75267bd93f8de6738225217d583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9138f75267bd93f8de6738225217d583">RTC_CR_ALRAIE</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga9138f75267bd93f8de6738225217d583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94fa98ca8cac9078b9bb82c89593d3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94fa98ca8cac9078b9bb82c89593d3c0">RTC_CR_TSE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga94fa98ca8cac9078b9bb82c89593d3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8cdeac61f06e4737800b64a901d584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8cdeac61f06e4737800b64a901d584">RTC_CR_ALRAE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga8a8cdeac61f06e4737800b64a901d584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2706e31a1bc8d95b682fe47611e0dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2706e31a1bc8d95b682fe47611e0dd3">RTC_CR_FMT</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gab2706e31a1bc8d95b682fe47611e0dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34d50a3eff3364e6da4fefed9962a054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34d50a3eff3364e6da4fefed9962a054">RTC_CR_BYPSHAD</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga34d50a3eff3364e6da4fefed9962a054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646ef1071cacc2d30bbef5597c817021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga646ef1071cacc2d30bbef5597c817021">RTC_CR_REFCKON</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga646ef1071cacc2d30bbef5597c817021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad076bde34be7d24f088fd2c003b7a7f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad076bde34be7d24f088fd2c003b7a7f7">RTC_CR_TSEDGE</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gad076bde34be7d24f088fd2c003b7a7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05189137cfd0e73903d9b70d071656b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05189137cfd0e73903d9b70d071656b9">RTC_ISR_RECALPF</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga05189137cfd0e73903d9b70d071656b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb176578e53b2d8e24a94c8d0212845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdb176578e53b2d8e24a94c8d0212845">RTC_ISR_TAMP2F</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gabdb176578e53b2d8e24a94c8d0212845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae738b22f6a8123026921a1d14f9547c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae738b22f6a8123026921a1d14f9547c0">RTC_ISR_TAMP1F</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gae738b22f6a8123026921a1d14f9547c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766c238f964072decba204c7fce850ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga766c238f964072decba204c7fce850ff">RTC_ISR_TSOVF</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga766c238f964072decba204c7fce850ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c0a60dbfc5f1570a48afe450395484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c0a60dbfc5f1570a48afe450395484">RTC_ISR_TSF</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga68c0a60dbfc5f1570a48afe450395484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96605e50a347507b7f274e9cd894a02c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96605e50a347507b7f274e9cd894a02c">RTC_ISR_ALRAF</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga96605e50a347507b7f274e9cd894a02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0eb2f998cd3e7325974347cb2a3d25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0eb2f998cd3e7325974347cb2a3d25a">RTC_ISR_INIT</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gae0eb2f998cd3e7325974347cb2a3d25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16dcc6973c611e087030cdb15203972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab16dcc6973c611e087030cdb15203972">RTC_ISR_INITF</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gab16dcc6973c611e087030cdb15203972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd683e789841f7d3f138709ffdbfbf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd683e789841f7d3f138709ffdbfbf8">RTC_ISR_RSF</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga9bd683e789841f7d3f138709ffdbfbf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b229bace5ba0c0b48bfeb5efc445292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b229bace5ba0c0b48bfeb5efc445292">RTC_ISR_INITS</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga7b229bace5ba0c0b48bfeb5efc445292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4536a874336778ac11109f14573eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4536a874336778ac11109f14573eb9">RTC_ISR_SHPF</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga1c4536a874336778ac11109f14573eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d420b5c3f8623cf1116d42fa164be7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d420b5c3f8623cf1116d42fa164be7e">RTC_ISR_ALRAWF</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga4d420b5c3f8623cf1116d42fa164be7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad248dca1e9532ba31f98d3ec9d2f8711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad248dca1e9532ba31f98d3ec9d2f8711">RTC_PRER_PREDIV_A</a>&#160;&#160;&#160;((uint32_t)0x007F0000)</td></tr>
<tr class="separator:gad248dca1e9532ba31f98d3ec9d2f8711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17bbd4e569a76446df089752cb41b1cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17bbd4e569a76446df089752cb41b1cb">RTC_PRER_PREDIV_S</a>&#160;&#160;&#160;((uint32_t)0x00007FFF)</td></tr>
<tr class="separator:ga17bbd4e569a76446df089752cb41b1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ed557e4451ffd3e869bb9ca393d47f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ed557e4451ffd3e869bb9ca393d47f9">RTC_ALRMAR_MSK4</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga8ed557e4451ffd3e869bb9ca393d47f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a7fdc1719b3159e099c3979da26dd92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a7fdc1719b3159e099c3979da26dd92">RTC_ALRMAR_WDSEL</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga5a7fdc1719b3159e099c3979da26dd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934ea7910b5f5988f6c46ae4703dc29b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga934ea7910b5f5988f6c46ae4703dc29b">RTC_ALRMAR_DT</a>&#160;&#160;&#160;((uint32_t)0x30000000)</td></tr>
<tr class="separator:ga934ea7910b5f5988f6c46ae4703dc29b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb880cece843ba5314120abcf14e9fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc">RTC_ALRMAR_DT_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga0cb880cece843ba5314120abcf14e9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2e76ce2645d0c9d2587d4172edcd58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58">RTC_ALRMAR_DT_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga6e2e76ce2645d0c9d2587d4172edcd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784589946bdf3ca0d675cc22d9bafbbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga784589946bdf3ca0d675cc22d9bafbbf">RTC_ALRMAR_DU</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr class="separator:ga784589946bdf3ca0d675cc22d9bafbbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga687a85ed4e7623bdb60196f706ab62e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9">RTC_ALRMAR_DU_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga687a85ed4e7623bdb60196f706ab62e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2ec65de047fdece20083f030cc6cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd">RTC_ALRMAR_DU_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga8d2ec65de047fdece20083f030cc6cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0050d5e8d64e4f684e325446ea173a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a">RTC_ALRMAR_DU_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gaeb0050d5e8d64e4f684e325446ea173a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a55db963d0707fc0ae14bffc51c297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297">RTC_ALRMAR_DU_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga79a55db963d0707fc0ae14bffc51c297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337fba397cab4beb204f4f6e6ddc4bf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga337fba397cab4beb204f4f6e6ddc4bf3">RTC_ALRMAR_MSK3</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga337fba397cab4beb204f4f6e6ddc4bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab68dc30427951b19aecf399b0ae2900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab68dc30427951b19aecf399b0ae2900">RTC_ALRMAR_PM</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaab68dc30427951b19aecf399b0ae2900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55bc04190e9eaa916144fa2d1777cbfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55bc04190e9eaa916144fa2d1777cbfb">RTC_ALRMAR_HT</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr class="separator:ga55bc04190e9eaa916144fa2d1777cbfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4165b904cdf6bdf4ed6c892d73953453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453">RTC_ALRMAR_HT_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga4165b904cdf6bdf4ed6c892d73953453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab50f98903ad0183c52c40375d45d4d77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77">RTC_ALRMAR_HT_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gab50f98903ad0183c52c40375d45d4d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga491fda42cfad244596737347fe157142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga491fda42cfad244596737347fe157142">RTC_ALRMAR_HU</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr class="separator:ga491fda42cfad244596737347fe157142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756c2c137f6d1f89bba95347245b014c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c">RTC_ALRMAR_HU_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga756c2c137f6d1f89bba95347245b014c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2068b4116fca73a63b1c98f51902acef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef">RTC_ALRMAR_HU_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga2068b4116fca73a63b1c98f51902acef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7642e83ff425a1fe2695d1100ce7c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35">RTC_ALRMAR_HU_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gab7642e83ff425a1fe2695d1100ce7c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f516916142b3ea6110619e8dc600d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a">RTC_ALRMAR_HU_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga9f516916142b3ea6110619e8dc600d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478d62d55a42779c558e9ba16aec74cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478d62d55a42779c558e9ba16aec74cc">RTC_ALRMAR_MSK2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga478d62d55a42779c558e9ba16aec74cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02edb2d87b7fe9936a0cffa96d4a7297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02edb2d87b7fe9936a0cffa96d4a7297">RTC_ALRMAR_MNT</a>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr class="separator:ga02edb2d87b7fe9936a0cffa96d4a7297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dab36fbc475b7ec4442020f159601c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6">RTC_ALRMAR_MNT_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga0dab36fbc475b7ec4442020f159601c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6782f11cc7f8edf401dec2ff436d7968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968">RTC_ALRMAR_MNT_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga6782f11cc7f8edf401dec2ff436d7968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf766f39637efe114b38a1aceb352328d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d">RTC_ALRMAR_MNT_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gaf766f39637efe114b38a1aceb352328d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d67ff770aa27509d79afde1865c845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22d67ff770aa27509d79afde1865c845">RTC_ALRMAR_MNU</a>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr class="separator:ga22d67ff770aa27509d79afde1865c845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5ead84647f92b0d1efcf8decb0dd8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f">RTC_ALRMAR_MNU_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaeb5ead84647f92b0d1efcf8decb0dd8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656311cb5632dbc9b4fb5dd2288a6e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66">RTC_ALRMAR_MNU_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga656311cb5632dbc9b4fb5dd2288a6e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc164d7ff70842858281cfaff5f29374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374">RTC_ALRMAR_MNU_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gadc164d7ff70842858281cfaff5f29374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e1199b4140613e8a1dbe283dd89c772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772">RTC_ALRMAR_MNU_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga4e1199b4140613e8a1dbe283dd89c772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8862250866a358ff3095852f45a160c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8862250866a358ff3095852f45a160c1">RTC_ALRMAR_MSK1</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga8862250866a358ff3095852f45a160c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b623884457edb89f48a2a100aff183a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b623884457edb89f48a2a100aff183a">RTC_ALRMAR_ST</a>&#160;&#160;&#160;((uint32_t)0x00000070)</td></tr>
<tr class="separator:ga0b623884457edb89f48a2a100aff183a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae5c1ad41702da26788f5ef52c0d05ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca">RTC_ALRMAR_ST_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaae5c1ad41702da26788f5ef52c0d05ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e771d8055c52a1186d3f47dd567457a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a">RTC_ALRMAR_ST_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga2e771d8055c52a1186d3f47dd567457a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fdfe4a92c7ab0c326dc9f2638318f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97">RTC_ALRMAR_ST_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga7fdfe4a92c7ab0c326dc9f2638318f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ec4171be73457bc3dba78bd246e35b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8ec4171be73457bc3dba78bd246e35b">RTC_ALRMAR_SU</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:gab8ec4171be73457bc3dba78bd246e35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf99585af681202a201178f8156dffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe">RTC_ALRMAR_SU_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaaaf99585af681202a201178f8156dffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d7edbd0609415ca3a328f8498c4a63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c">RTC_ALRMAR_SU_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga9d7edbd0609415ca3a328f8498c4a63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga485a8c274aa56f705dc1363484d7085f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f">RTC_ALRMAR_SU_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga485a8c274aa56f705dc1363484d7085f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d41833996dbd77a0bfbcd9889957a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2">RTC_ALRMAR_SU_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gad9d41833996dbd77a0bfbcd9889957a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d21f29da0e92b2744719aab37278b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d21f29da0e92b2744719aab37278b07">RTC_WPR_KEY</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga2d21f29da0e92b2744719aab37278b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3881f27b6c7a5c7609b1393682144aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3881f27b6c7a5c7609b1393682144aed">RTC_SSR_SS</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:ga3881f27b6c7a5c7609b1393682144aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6131eb8c293b98bc5a6c7a4bb1920450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6131eb8c293b98bc5a6c7a4bb1920450">RTC_SHIFTR_SUBFS</a>&#160;&#160;&#160;((uint32_t)0x00007FFF)</td></tr>
<tr class="separator:ga6131eb8c293b98bc5a6c7a4bb1920450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fee932563d21382db9ecad458356af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fee932563d21382db9ecad458356af2">RTC_SHIFTR_ADD1S</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga8fee932563d21382db9ecad458356af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b3d044be3e63573a5f0d4d14d8e3b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84b3d044be3e63573a5f0d4d14d8e3b0">RTC_TSTR_PM</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga84b3d044be3e63573a5f0d4d14d8e3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5765274cda5284899563191cb505235a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5765274cda5284899563191cb505235a">RTC_TSTR_HT</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr class="separator:ga5765274cda5284899563191cb505235a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b682daaa79917786d55c2bf44a80325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325">RTC_TSTR_HT_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga3b682daaa79917786d55c2bf44a80325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a35c1a1f98f2aeb73235d940922f9cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf">RTC_TSTR_HT_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga9a35c1a1f98f2aeb73235d940922f9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12107fe82e4f9de5ae4fdd6c169a846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf12107fe82e4f9de5ae4fdd6c169a846">RTC_TSTR_HU</a>&#160;&#160;&#160;((uint32_t)0x000F0000)</td></tr>
<tr class="separator:gaf12107fe82e4f9de5ae4fdd6c169a846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a235fd8965c706e7f57327f6e5ce72d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d">RTC_TSTR_HU_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga1a235fd8965c706e7f57327f6e5ce72d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f2bc31a8d01d7621de40d146b15fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7">RTC_TSTR_HU_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga56f2bc31a8d01d7621de40d146b15fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d848f11cf3130bb6560d117f97b7da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3">RTC_TSTR_HU_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga5d848f11cf3130bb6560d117f97b7da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703c813d88b2c9ab350cb0218ff4bbe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7">RTC_TSTR_HU_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga703c813d88b2c9ab350cb0218ff4bbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9743a3843868c712945a7c408183ad73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9743a3843868c712945a7c408183ad73">RTC_TSTR_MNT</a>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr class="separator:ga9743a3843868c712945a7c408183ad73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04bea9e3f4645257b8bd955f3ba80ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce">RTC_TSTR_MNT_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gaf04bea9e3f4645257b8bd955f3ba80ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf30459ae8455ad0fb382dd866446c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83">RTC_TSTR_MNT_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gadf30459ae8455ad0fb382dd866446c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga513f78562b18cfc36f52e80be9cb20d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5">RTC_TSTR_MNT_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga513f78562b18cfc36f52e80be9cb20d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b186af486822cc015cfec613f5cba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64b186af486822cc015cfec613f5cba9">RTC_TSTR_MNU</a>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr class="separator:ga64b186af486822cc015cfec613f5cba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ff1f79f2ab33d00a979979d486bc44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44">RTC_TSTR_MNU_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gab8ff1f79f2ab33d00a979979d486bc44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506d192fef16558c9b0b7ed9e1a9147c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c">RTC_TSTR_MNU_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga506d192fef16558c9b0b7ed9e1a9147c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407a93c758b95a1ebf3c41c36fb6f07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e">RTC_TSTR_MNU_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga407a93c758b95a1ebf3c41c36fb6f07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55cd85d2e58a819637d15f70f7179a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0">RTC_TSTR_MNU_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gac55cd85d2e58a819637d15f70f7179a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbdebcd1da2ea191cca51c222345f15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbdebcd1da2ea191cca51c222345f15">RTC_TSTR_ST</a>&#160;&#160;&#160;((uint32_t)0x00000070)</td></tr>
<tr class="separator:ga9fbdebcd1da2ea191cca51c222345f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d733a561ad71ee4c63c4e0a3ed5f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32">RTC_TSTR_ST_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga90d733a561ad71ee4c63c4e0a3ed5f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga807073dc98612721530a79df5b5c265a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a">RTC_TSTR_ST_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga807073dc98612721530a79df5b5c265a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee05d278bdd457b4f61d797e45520d13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13">RTC_TSTR_ST_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaee05d278bdd457b4f61d797e45520d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d8fa76d45faccfe931d6227b29565a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0d8fa76d45faccfe931d6227b29565a">RTC_TSTR_SU</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:gac0d8fa76d45faccfe931d6227b29565a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8990f4d1d493012289778e854c52e97e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e">RTC_TSTR_SU_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga8990f4d1d493012289778e854c52e97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6f4275d2a15e7307363124c03a64a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4">RTC_TSTR_SU_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaab6f4275d2a15e7307363124c03a64a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5610b3103a8a6653204f4fe7e9ea8587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587">RTC_TSTR_SU_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga5610b3103a8a6653204f4fe7e9ea8587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28790ae937a50ba6fb4aff5a9f5afbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb">RTC_TSTR_SU_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga28790ae937a50ba6fb4aff5a9f5afbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c76ea431470b87f22e7854bd5438d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c76ea431470b87f22e7854bd5438d2f">RTC_TSDR_WDU</a>&#160;&#160;&#160;((uint32_t)0x0000E000)</td></tr>
<tr class="separator:ga4c76ea431470b87f22e7854bd5438d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e9cbf062e41eecacccde522e24452c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1">RTC_TSDR_WDU_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga4e9cbf062e41eecacccde522e24452c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44259df3c6dc88e8168c7dcd5e6abf91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91">RTC_TSDR_WDU_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga44259df3c6dc88e8168c7dcd5e6abf91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2add59486679cc53f521c139d72852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852">RTC_TSDR_WDU_2</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga7f2add59486679cc53f521c139d72852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bce43482443f2038a8eebc681067dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bce43482443f2038a8eebc681067dd7">RTC_TSDR_MT</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga7bce43482443f2038a8eebc681067dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5912337df16624b4703d2065c5fdf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5912337df16624b4703d2065c5fdf4">RTC_TSDR_MU</a>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr class="separator:ga2a5912337df16624b4703d2065c5fdf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf9d23d49e121268a25445a7eed2f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35">RTC_TSDR_MU_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga9cf9d23d49e121268a25445a7eed2f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49093134e4ead8b4990e5e1628db0692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692">RTC_TSDR_MU_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga49093134e4ead8b4990e5e1628db0692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f31eb674f5a67402b6a3eb578b70a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5">RTC_TSDR_MU_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gad7f31eb674f5a67402b6a3eb578b70a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad67666c54ef1be79a500484a5e755827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827">RTC_TSDR_MU_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gad67666c54ef1be79a500484a5e755827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39c9ff61f3b622b829aa9354ca84e44e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39c9ff61f3b622b829aa9354ca84e44e">RTC_TSDR_DT</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr class="separator:ga39c9ff61f3b622b829aa9354ca84e44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e02a917946bddaa027a04538576533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533">RTC_TSDR_DT_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga81e02a917946bddaa027a04538576533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga886739ae0e8c0f6144dbd774c203ed5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f">RTC_TSDR_DT_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga886739ae0e8c0f6144dbd774c203ed5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace7ca73ebca21ed3a17315f06757042a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace7ca73ebca21ed3a17315f06757042a">RTC_TSDR_DU</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:gace7ca73ebca21ed3a17315f06757042a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b7eccac0c3cd20a3f3cd8bce1693ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad">RTC_TSDR_DU_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga08b7eccac0c3cd20a3f3cd8bce1693ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa43ed53b8109ff32755885127ba987ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce">RTC_TSDR_DU_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaa43ed53b8109ff32755885127ba987ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b3d774b7df9cff6e6eecafa7c42a059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059">RTC_TSDR_DU_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga1b3d774b7df9cff6e6eecafa7c42a059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209573a43dd1f21ef569d75593ad03f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8">RTC_TSDR_DU_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga209573a43dd1f21ef569d75593ad03f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb913ce5f1c0e341b308d9b5858bfa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fb913ce5f1c0e341b308d9b5858bfa9">RTC_TSSSR_SS</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:ga2fb913ce5f1c0e341b308d9b5858bfa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b13b9724302c25fbca76684f5968528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b13b9724302c25fbca76684f5968528">RTC_CALR_CALP</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga9b13b9724302c25fbca76684f5968528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f8c7f5f5bf772c81170a2eab055557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28f8c7f5f5bf772c81170a2eab055557">RTC_CALR_CALW8</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga28f8c7f5f5bf772c81170a2eab055557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70857526590d6f7e25d9551187105583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70857526590d6f7e25d9551187105583">RTC_CALR_CALW16</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga70857526590d6f7e25d9551187105583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44fcacd12e1cfc1fa823c798cb6a7663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44fcacd12e1cfc1fa823c798cb6a7663">RTC_CALR_CALM</a>&#160;&#160;&#160;((uint32_t)0x000001FF)</td></tr>
<tr class="separator:ga44fcacd12e1cfc1fa823c798cb6a7663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeffec95cc4cbbdbc77e907818b8c7ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd">RTC_CALR_CALM_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaeffec95cc4cbbdbc77e907818b8c7ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b908b77786838e5e2e8a1ee2cbbeeff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff">RTC_CALR_CALM_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga4b908b77786838e5e2e8a1ee2cbbeeff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad09f14c1ff24a01d51d5b6c0bba220d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6">RTC_CALR_CALM_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gad09f14c1ff24a01d51d5b6c0bba220d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9146fbef6a53896f3160c89ed651b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90">RTC_CALR_CALM_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gac9146fbef6a53896f3160c89ed651b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe04fc9762d3f680f9145a50898c27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b">RTC_CALR_CALM_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga5fe04fc9762d3f680f9145a50898c27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4966c71cab83be4069e0566222d375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375">RTC_CALR_CALM_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gadc4966c71cab83be4069e0566222d375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae240b185d0c9c6e314a456627e6e4834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834">RTC_CALR_CALM_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gae240b185d0c9c6e314a456627e6e4834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8880325073e167137366402f15d5683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683">RTC_CALR_CALM_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gab8880325073e167137366402f15d5683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8381cc75166acfc4b4c686ad7e5e599a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a">RTC_CALR_CALM_8</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga8381cc75166acfc4b4c686ad7e5e599a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9515fd74e3bcf03f4e62d8c7e1b070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d9515fd74e3bcf03f4e62d8c7e1b070">RTC_TAFCR_ALARMOUTTYPE</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga8d9515fd74e3bcf03f4e62d8c7e1b070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ef294e75771913e4a47386f42a23f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef294e75771913e4a47386f42a23f72">RTC_TAFCR_TAMPPUDIS</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga9ef294e75771913e4a47386f42a23f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b73d2b8da78967a6f594dbffe58c222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b73d2b8da78967a6f594dbffe58c222">RTC_TAFCR_TAMPPRCH</a>&#160;&#160;&#160;((uint32_t)0x00006000)</td></tr>
<tr class="separator:ga7b73d2b8da78967a6f594dbffe58c222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae010ed965c1e968cc14f988d50662546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae010ed965c1e968cc14f988d50662546">RTC_TAFCR_TAMPPRCH_0</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gae010ed965c1e968cc14f988d50662546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f0faa59aa4490d696d1fec767aae41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f0faa59aa4490d696d1fec767aae41">RTC_TAFCR_TAMPPRCH_1</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga16f0faa59aa4490d696d1fec767aae41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1cb37c43747c779f7db2842a2582e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1cb37c43747c779f7db2842a2582e67">RTC_TAFCR_TAMPFLT</a>&#160;&#160;&#160;((uint32_t)0x00001800)</td></tr>
<tr class="separator:gab1cb37c43747c779f7db2842a2582e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa356fb5db5ab398728afef0ae39214c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa356fb5db5ab398728afef0ae39214c4">RTC_TAFCR_TAMPFLT_0</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaa356fb5db5ab398728afef0ae39214c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga472efa1bd3c9462cbd058d73a7d6525e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga472efa1bd3c9462cbd058d73a7d6525e">RTC_TAFCR_TAMPFLT_1</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga472efa1bd3c9462cbd058d73a7d6525e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad84446486b8c9f640fa54d50ecc0e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad84446486b8c9f640fa54d50ecc0e1">RTC_TAFCR_TAMPFREQ</a>&#160;&#160;&#160;((uint32_t)0x00000700)</td></tr>
<tr class="separator:ga8ad84446486b8c9f640fa54d50ecc0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e7f69e04759d1b0667e56830a6f2ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54e7f69e04759d1b0667e56830a6f2ea">RTC_TAFCR_TAMPFREQ_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga54e7f69e04759d1b0667e56830a6f2ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb533067640fcf87ad77027ce936e9b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb533067640fcf87ad77027ce936e9b7">RTC_TAFCR_TAMPFREQ_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gabb533067640fcf87ad77027ce936e9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf532e727bfe6c7fc7822d15f9436e1b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf532e727bfe6c7fc7822d15f9436e1b5">RTC_TAFCR_TAMPFREQ_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gaf532e727bfe6c7fc7822d15f9436e1b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac929fab94fdca2d1b3b3cf7c93fe6e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac929fab94fdca2d1b3b3cf7c93fe6e49">RTC_TAFCR_TAMPTS</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gac929fab94fdca2d1b3b3cf7c93fe6e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c4d227971b56e3160c71b7479c769d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2c4d227971b56e3160c71b7479c769d">RTC_TAFCR_TAMP2TRG</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gad2c4d227971b56e3160c71b7479c769d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e98a0062ef81bcbc790a8d77720a61c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e98a0062ef81bcbc790a8d77720a61c">RTC_TAFCR_TAMP2E</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga7e98a0062ef81bcbc790a8d77720a61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0fb33b24d2ebc19e7fe52f0661a3085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0fb33b24d2ebc19e7fe52f0661a3085">RTC_TAFCR_TAMPIE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaa0fb33b24d2ebc19e7fe52f0661a3085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f85925873bcd3f795417053bfc5f33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76f85925873bcd3f795417053bfc5f33">RTC_TAFCR_TAMP1TRG</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga76f85925873bcd3f795417053bfc5f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68c195cf709d18cd426560302b97852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa68c195cf709d18cd426560302b97852">RTC_TAFCR_TAMP1E</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaa68c195cf709d18cd426560302b97852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0550ccc175ff54e560cc5fb96fbb2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b0550ccc175ff54e560cc5fb96fbb2c">RTC_ALRMASSR_MASKSS</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr class="separator:ga7b0550ccc175ff54e560cc5fb96fbb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeebbc0dfc0a20887ef3582feaa5f1c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b">RTC_ALRMASSR_MASKSS_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gaeebbc0dfc0a20887ef3582feaa5f1c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbdb202f388835593843f480c3b3af57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57">RTC_ALRMASSR_MASKSS_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gabbdb202f388835593843f480c3b3af57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95feb5de45a74d7c75c1fc6515c32870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870">RTC_ALRMASSR_MASKSS_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga95feb5de45a74d7c75c1fc6515c32870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94c65876a1baf0984a6f85aa836b8d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0">RTC_ALRMASSR_MASKSS_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gae94c65876a1baf0984a6f85aa836b8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a6b683531fded4e2a77d047da7eb203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a6b683531fded4e2a77d047da7eb203">RTC_ALRMASSR_SS</a>&#160;&#160;&#160;((uint32_t)0x00007FFF)</td></tr>
<tr class="separator:ga4a6b683531fded4e2a77d047da7eb203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0d7c3115465079f04cfb97a7faabc59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0d7c3115465079f04cfb97a7faabc59">RTC_BKP0R</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:gae0d7c3115465079f04cfb97a7faabc59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbc4b6dfeff87332124f271b86eb0c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbc4b6dfeff87332124f271b86eb0c56">RTC_BKP1R</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:gafbc4b6dfeff87332124f271b86eb0c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34fda9ee6115f0de9588e22c46602d89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34fda9ee6115f0de9588e22c46602d89">RTC_BKP2R</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga34fda9ee6115f0de9588e22c46602d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90403ff99c08f0abc379447823e5e841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90403ff99c08f0abc379447823e5e841">RTC_BKP3R</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga90403ff99c08f0abc379447823e5e841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeed1b338e9526d817a1fd01304b8851c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeed1b338e9526d817a1fd01304b8851c">RTC_BKP4R</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:gaeed1b338e9526d817a1fd01304b8851c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70de60adf3ddd7d029bb2c6ae26d9584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70de60adf3ddd7d029bb2c6ae26d9584">RTC_BKP_NUMBER</a>&#160;&#160;&#160;((uint32_t)0x00000005)</td></tr>
<tr class="separator:ga70de60adf3ddd7d029bb2c6ae26d9584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2616a10f5118cdc68fbdf0582481e124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga2616a10f5118cdc68fbdf0582481e124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261af22667719a32b3ce566c1e261936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</a>&#160;&#160;&#160;((uint32_t)0x00000038)</td></tr>
<tr class="separator:ga261af22667719a32b3ce566c1e261936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa364b123cf797044094cc229330ce321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaa364b123cf797044094cc229330ce321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e93d18c8966964ed1926d5ca87ef46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga45e93d18c8966964ed1926d5ca87ef46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b823d564e9d90150bcc6744b4ed622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga28b823d564e9d90150bcc6744b4ed622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f154374b58c0234f82ea326cb303a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga5f154374b58c0234f82ea326cb303a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e236047e05106cf1ba7929766311382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga0e236047e05106cf1ba7929766311382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3828b6114d16fada0dea07b902377a5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3828b6114d16fada0dea07b902377a5c">SPI_CR1_CRCL</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga3828b6114d16fada0dea07b902377a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378953916b7701bd49f063c0366b703f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga378953916b7701bd49f063c0366b703f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23c590d98279634af05550702a806da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaf23c590d98279634af05550702a806da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eee671793983a3bd669c9173b2ce210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga3eee671793983a3bd669c9173b2ce210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94612b95395eff626f5f3d7d28352dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gae94612b95395eff626f5f3d7d28352dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e7d9d05424a68e6b02b82280541dbd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e7d9d05424a68e6b02b82280541dbd2">SPI_CR2_NSSP</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga2e7d9d05424a68e6b02b82280541dbd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e3f41fa2150831afaac191046087f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2">SPI_CR2_FRF</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga09e3f41fa2150831afaac191046087f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18705567de7ab52a62e5ef3ba27418b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gaf18705567de7ab52a62e5ef3ba27418b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f683a1252ccaf625cae1a978989b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga23f683a1252ccaf625cae1a978989b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad72d3bea8f7b00a3aed164205560883e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad72d3bea8f7b00a3aed164205560883e">SPI_CR2_DS</a>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr class="separator:gad72d3bea8f7b00a3aed164205560883e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8b0bd4da867611af0da029844516da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c8b0bd4da867611af0da029844516da">SPI_CR2_DS_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga1c8b0bd4da867611af0da029844516da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a617224e715578574d6ecd4218624e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6a617224e715578574d6ecd4218624e">SPI_CR2_DS_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gac6a617224e715578574d6ecd4218624e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadab568575d59e159d7b607216a02c802"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadab568575d59e159d7b607216a02c802">SPI_CR2_DS_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gadab568575d59e159d7b607216a02c802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05715df3b87f83b5caf3509e7b2eb34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab05715df3b87f83b5caf3509e7b2eb34">SPI_CR2_DS_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gab05715df3b87f83b5caf3509e7b2eb34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e02994914afef4270508bc3219db477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e02994914afef4270508bc3219db477">SPI_CR2_FRXTH</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga6e02994914afef4270508bc3219db477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9d127b9a82de6ac3bbd50943f4691cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9d127b9a82de6ac3bbd50943f4691cc">SPI_CR2_LDMARX</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gaa9d127b9a82de6ac3bbd50943f4691cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1fe5d3bde9983ff16a5227671642e1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1fe5d3bde9983ff16a5227671642e1d">SPI_CR2_LDMATX</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gae1fe5d3bde9983ff16a5227671642e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e14de547aa06864abcd4b0422d8b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga40e14de547aa06864abcd4b0422d8b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81bd052f0b2e819ddd6bb16c2292a2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">SPI_SR_CHSIDE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga81bd052f0b2e819ddd6bb16c2292a2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d3292e963499c0e9a36869909229e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga13d3292e963499c0e9a36869909229e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e543fa9584fd636032a3ee735f750b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga69e543fa9584fd636032a3ee735f750b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa043349833dc7b8138969c64f63adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gabaa043349833dc7b8138969c64f63adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d902302c5eb81ce4a57029de281232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaa8d902302c5eb81ce4a57029de281232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3498df67729ae048dc5f315ef7c16bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaa3498df67729ae048dc5f315ef7c16bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace2c7cac9431231663af42e6f5aabce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6">SPI_SR_FRE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gace2c7cac9431231663af42e6f5aabce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60df84101c523802832c4d1a2895d665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60df84101c523802832c4d1a2895d665">SPI_SR_FRLVL</a>&#160;&#160;&#160;((uint32_t)0x00000600)</td></tr>
<tr class="separator:ga60df84101c523802832c4d1a2895d665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa71097020570fca9a40525ab885006c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa71097020570fca9a40525ab885006c6">SPI_SR_FRLVL_0</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaa71097020570fca9a40525ab885006c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab005ca7ab6c83b59888e4f6185fd2495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab005ca7ab6c83b59888e4f6185fd2495">SPI_SR_FRLVL_1</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gab005ca7ab6c83b59888e4f6185fd2495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17880f1e186033ebc6917c008a623371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17880f1e186033ebc6917c008a623371">SPI_SR_FTLVL</a>&#160;&#160;&#160;((uint32_t)0x00001800)</td></tr>
<tr class="separator:ga17880f1e186033ebc6917c008a623371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39582c6501a37d23965a05094b45b960"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39582c6501a37d23965a05094b45b960">SPI_SR_FTLVL_0</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga39582c6501a37d23965a05094b45b960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaecd73445c075217abe6443b3788d702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaecd73445c075217abe6443b3788d702">SPI_SR_FTLVL_1</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gaaecd73445c075217abe6443b3788d702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4da7d7f05a28d1aaa52ec557e55e1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad">SPI_DR_DR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:gaa4da7d7f05a28d1aaa52ec557e55e1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae968658ab837800723eafcc21af10247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247">SPI_CRCPR_CRCPOLY</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:gae968658ab837800723eafcc21af10247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a01a578c2c7bb4e587a8f1610843181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181">SPI_RXCRCR_RXCRC</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga3a01a578c2c7bb4e587a8f1610843181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c69dc721e89e40056999b64572dff09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09">SPI_TXCRCR_TXCRC</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga1c69dc721e89e40056999b64572dff09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c362b3d703698a7891f032f6b29056f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f">SPI_I2SCFGR_CHLEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga9c362b3d703698a7891f032f6b29056f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc12f9d2003ab169a3f68e9d809f84ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae">SPI_I2SCFGR_DATLEN</a>&#160;&#160;&#160;((uint32_t)0x00000006)</td></tr>
<tr class="separator:gacc12f9d2003ab169a3f68e9d809f84ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20ad624085d2e533eea3662cb03d8fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa">SPI_I2SCFGR_DATLEN_0</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaa20ad624085d2e533eea3662cb03d8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6e940d195fa1633cb1b23414f00412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412">SPI_I2SCFGR_DATLEN_1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gadf6e940d195fa1633cb1b23414f00412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c5be1f1c8b4689643e04cd5034e7f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f">SPI_I2SCFGR_CKPOL</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga5c5be1f1c8b4689643e04cd5034e7f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a822a80be3a51524b42491248f8031f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f">SPI_I2SCFGR_I2SSTD</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr class="separator:ga7a822a80be3a51524b42491248f8031f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeba0a45703463dfe05334364bdacbe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8">SPI_I2SCFGR_I2SSTD_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gafeba0a45703463dfe05334364bdacbe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0142a3667f59bce9bae80d31e88a124a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a">SPI_I2SCFGR_I2SSTD_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga0142a3667f59bce9bae80d31e88a124a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a29efc32a31f903e89b7ddcd20857b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b">SPI_I2SCFGR_PCMSYNC</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga66a29efc32a31f903e89b7ddcd20857b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf09fd11f6f97000266b30b015bf2cb68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68">SPI_I2SCFGR_I2SCFG</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr class="separator:gaf09fd11f6f97000266b30b015bf2cb68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421c94680ee8a2583419e2b0c89e995e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e">SPI_I2SCFGR_I2SCFG_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga421c94680ee8a2583419e2b0c89e995e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c398b9e79fcc61a497f9d7dd910352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352">SPI_I2SCFGR_I2SCFG_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga80c398b9e79fcc61a497f9d7dd910352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d76c7552c91bbd5cbac70d9c56ebb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">SPI_I2SCFGR_I2SE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga30d76c7552c91bbd5cbac70d9c56ebb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99763414b3c2f11fcfecb1f93eb6701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gae99763414b3c2f11fcfecb1f93eb6701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga406ce88b2580a421f5b28bdbeb303543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543">SPI_I2SPR_I2SDIV</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:ga406ce88b2580a421f5b28bdbeb303543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d6d4136a5ae12f9bd5940324282355a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a">SPI_I2SPR_ODD</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga3d6d4136a5ae12f9bd5940324282355a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25669c3686c0c577d2d371ac09200ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0">SPI_I2SPR_MCKOE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga25669c3686c0c577d2d371ac09200ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae844133af99402c342767b0406cb874d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae844133af99402c342767b0406cb874d">SYSCFG_CFGR1_MEM_MODE</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr class="separator:gae844133af99402c342767b0406cb874d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc84f4abe53c4d2516ab017626477817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc84f4abe53c4d2516ab017626477817">SYSCFG_CFGR1_MEM_MODE_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gafc84f4abe53c4d2516ab017626477817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa51c3dbda77acf522defca9e8b8801a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa51c3dbda77acf522defca9e8b8801a3">SYSCFG_CFGR1_MEM_MODE_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaa51c3dbda77acf522defca9e8b8801a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1665274e5a19bf9ca114594e399133db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1665274e5a19bf9ca114594e399133db">SYSCFG_CFGR1_DMA_RMP</a>&#160;&#160;&#160;((uint32_t)0x00001F00)</td></tr>
<tr class="separator:ga1665274e5a19bf9ca114594e399133db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54abc7be3abb562bbd087897e3bc074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad54abc7be3abb562bbd087897e3bc074">SYSCFG_CFGR1_ADC_DMA_RMP</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gad54abc7be3abb562bbd087897e3bc074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7367a50bd43ea5a8af81884df48f254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7367a50bd43ea5a8af81884df48f254">SYSCFG_CFGR1_USART1TX_DMA_RMP</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gae7367a50bd43ea5a8af81884df48f254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada73e24f0db4c17bb3ff19c42799fdaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada73e24f0db4c17bb3ff19c42799fdaf">SYSCFG_CFGR1_USART1RX_DMA_RMP</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gada73e24f0db4c17bb3ff19c42799fdaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7fa1213ab68bcce2a480325814366ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7fa1213ab68bcce2a480325814366ff">SYSCFG_CFGR1_TIM16_DMA_RMP</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaf7fa1213ab68bcce2a480325814366ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93eb83f8ea3091f030fdfad3fdae926b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93eb83f8ea3091f030fdfad3fdae926b">SYSCFG_CFGR1_TIM17_DMA_RMP</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga93eb83f8ea3091f030fdfad3fdae926b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60cd7909ee96ba91280daff7fac4f76a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60cd7909ee96ba91280daff7fac4f76a">SYSCFG_CFGR1_I2C_FMP_PB6</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga60cd7909ee96ba91280daff7fac4f76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a2cd1a2a0ef7012e87fa06c5e8cb05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65a2cd1a2a0ef7012e87fa06c5e8cb05">SYSCFG_CFGR1_I2C_FMP_PB7</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga65a2cd1a2a0ef7012e87fa06c5e8cb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df0fd48121dfd545c2e005da130d867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8df0fd48121dfd545c2e005da130d867">SYSCFG_CFGR1_I2C_FMP_PB8</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga8df0fd48121dfd545c2e005da130d867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2ff2bb9e8f061cdc2de4b585f08747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee2ff2bb9e8f061cdc2de4b585f08747">SYSCFG_CFGR1_I2C_FMP_PB9</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaee2ff2bb9e8f061cdc2de4b585f08747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b70d07448c3037234bc2abb8e3d884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884">SYSCFG_EXTICR1_EXTI0</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:ga75b70d07448c3037234bc2abb8e3d884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc84838c77f799cb7e57d6e97c6c16d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d">SYSCFG_EXTICR1_EXTI1</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:ga7fc84838c77f799cb7e57d6e97c6c16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d0a0a6b8223777937d8c9012658d6cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd">SYSCFG_EXTICR1_EXTI2</a>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr class="separator:ga6d0a0a6b8223777937d8c9012658d6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3bf2306f79ebb709da5ecf83e59ded4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4">SYSCFG_EXTICR1_EXTI3</a>&#160;&#160;&#160;((uint32_t)0x0000F000)</td></tr>
<tr class="separator:gac3bf2306f79ebb709da5ecf83e59ded4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6de6aa8e32ae5cd07fd69e42e7226bd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1">SYSCFG_EXTICR1_EXTI0_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="memdesc:ga6de6aa8e32ae5cd07fd69e42e7226bd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI0 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1">More...</a><br /></td></tr>
<tr class="separator:ga6de6aa8e32ae5cd07fd69e42e7226bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf43c9ef6b61e39655cbe969967c79a69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69">SYSCFG_EXTICR1_EXTI0_PB</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaf43c9ef6b61e39655cbe969967c79a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga861a4d7b48ffd93997267baaad12fd51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51">SYSCFG_EXTICR1_EXTI0_PC</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga861a4d7b48ffd93997267baaad12fd51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6439042c8cd14f99fe3813cff47c0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6439042c8cd14f99fe3813cff47c0ee">SYSCFG_EXTICR1_EXTI0_PD</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr class="separator:gaf6439042c8cd14f99fe3813cff47c0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa897f1ac8311e57339eaf7813239eaf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa897f1ac8311e57339eaf7813239eaf4">SYSCFG_EXTICR1_EXTI0_PF</a>&#160;&#160;&#160;((uint32_t)0x00000005)</td></tr>
<tr class="separator:gaa897f1ac8311e57339eaf7813239eaf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b78c30e4ef4fa441582eb3c102865d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d">SYSCFG_EXTICR1_EXTI1_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="memdesc:gaf4b78c30e4ef4fa441582eb3c102865d"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI1 configuration.  <a href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d">More...</a><br /></td></tr>
<tr class="separator:gaf4b78c30e4ef4fa441582eb3c102865d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a11fce288d19546c76257483e0dcb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6">SYSCFG_EXTICR1_EXTI1_PB</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga19a11fce288d19546c76257483e0dcb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45a8c814b13fa19f157364dc715c08a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a">SYSCFG_EXTICR1_EXTI1_PC</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gae45a8c814b13fa19f157364dc715c08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93cb136eaf357affc4a28a8d423cabbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93cb136eaf357affc4a28a8d423cabbb">SYSCFG_EXTICR1_EXTI1_PD</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr class="separator:ga93cb136eaf357affc4a28a8d423cabbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ea410456aa31dfe6ec4889de62428b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43ea410456aa31dfe6ec4889de62428b">SYSCFG_EXTICR1_EXTI1_PF</a>&#160;&#160;&#160;((uint32_t)0x00000050)</td></tr>
<tr class="separator:ga43ea410456aa31dfe6ec4889de62428b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4096f472e87e021f4d4c94457ddaf5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1">SYSCFG_EXTICR1_EXTI2_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="memdesc:ga4096f472e87e021f4d4c94457ddaf5f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI2 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1">More...</a><br /></td></tr>
<tr class="separator:ga4096f472e87e021f4d4c94457ddaf5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd240d61fd8a9666621f0dee07a08e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5">SYSCFG_EXTICR1_EXTI2_PB</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga8cd240d61fd8a9666621f0dee07a08e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03ce7faaf56aa9efcc74af65619e275e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e">SYSCFG_EXTICR1_EXTI2_PC</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga03ce7faaf56aa9efcc74af65619e275e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc35fcdcc89b487fab2901e1f5a7f41b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b">SYSCFG_EXTICR1_EXTI2_PD</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr class="separator:gafc35fcdcc89b487fab2901e1f5a7f41b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab538769f1da056b3f57fb984adeef252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab538769f1da056b3f57fb984adeef252">SYSCFG_EXTICR1_EXTI2_PF</a>&#160;&#160;&#160;((uint32_t)0x00000500)</td></tr>
<tr class="separator:gab538769f1da056b3f57fb984adeef252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ed24773c389f4477944c2c43d106c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0">SYSCFG_EXTICR1_EXTI3_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="memdesc:ga45ed24773c389f4477944c2c43d106c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI3 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0">More...</a><br /></td></tr>
<tr class="separator:ga45ed24773c389f4477944c2c43d106c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652183838bb096717551bf8a1917c257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257">SYSCFG_EXTICR1_EXTI3_PB</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga652183838bb096717551bf8a1917c257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb1809e5b8a9ebc4b1cbc8967d985929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929">SYSCFG_EXTICR1_EXTI3_PC</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gacb1809e5b8a9ebc4b1cbc8967d985929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga205440ffa174509d57c2b6a1814f8202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga205440ffa174509d57c2b6a1814f8202">SYSCFG_EXTICR1_EXTI3_PD</a>&#160;&#160;&#160;((uint32_t)0x00003000)</td></tr>
<tr class="separator:ga205440ffa174509d57c2b6a1814f8202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40240ee616b6e06ecd8dabe9d8e56e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40240ee616b6e06ecd8dabe9d8e56e71">SYSCFG_EXTICR1_EXTI3_PF</a>&#160;&#160;&#160;((uint32_t)0x00005000)</td></tr>
<tr class="separator:ga40240ee616b6e06ecd8dabe9d8e56e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2a57b4872977812e60d521268190e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e">SYSCFG_EXTICR2_EXTI4</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:gad2a57b4872977812e60d521268190e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6682a1b97b04c5c33085ffd2827ccd17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17">SYSCFG_EXTICR2_EXTI5</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:ga6682a1b97b04c5c33085ffd2827ccd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c50caf6019fd7d5038d77e61f57ad7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b">SYSCFG_EXTICR2_EXTI6</a>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr class="separator:ga6c50caf6019fd7d5038d77e61f57ad7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga638ea3bb014752813d064d37b3388950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950">SYSCFG_EXTICR2_EXTI7</a>&#160;&#160;&#160;((uint32_t)0x0000F000)</td></tr>
<tr class="separator:ga638ea3bb014752813d064d37b3388950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51147f1747daf48dbcfad03285ae8889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889">SYSCFG_EXTICR2_EXTI4_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="memdesc:ga51147f1747daf48dbcfad03285ae8889"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI4 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889">More...</a><br /></td></tr>
<tr class="separator:ga51147f1747daf48dbcfad03285ae8889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga917aeb0df688d6b34785085fc85d9e47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47">SYSCFG_EXTICR2_EXTI4_PB</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga917aeb0df688d6b34785085fc85d9e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ac312beeb19d3bb34a552546477613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613">SYSCFG_EXTICR2_EXTI4_PC</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga14ac312beeb19d3bb34a552546477613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec62164e18d1b525e8272169b1efe642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec62164e18d1b525e8272169b1efe642">SYSCFG_EXTICR2_EXTI4_PD</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr class="separator:gaec62164e18d1b525e8272169b1efe642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0adc3c72bddc65977e3ef56df74ed40e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0adc3c72bddc65977e3ef56df74ed40e">SYSCFG_EXTICR2_EXTI4_PF</a>&#160;&#160;&#160;((uint32_t)0x00000005)</td></tr>
<tr class="separator:ga0adc3c72bddc65977e3ef56df74ed40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb9581c515a4bdf1ed88fe96d8c24794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794">SYSCFG_EXTICR2_EXTI5_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="memdesc:gafb9581c515a4bdf1ed88fe96d8c24794"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI5 configuration.  <a href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794">More...</a><br /></td></tr>
<tr class="separator:gafb9581c515a4bdf1ed88fe96d8c24794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a3f610234dfa13f56e72c76a12be74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74">SYSCFG_EXTICR2_EXTI5_PB</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga90a3f610234dfa13f56e72c76a12be74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b6bdc1b4bfeda0d4034dc67f1a6046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046">SYSCFG_EXTICR2_EXTI5_PC</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga33b6bdc1b4bfeda0d4034dc67f1a6046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eea392f1530c7cb794a63d04e268a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea392f1530c7cb794a63d04e268a70">SYSCFG_EXTICR2_EXTI5_PD</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr class="separator:ga0eea392f1530c7cb794a63d04e268a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga740e27c5bead2c914a134ac4ed4d05b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga740e27c5bead2c914a134ac4ed4d05b3">SYSCFG_EXTICR2_EXTI5_PF</a>&#160;&#160;&#160;((uint32_t)0x00000050)</td></tr>
<tr class="separator:ga740e27c5bead2c914a134ac4ed4d05b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e87c78fb6dfde7c8b7f81fe3b65aae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">SYSCFG_EXTICR2_EXTI6_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="memdesc:ga3e87c78fb6dfde7c8b7f81fe3b65aae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI6 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">More...</a><br /></td></tr>
<tr class="separator:ga3e87c78fb6dfde7c8b7f81fe3b65aae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6528de8e4ca8741e86ae254e1d6b2a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70">SYSCFG_EXTICR2_EXTI6_PB</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga6528de8e4ca8741e86ae254e1d6b2a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d8745705d5eb84c70a8554f61d59ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac">SYSCFG_EXTICR2_EXTI6_PC</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga53d8745705d5eb84c70a8554f61d59ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26c97cdece451441e49120e754020cdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26c97cdece451441e49120e754020cdc">SYSCFG_EXTICR2_EXTI6_PD</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr class="separator:ga26c97cdece451441e49120e754020cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d36de53e52c8a4c7991513fec326df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d36de53e52c8a4c7991513fec326df6">SYSCFG_EXTICR2_EXTI6_PF</a>&#160;&#160;&#160;((uint32_t)0x00000500)</td></tr>
<tr class="separator:ga0d36de53e52c8a4c7991513fec326df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1bfd3af524288b6ce54d7f9aef410a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a">SYSCFG_EXTICR2_EXTI7_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="memdesc:ga2f1bfd3af524288b6ce54d7f9aef410a"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI7 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a">More...</a><br /></td></tr>
<tr class="separator:ga2f1bfd3af524288b6ce54d7f9aef410a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab18d324986b18858f901febbcc2a57b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7">SYSCFG_EXTICR2_EXTI7_PB</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gab18d324986b18858f901febbcc2a57b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9f53618d9cf13af2b2ecf191da8595a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a">SYSCFG_EXTICR2_EXTI7_PC</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gae9f53618d9cf13af2b2ecf191da8595a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38aa3b76227bb8e9d8cedc31c023f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae38aa3b76227bb8e9d8cedc31c023f63">SYSCFG_EXTICR2_EXTI7_PD</a>&#160;&#160;&#160;((uint32_t)0x00003000)</td></tr>
<tr class="separator:gae38aa3b76227bb8e9d8cedc31c023f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2c3a661be3569fffe11515e37de1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2c3a661be3569fffe11515e37de1e4">SYSCFG_EXTICR2_EXTI7_PF</a>&#160;&#160;&#160;((uint32_t)0x00005000)</td></tr>
<tr class="separator:gaaf2c3a661be3569fffe11515e37de1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a656b18cc728e38acb72cf8d7e7935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935">SYSCFG_EXTICR3_EXTI8</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:gaf2a656b18cc728e38acb72cf8d7e7935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga002462e4c233adc6dd502de726994575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575">SYSCFG_EXTICR3_EXTI9</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:ga002462e4c233adc6dd502de726994575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc06b17c3b3d393b749bf9924a43a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80">SYSCFG_EXTICR3_EXTI10</a>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr class="separator:ga8fc06b17c3b3d393b749bf9924a43a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa66cc9a579696c8f5c41f5f138ee1e67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67">SYSCFG_EXTICR3_EXTI11</a>&#160;&#160;&#160;((uint32_t)0x0000F000)</td></tr>
<tr class="separator:gaa66cc9a579696c8f5c41f5f138ee1e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c6843a871f1a06ca25c0de50048b10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10">SYSCFG_EXTICR3_EXTI8_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="memdesc:gae1c6843a871f1a06ca25c0de50048b10"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI8 configuration.  <a href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10">More...</a><br /></td></tr>
<tr class="separator:gae1c6843a871f1a06ca25c0de50048b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4818dc7bffc8dfc2acc48995a62e66c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5">SYSCFG_EXTICR3_EXTI8_PB</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga4818dc7bffc8dfc2acc48995a62e66c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba0d34ff57632d7753981404cef548e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2">SYSCFG_EXTICR3_EXTI8_PC</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaba0d34ff57632d7753981404cef548e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa15260ba354dee354f0a71e7913009c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa15260ba354dee354f0a71e7913009c3">SYSCFG_EXTICR3_EXTI8_PD</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr class="separator:gaa15260ba354dee354f0a71e7913009c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425e41001af4b205b8fbfba723572a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga425e41001af4b205b8fbfba723572a81">SYSCFG_EXTICR3_EXTI8_PF</a>&#160;&#160;&#160;((uint32_t)0x00000005)</td></tr>
<tr class="separator:ga425e41001af4b205b8fbfba723572a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93e284e59c4ff887b2e79851ac0a81c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4">SYSCFG_EXTICR3_EXTI9_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="memdesc:ga93e284e59c4ff887b2e79851ac0a81c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI9 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4">More...</a><br /></td></tr>
<tr class="separator:ga93e284e59c4ff887b2e79851ac0a81c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9271cbc1ed09774a5fef4b379cab260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260">SYSCFG_EXTICR3_EXTI9_PB</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaa9271cbc1ed09774a5fef4b379cab260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc355176941881870c620c0837cab48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48">SYSCFG_EXTICR3_EXTI9_PC</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga1cc355176941881870c620c0837cab48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75af3c7a94cfc78361c94b054f9fe064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75af3c7a94cfc78361c94b054f9fe064">SYSCFG_EXTICR3_EXTI9_PD</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr class="separator:ga75af3c7a94cfc78361c94b054f9fe064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76ef2422b4d021d0cc038cb6325ed311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76ef2422b4d021d0cc038cb6325ed311">SYSCFG_EXTICR3_EXTI9_PF</a>&#160;&#160;&#160;((uint32_t)0x00000050)</td></tr>
<tr class="separator:ga76ef2422b4d021d0cc038cb6325ed311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25acdbb9e916c440c41a060d861130ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee">SYSCFG_EXTICR3_EXTI10_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="memdesc:ga25acdbb9e916c440c41a060d861130ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI10 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee">More...</a><br /></td></tr>
<tr class="separator:ga25acdbb9e916c440c41a060d861130ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d9aec4349bf38a4a9753b267b7de7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e">SYSCFG_EXTICR3_EXTI10_PB</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gab8d9aec4349bf38a4a9753b267b7de7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62d2b81d49e30ab4fe96572be5da8484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484">SYSCFG_EXTICR3_EXTI10_PC</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga62d2b81d49e30ab4fe96572be5da8484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3553c540cd836d465824939c2e3b79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab3553c540cd836d465824939c2e3b79">SYSCFG_EXTICR3_EXTI10_PD</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr class="separator:gaab3553c540cd836d465824939c2e3b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09ed841a11367cda67c7a416ed6d9b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09ed841a11367cda67c7a416ed6d9b99">SYSCFG_EXTICR3_EXTI10_PF</a>&#160;&#160;&#160;((uint32_t)0x00000500)</td></tr>
<tr class="separator:ga09ed841a11367cda67c7a416ed6d9b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca8a85d4512677eff6ed2aac897a366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366">SYSCFG_EXTICR3_EXTI11_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="memdesc:ga0ca8a85d4512677eff6ed2aac897a366"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI11 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366">More...</a><br /></td></tr>
<tr class="separator:ga0ca8a85d4512677eff6ed2aac897a366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb3a8cc6b1763e303986553c0e4e7f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8">SYSCFG_EXTICR3_EXTI11_PB</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gaedb3a8cc6b1763e303986553c0e4e7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b01c8ba6cb27899a4f5fa494bf2b3f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5">SYSCFG_EXTICR3_EXTI11_PC</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga0b01c8ba6cb27899a4f5fa494bf2b3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a69d636cda0352da0982c54f582787d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a69d636cda0352da0982c54f582787d">SYSCFG_EXTICR3_EXTI11_PD</a>&#160;&#160;&#160;((uint32_t)0x00003000)</td></tr>
<tr class="separator:ga6a69d636cda0352da0982c54f582787d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66fb050835077047b576b3a510700d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66fb050835077047b576b3a510700d64">SYSCFG_EXTICR3_EXTI11_PF</a>&#160;&#160;&#160;((uint32_t)0x00005000)</td></tr>
<tr class="separator:ga66fb050835077047b576b3a510700d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d4b31f4a75d935b6a52afe6a16463d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1">SYSCFG_EXTICR4_EXTI12</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:ga9d4b31f4a75d935b6a52afe6a16463d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f04cda5bfe876431d5ad864302d7fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1">SYSCFG_EXTICR4_EXTI13</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:ga7f04cda5bfe876431d5ad864302d7fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde06df3ec6e357374820a5a615991aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa">SYSCFG_EXTICR4_EXTI14</a>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr class="separator:gabde06df3ec6e357374820a5a615991aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd325c27cff1ae3de773d5e205a33f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e">SYSCFG_EXTICR4_EXTI15</a>&#160;&#160;&#160;((uint32_t)0x0000F000)</td></tr>
<tr class="separator:gabd325c27cff1ae3de773d5e205a33f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ceaa63866465faa8145ce0c5d9a44d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0">SYSCFG_EXTICR4_EXTI12_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="memdesc:ga3ceaa63866465faa8145ce0c5d9a44d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI12 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0">More...</a><br /></td></tr>
<tr class="separator:ga3ceaa63866465faa8145ce0c5d9a44d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8b00a462533a83c75c588340a2fa710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710">SYSCFG_EXTICR4_EXTI12_PB</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gad8b00a462533a83c75c588340a2fa710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d27668b1fa6b1accde06aa144faa970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970">SYSCFG_EXTICR4_EXTI12_PC</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga4d27668b1fa6b1accde06aa144faa970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa46ddd43a361d82abcb3cb7779ac74ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff">SYSCFG_EXTICR4_EXTI12_PD</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr class="separator:gaa46ddd43a361d82abcb3cb7779ac74ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9785209e7e13fcf9c4f82d57bae0837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9785209e7e13fcf9c4f82d57bae0837">SYSCFG_EXTICR4_EXTI12_PF</a>&#160;&#160;&#160;((uint32_t)0x00000005)</td></tr>
<tr class="separator:gad9785209e7e13fcf9c4f82d57bae0837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0514aaa894c9be44ba47c1346756f90b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b">SYSCFG_EXTICR4_EXTI13_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="memdesc:ga0514aaa894c9be44ba47c1346756f90b"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI13 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b">More...</a><br /></td></tr>
<tr class="separator:ga0514aaa894c9be44ba47c1346756f90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e6776e3ebfecc9e78c5aec77c48eff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff">SYSCFG_EXTICR4_EXTI13_PB</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga34e6776e3ebfecc9e78c5aec77c48eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c7833d4e3c6b7f3878f62a200a6ab14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14">SYSCFG_EXTICR4_EXTI13_PC</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga1c7833d4e3c6b7f3878f62a200a6ab14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed530f628b3c37281f7a583af1cdb3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabed530f628b3c37281f7a583af1cdb3c">SYSCFG_EXTICR4_EXTI13_PD</a>&#160;&#160;&#160;((uint32_t)0x00000030)</td></tr>
<tr class="separator:gabed530f628b3c37281f7a583af1cdb3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf4c995587d7bae6436e6793b8214627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf4c995587d7bae6436e6793b8214627">SYSCFG_EXTICR4_EXTI13_PF</a>&#160;&#160;&#160;((uint32_t)0x00000050)</td></tr>
<tr class="separator:gaaf4c995587d7bae6436e6793b8214627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad140a68e3e4e0406a182a504679ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9">SYSCFG_EXTICR4_EXTI14_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="memdesc:ga7ad140a68e3e4e0406a182a504679ea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI14 configuration.  <a href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9">More...</a><br /></td></tr>
<tr class="separator:ga7ad140a68e3e4e0406a182a504679ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5c1b8a0f2b4f79bd868bbb2b4eff617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617">SYSCFG_EXTICR4_EXTI14_PB</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gae5c1b8a0f2b4f79bd868bbb2b4eff617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca668cdd447acb1740566f46de5eb19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19">SYSCFG_EXTICR4_EXTI14_PC</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga8ca668cdd447acb1740566f46de5eb19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f20b2bfa9dc8b57a987c127c6dfa6fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe">SYSCFG_EXTICR4_EXTI14_PD</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr class="separator:ga2f20b2bfa9dc8b57a987c127c6dfa6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9df1ee6f60db93301acaa9220a591da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9df1ee6f60db93301acaa9220a591da9">SYSCFG_EXTICR4_EXTI14_PF</a>&#160;&#160;&#160;((uint32_t)0x00000500)</td></tr>
<tr class="separator:ga9df1ee6f60db93301acaa9220a591da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f28920677dd99f9132ed28f7b1d5e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2">SYSCFG_EXTICR4_EXTI15_PA</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="memdesc:gae2f28920677dd99f9132ed28f7b1d5e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">EXTI15 configuration.  <a href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2">More...</a><br /></td></tr>
<tr class="separator:gae2f28920677dd99f9132ed28f7b1d5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412f44d6a8f8f60420d7e7f8b5635e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09">SYSCFG_EXTICR4_EXTI15_PB</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga412f44d6a8f8f60420d7e7f8b5635e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49778592caef3a176ee82c9b83e25148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148">SYSCFG_EXTICR4_EXTI15_PC</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga49778592caef3a176ee82c9b83e25148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23e07d92a68cf7f8c3e58b479638885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac23e07d92a68cf7f8c3e58b479638885">SYSCFG_EXTICR4_EXTI15_PD</a>&#160;&#160;&#160;((uint32_t)0x00003000)</td></tr>
<tr class="separator:gac23e07d92a68cf7f8c3e58b479638885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e88d51ebabe9f70e5b7c2ad60899d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e88d51ebabe9f70e5b7c2ad60899d54">SYSCFG_EXTICR4_EXTI15_PF</a>&#160;&#160;&#160;((uint32_t)0x00005000)</td></tr>
<tr class="separator:ga5e88d51ebabe9f70e5b7c2ad60899d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac939ecc4db525e0d0e1297df2e910aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac939ecc4db525e0d0e1297df2e910aa">SYSCFG_CFGR2_LOCKUP_LOCK</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaac939ecc4db525e0d0e1297df2e910aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd7c8b11dd3e92a25e50df694b51c8cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd7c8b11dd3e92a25e50df694b51c8cb">SYSCFG_CFGR2_SRAM_PARITY_LOCK</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gadd7c8b11dd3e92a25e50df694b51c8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f8c73dd43123c5d1802b8f1d1684546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f8c73dd43123c5d1802b8f1d1684546">SYSCFG_CFGR2_PVD_LOCK</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga1f8c73dd43123c5d1802b8f1d1684546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb9734fedc677110823d55ce2118d2be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb9734fedc677110823d55ce2118d2be">SYSCFG_CFGR2_SRAM_PEF</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gabb9734fedc677110823d55ce2118d2be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76e1419250d7f87bdae8b2a6d91b5e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76e1419250d7f87bdae8b2a6d91b5e98">SYSCFG_CFGR2_SRAM_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb9734fedc677110823d55ce2118d2be">SYSCFG_CFGR2_SRAM_PEF</a></td></tr>
<tr class="separator:ga76e1419250d7f87bdae8b2a6d91b5e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d86355e5e3b399ed45e1ca83abed2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga93d86355e5e3b399ed45e1ca83abed2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f2a9f0cf7b60e3c623af451f141f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaa4f2a9f0cf7b60e3c623af451f141f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06c997c2c23e8bef7ca07579762c113b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga06c997c2c23e8bef7ca07579762c113b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3d1488296350af6d36fbbf71905d29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga6d3d1488296350af6d36fbbf71905d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea10770904af189f3aaeb97b45722aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gacea10770904af189f3aaeb97b45722aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352b3c389bde13dd6049de0afdd874f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>&#160;&#160;&#160;((uint32_t)0x00000060)</td></tr>
<tr class="separator:ga352b3c389bde13dd6049de0afdd874f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83ca6f7810aba73dc8c12f22092d97a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">TIM_CR1_CMS_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga83ca6f7810aba73dc8c12f22092d97a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ee4adcde3c001d3b97d2eae1730ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">TIM_CR1_CMS_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gab3ee4adcde3c001d3b97d2eae1730ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a3ad409f6b147cdcbafbfe29102f3fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga4a3ad409f6b147cdcbafbfe29102f3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacacc4ff7e5b75fd2e4e6b672ccd33a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr class="separator:gacacc4ff7e5b75fd2e4e6b672ccd33a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458d536d82aa3db7d227b0f00b36808f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f">TIM_CR1_CKD_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga458d536d82aa3db7d227b0f00b36808f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">TIM_CR1_CKD_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae22c9c1197107d6fa629f419a29541e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaae22c9c1197107d6fa629f419a29541e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0328c1339b2b1633ef7a8db4c02d0d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaf0328c1339b2b1633ef7a8db4c02d0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade656832d3ec303a2a7a422638dd560e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gade656832d3ec303a2a7a422638dd560e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6987d980e5c4c71c7d0faa1eb97a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>&#160;&#160;&#160;((uint32_t)0x00000070)</td></tr>
<tr class="separator:gaaa6987d980e5c4c71c7d0faa1eb97a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e55308e84106d6501201e66bd46ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaf3e55308e84106d6501201e66bd46ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1036929b0a4ba5bd5cced9b8e0f4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga4b1036929b0a4ba5bd5cced9b8e0f4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb74a815afdd856d51cfcf1ddf3fce6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gacb74a815afdd856d51cfcf1ddf3fce6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07504497b70af628fa1aee8fe7ef63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gad07504497b70af628fa1aee8fe7ef63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b26bf058f88d771c33aff85ec89358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga31b26bf058f88d771c33aff85ec89358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61f8d54923999fffb6db381e81f2b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gae61f8d54923999fffb6db381e81f2b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61467648a433bd887683b9a4760021fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga61467648a433bd887683b9a4760021fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769146db660b832f3ef26f892b567bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga769146db660b832f3ef26f892b567bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad974d7c91edf6f1bd47e892b3b6f7565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gad974d7c91edf6f1bd47e892b3b6f7565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20fb9b62a7e8d114fbd180abd9f8ceae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga20fb9b62a7e8d114fbd180abd9f8ceae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad644f2f4b26e46587abedc8d3164e56e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gad644f2f4b26e46587abedc8d3164e56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae92349731a6107e0f3a251b44a67c7ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>&#160;&#160;&#160;((uint32_t)0x00000007)</td></tr>
<tr class="separator:gae92349731a6107e0f3a251b44a67c7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d1ebece401aeb12abd466d2eafa78b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga7d1ebece401aeb12abd466d2eafa78b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa980a3121ab6cda5a4a42b959da8421e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaa980a3121ab6cda5a4a42b959da8421e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63847fc3c71f582403e6301b1229c3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga63847fc3c71f582403e6301b1229c3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga985edf03adbe9e706c4d8cf3b311c5e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9">TIM_SMCR_OCCS</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga985edf03adbe9e706c4d8cf3b311c5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8680e719bca2b672d850504220ae51fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>&#160;&#160;&#160;((uint32_t)0x00000070)</td></tr>
<tr class="separator:ga8680e719bca2b672d850504220ae51fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1f040f9259acb3c2fba7b0c7eb3d96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga8d1f040f9259acb3c2fba7b0c7eb3d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb82212fcc89166a43ff97542da9182d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gacb82212fcc89166a43ff97542da9182d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf0dbaf4a2ec8759f283f82a958ef6a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gacf0dbaf4a2ec8759f283f82a958ef6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52101db4ca2c7b3003f1b16a49b2032c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga52101db4ca2c7b3003f1b16a49b2032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ed8b32d9eb8eea251bd1dac4f34668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a>&#160;&#160;&#160;((uint32_t)0x00000F00)</td></tr>
<tr class="separator:gae2ed8b32d9eb8eea251bd1dac4f34668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43745c2894cfc1e5ee619ac85d8d5a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga43745c2894cfc1e5ee619ac85d8d5a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661e6cce23553cf0ad3a60d8573b9a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga661e6cce23553cf0ad3a60d8573b9a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5528381fb64ffbcc719de478391ae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gafb5528381fb64ffbcc719de478391ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6082700946fc61a6f9d6209e258fcc14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga6082700946fc61a6f9d6209e258fcc14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebb9e631876435e276211d88e797386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a>&#160;&#160;&#160;((uint32_t)0x00003000)</td></tr>
<tr class="separator:ga0ebb9e631876435e276211d88e797386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b43cd09557a69ed10471ed76b228d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8">TIM_SMCR_ETPS_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga00b43cd09557a69ed10471ed76b228d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf12f04862dbc92ca238d1518b27b16b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b">TIM_SMCR_ETPS_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gabf12f04862dbc92ca238d1518b27b16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331a1d5f39d5f47b5409054e693fc651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga331a1d5f39d5f47b5409054e693fc651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5f335c3d7a4f82d1e91dc1511e3322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga2a5f335c3d7a4f82d1e91dc1511e3322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c6d3e0495e6c06da4bdd0ad8995a32b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga5c6d3e0495e6c06da4bdd0ad8995a32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757c59b690770adebf33e20d3d9dec15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga757c59b690770adebf33e20d3d9dec15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4edf003f04bcf250bddf5ed284201c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga4edf003f04bcf250bddf5ed284201c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad0f562a014572793b49fe87184338b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga6ad0f562a014572793b49fe87184338b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8a374e04740aac1ece248b868522fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gade8a374e04740aac1ece248b868522fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa755fef2c4e96c63f2ea1cd9a32f956a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaa755fef2c4e96c63f2ea1cd9a32f956a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fcb0d6d9fb7486a5901032fd81aef6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga1fcb0d6d9fb7486a5901032fd81aef6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f47792b1c2f123464a2955f445c811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gab9f47792b1c2f123464a2955f445c811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae181bb16ec916aba8ba86f58f745fdfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gae181bb16ec916aba8ba86f58f745fdfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f97064991095b28c91028ca3cca28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga58f97064991095b28c91028ca3cca28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1567bff5dc0564b26a8b3cff1f0fe0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga1567bff5dc0564b26a8b3cff1f0fe0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba034412c54fa07024e516492748614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gaaba034412c54fa07024e516492748614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79c3fab9d33de953a0a7f7d6516c73bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga79c3fab9d33de953a0a7f7d6516c73bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a752d4295f100708df9b8be5a7f439d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga5a752d4295f100708df9b8be5a7f439d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c03fabc10654d2a3f76ea40fcdbde6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gac8c03fabc10654d2a3f76ea40fcdbde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449a61344a97608d85384c29f003c0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga449a61344a97608d85384c29f003c0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a48bf099467169aa50464fbf462bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga25a48bf099467169aa50464fbf462bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3cf234a1059c0a04799e88382cdc0f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gad3cf234a1059c0a04799e88382cdc0f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacade8a06303bf216bfb03140c7e16cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gacade8a06303bf216bfb03140c7e16cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91775c029171c4585e9cca6ebf1cd57a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga91775c029171c4585e9cca6ebf1cd57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8b16f3ced6ec03e9001276b134846e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga7c8b16f3ced6ec03e9001276b134846e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d52cd5a57c9a26b0d993c93d9875097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga6d52cd5a57c9a26b0d993c93d9875097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819c4b27f8fa99b537c4407521f9780c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga819c4b27f8fa99b537c4407521f9780c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7798da5863d559ea9a642af6658050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga3b7798da5863d559ea9a642af6658050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a2d4c831eb641ba082156e41d03358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaf7a2d4c831eb641ba082156e41d03358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81ba979e8309b66808e06e4de34bc740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga81ba979e8309b66808e06e4de34bc740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f52a8e9aad153223405b965566ae91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga16f52a8e9aad153223405b965566ae91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1318609761df5de5213e9e75b5aa6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga0a1318609761df5de5213e9e75b5aa6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5423de00e86aeb8a4657a509af485055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga5423de00e86aeb8a4657a509af485055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064d2030abccc099ded418fd81d6aa07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga064d2030abccc099ded418fd81d6aa07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4e5555dd3be8ab1e631d1053f4a305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga1c4e5555dd3be8ab1e631d1053f4a305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb06f8bb364307695c7d6a028391de7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gadb06f8bb364307695c7d6a028391de7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eabface433d6adaa2dee3df49852585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga2eabface433d6adaa2dee3df49852585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c5635a0ac0ce5618485319a4fa0f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga08c5635a0ac0ce5618485319a4fa0f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95291df1eaf532c5c996d176648938eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr class="separator:ga95291df1eaf532c5c996d176648938eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4968b5500d58d1aebce888da31eb5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga1e4968b5500d58d1aebce888da31eb5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299207b757f31c9c02471ab5f4f59dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe">TIM_CCMR1_CC1S_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga299207b757f31c9c02471ab5f4f59dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c5878e85ce02c22d8a374deebd1b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gab9c5878e85ce02c22d8a374deebd1b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa54ddf87a4b339881a8d5368ec80eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga1aa54ddf87a4b339881a8d5368ec80eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ddb3dc889733e71d812baa3873cb13b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>&#160;&#160;&#160;((uint32_t)0x00000070)</td></tr>
<tr class="separator:ga6ddb3dc889733e71d812baa3873cb13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410a4752a98081bad8ab3f72b28e7c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga410a4752a98081bad8ab3f72b28e7c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b5f6ec25063483641d6dc065d96d2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga8b5f6ec25063483641d6dc065d96d2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac024f6b9972b940925ab5786ee38701b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gac024f6b9972b940925ab5786ee38701b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f44c50cf9928d2afab014e2ca29baba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga8f44c50cf9928d2afab014e2ca29baba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb0986b78bea5b53ea61e4ddd667cbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr class="separator:gacdb0986b78bea5b53ea61e4ddd667cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52bb0e50c11c35dcf42aeff7f1c22874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga52bb0e50c11c35dcf42aeff7f1c22874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78303c37fdbe0be80f5fc7d21e9eba45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">TIM_CCMR1_CC2S_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga78303c37fdbe0be80f5fc7d21e9eba45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf610cf77c3c6c936ce7c4f85992e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga3bf610cf77c3c6c936ce7c4f85992e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabddbf508732039730125ab3e87e9d370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gabddbf508732039730125ab3e87e9d370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2326bafe64ba2ebdde908d66219eaa6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr class="separator:ga2326bafe64ba2ebdde908d66219eaa6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb68b91da16ffd509a6c7a2a397083c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c">TIM_CCMR1_OC2M_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gadbb68b91da16ffd509a6c7a2a397083c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb673b7e2c016191579de704eb842e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4">TIM_CCMR1_OC2M_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gaedb673b7e2c016191579de704eb842e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad039a41e5fe97ddf904a0f9f95eb539e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">TIM_CCMR1_OC2M_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gad039a41e5fe97ddf904a0f9f95eb539e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a8dd4ea04d262ec4e97b5c7a8677a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga19a8dd4ea04d262ec4e97b5c7a8677a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46b7186665f5308cd2ca52acfb63e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr class="separator:gab46b7186665f5308cd2ca52acfb63e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05673358a44aeaa56daefca67341b29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d">TIM_CCMR1_IC1PSC_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga05673358a44aeaa56daefca67341b29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42b75da9b2f127dca98b6ca616f7add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add">TIM_CCMR1_IC1PSC_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaf42b75da9b2f127dca98b6ca616f7add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ee123675d8b8f98b5a6eeeccf37912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:gab0ee123675d8b8f98b5a6eeeccf37912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dde4afee556d2d8d22885f191da65a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga7dde4afee556d2d8d22885f191da65a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga201491465e6864088210bccb8491be84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga201491465e6864088210bccb8491be84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa55ab1e0109b055cabef579c32d67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gabaa55ab1e0109b055cabef579c32d67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23da95530eb6d6451c7c9e451a580f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga23da95530eb6d6451c7c9e451a580f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e8e704f9ce5742f45e15e3b3126aa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a>&#160;&#160;&#160;((uint32_t)0x00000C00)</td></tr>
<tr class="separator:ga5e8e704f9ce5742f45e15e3b3126aa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39206b27b5b1c5941b2a14ee8e2f1223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">TIM_CCMR1_IC2PSC_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga39206b27b5b1c5941b2a14ee8e2f1223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae861d74943f3c045421f9fdc8b966841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841">TIM_CCMR1_IC2PSC_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gae861d74943f3c045421f9fdc8b966841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b942752d686c23323880ff576e7dffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a>&#160;&#160;&#160;((uint32_t)0x0000F000)</td></tr>
<tr class="separator:ga2b942752d686c23323880ff576e7dffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d75acd7072f28844074702683d8493f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f">TIM_CCMR1_IC2F_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga5d75acd7072f28844074702683d8493f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e49318b54b16bda6fd7feea7c9a7dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">TIM_CCMR1_IC2F_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga40e49318b54b16bda6fd7feea7c9a7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932148c784f5cbee4dfcafcbadaf0107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107">TIM_CCMR1_IC2F_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga932148c784f5cbee4dfcafcbadaf0107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafece48b6f595ef9717d523fa23cea1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8">TIM_CCMR1_IC2F_3</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gafece48b6f595ef9717d523fa23cea1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eabcc7e322b02c9c406b3ff70308260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr class="separator:ga2eabcc7e322b02c9c406b3ff70308260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c04aea2e89f1e89bd323d6d6e5e6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">TIM_CCMR2_CC3S_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga68c04aea2e89f1e89bd323d6d6e5e6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bed6648aad6e8d16196246b355452dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc">TIM_CCMR2_CC3S_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga4bed6648aad6e8d16196246b355452dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d8d2847058747ce23a648668ce4dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gae6d8d2847058747ce23a648668ce4dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276fd2250d2b085b73ef51cb4c099d24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga276fd2250d2b085b73ef51cb4c099d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52095cae524adb237339bfee92e8168a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>&#160;&#160;&#160;((uint32_t)0x00000070)</td></tr>
<tr class="separator:ga52095cae524adb237339bfee92e8168a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga899b26ffa9c5f30f143306b8598a537f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f">TIM_CCMR2_OC3M_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga899b26ffa9c5f30f143306b8598a537f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91476ae2cc3449facafcad82569e14f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8">TIM_CCMR2_OC3M_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga91476ae2cc3449facafcad82569e14f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20394da7afcada6c3fc455b05004cff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5">TIM_CCMR2_OC3M_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga20394da7afcada6c3fc455b05004cff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4209d414df704ce96c54abb2ea2df66a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga4209d414df704ce96c54abb2ea2df66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga294e216b50edd1c2f891143e1f971048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr class="separator:ga294e216b50edd1c2f891143e1f971048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabebaa6bffd90b32563bd0fc1ff4a9499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">TIM_CCMR2_CC4S_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gabebaa6bffd90b32563bd0fc1ff4a9499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6386ec77a3a451954325a1512d44f893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893">TIM_CCMR2_CC4S_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga6386ec77a3a451954325a1512d44f893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70dc197250c2699d470aea1a7a42ad57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga70dc197250c2699d470aea1a7a42ad57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e951cd3f6593e321cf79b662a1deaaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga3e951cd3f6593e321cf79b662a1deaaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbed61ff3ba57c7fe6d3386ce3b7af2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr class="separator:gacbed61ff3ba57c7fe6d3386ce3b7af2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad866f52cce9ce32e3c0d181007b82de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5">TIM_CCMR2_OC4M_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gad866f52cce9ce32e3c0d181007b82de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd97b1c86dd4953f3382fea317d165af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af">TIM_CCMR2_OC4M_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gafd97b1c86dd4953f3382fea317d165af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga431e5cdc0f3dc02fa5a54aa5193ddbab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">TIM_CCMR2_OC4M_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga431e5cdc0f3dc02fa5a54aa5193ddbab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1447dfe94bdd234382bb1f43307ea5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga1447dfe94bdd234382bb1f43307ea5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3d11f2e968752bc9ec7131c986c3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a>&#160;&#160;&#160;((uint32_t)0x0000000C)</td></tr>
<tr class="separator:gafc3d11f2e968752bc9ec7131c986c3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588513395cbf8be6f4749c140fbf811c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c">TIM_CCMR2_IC3PSC_0</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga588513395cbf8be6f4749c140fbf811c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd27b9bdcc161c90dc1712074a66f29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d">TIM_CCMR2_IC3PSC_1</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gacd27b9bdcc161c90dc1712074a66f29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad218af6bd1de72891e1b85d582b766cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a>&#160;&#160;&#160;((uint32_t)0x000000F0)</td></tr>
<tr class="separator:gad218af6bd1de72891e1b85d582b766cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d5450ebc9ac6ea833a2b341ceea061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">TIM_CCMR2_IC3F_0</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga31d5450ebc9ac6ea833a2b341ceea061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f92a3f831685d6df7ab69e68181849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849">TIM_CCMR2_IC3F_1</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga26f92a3f831685d6df7ab69e68181849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7d7a3c2686a6e31adc1adf2ce65df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">TIM_CCMR2_IC3F_2</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga5e7d7a3c2686a6e31adc1adf2ce65df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9696c3da027f2b292d077f1ab4cdd14b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">TIM_CCMR2_IC3F_3</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga9696c3da027f2b292d077f1ab4cdd14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd7591e2de10272f7fafb08cdd1b7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a>&#160;&#160;&#160;((uint32_t)0x00000C00)</td></tr>
<tr class="separator:ga6fd7591e2de10272f7fafb08cdd1b7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f7d206409bc551eab06819e17451e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4">TIM_CCMR2_IC4PSC_0</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga80f7d206409bc551eab06819e17451e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6690f5e98e02addd5e75643767c6d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66">TIM_CCMR2_IC4PSC_1</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaf6690f5e98e02addd5e75643767c6d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51653fd06a591294d432385e794a19e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</a>&#160;&#160;&#160;((uint32_t)0x0000F000)</td></tr>
<tr class="separator:gad51653fd06a591294d432385e794a19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d5fc8b9a6ea27582cb6c25f9654888c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">TIM_CCMR2_IC4F_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga7d5fc8b9a6ea27582cb6c25f9654888c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4dcc1562c0c017493e4ee6b32354e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85">TIM_CCMR2_IC4F_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gac4dcc1562c0c017493e4ee6b32354e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b96de7db8b71ac7e414f247b871a53c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c">TIM_CCMR2_IC4F_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga2b96de7db8b71ac7e414f247b871a53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d0f55e5b751f2caed6a943f5682a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09">TIM_CCMR2_IC4F_3</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga25d0f55e5b751f2caed6a943f5682a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f494b9881e7b97bb2d79f7ad4e79937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga3f494b9881e7b97bb2d79f7ad4e79937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca0aedba14241caff739afb3c3ee291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga0ca0aedba14241caff739afb3c3ee291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813056b3f90a13c4432aeba55f28957e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga813056b3f90a13c4432aeba55f28957e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403fc501d4d8de6cabee6b07acb81a36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga403fc501d4d8de6cabee6b07acb81a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76392a4d63674cd0db0a55762458f16c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga76392a4d63674cd0db0a55762458f16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3136c6e776c6066509d298b6a9b34912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga3136c6e776c6066509d298b6a9b34912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a784649120eddec31998f34323d4156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga6a784649120eddec31998f34323d4156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387de559d8b16b16f3934fddd2aa969f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga387de559d8b16b16f3934fddd2aa969f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da114e666b61f09cf25f50cdaa7f81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga1da114e666b61f09cf25f50cdaa7f81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6220a5cd34c7a7a39e10c854aa00d2e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga6220a5cd34c7a7a39e10c854aa00d2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad46cce61d3bd83b64257ba75e54ee1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gad46cce61d3bd83b64257ba75e54ee1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4029686d3307111d3f9f4400e29e4521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga4029686d3307111d3f9f4400e29e4521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga940b041ab5975311f42f26d314a4b621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga940b041ab5975311f42f26d314a4b621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3faf23dc47e1b0877352d7f5a00f72e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga3faf23dc47e1b0877352d7f5a00f72e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b88bff3f38cec0617ce66fa5aef260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga41b88bff3f38cec0617ce66fa5aef260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc45c0315de82c1c3a38a243bcd00fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">TIM_CNT_CNT</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:ga8bc45c0315de82c1c3a38a243bcd00fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb85e4000ddab0ada67c5964810da35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35">TIM_PSC_PSC</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:gaefb85e4000ddab0ada67c5964810da35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace50256fdecc38f641050a4a3266e4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9">TIM_ARR_ARR</a>&#160;&#160;&#160;((uint32_t)0xFFFFFFFF)</td></tr>
<tr class="separator:gace50256fdecc38f641050a4a3266e4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcef8f28580e36cdfda3be1f7561afc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7">TIM_RCR_REP</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:gadcef8f28580e36cdfda3be1f7561afc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac927cc11eff415210dcf94657d8dfbe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0">TIM_CCR1_CCR1</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:gac927cc11eff415210dcf94657d8dfbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751e5efd90bdd1fd5f38609f3f5762ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">TIM_CCR2_CCR2</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:ga751e5efd90bdd1fd5f38609f3f5762ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e85064d37d387851e95c5c1f35315a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1">TIM_CCR3_CCR3</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:ga4e85064d37d387851e95c5c1f35315a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c9dd67a6701b5498926ae536773eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca">TIM_CCR4_CCR4</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:ga15c9dd67a6701b5498926ae536773eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf985e9c78f15e1e44b2bc4d2bafc67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:gabcf985e9c78f15e1e44b2bc4d2bafc67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b575cca31b0e22ef1d5b842aa162bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc">TIM_BDTR_DTG_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga4b575cca31b0e22ef1d5b842aa162bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f33ae1e9b7847a60032a60d0cc7f81d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d">TIM_BDTR_DTG_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga0f33ae1e9b7847a60032a60d0cc7f81d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f06a132eba960bd6cc972e3580d537c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c">TIM_BDTR_DTG_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga2f06a132eba960bd6cc972e3580d537c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7868643a65285fc7132f040c8950f43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43">TIM_BDTR_DTG_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gae7868643a65285fc7132f040c8950f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga503b44e30a5fb77c34630d1faca70213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213">TIM_BDTR_DTG_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga503b44e30a5fb77c34630d1faca70213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a12ecb0a8dd21bc164d9a345ea564f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f">TIM_BDTR_DTG_5</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga83a12ecb0a8dd21bc164d9a345ea564f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7d418cbd0db89991522cb6be34a017e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e">TIM_BDTR_DTG_6</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaf7d418cbd0db89991522cb6be34a017e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac945c8bcf5567912a88eb2acee53c45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b">TIM_BDTR_DTG_7</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gac945c8bcf5567912a88eb2acee53c45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4215d17f0548dfcf0b15fe4d0f4651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a>&#160;&#160;&#160;((uint32_t)0x00000300)</td></tr>
<tr class="separator:ga7e4215d17f0548dfcf0b15fe4d0f4651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd1736c8172e7cd098bb591264b07bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf">TIM_BDTR_LOCK_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gabbd1736c8172e7cd098bb591264b07bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756df80ff8c34399435f52dca18e6eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee">TIM_BDTR_LOCK_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga756df80ff8c34399435f52dca18e6eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1cf04e70ccf3d4aba5afcf2496a411a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gab1cf04e70ccf3d4aba5afcf2496a411a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9435f36d53c6be1107e57ab6a82c16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gaf9435f36d53c6be1107e57ab6a82c16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74250b040dd9fd9c09dcc54cdd6d86d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga74250b040dd9fd9c09dcc54cdd6d86d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3247abbbf0d00260be051d176d88020e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga3247abbbf0d00260be051d176d88020e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59f15008050f91fa3ecc9eaaa971a509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga59f15008050f91fa3ecc9eaaa971a509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga277a096614829feba2d0a4fbb7d3dffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga277a096614829feba2d0a4fbb7d3dffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9051ecac123cd89f9d2a835e4cde2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a>&#160;&#160;&#160;((uint32_t)0x0000001F)</td></tr>
<tr class="separator:gabf9051ecac123cd89f9d2a835e4cde2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf610e5fe4bb4b10736242df3b62bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaaaf610e5fe4bb4b10736242df3b62bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0185643c163930e30f0a1cf5fe364e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga9a0185643c163930e30f0a1cf5fe364e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5a89b93b97b0968a7d5563a18ab9d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaaa5a89b93b97b0968a7d5563a18ab9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105f44ff18cbbd4ff4d60368c9184430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga105f44ff18cbbd4ff4d60368c9184430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1bc4b6dd7265dee2857f23d835b2dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gabe1bc4b6dd7265dee2857f23d835b2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e197a78484567d4c6093c28265f3eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a>&#160;&#160;&#160;((uint32_t)0x00001F00)</td></tr>
<tr class="separator:gab9e197a78484567d4c6093c28265f3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga677195c0b4892bb6717564c0528126a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga677195c0b4892bb6717564c0528126a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad427ba987877e491f7a2be60e320dbea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gad427ba987877e491f7a2be60e320dbea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga369926f2a8ca5cf635ded9bb4619189c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga369926f2a8ca5cf635ded9bb4619189c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f1ec849c41d1abd46c528a4ac378c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga7f1ec849c41d1abd46c528a4ac378c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga607d7b87b1b4bf167aabad36f922a8f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga607d7b87b1b4bf167aabad36f922a8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1afa2fc02bcd75c15122c4eb87d6cf83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">TIM_DMAR_DMAB</a>&#160;&#160;&#160;((uint32_t)0x0000FFFF)</td></tr>
<tr class="separator:ga1afa2fc02bcd75c15122c4eb87d6cf83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c00ee5f19b05fe995bf742ee5f8cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51c00ee5f19b05fe995bf742ee5f8cad">TIM14_OR_TI1_RMP</a>&#160;&#160;&#160;((uint32_t)0x00000003)</td></tr>
<tr class="separator:ga51c00ee5f19b05fe995bf742ee5f8cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d96e36ed461e986b7aa037581d9d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72d96e36ed461e986b7aa037581d9d38">TIM14_OR_TI1_RMP_0</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga72d96e36ed461e986b7aa037581d9d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4892ff651a1434afb1981b9d032d8672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4892ff651a1434afb1981b9d032d8672">TIM14_OR_TI1_RMP_1</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga4892ff651a1434afb1981b9d032d8672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4bed81b0f4bfd6fc705bfd0fcf1b97a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4bed81b0f4bfd6fc705bfd0fcf1b97a">TSC_CR_TSCE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaa4bed81b0f4bfd6fc705bfd0fcf1b97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07da87c403a4cbafed1f4755a8fde2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac07da87c403a4cbafed1f4755a8fde2d">TSC_CR_START</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gac07da87c403a4cbafed1f4755a8fde2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade0929fc68617e66ccbfacd72dedcf06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade0929fc68617e66ccbfacd72dedcf06">TSC_CR_AM</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gade0929fc68617e66ccbfacd72dedcf06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66cc52adb88fc4b2ce69ad94c3a5c9ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66cc52adb88fc4b2ce69ad94c3a5c9ad">TSC_CR_SYNCPOL</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga66cc52adb88fc4b2ce69ad94c3a5c9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44583200695245ec9b9ae0ee6a09f3fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44583200695245ec9b9ae0ee6a09f3fb">TSC_CR_IODEF</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga44583200695245ec9b9ae0ee6a09f3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb47d1e1d755553b5c7eb90339a4aea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb47d1e1d755553b5c7eb90339a4aea0">TSC_CR_MCV</a>&#160;&#160;&#160;((uint32_t)0x000000E0)</td></tr>
<tr class="separator:gacb47d1e1d755553b5c7eb90339a4aea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35e6d62c7af6a159fcc04a7a524eff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae35e6d62c7af6a159fcc04a7a524eff5">TSC_CR_MCV_0</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gae35e6d62c7af6a159fcc04a7a524eff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95311743cb5fe9d1037f57edc3666548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95311743cb5fe9d1037f57edc3666548">TSC_CR_MCV_1</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga95311743cb5fe9d1037f57edc3666548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb9a6d5a4a9e02bf3a0ec1af61249e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb9a6d5a4a9e02bf3a0ec1af61249e49">TSC_CR_MCV_2</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gaeb9a6d5a4a9e02bf3a0ec1af61249e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47718eaf04b8c134760ff95b3b1a2b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae47718eaf04b8c134760ff95b3b1a2b7">TSC_CR_PGPSC</a>&#160;&#160;&#160;((uint32_t)0x00007000)</td></tr>
<tr class="separator:gae47718eaf04b8c134760ff95b3b1a2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce4a4a0c8479093ee5022b4b9b9956e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce4a4a0c8479093ee5022b4b9b9956e">TSC_CR_PGPSC_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga6ce4a4a0c8479093ee5022b4b9b9956e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e2bfd176fe1ca0ed654bf31abac178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55e2bfd176fe1ca0ed654bf31abac178">TSC_CR_PGPSC_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga55e2bfd176fe1ca0ed654bf31abac178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ef6afc810b582aee3a1c03afdf4e35c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ef6afc810b582aee3a1c03afdf4e35c">TSC_CR_PGPSC_2</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga9ef6afc810b582aee3a1c03afdf4e35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa60ca84f13e44db29bcf1770e6973ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa60ca84f13e44db29bcf1770e6973ca">TSC_CR_SSPSC</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gaaa60ca84f13e44db29bcf1770e6973ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40821762cfb92e9fbfc34d327df79339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40821762cfb92e9fbfc34d327df79339">TSC_CR_SSE</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga40821762cfb92e9fbfc34d327df79339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga179977791be9b9b3678d4a018af6a2f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga179977791be9b9b3678d4a018af6a2f4">TSC_CR_SSD</a>&#160;&#160;&#160;((uint32_t)0x00FE0000)</td></tr>
<tr class="separator:ga179977791be9b9b3678d4a018af6a2f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad25247bd394b2751fa11f7295ab83d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad25247bd394b2751fa11f7295ab83d10">TSC_CR_SSD_0</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gad25247bd394b2751fa11f7295ab83d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82bafb551613ef3b76c1bc6faa175115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82bafb551613ef3b76c1bc6faa175115">TSC_CR_SSD_1</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga82bafb551613ef3b76c1bc6faa175115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1017ff4525ec7572ca65a1a15e424990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1017ff4525ec7572ca65a1a15e424990">TSC_CR_SSD_2</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga1017ff4525ec7572ca65a1a15e424990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d0829fda8f696eb7a83436b0381b553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d0829fda8f696eb7a83436b0381b553">TSC_CR_SSD_3</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga2d0829fda8f696eb7a83436b0381b553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be757bc87141e2119bc288de6f3c5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4be757bc87141e2119bc288de6f3c5ad">TSC_CR_SSD_4</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga4be757bc87141e2119bc288de6f3c5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace3c89d8a1a5ce9cbf24077f0d3ea6d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace3c89d8a1a5ce9cbf24077f0d3ea6d6">TSC_CR_SSD_5</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gace3c89d8a1a5ce9cbf24077f0d3ea6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02e21a182ce6bf1dfb8b8518df57a70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02e21a182ce6bf1dfb8b8518df57a70f">TSC_CR_SSD_6</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga02e21a182ce6bf1dfb8b8518df57a70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae51200f6ae20bcbd7032e5b574c272e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae51200f6ae20bcbd7032e5b574c272e3">TSC_CR_CTPL</a>&#160;&#160;&#160;((uint32_t)0x0F000000)</td></tr>
<tr class="separator:gae51200f6ae20bcbd7032e5b574c272e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6515fc3649f7e277293ef57a0cf05665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6515fc3649f7e277293ef57a0cf05665">TSC_CR_CTPL_0</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga6515fc3649f7e277293ef57a0cf05665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacca1c175c904cf2b969bf9d913028361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacca1c175c904cf2b969bf9d913028361">TSC_CR_CTPL_1</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gacca1c175c904cf2b969bf9d913028361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c5fd1edf6e4e89ca7685ea17e12f4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c5fd1edf6e4e89ca7685ea17e12f4c8">TSC_CR_CTPL_2</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga0c5fd1edf6e4e89ca7685ea17e12f4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5fc9b3da235645afd2122f7aa6ca80c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5fc9b3da235645afd2122f7aa6ca80c">TSC_CR_CTPL_3</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gab5fc9b3da235645afd2122f7aa6ca80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga205e829691df257eac92cfcbd52a9234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga205e829691df257eac92cfcbd52a9234">TSC_CR_CTPH</a>&#160;&#160;&#160;((uint32_t)0xF0000000)</td></tr>
<tr class="separator:ga205e829691df257eac92cfcbd52a9234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd9e63fcd48bc9a5452938602b038d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5dd9e63fcd48bc9a5452938602b038d0">TSC_CR_CTPH_0</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga5dd9e63fcd48bc9a5452938602b038d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25fdddd3bc31aae8a89e5f368a90d2ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25fdddd3bc31aae8a89e5f368a90d2ab">TSC_CR_CTPH_1</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga25fdddd3bc31aae8a89e5f368a90d2ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c4a6e9a1e320d513b6f790748dda426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c4a6e9a1e320d513b6f790748dda426">TSC_CR_CTPH_2</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:ga7c4a6e9a1e320d513b6f790748dda426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5145023ed1e724732390a6019ee10f96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5145023ed1e724732390a6019ee10f96">TSC_CR_CTPH_3</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga5145023ed1e724732390a6019ee10f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18609c2bd9f0722e09b7c2a2feb36b98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18609c2bd9f0722e09b7c2a2feb36b98">TSC_IER_EOAIE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga18609c2bd9f0722e09b7c2a2feb36b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41bcb05f4f38c3cc3ee256d70962b503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41bcb05f4f38c3cc3ee256d70962b503">TSC_IER_MCEIE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga41bcb05f4f38c3cc3ee256d70962b503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga740bad54c77081c9a7bef94b59275dfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga740bad54c77081c9a7bef94b59275dfb">TSC_ICR_EOAIC</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga740bad54c77081c9a7bef94b59275dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68531ebddec02a9850d537e3b301a245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68531ebddec02a9850d537e3b301a245">TSC_ICR_MCEIC</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga68531ebddec02a9850d537e3b301a245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af41466f8ec826c6d53585d7e406c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9af41466f8ec826c6d53585d7e406c94">TSC_ISR_EOAF</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga9af41466f8ec826c6d53585d7e406c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08fce3de6964b2b9701254ceb90a0c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08fce3de6964b2b9701254ceb90a0c9f">TSC_ISR_MCEF</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga08fce3de6964b2b9701254ceb90a0c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25cc0d8b7f3e595bac13268e5e25fc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa25cc0d8b7f3e595bac13268e5e25fc8">TSC_IOHCR_G1_IO1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaa25cc0d8b7f3e595bac13268e5e25fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4147c9618c6eead6c51b414e94ba7da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4147c9618c6eead6c51b414e94ba7da">TSC_IOHCR_G1_IO2</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gab4147c9618c6eead6c51b414e94ba7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8f0d29b3ef4e73ac8b2ea96f32d8cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea8f0d29b3ef4e73ac8b2ea96f32d8cd">TSC_IOHCR_G1_IO3</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gaea8f0d29b3ef4e73ac8b2ea96f32d8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48705b45ecd5fafb8ab7dc71f2da1d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48705b45ecd5fafb8ab7dc71f2da1d5d">TSC_IOHCR_G1_IO4</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga48705b45ecd5fafb8ab7dc71f2da1d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8681571606b6796f2cd981635559c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8681571606b6796f2cd981635559c56">TSC_IOHCR_G2_IO1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gac8681571606b6796f2cd981635559c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga904f727450371d79dd8ac2fd60b56511"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga904f727450371d79dd8ac2fd60b56511">TSC_IOHCR_G2_IO2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga904f727450371d79dd8ac2fd60b56511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c5d1e914479c16db0ded6f6bce8459a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c5d1e914479c16db0ded6f6bce8459a">TSC_IOHCR_G2_IO3</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga1c5d1e914479c16db0ded6f6bce8459a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19d7880ae8eb9e743e428b6581fc30cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19d7880ae8eb9e743e428b6581fc30cf">TSC_IOHCR_G2_IO4</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga19d7880ae8eb9e743e428b6581fc30cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30e4c08dcf346ac63a2eb8c9116b0e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30e4c08dcf346ac63a2eb8c9116b0e75">TSC_IOHCR_G3_IO1</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga30e4c08dcf346ac63a2eb8c9116b0e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad88991f11f855f6ccfdb134f00dede16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad88991f11f855f6ccfdb134f00dede16">TSC_IOHCR_G3_IO2</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gad88991f11f855f6ccfdb134f00dede16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1551f1d9718e48deb700eb4e37f41302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1551f1d9718e48deb700eb4e37f41302">TSC_IOHCR_G3_IO3</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga1551f1d9718e48deb700eb4e37f41302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f2ba2e5bb73229545925d8be8e2ba16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f2ba2e5bb73229545925d8be8e2ba16">TSC_IOHCR_G3_IO4</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga5f2ba2e5bb73229545925d8be8e2ba16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5995a7a9bb38ddd5c2bd187b9f503c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5995a7a9bb38ddd5c2bd187b9f503c9f">TSC_IOHCR_G4_IO1</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga5995a7a9bb38ddd5c2bd187b9f503c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d7e1dbd9de1e8bdce07927851a7a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0d7e1dbd9de1e8bdce07927851a7a72">TSC_IOHCR_G4_IO2</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gaa0d7e1dbd9de1e8bdce07927851a7a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed99725c69d270e2d63070cffc882e33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed99725c69d270e2d63070cffc882e33">TSC_IOHCR_G4_IO3</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gaed99725c69d270e2d63070cffc882e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47234ba070241ad44d8220e88df6b3f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47234ba070241ad44d8220e88df6b3f8">TSC_IOHCR_G4_IO4</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga47234ba070241ad44d8220e88df6b3f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga590a418cdb27fd02a4cf121e42e569b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga590a418cdb27fd02a4cf121e42e569b2">TSC_IOHCR_G5_IO1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga590a418cdb27fd02a4cf121e42e569b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade99d60646e3fa1517f799052a6cd5a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade99d60646e3fa1517f799052a6cd5a6">TSC_IOHCR_G5_IO2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gade99d60646e3fa1517f799052a6cd5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da7c42861ebff9f1368ce0b891cc0aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1da7c42861ebff9f1368ce0b891cc0aa">TSC_IOHCR_G5_IO3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga1da7c42861ebff9f1368ce0b891cc0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa38dc0c9e4de280da91030e4546e04bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa38dc0c9e4de280da91030e4546e04bb">TSC_IOHCR_G5_IO4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaa38dc0c9e4de280da91030e4546e04bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b5e8601c2751fbfbcb9d09b4e4e3d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b5e8601c2751fbfbcb9d09b4e4e3d6f">TSC_IOHCR_G6_IO1</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga9b5e8601c2751fbfbcb9d09b4e4e3d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6994edd44c8466c73563ebcecd3c9ab9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6994edd44c8466c73563ebcecd3c9ab9">TSC_IOHCR_G6_IO2</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga6994edd44c8466c73563ebcecd3c9ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508bd77407f2294acef566ec79680f24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga508bd77407f2294acef566ec79680f24">TSC_IOHCR_G6_IO3</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga508bd77407f2294acef566ec79680f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f2dfee7d77600fda369e454119851b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f2dfee7d77600fda369e454119851b7">TSC_IOHCR_G6_IO4</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga9f2dfee7d77600fda369e454119851b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga084806ce2eeaea2e540a8f8eff7359e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga084806ce2eeaea2e540a8f8eff7359e8">TSC_IOHCR_G7_IO1</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga084806ce2eeaea2e540a8f8eff7359e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga904ec89e24c54b8899aa2578c38580ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga904ec89e24c54b8899aa2578c38580ce">TSC_IOHCR_G7_IO2</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga904ec89e24c54b8899aa2578c38580ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837cd46add4c630f7d1d335564ecd41c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga837cd46add4c630f7d1d335564ecd41c">TSC_IOHCR_G7_IO3</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga837cd46add4c630f7d1d335564ecd41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga482cd03a685f379cc1b748f7684ce395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga482cd03a685f379cc1b748f7684ce395">TSC_IOHCR_G7_IO4</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga482cd03a685f379cc1b748f7684ce395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf93a44c09f3355e4940679eb7c80a068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf93a44c09f3355e4940679eb7c80a068">TSC_IOHCR_G8_IO1</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:gaf93a44c09f3355e4940679eb7c80a068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172a21291f2b7b2de95004008721f646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga172a21291f2b7b2de95004008721f646">TSC_IOHCR_G8_IO2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga172a21291f2b7b2de95004008721f646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaa845a5999eb2ede81a9d5c469a05c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadaa845a5999eb2ede81a9d5c469a05c1">TSC_IOHCR_G8_IO3</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gadaa845a5999eb2ede81a9d5c469a05c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c4a0f449241d88969d59660bbbdac8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c4a0f449241d88969d59660bbbdac8c">TSC_IOHCR_G8_IO4</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga3c4a0f449241d88969d59660bbbdac8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd82b6899411d6e78512ed519d2c9a7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd82b6899411d6e78512ed519d2c9a7f">TSC_IOASCR_G1_IO1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gacd82b6899411d6e78512ed519d2c9a7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fefef6a55f39aa48067a1c2524b4a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fefef6a55f39aa48067a1c2524b4a86">TSC_IOASCR_G1_IO2</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga5fefef6a55f39aa48067a1c2524b4a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d8ed0949d6947d14af3673b8df8bbed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d8ed0949d6947d14af3673b8df8bbed">TSC_IOASCR_G1_IO3</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga0d8ed0949d6947d14af3673b8df8bbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315b64a0b36129c0af07aac7d9a074a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga315b64a0b36129c0af07aac7d9a074a1">TSC_IOASCR_G1_IO4</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga315b64a0b36129c0af07aac7d9a074a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc19a5bdb29490db6f0eb58e38b7e4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddc19a5bdb29490db6f0eb58e38b7e4e">TSC_IOASCR_G2_IO1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaddc19a5bdb29490db6f0eb58e38b7e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e85f60dd56c94d292afe16e94f5c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79e85f60dd56c94d292afe16e94f5c1f">TSC_IOASCR_G2_IO2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga79e85f60dd56c94d292afe16e94f5c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8228c36e743309c19108ec1acd6fa2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8228c36e743309c19108ec1acd6fa2b">TSC_IOASCR_G2_IO3</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gad8228c36e743309c19108ec1acd6fa2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a8d38ca46cc18da31ab4251d9600a56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a8d38ca46cc18da31ab4251d9600a56">TSC_IOASCR_G2_IO4</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga7a8d38ca46cc18da31ab4251d9600a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee85c71c1ab007caab03b89054d905e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee85c71c1ab007caab03b89054d905e7">TSC_IOASCR_G3_IO1</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaee85c71c1ab007caab03b89054d905e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dabef88c6eefffbfe230d2af841ab1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dabef88c6eefffbfe230d2af841ab1a">TSC_IOASCR_G3_IO2</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga7dabef88c6eefffbfe230d2af841ab1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c9bcda9c707d944ae3bc69ff990e0c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c9bcda9c707d944ae3bc69ff990e0c1">TSC_IOASCR_G3_IO3</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga7c9bcda9c707d944ae3bc69ff990e0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b9496dae3ecdea0127cc48ca1f3b9bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b9496dae3ecdea0127cc48ca1f3b9bc">TSC_IOASCR_G3_IO4</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga5b9496dae3ecdea0127cc48ca1f3b9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf630bc82f376391d7846b34d280abc94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf630bc82f376391d7846b34d280abc94">TSC_IOASCR_G4_IO1</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gaf630bc82f376391d7846b34d280abc94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac784e0da3d24f283c2d466c1ac100ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac784e0da3d24f283c2d466c1ac100ac7">TSC_IOASCR_G4_IO2</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gac784e0da3d24f283c2d466c1ac100ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43060d8fa5382ba390da40a1386b93ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43060d8fa5382ba390da40a1386b93ff">TSC_IOASCR_G4_IO3</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga43060d8fa5382ba390da40a1386b93ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd55955f843445f11d1c7d75c024ddaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd55955f843445f11d1c7d75c024ddaf">TSC_IOASCR_G4_IO4</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gadd55955f843445f11d1c7d75c024ddaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea67e6299dd4afdd1fbddfb9e810400b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea67e6299dd4afdd1fbddfb9e810400b">TSC_IOASCR_G5_IO1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gaea67e6299dd4afdd1fbddfb9e810400b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac473ea3827fd3b8be7f680e2312c2c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac473ea3827fd3b8be7f680e2312c2c7b">TSC_IOASCR_G5_IO2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gac473ea3827fd3b8be7f680e2312c2c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ead086568ecc51e20d0b7b1854e1cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ead086568ecc51e20d0b7b1854e1cbe">TSC_IOASCR_G5_IO3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga4ead086568ecc51e20d0b7b1854e1cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf712c84f43d1f00a89d3a351142588cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf712c84f43d1f00a89d3a351142588cb">TSC_IOASCR_G5_IO4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gaf712c84f43d1f00a89d3a351142588cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab57e0cb1a489a65adcece563c1b2b657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab57e0cb1a489a65adcece563c1b2b657">TSC_IOASCR_G6_IO1</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gab57e0cb1a489a65adcece563c1b2b657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga486fc83799f0b599a86535ac648f1966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga486fc83799f0b599a86535ac648f1966">TSC_IOASCR_G6_IO2</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga486fc83799f0b599a86535ac648f1966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13390ab79e7b1b53019e41476648a6cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13390ab79e7b1b53019e41476648a6cb">TSC_IOASCR_G6_IO3</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga13390ab79e7b1b53019e41476648a6cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc48485735d1d84555a9b0f9a2bbf63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc48485735d1d84555a9b0f9a2bbf63c">TSC_IOASCR_G6_IO4</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gacc48485735d1d84555a9b0f9a2bbf63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafa6583c19f4cccd7408c0640d9a527b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafa6583c19f4cccd7408c0640d9a527b">TSC_IOASCR_G7_IO1</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gaafa6583c19f4cccd7408c0640d9a527b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f18b8a1325536d2a6b6d4419201a88d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f18b8a1325536d2a6b6d4419201a88d">TSC_IOASCR_G7_IO2</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga8f18b8a1325536d2a6b6d4419201a88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b2a03cdd4a4e1c9698d6b8269c9b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81b2a03cdd4a4e1c9698d6b8269c9b0e">TSC_IOASCR_G7_IO3</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:ga81b2a03cdd4a4e1c9698d6b8269c9b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc37ecf4d213bfe1e6a7eadad1ef712e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc37ecf4d213bfe1e6a7eadad1ef712e">TSC_IOASCR_G7_IO4</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gacc37ecf4d213bfe1e6a7eadad1ef712e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bcfcacd23e4066b94e96123dfe3550f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bcfcacd23e4066b94e96123dfe3550f">TSC_IOASCR_G8_IO1</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga0bcfcacd23e4066b94e96123dfe3550f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf488334e8d87ba645f797bcf0f52387b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf488334e8d87ba645f797bcf0f52387b">TSC_IOASCR_G8_IO2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:gaf488334e8d87ba645f797bcf0f52387b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe93979868348844bde9664877060414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe93979868348844bde9664877060414">TSC_IOASCR_G8_IO3</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gabe93979868348844bde9664877060414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab85fdad743c240d1d8d0baaaec875298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab85fdad743c240d1d8d0baaaec875298">TSC_IOASCR_G8_IO4</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gab85fdad743c240d1d8d0baaaec875298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7c90514a2b21ef121eb157ee318ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee7c90514a2b21ef121eb157ee318ba9">TSC_IOSCR_G1_IO1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaee7c90514a2b21ef121eb157ee318ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07a670311bcc0188d80a2836eb58a573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07a670311bcc0188d80a2836eb58a573">TSC_IOSCR_G1_IO2</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga07a670311bcc0188d80a2836eb58a573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ccc80420fa141c83253ec8d0d5d8c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ccc80420fa141c83253ec8d0d5d8c75">TSC_IOSCR_G1_IO3</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga1ccc80420fa141c83253ec8d0d5d8c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d7a5de5458401ef7f637ac791bd03e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3d7a5de5458401ef7f637ac791bd03e">TSC_IOSCR_G1_IO4</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gae3d7a5de5458401ef7f637ac791bd03e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2642e94fd0535556cb1214b25ab54e82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2642e94fd0535556cb1214b25ab54e82">TSC_IOSCR_G2_IO1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga2642e94fd0535556cb1214b25ab54e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a7fdcf0810e671eae57b7fa808bb1e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7fdcf0810e671eae57b7fa808bb1e1">TSC_IOSCR_G2_IO2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga0a7fdcf0810e671eae57b7fa808bb1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d07ef55b7a38154430c79df3792ef85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d07ef55b7a38154430c79df3792ef85">TSC_IOSCR_G2_IO3</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga4d07ef55b7a38154430c79df3792ef85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c5701fea4de413a0446bb50299db78e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c5701fea4de413a0446bb50299db78e">TSC_IOSCR_G2_IO4</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga2c5701fea4de413a0446bb50299db78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd5b56543201db684a3c3cf840fe9b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbd5b56543201db684a3c3cf840fe9b4">TSC_IOSCR_G3_IO1</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gafbd5b56543201db684a3c3cf840fe9b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga521dd998ded4c56b5ae57a3bc7a73969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga521dd998ded4c56b5ae57a3bc7a73969">TSC_IOSCR_G3_IO2</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga521dd998ded4c56b5ae57a3bc7a73969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42558ab59e1d8fe5b95d9c9d608926e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42558ab59e1d8fe5b95d9c9d608926e8">TSC_IOSCR_G3_IO3</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga42558ab59e1d8fe5b95d9c9d608926e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fd6be0181629a724bcd0ff9927ef3d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fd6be0181629a724bcd0ff9927ef3d8">TSC_IOSCR_G3_IO4</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga1fd6be0181629a724bcd0ff9927ef3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8f14899ff5b049f17080ab4ad73a78e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8f14899ff5b049f17080ab4ad73a78e">TSC_IOSCR_G4_IO1</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gaa8f14899ff5b049f17080ab4ad73a78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0edd6df22a62893fd06d623eed97818f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0edd6df22a62893fd06d623eed97818f">TSC_IOSCR_G4_IO2</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga0edd6df22a62893fd06d623eed97818f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce6cc8fb0bbfe02e85987ddf5fa5621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce6cc8fb0bbfe02e85987ddf5fa5621">TSC_IOSCR_G4_IO3</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:ga6ce6cc8fb0bbfe02e85987ddf5fa5621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f71a21108c7bdf517abe879ef990cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56f71a21108c7bdf517abe879ef990cd">TSC_IOSCR_G4_IO4</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga56f71a21108c7bdf517abe879ef990cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33091ef62bc05b2f348482a75d545593"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33091ef62bc05b2f348482a75d545593">TSC_IOSCR_G5_IO1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga33091ef62bc05b2f348482a75d545593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10aec0233213b68740bb80772a1930f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa10aec0233213b68740bb80772a1930f">TSC_IOSCR_G5_IO2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gaa10aec0233213b68740bb80772a1930f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87ba5a303406fdf8c9fb1bf25e074c0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87ba5a303406fdf8c9fb1bf25e074c0f">TSC_IOSCR_G5_IO3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga87ba5a303406fdf8c9fb1bf25e074c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7cf2c83b88ec100e948aaee0b1c7bb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7cf2c83b88ec100e948aaee0b1c7bb9">TSC_IOSCR_G5_IO4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gab7cf2c83b88ec100e948aaee0b1c7bb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ed2e2b03e262d35c994f14cfb5f172d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ed2e2b03e262d35c994f14cfb5f172d">TSC_IOSCR_G6_IO1</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga4ed2e2b03e262d35c994f14cfb5f172d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f210fae3d97341f2d94e753538a5ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f210fae3d97341f2d94e753538a5ef1">TSC_IOSCR_G6_IO2</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga5f210fae3d97341f2d94e753538a5ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd96d6ff53e6ab99a00904cc71117022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd96d6ff53e6ab99a00904cc71117022">TSC_IOSCR_G6_IO3</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gacd96d6ff53e6ab99a00904cc71117022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39c8dcda3f5d1c74ddedbaf709741d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab39c8dcda3f5d1c74ddedbaf709741d5">TSC_IOSCR_G6_IO4</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gab39c8dcda3f5d1c74ddedbaf709741d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3385f46a99278be65b40c3586ee86c52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3385f46a99278be65b40c3586ee86c52">TSC_IOSCR_G7_IO1</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:ga3385f46a99278be65b40c3586ee86c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b39ba39a76106db42595b8db7c5e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50b39ba39a76106db42595b8db7c5e4b">TSC_IOSCR_G7_IO2</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga50b39ba39a76106db42595b8db7c5e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3de8ce4041a5aab4e1de11ba4bc1aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3de8ce4041a5aab4e1de11ba4bc1aec">TSC_IOSCR_G7_IO3</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gae3de8ce4041a5aab4e1de11ba4bc1aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8a494df48044ec17a5963f05dc22757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8a494df48044ec17a5963f05dc22757">TSC_IOSCR_G7_IO4</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gab8a494df48044ec17a5963f05dc22757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69d54f4e80ce860f644918a08577125f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69d54f4e80ce860f644918a08577125f">TSC_IOSCR_G8_IO1</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga69d54f4e80ce860f644918a08577125f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0f96e7bbe62fb765286e5af061bd5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c0f96e7bbe62fb765286e5af061bd5c">TSC_IOSCR_G8_IO2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga0c0f96e7bbe62fb765286e5af061bd5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf54d34d7bb01be0253b7a38f9a00de76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf54d34d7bb01be0253b7a38f9a00de76">TSC_IOSCR_G8_IO3</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gaf54d34d7bb01be0253b7a38f9a00de76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga978a6c0ce3c2748fdd73a015512b33ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga978a6c0ce3c2748fdd73a015512b33ff">TSC_IOSCR_G8_IO4</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:ga978a6c0ce3c2748fdd73a015512b33ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72b81eebb75e5eb63d86e79e0a230db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab72b81eebb75e5eb63d86e79e0a230db">TSC_IOCCR_G1_IO1</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gab72b81eebb75e5eb63d86e79e0a230db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed313819c3f07d83f966a707e71006a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed313819c3f07d83f966a707e71006a3">TSC_IOCCR_G1_IO2</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaed313819c3f07d83f966a707e71006a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd978624dad34d428b0588fa6eda6940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd978624dad34d428b0588fa6eda6940">TSC_IOCCR_G1_IO3</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gadd978624dad34d428b0588fa6eda6940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41c929d5e60d13b71ff1d6745e281c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41c929d5e60d13b71ff1d6745e281c4f">TSC_IOCCR_G1_IO4</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga41c929d5e60d13b71ff1d6745e281c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5754aa934264634361e0dda64c67f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5754aa934264634361e0dda64c67f72">TSC_IOCCR_G2_IO1</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaa5754aa934264634361e0dda64c67f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6bd0a2c23d06434ce49b8271df3c6a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6bd0a2c23d06434ce49b8271df3c6a5">TSC_IOCCR_G2_IO2</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:gad6bd0a2c23d06434ce49b8271df3c6a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66346940b2e277bb02afb360614a0e8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66346940b2e277bb02afb360614a0e8a">TSC_IOCCR_G2_IO3</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga66346940b2e277bb02afb360614a0e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4078647a88048212fa079fb24dddbbd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4078647a88048212fa079fb24dddbbd4">TSC_IOCCR_G2_IO4</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga4078647a88048212fa079fb24dddbbd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga753ebf022dcbf06c303d3bf21eb3518f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga753ebf022dcbf06c303d3bf21eb3518f">TSC_IOCCR_G3_IO1</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga753ebf022dcbf06c303d3bf21eb3518f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8c5c738f9eda3f412821c588fc7ca7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8c5c738f9eda3f412821c588fc7ca7d">TSC_IOCCR_G3_IO2</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gab8c5c738f9eda3f412821c588fc7ca7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff45a42f7cb42606c71a6e31117e87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ff45a42f7cb42606c71a6e31117e87c">TSC_IOCCR_G3_IO3</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga0ff45a42f7cb42606c71a6e31117e87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f69b350a1c5606bcdbfa92bb5065c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f69b350a1c5606bcdbfa92bb5065c29">TSC_IOCCR_G3_IO4</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga3f69b350a1c5606bcdbfa92bb5065c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625564916e51f7c314c9697fb846407d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga625564916e51f7c314c9697fb846407d">TSC_IOCCR_G4_IO1</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga625564916e51f7c314c9697fb846407d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3079a52ff10b641604f4a0f6e9feb39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3079a52ff10b641604f4a0f6e9feb39">TSC_IOCCR_G4_IO2</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gae3079a52ff10b641604f4a0f6e9feb39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc53df7e1044fb53600ae195f2ca2d4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc53df7e1044fb53600ae195f2ca2d4b">TSC_IOCCR_G4_IO3</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gafc53df7e1044fb53600ae195f2ca2d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261d0ef6bfce853e8b015cb02968365b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261d0ef6bfce853e8b015cb02968365b">TSC_IOCCR_G4_IO4</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga261d0ef6bfce853e8b015cb02968365b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7282fe34b896af2a10d956b296d6721e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7282fe34b896af2a10d956b296d6721e">TSC_IOCCR_G5_IO1</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga7282fe34b896af2a10d956b296d6721e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdff67a963895adb140a7097a33d9eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdff67a963895adb140a7097a33d9eb7">TSC_IOCCR_G5_IO2</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gafdff67a963895adb140a7097a33d9eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b69671302430ce7d25ea62c9db1eb7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b69671302430ce7d25ea62c9db1eb7e">TSC_IOCCR_G5_IO3</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga1b69671302430ce7d25ea62c9db1eb7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga246a8e90cd92cdcadbbe9cd6229de582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga246a8e90cd92cdcadbbe9cd6229de582">TSC_IOCCR_G5_IO4</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga246a8e90cd92cdcadbbe9cd6229de582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eadf59ed3695683921fe7de6bf95d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eadf59ed3695683921fe7de6bf95d12">TSC_IOCCR_G6_IO1</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga1eadf59ed3695683921fe7de6bf95d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ca002c2c5c77326e9f4ede0e6e2ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ca002c2c5c77326e9f4ede0e6e2ff0">TSC_IOCCR_G6_IO2</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gaf6ca002c2c5c77326e9f4ede0e6e2ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeead1322b93830f3d62e940d7240e2f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeead1322b93830f3d62e940d7240e2f3">TSC_IOCCR_G6_IO3</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaeead1322b93830f3d62e940d7240e2f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd5115b9bdeb46a1cf8d3d69ab064d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd5115b9bdeb46a1cf8d3d69ab064d4c">TSC_IOCCR_G6_IO4</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gadd5115b9bdeb46a1cf8d3d69ab064d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadf1cc88082b9e690efa07ebf84f86a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaadf1cc88082b9e690efa07ebf84f86a6">TSC_IOCCR_G7_IO1</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gaadf1cc88082b9e690efa07ebf84f86a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c9394233e52ad08b5a331878d5f0b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7c9394233e52ad08b5a331878d5f0b8">TSC_IOCCR_G7_IO2</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:gad7c9394233e52ad08b5a331878d5f0b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab55ddd0d3ee2fdfca995f82982396ba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab55ddd0d3ee2fdfca995f82982396ba7">TSC_IOCCR_G7_IO3</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gab55ddd0d3ee2fdfca995f82982396ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a35ca0ae1a952d2058adc0cbed163f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a35ca0ae1a952d2058adc0cbed163f4">TSC_IOCCR_G7_IO4</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:ga9a35ca0ae1a952d2058adc0cbed163f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga505d18ed8927c2ef746006682f671344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga505d18ed8927c2ef746006682f671344">TSC_IOCCR_G8_IO1</a>&#160;&#160;&#160;((uint32_t)0x10000000)</td></tr>
<tr class="separator:ga505d18ed8927c2ef746006682f671344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03064c73fd25c29ead1dd1c361a6b911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03064c73fd25c29ead1dd1c361a6b911">TSC_IOCCR_G8_IO2</a>&#160;&#160;&#160;((uint32_t)0x20000000)</td></tr>
<tr class="separator:ga03064c73fd25c29ead1dd1c361a6b911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6a8c3cead6d177c759df7f09f2a4152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6a8c3cead6d177c759df7f09f2a4152">TSC_IOCCR_G8_IO3</a>&#160;&#160;&#160;((uint32_t)0x40000000)</td></tr>
<tr class="separator:gab6a8c3cead6d177c759df7f09f2a4152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad69b9268364a0c32da12dccc2f33ffac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad69b9268364a0c32da12dccc2f33ffac">TSC_IOCCR_G8_IO4</a>&#160;&#160;&#160;((uint32_t)0x80000000)</td></tr>
<tr class="separator:gad69b9268364a0c32da12dccc2f33ffac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18c3723e70c9f2fd76ee3b077cd6b491"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18c3723e70c9f2fd76ee3b077cd6b491">TSC_IOGCSR_G1E</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga18c3723e70c9f2fd76ee3b077cd6b491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f40198e18f4fda5b1aa9a8c77e67f10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f40198e18f4fda5b1aa9a8c77e67f10">TSC_IOGCSR_G2E</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga5f40198e18f4fda5b1aa9a8c77e67f10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa19847b92a1cf45e004f0567fe867f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fa19847b92a1cf45e004f0567fe867f">TSC_IOGCSR_G3E</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga2fa19847b92a1cf45e004f0567fe867f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga486b5c9d1448b68e82321c2a06679157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga486b5c9d1448b68e82321c2a06679157">TSC_IOGCSR_G4E</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga486b5c9d1448b68e82321c2a06679157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c0350f2951a8932f68644cc46e0768b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c0350f2951a8932f68644cc46e0768b">TSC_IOGCSR_G5E</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga6c0350f2951a8932f68644cc46e0768b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31fa42d25ae9646ec8a0d6a53023ffff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31fa42d25ae9646ec8a0d6a53023ffff">TSC_IOGCSR_G6E</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga31fa42d25ae9646ec8a0d6a53023ffff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15d928b53c999dd82c372e340e369402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15d928b53c999dd82c372e340e369402">TSC_IOGCSR_G7E</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:ga15d928b53c999dd82c372e340e369402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9736702559c92cf102b195cb85737431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9736702559c92cf102b195cb85737431">TSC_IOGCSR_G8E</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga9736702559c92cf102b195cb85737431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86fdc03c565bec02f1f5e32c5df65459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86fdc03c565bec02f1f5e32c5df65459">TSC_IOGCSR_G1S</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga86fdc03c565bec02f1f5e32c5df65459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaabb77752f29df4122ed3e7d146ecfbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaabb77752f29df4122ed3e7d146ecfbd">TSC_IOGCSR_G2S</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gaaabb77752f29df4122ed3e7d146ecfbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0efba4a5e486fb9085528cebfa27d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0efba4a5e486fb9085528cebfa27d93">TSC_IOGCSR_G3S</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gaa0efba4a5e486fb9085528cebfa27d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2430ab8b88a76cf62aced0c8bb1efd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2430ab8b88a76cf62aced0c8bb1efd9a">TSC_IOGCSR_G4S</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga2430ab8b88a76cf62aced0c8bb1efd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86780b4dc1a9d63b9bafb358ee0e87ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86780b4dc1a9d63b9bafb358ee0e87ed">TSC_IOGCSR_G5S</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga86780b4dc1a9d63b9bafb358ee0e87ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf71d10228aa7a2440394403cf31f5519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf71d10228aa7a2440394403cf31f5519">TSC_IOGCSR_G6S</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gaf71d10228aa7a2440394403cf31f5519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a59bde1aa432fbae77923c67cd9eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03a59bde1aa432fbae77923c67cd9eb2">TSC_IOGCSR_G7S</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga03a59bde1aa432fbae77923c67cd9eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2291afe0635f467c88e0b364304f159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2291afe0635f467c88e0b364304f159">TSC_IOGCSR_G8S</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gad2291afe0635f467c88e0b364304f159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38399b5dcfbab2a1766fd39be2f35b8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38399b5dcfbab2a1766fd39be2f35b8d">TSC_IOGXCR_CNT</a>&#160;&#160;&#160;((uint32_t)0x00003FFF)</td></tr>
<tr class="separator:ga38399b5dcfbab2a1766fd39be2f35b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb650676aaae4a5203f372d497d5947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga2bb650676aaae4a5203f372d497d5947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf035f3a6674183945975fdda9e5d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bf035f3a6674183945975fdda9e5d3a">USART_CR1_UESM</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga1bf035f3a6674183945975fdda9e5d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0d5d407a22264de847bc1b40a17aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gada0d5d407a22264de847bc1b40a17aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7f090b04fd78b755b43357ecaa9622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gade7f090b04fd78b755b43357ecaa9622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5221d09eebd12445a20f221bf98066f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga5221d09eebd12445a20f221bf98066f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91118f867adfdb2e805beea86666de04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga91118f867adfdb2e805beea86666de04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17130690a1ca95b972429eb64d4254e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaa17130690a1ca95b972429eb64d4254e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70422871d15f974b464365e7fe1877e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga70422871d15f974b464365e7fe1877e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27405d413b6d355ccdb076d52fef6875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga27405d413b6d355ccdb076d52fef6875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60f8fcf084f9a8514efafb617c70b074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga60f8fcf084f9a8514efafb617c70b074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad831dfc169fcf14b7284984dbecf322d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:gad831dfc169fcf14b7284984dbecf322d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf15ab248c1ff14e344bf95a494c3ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf15ab248c1ff14e344bf95a494c3ad8">USART_CR1_M0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gaaf15ab248c1ff14e344bf95a494c3ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ae32b0c22f90fa8295d2ed96c2fd54d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d">USART_CR1_MME</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga4ae32b0c22f90fa8295d2ed96c2fd54d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6e25c121fc78142f8866809bc98aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac6e25c121fc78142f8866809bc98aaa">USART_CR1_CMIE</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gaac6e25c121fc78142f8866809bc98aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d95af966e08146e1172c4b828bda38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2d95af966e08146e1172c4b828bda38">USART_CR1_DEDT</a>&#160;&#160;&#160;((uint32_t)0x001F0000)</td></tr>
<tr class="separator:gab2d95af966e08146e1172c4b828bda38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b664114104da4e943d96b59ba37142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01b664114104da4e943d96b59ba37142">USART_CR1_DEDT_0</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:ga01b664114104da4e943d96b59ba37142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9691b8bc3d8dcc892379bf7d920b6396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9691b8bc3d8dcc892379bf7d920b6396">USART_CR1_DEDT_1</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga9691b8bc3d8dcc892379bf7d920b6396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeafaf7f6ddcceffd20558f162dd9c8e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeafaf7f6ddcceffd20558f162dd9c8e1">USART_CR1_DEDT_2</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:gaeafaf7f6ddcceffd20558f162dd9c8e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe2670a86aa9a616ff375b6930ffa70b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe2670a86aa9a616ff375b6930ffa70b">USART_CR1_DEDT_3</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:gafe2670a86aa9a616ff375b6930ffa70b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa005f970098bde194883b57529b0d306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa005f970098bde194883b57529b0d306">USART_CR1_DEDT_4</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gaa005f970098bde194883b57529b0d306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bdc2e80e4545996ecb5901915d13e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bdc2e80e4545996ecb5901915d13e28">USART_CR1_DEAT</a>&#160;&#160;&#160;((uint32_t)0x03E00000)</td></tr>
<tr class="separator:ga6bdc2e80e4545996ecb5901915d13e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c5a5427a9d6f31a4dff944079379c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3c5a5427a9d6f31a4dff944079379c3">USART_CR1_DEAT_0</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gab3c5a5427a9d6f31a4dff944079379c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915c67729309721386a3211e7ef9c097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga915c67729309721386a3211e7ef9c097">USART_CR1_DEAT_1</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga915c67729309721386a3211e7ef9c097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37334305484b5177eb2b0c0fbd38f333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37334305484b5177eb2b0c0fbd38f333">USART_CR1_DEAT_2</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:ga37334305484b5177eb2b0c0fbd38f333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad9044f6093b026dae8651416935dd2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad9044f6093b026dae8651416935dd2a">USART_CR1_DEAT_3</a>&#160;&#160;&#160;((uint32_t)0x01000000)</td></tr>
<tr class="separator:gaad9044f6093b026dae8651416935dd2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21679d47bc5412b3ff3821da03d3695e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21679d47bc5412b3ff3821da03d3695e">USART_CR1_DEAT_4</a>&#160;&#160;&#160;((uint32_t)0x02000000)</td></tr>
<tr class="separator:ga21679d47bc5412b3ff3821da03d3695e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfe55005a97f8ea7ca8e630e6c08912d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfe55005a97f8ea7ca8e630e6c08912d">USART_CR1_RTOIE</a>&#160;&#160;&#160;((uint32_t)0x04000000)</td></tr>
<tr class="separator:gabfe55005a97f8ea7ca8e630e6c08912d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae527749fded038f642974711b1d53ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae527749fded038f642974711b1d53ba3">USART_CR1_EOBIE</a>&#160;&#160;&#160;((uint32_t)0x08000000)</td></tr>
<tr class="separator:gae527749fded038f642974711b1d53ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d8588feb26d8b36054a060d6b691823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d8588feb26d8b36054a060d6b691823">USART_CR2_ADDM7</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga2d8588feb26d8b36054a060d6b691823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9bc41700717fd93548e0e95b6072ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga7f9bc41700717fd93548e0e95b6072ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02ef5d22553f028ea48e5d9f08192b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaa02ef5d22553f028ea48e5d9f08192b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a62e93ae7864e89622bdd92508b615e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga4a62e93ae7864e89622bdd92508b615e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga362976ce813e58310399d113d2cf09cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga362976ce813e58310399d113d2cf09cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a396cde02ffa0c4d3fd9817b6af853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga42a396cde02ffa0c4d3fd9817b6af853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf993e483318ebcecffd18649de766dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a>&#160;&#160;&#160;((uint32_t)0x00003000)</td></tr>
<tr class="separator:gaf993e483318ebcecffd18649de766dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6ee01c6e5325b378b2209ef20d0a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">USART_CR2_STOP_0</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:gaee6ee01c6e5325b378b2209ef20d0a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b24d14f0e5d1c76c878b08aad44d02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">USART_CR2_STOP_1</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:ga2b24d14f0e5d1c76c878b08aad44d02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8931efa62c29d92f5c0ec5a05f907ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gac8931efa62c29d92f5c0ec5a05f907ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aecba5721df1c1adb6d0264625accad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aecba5721df1c1adb6d0264625accad">USART_CR2_SWAP</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga4aecba5721df1c1adb6d0264625accad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafff10115e1adb07c00f42627cedf01e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafff10115e1adb07c00f42627cedf01e5">USART_CR2_RXINV</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gafff10115e1adb07c00f42627cedf01e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc2ad93cdc6d8f138f455a2fb671a211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc2ad93cdc6d8f138f455a2fb671a211">USART_CR2_TXINV</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gadc2ad93cdc6d8f138f455a2fb671a211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f743bbd3df209bd1d434b17e08a78fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f743bbd3df209bd1d434b17e08a78fe">USART_CR2_DATAINV</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga8f743bbd3df209bd1d434b17e08a78fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7342ab16574cebf157aa885a79986812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7342ab16574cebf157aa885a79986812">USART_CR2_MSBFIRST</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga7342ab16574cebf157aa885a79986812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa290a89959d43fecf43f89d66123a0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa290a89959d43fecf43f89d66123a0a">USART_CR2_ABREN</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gaaa290a89959d43fecf43f89d66123a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0a61926b32b1bbe136944c4133d2be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b0a61926b32b1bbe136944c4133d2be">USART_CR2_ABRMODE</a>&#160;&#160;&#160;((uint32_t)0x00600000)</td></tr>
<tr class="separator:ga7b0a61926b32b1bbe136944c4133d2be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a9e3740bd087f5170c58b85bc4e689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74a9e3740bd087f5170c58b85bc4e689">USART_CR2_ABRMODE_0</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga74a9e3740bd087f5170c58b85bc4e689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac439d0281ee2e6f20261076a50314cff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac439d0281ee2e6f20261076a50314cff">USART_CR2_ABRMODE_1</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gac439d0281ee2e6f20261076a50314cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab89524eda63950f55bc47208a66b7dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab89524eda63950f55bc47208a66b7dca">USART_CR2_RTOEN</a>&#160;&#160;&#160;((uint32_t)0x00800000)</td></tr>
<tr class="separator:gab89524eda63950f55bc47208a66b7dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee77fac25142271ad56d49685e518b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga3ee77fac25142271ad56d49685e518b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaed1a39c551b1641128f81893ff558d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaaed1a39c551b1641128f81893ff558d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c66373bfbae7724c836ac63b8411dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga31c66373bfbae7724c836ac63b8411dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22af8d399f1adda62e31186f0309af80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">USART_CR3_IRLP</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga22af8d399f1adda62e31186f0309af80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71129810fab0b46d91161a39e3f8d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gac71129810fab0b46d91161a39e3f8d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9180b9249a26988f71d4bb2b0c3eec27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga9180b9249a26988f71d4bb2b0c3eec27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff130f15493c765353ec2fd605667c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaff130f15493c765353ec2fd605667c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb515d3814d448f84e2c98bf44f3993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:ga5bb515d3814d448f84e2c98bf44f3993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5d6fcd84a4728cda578a0339b4cac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:ga7c5d6fcd84a4728cda578a0339b4cac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa125f026b1ca2d76eab48b191baed265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:gaa125f026b1ca2d76eab48b191baed265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636d5ec2e9556949fc68d13ad45a1e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga636d5ec2e9556949fc68d13ad45a1e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a96fb1a7beab602cbc8cb0393593826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga9a96fb1a7beab602cbc8cb0393593826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33d63c7953788124179cd18a8890a91a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33d63c7953788124179cd18a8890a91a">USART_CR3_OVRDIS</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga33d63c7953788124179cd18a8890a91a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f1b53b09336e82958755747853a753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1f1b53b09336e82958755747853a753">USART_CR3_DDRE</a>&#160;&#160;&#160;((uint32_t)0x00002000)</td></tr>
<tr class="separator:gae1f1b53b09336e82958755747853a753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd65f9fd10ee8e99db1118828deb0441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd65f9fd10ee8e99db1118828deb0441">USART_CR3_DEM</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gacd65f9fd10ee8e99db1118828deb0441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2000c42015289291da1c58fe27800d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2000c42015289291da1c58fe27800d64">USART_CR3_DEP</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:ga2000c42015289291da1c58fe27800d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac63401e737dd8c4ac061a67e092fbece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac63401e737dd8c4ac061a67e092fbece">USART_CR3_SCARCNT</a>&#160;&#160;&#160;((uint32_t)0x000E0000)</td></tr>
<tr class="separator:gac63401e737dd8c4ac061a67e092fbece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab41fee0ce74f648c1da1bdf5afb0f88e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab41fee0ce74f648c1da1bdf5afb0f88e">USART_CR3_SCARCNT_0</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:gab41fee0ce74f648c1da1bdf5afb0f88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga236904fec78373f4fa02948bbf1db56a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga236904fec78373f4fa02948bbf1db56a">USART_CR3_SCARCNT_1</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga236904fec78373f4fa02948bbf1db56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81fd59d184128d73b8b82d249614cb27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81fd59d184128d73b8b82d249614cb27">USART_CR3_SCARCNT_2</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga81fd59d184128d73b8b82d249614cb27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d102b464f15cbe18b0d83b61150293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76d102b464f15cbe18b0d83b61150293">USART_CR3_WUS</a>&#160;&#160;&#160;((uint32_t)0x00300000)</td></tr>
<tr class="separator:ga76d102b464f15cbe18b0d83b61150293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37cfcb3873910e786d2ead7e7d4fb6bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37cfcb3873910e786d2ead7e7d4fb6bf">USART_CR3_WUS_0</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga37cfcb3873910e786d2ead7e7d4fb6bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3187bcba3c2e213f8a0523aa02837b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3187bcba3c2e213f8a0523aa02837b32">USART_CR3_WUS_1</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:ga3187bcba3c2e213f8a0523aa02837b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8006ca5d160f9805977f2c77f146a75c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8006ca5d160f9805977f2c77f146a75c">USART_CR3_WUFIE</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:ga8006ca5d160f9805977f2c77f146a75c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7dd57632bcc0f7f3b635da39b4be3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d7dd57632bcc0f7f3b635da39b4be3e">USART_BRR_DIV_FRACTION</a>&#160;&#160;&#160;((uint32_t)0x0000000F)</td></tr>
<tr class="separator:ga2d7dd57632bcc0f7f3b635da39b4be3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2">USART_BRR_DIV_MANTISSA</a>&#160;&#160;&#160;((uint32_t)0x0000FFF0)</td></tr>
<tr class="separator:gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b423f0f4baf7d510ea70477e5c9203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</a>&#160;&#160;&#160;((uint32_t)0x000000FF)</td></tr>
<tr class="separator:gaa0b423f0f4baf7d510ea70477e5c9203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e927fad0bfa430f54007e158e01f43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">USART_GTPR_GT</a>&#160;&#160;&#160;((uint32_t)0x0000FF00)</td></tr>
<tr class="separator:ga8e927fad0bfa430f54007e158e01f43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f6cdc5aefbbb5959a978588c1a6047e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f6cdc5aefbbb5959a978588c1a6047e">USART_RTOR_RTO</a>&#160;&#160;&#160;((uint32_t)0x00FFFFFF)</td></tr>
<tr class="separator:ga5f6cdc5aefbbb5959a978588c1a6047e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f65309076ce671d0efac5265eb276d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14f65309076ce671d0efac5265eb276d">USART_RTOR_BLEN</a>&#160;&#160;&#160;((uint32_t)0xFF000000)</td></tr>
<tr class="separator:ga14f65309076ce671d0efac5265eb276d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad261e1474dfb5329b5520e22790b026b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad261e1474dfb5329b5520e22790b026b">USART_RQR_ABRRQ</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gad261e1474dfb5329b5520e22790b026b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d1a36c6b492c425b4e5cc94d983ecf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d1a36c6b492c425b4e5cc94d983ecf1">USART_RQR_SBKRQ</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga2d1a36c6b492c425b4e5cc94d983ecf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aae0f4fb0a74822ce212ea7d9b8463a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2aae0f4fb0a74822ce212ea7d9b8463a">USART_RQR_MMRQ</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga2aae0f4fb0a74822ce212ea7d9b8463a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b148ee7c697bbcf836648063613612a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b148ee7c697bbcf836648063613612a">USART_RQR_RXFRQ</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga7b148ee7c697bbcf836648063613612a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa40d2e52b5955b30c9399eb3dec769e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa40d2e52b5955b30c9399eb3dec769e8">USART_RQR_TXFRQ</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gaa40d2e52b5955b30c9399eb3dec769e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10e69d231b67d698ab59db3d338baa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa10e69d231b67d698ab59db3d338baa6">USART_ISR_PE</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gaa10e69d231b67d698ab59db3d338baa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27cc4dfb6d5e817a69c80471b87deb4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27cc4dfb6d5e817a69c80471b87deb4b">USART_ISR_FE</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga27cc4dfb6d5e817a69c80471b87deb4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c7d19477a091689f50bd0ef5b6a3d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09c7d19477a091689f50bd0ef5b6a3d8">USART_ISR_NE</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga09c7d19477a091689f50bd0ef5b6a3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e5b4a08e3655bed8ec3022947cfc542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e5b4a08e3655bed8ec3022947cfc542">USART_ISR_ORE</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga9e5b4a08e3655bed8ec3022947cfc542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee745b19e0a6073280d234fdc96e627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacee745b19e0a6073280d234fdc96e627">USART_ISR_IDLE</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:gacee745b19e0a6073280d234fdc96e627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39da7549976e5a5c91deff40e6044f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39da7549976e5a5c91deff40e6044f03">USART_ISR_RXNE</a>&#160;&#160;&#160;((uint32_t)0x00000020)</td></tr>
<tr class="separator:ga39da7549976e5a5c91deff40e6044f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa41e8667b30453a6b966aded9f5e8cbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa41e8667b30453a6b966aded9f5e8cbb">USART_ISR_TC</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gaa41e8667b30453a6b966aded9f5e8cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab59be9f02a6e304a82da3e298c6a72ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab59be9f02a6e304a82da3e298c6a72ab">USART_ISR_TXE</a>&#160;&#160;&#160;((uint32_t)0x00000080)</td></tr>
<tr class="separator:gab59be9f02a6e304a82da3e298c6a72ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf00a820cca1d3bb31f9f4f602f070c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf00a820cca1d3bb31f9f4f602f070c44">USART_ISR_LBDF</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaf00a820cca1d3bb31f9f4f602f070c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fb259765d41183dc3c5fd36831358d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fb259765d41183dc3c5fd36831358d1">USART_ISR_CTSIF</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga9fb259765d41183dc3c5fd36831358d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89131b07184422c83fda07ca20d4ce4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89131b07184422c83fda07ca20d4ce4c">USART_ISR_CTS</a>&#160;&#160;&#160;((uint32_t)0x00000400)</td></tr>
<tr class="separator:ga89131b07184422c83fda07ca20d4ce4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f8a368294fb6a5c47de1193484f3b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09f8a368294fb6a5c47de1193484f3b8">USART_ISR_RTOF</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga09f8a368294fb6a5c47de1193484f3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ba49f7fad9ab499c6f2a1a1780c904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32ba49f7fad9ab499c6f2a1a1780c904">USART_ISR_EOBF</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga32ba49f7fad9ab499c6f2a1a1780c904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae762a0bed3b7ecde26377eccd40d1e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae762a0bed3b7ecde26377eccd40d1e10">USART_ISR_ABRE</a>&#160;&#160;&#160;((uint32_t)0x00004000)</td></tr>
<tr class="separator:gae762a0bed3b7ecde26377eccd40d1e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbbfac6c1ba908d265572184b02daed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbbfac6c1ba908d265572184b02daed2">USART_ISR_ABRF</a>&#160;&#160;&#160;((uint32_t)0x00008000)</td></tr>
<tr class="separator:gafbbfac6c1ba908d265572184b02daed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb7fb858e7f0dec99740570ecfb922cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb7fb858e7f0dec99740570ecfb922cc">USART_ISR_BUSY</a>&#160;&#160;&#160;((uint32_t)0x00010000)</td></tr>
<tr class="separator:gafb7fb858e7f0dec99740570ecfb922cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8199e4dab14311318c87b77ef758c2f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8199e4dab14311318c87b77ef758c2f9">USART_ISR_CMF</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga8199e4dab14311318c87b77ef758c2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74aecf8406973a8fd5c02615d8a7b2d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74aecf8406973a8fd5c02615d8a7b2d1">USART_ISR_SBKF</a>&#160;&#160;&#160;((uint32_t)0x00040000)</td></tr>
<tr class="separator:ga74aecf8406973a8fd5c02615d8a7b2d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df19201dd47f3bd43954621c88ef4a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0df19201dd47f3bd43954621c88ef4a3">USART_ISR_RWU</a>&#160;&#160;&#160;((uint32_t)0x00080000)</td></tr>
<tr class="separator:ga0df19201dd47f3bd43954621c88ef4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ea420fd72b3f22e3ae5c22242c6b72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8ea420fd72b3f22e3ae5c22242c6b72">USART_ISR_WUF</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:gad8ea420fd72b3f22e3ae5c22242c6b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1433ae77d20ec6da645117cde536f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1433ae77d20ec6da645117cde536f81">USART_ISR_TEACK</a>&#160;&#160;&#160;((uint32_t)0x00200000)</td></tr>
<tr class="separator:gaf1433ae77d20ec6da645117cde536f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa513c61dd111de0945d8dd0778e70ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa513c61dd111de0945d8dd0778e70ad5">USART_ISR_REACK</a>&#160;&#160;&#160;((uint32_t)0x00400000)</td></tr>
<tr class="separator:gaa513c61dd111de0945d8dd0778e70ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404185136eb68f679e82e0187d66e411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga404185136eb68f679e82e0187d66e411">USART_ICR_PECF</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga404185136eb68f679e82e0187d66e411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8400b4500c41800e5f18fc7291a64c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8400b4500c41800e5f18fc7291a64c9f">USART_ICR_FECF</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:ga8400b4500c41800e5f18fc7291a64c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad50b0d2460df1cbddd9576c2f4637312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad50b0d2460df1cbddd9576c2f4637312">USART_ICR_NCF</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gad50b0d2460df1cbddd9576c2f4637312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga375f76b0670ffeb5d2691592d9e7c422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga375f76b0670ffeb5d2691592d9e7c422">USART_ICR_ORECF</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga375f76b0670ffeb5d2691592d9e7c422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d4d7675c0d36ce4347c3509d27c0760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d4d7675c0d36ce4347c3509d27c0760">USART_ICR_IDLECF</a>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga9d4d7675c0d36ce4347c3509d27c0760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf92ea54425a962dde662b10b61d0250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf92ea54425a962dde662b10b61d0250">USART_ICR_TCCF</a>&#160;&#160;&#160;((uint32_t)0x00000040)</td></tr>
<tr class="separator:gacf92ea54425a962dde662b10b61d0250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7d1bc407d9e4168d7059043fe8e50f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae7d1bc407d9e4168d7059043fe8e50f">USART_ICR_LBDCF</a>&#160;&#160;&#160;((uint32_t)0x00000100)</td></tr>
<tr class="separator:gaae7d1bc407d9e4168d7059043fe8e50f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a630d4a5e4ce10ad6fdb9da47126f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a630d4a5e4ce10ad6fdb9da47126f4f">USART_ICR_CTSCF</a>&#160;&#160;&#160;((uint32_t)0x00000200)</td></tr>
<tr class="separator:ga8a630d4a5e4ce10ad6fdb9da47126f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d2a589246fecc7a05607c22ea7e7ee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d2a589246fecc7a05607c22ea7e7ee3">USART_ICR_RTOCF</a>&#160;&#160;&#160;((uint32_t)0x00000800)</td></tr>
<tr class="separator:ga3d2a589246fecc7a05607c22ea7e7ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42bb71b7141c9fe56a06377a0071b616"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42bb71b7141c9fe56a06377a0071b616">USART_ICR_EOBCF</a>&#160;&#160;&#160;((uint32_t)0x00001000)</td></tr>
<tr class="separator:ga42bb71b7141c9fe56a06377a0071b616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5478360c2639166c4d645b64cbf371be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5478360c2639166c4d645b64cbf371be">USART_ICR_CMCF</a>&#160;&#160;&#160;((uint32_t)0x00020000)</td></tr>
<tr class="separator:ga5478360c2639166c4d645b64cbf371be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0526db5696016ae784e46b80027044fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0526db5696016ae784e46b80027044fa">USART_ICR_WUCF</a>&#160;&#160;&#160;((uint32_t)0x00100000)</td></tr>
<tr class="separator:ga0526db5696016ae784e46b80027044fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec1e63e26cd15479d01a5f13991e1184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec1e63e26cd15479d01a5f13991e1184">USART_RDR_RDR</a>&#160;&#160;&#160;((uint16_t)0x01FF)</td></tr>
<tr class="separator:gaec1e63e26cd15479d01a5f13991e1184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab55732f51dc738c19c3d5b6d6d9d081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab55732f51dc738c19c3d5b6d6d9d081">USART_TDR_TDR</a>&#160;&#160;&#160;((uint16_t)0x01FF)</td></tr>
<tr class="separator:gaab55732f51dc738c19c3d5b6d6d9d081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga400774feb33ed7544d57d6a0a76e0f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70">WWDG_CR_T</a>&#160;&#160;&#160;((uint32_t)0x7F)</td></tr>
<tr class="separator:ga400774feb33ed7544d57d6a0a76e0f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d510237467b8e10ca1001574671ad8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d510237467b8e10ca1001574671ad8e">WWDG_CR_T0</a>&#160;&#160;&#160;((uint32_t)0x01)</td></tr>
<tr class="separator:ga4d510237467b8e10ca1001574671ad8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed4b5d3f4d2e0540058fd2253a8feb95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed4b5d3f4d2e0540058fd2253a8feb95">WWDG_CR_T1</a>&#160;&#160;&#160;((uint32_t)0x02)</td></tr>
<tr class="separator:gaed4b5d3f4d2e0540058fd2253a8feb95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e9559da387f10bac2dc8ab0d4f6e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c">WWDG_CR_T2</a>&#160;&#160;&#160;((uint32_t)0x04)</td></tr>
<tr class="separator:gaa4e9559da387f10bac2dc8ab0d4f6e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e344f4a12c60e57cb643511379b261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1e344f4a12c60e57cb643511379b261">WWDG_CR_T3</a>&#160;&#160;&#160;((uint32_t)0x08)</td></tr>
<tr class="separator:gab1e344f4a12c60e57cb643511379b261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1f89d17eb4b3bb1b67c2b0185061e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1f89d17eb4b3bb1b67c2b0185061e45">WWDG_CR_T4</a>&#160;&#160;&#160;((uint32_t)0x10)</td></tr>
<tr class="separator:gaf1f89d17eb4b3bb1b67c2b0185061e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc9870e0e3a5c171b9c1db817afcf0ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc9870e0e3a5c171b9c1db817afcf0ee">WWDG_CR_T5</a>&#160;&#160;&#160;((uint32_t)0x20)</td></tr>
<tr class="separator:gadc9870e0e3a5c171b9c1db817afcf0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a493575c9a7c6006a3af9d13399268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3a493575c9a7c6006a3af9d13399268">WWDG_CR_T6</a>&#160;&#160;&#160;((uint32_t)0x40)</td></tr>
<tr class="separator:gab3a493575c9a7c6006a3af9d13399268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab647e9997b8b8e67de72af1aaea3f52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f">WWDG_CR_WDGA</a>&#160;&#160;&#160;((uint32_t)0x80)</td></tr>
<tr class="separator:gab647e9997b8b8e67de72af1aaea3f52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfbb9991bd6a3699399ca569c71fe8c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9">WWDG_CFR_W</a>&#160;&#160;&#160;((uint32_t)0x007F)</td></tr>
<tr class="separator:gabfbb9991bd6a3699399ca569c71fe8c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37e08098d003f44eb8770a9d9bd40d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae37e08098d003f44eb8770a9d9bd40d0">WWDG_CFR_W0</a>&#160;&#160;&#160;((uint32_t)0x0001)</td></tr>
<tr class="separator:gae37e08098d003f44eb8770a9d9bd40d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698b68239773862647ef5f9d963b80c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga698b68239773862647ef5f9d963b80c4">WWDG_CFR_W1</a>&#160;&#160;&#160;((uint32_t)0x0002)</td></tr>
<tr class="separator:ga698b68239773862647ef5f9d963b80c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166845425e89d01552bac0baeec686d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166845425e89d01552bac0baeec686d9">WWDG_CFR_W2</a>&#160;&#160;&#160;((uint32_t)0x0004)</td></tr>
<tr class="separator:ga166845425e89d01552bac0baeec686d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga344253edc9710aa6db6047b76cce723b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga344253edc9710aa6db6047b76cce723b">WWDG_CFR_W3</a>&#160;&#160;&#160;((uint32_t)0x0008)</td></tr>
<tr class="separator:ga344253edc9710aa6db6047b76cce723b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec3a0817a2dcde78414d02c0cb5d201d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec3a0817a2dcde78414d02c0cb5d201d">WWDG_CFR_W4</a>&#160;&#160;&#160;((uint32_t)0x0010)</td></tr>
<tr class="separator:gaec3a0817a2dcde78414d02c0cb5d201d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8032c21626b10fcf5cd8ad36bc051663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8032c21626b10fcf5cd8ad36bc051663">WWDG_CFR_W5</a>&#160;&#160;&#160;((uint32_t)0x0020)</td></tr>
<tr class="separator:ga8032c21626b10fcf5cd8ad36bc051663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga106cdb96da03ce192628f54cefcbec2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga106cdb96da03ce192628f54cefcbec2f">WWDG_CFR_W6</a>&#160;&#160;&#160;((uint32_t)0x0040)</td></tr>
<tr class="separator:ga106cdb96da03ce192628f54cefcbec2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067b1d8238f1d5613481aba71a946638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638">WWDG_CFR_WDGTB</a>&#160;&#160;&#160;((uint32_t)0x0180)</td></tr>
<tr class="separator:ga067b1d8238f1d5613481aba71a946638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4858525604534e493b8a09e0b04ace61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4858525604534e493b8a09e0b04ace61">WWDG_CFR_WDGTB0</a>&#160;&#160;&#160;((uint32_t)0x0080)</td></tr>
<tr class="separator:ga4858525604534e493b8a09e0b04ace61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d53e6fa74c43522ebacd6dd6f450d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d53e6fa74c43522ebacd6dd6f450d33">WWDG_CFR_WDGTB1</a>&#160;&#160;&#160;((uint32_t)0x0100)</td></tr>
<tr class="separator:ga9d53e6fa74c43522ebacd6dd6f450d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931941dc5d795502371ac5dd8fbac1e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9">WWDG_CFR_EWI</a>&#160;&#160;&#160;((uint32_t)0x0200)</td></tr>
<tr class="separator:ga931941dc5d795502371ac5dd8fbac1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69">WWDG_SR_EWIF</a>&#160;&#160;&#160;((uint32_t)0x01)</td></tr>
<tr class="separator:ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2204b62b378bcf08b3b9006c184c7c23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga2204b62b378bcf08b3b9006c184c7c23">IS_ADC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="separator:ga2204b62b378bcf08b3b9006c184c7c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8a5831c786b6b265531b890a194cbe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gad8a5831c786b6b265531b890a194cbe2">IS_ADC_COMMON_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a>)</td></tr>
<tr class="separator:gad8a5831c786b6b265531b890a194cbe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa161742156617f25fb34aec6354427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaefa161742156617f25fb34aec6354427">IS_COMP_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaefa161742156617f25fb34aec6354427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2340c4592a47c171624fc99e43e4da5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaf2340c4592a47c171624fc99e43e4da5">IS_COMP_DAC1SWITCH_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a>)</td></tr>
<tr class="separator:gaf2340c4592a47c171624fc99e43e4da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7f78e841f84bf7ec834748ca685fbc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gab7f78e841f84bf7ec834748ca685fbc0">IS_COMP_WINDOWMODE_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga6985fa7e9bb3c2edf15b29b7af210a2b">COMP2</a>)</td></tr>
<tr class="separator:gab7f78e841f84bf7ec834748ca685fbc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10cad35fdea5ffcb9f17973ce98c7dee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga10cad35fdea5ffcb9f17973ce98c7dee">IS_CEC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga7d03f4d873d59ff8bc76b6c9b576f3e3">CEC</a>)</td></tr>
<tr class="separator:ga10cad35fdea5ffcb9f17973ce98c7dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa514941a7f02f65eb27450c05e4e8dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaa514941a7f02f65eb27450c05e4e8dd1">IS_CRC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a>)</td></tr>
<tr class="separator:gaa514941a7f02f65eb27450c05e4e8dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94426b97cc5f1644d67f291cbcdba6d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga94426b97cc5f1644d67f291cbcdba6d8">IS_DAC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">DAC</a>)</td></tr>
<tr class="separator:ga94426b97cc5f1644d67f291cbcdba6d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40beb02b397c5f47e22a83fc28034afe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga40beb02b397c5f47e22a83fc28034afe">IS_DMA_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga40beb02b397c5f47e22a83fc28034afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga783626dd2431afebea836a102e318957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga783626dd2431afebea836a102e318957">IS_GPIO_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga783626dd2431afebea836a102e318957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d2e0c4bb80b983730a3a5d98d56f535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga9d2e0c4bb80b983730a3a5d98d56f535">IS_GPIO_AF_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga9d2e0c4bb80b983730a3a5d98d56f535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84537785f7bf8425db6e392187ea2e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaa84537785f7bf8425db6e392187ea2e6">IS_GPIO_LOCK_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaa84537785f7bf8425db6e392187ea2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf0149a4e8c41a6814c13613c38a6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gacdf0149a4e8c41a6814c13613c38a6b2">IS_I2C_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gacdf0149a4e8c41a6814c13613c38a6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b35685911e3c7a38ee89e5cdc5a82fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga0b35685911e3c7a38ee89e5cdc5a82fa">IS_I2S_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga0b35685911e3c7a38ee89e5cdc5a82fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9ec4c52f0572ee67d043e006f1d5e39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gad9ec4c52f0572ee67d043e006f1d5e39">IS_IWDG_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group__cpu__specific___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7">IWDG</a>)</td></tr>
<tr class="separator:gad9ec4c52f0572ee67d043e006f1d5e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4230e8bd4d88adc4250f041d67375ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gab4230e8bd4d88adc4250f041d67375ce">IS_RTC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>)</td></tr>
<tr class="separator:gab4230e8bd4d88adc4250f041d67375ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf492fcfe71eab8d1dadf4d837b840af6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaf492fcfe71eab8d1dadf4d837b840af6">IS_SMBUS_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group__cpu__specific___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>)</td></tr>
<tr class="separator:gaf492fcfe71eab8d1dadf4d837b840af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c7619a86c03df3ebeb4bd8aaef982c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga59c7619a86c03df3ebeb4bd8aaef982c">IS_SPI_ALL_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga59c7619a86c03df3ebeb4bd8aaef982c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba506eb03409b21388d7c5a6401a4f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaba506eb03409b21388d7c5a6401a4f98">IS_TIM_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaba506eb03409b21388d7c5a6401a4f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c02efc77b1bfb640d7f6593f58ad464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga0c02efc77b1bfb640d7f6593f58ad464">IS_TIM_CC1_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga0c02efc77b1bfb640d7f6593f58ad464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ef84d278cf917c7e420b94687b39c7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga6ef84d278cf917c7e420b94687b39c7c">IS_TIM_CC2_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga6ef84d278cf917c7e420b94687b39c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c37cb8f925fd43622cce7a4c00fd95e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga0c37cb8f925fd43622cce7a4c00fd95e">IS_TIM_CC3_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga0c37cb8f925fd43622cce7a4c00fd95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae72b7182a73d81c33196265b31091c07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gae72b7182a73d81c33196265b31091c07">IS_TIM_CC4_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gae72b7182a73d81c33196265b31091c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca20886f56bf7611ad511433b9caade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga0ca20886f56bf7611ad511433b9caade">IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga0ca20886f56bf7611ad511433b9caade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7beb8f84094e6a1567d10177cc4fdae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga7beb8f84094e6a1567d10177cc4fdae9">IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga7beb8f84094e6a1567d10177cc4fdae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd23fd1f9f73dc249b16c89131a671c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gacbd23fd1f9f73dc249b16c89131a671c">IS_TIM_CLOCKSOURCE_TIX_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gacbd23fd1f9f73dc249b16c89131a671c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57882c3c75fddf0ccf0c6ecf99b3d3df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga57882c3c75fddf0ccf0c6ecf99b3d3df">IS_TIM_CLOCKSOURCE_ITRX_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga57882c3c75fddf0ccf0c6ecf99b3d3df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf2abf939c55a4c8284c184735accdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga7bf2abf939c55a4c8284c184735accdc">IS_TIM_OCXREF_CLEAR_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga7bf2abf939c55a4c8284c184735accdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb14170c4996e004849647d8cb626402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gacb14170c4996e004849647d8cb626402">IS_TIM_ENCODER_INTERFACE_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gacb14170c4996e004849647d8cb626402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdcc047699e2d83c9d2b3a3f8375dff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gacdcc047699e2d83c9d2b3a3f8375dff4">IS_TIM_HALL_INTERFACE_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;(((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>))</td></tr>
<tr class="separator:gacdcc047699e2d83c9d2b3a3f8375dff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e06388143bb7bb111c78a3686dd753a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga6e06388143bb7bb111c78a3686dd753a">IS_TIM_XOR_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga6e06388143bb7bb111c78a3686dd753a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98104b1522d066b0c20205ca179d0eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga98104b1522d066b0c20205ca179d0eba">IS_TIM_MASTER_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga98104b1522d066b0c20205ca179d0eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ba7d4187dba8dfb4ffd610312e8af14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga3ba7d4187dba8dfb4ffd610312e8af14">IS_TIM_SLAVE_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga3ba7d4187dba8dfb4ffd610312e8af14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41867bf288927ff8ff10a85e67a591b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gac41867bf288927ff8ff10a85e67a591b">IS_TIM_32B_COUNTER_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>)</td></tr>
<tr class="separator:gac41867bf288927ff8ff10a85e67a591b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed43d4e9823446a1b9d43afc452f42e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga1ed43d4e9823446a1b9d43afc452f42e">IS_TIM_DMABURST_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga1ed43d4e9823446a1b9d43afc452f42e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b8d9ca22720c9034753c604d83500d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga68b8d9ca22720c9034753c604d83500d">IS_TIM_BREAK_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga68b8d9ca22720c9034753c604d83500d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6517a51ea79512a42bc53c718a77f18e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga6517a51ea79512a42bc53c718a77f18e">IS_TIM_CCX_INSTANCE</a>(INSTANCE,  <a class="el" href="tests_2driver__servo_2main_8c.html#ace6a11e892466500d47d1f45f042bc53">CHANNEL</a>)</td></tr>
<tr class="separator:ga6517a51ea79512a42bc53c718a77f18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7181cfd1649c4e65e24b7c863e94a54f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga7181cfd1649c4e65e24b7c863e94a54f">IS_TIM_CCXN_INSTANCE</a>(INSTANCE,  <a class="el" href="tests_2driver__servo_2main_8c.html#ace6a11e892466500d47d1f45f042bc53">CHANNEL</a>)</td></tr>
<tr class="separator:ga7181cfd1649c4e65e24b7c863e94a54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0e3e7e7a18fd8eb81734b2baf9e3be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaac0e3e7e7a18fd8eb81734b2baf9e3be">IS_TIM_COUNTER_MODE_SELECT_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaac0e3e7e7a18fd8eb81734b2baf9e3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b470612fd4c4e29fb985247056b1e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga3b470612fd4c4e29fb985247056b1e07">IS_TIM_REPETITION_COUNTER_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga3b470612fd4c4e29fb985247056b1e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54b9f42e8ab07c41abe7d96d13d698a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gac54b9f42e8ab07c41abe7d96d13d698a">IS_TIM_CLOCK_DIVISION_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gac54b9f42e8ab07c41abe7d96d13d698a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51d77b3bcc12a3a5c308d727b561371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gad51d77b3bcc12a3a5c308d727b561371">IS_TIM_DMA_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gad51d77b3bcc12a3a5c308d727b561371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad80a186286ce3daa92249a8d52111aaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gad80a186286ce3daa92249a8d52111aaf">IS_TIM_DMA_CC_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gad80a186286ce3daa92249a8d52111aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f61206c3c8b20784f9d237dce300afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga5f61206c3c8b20784f9d237dce300afd">IS_TIM_COMMUTATION_EVENT_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga5f61206c3c8b20784f9d237dce300afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb03cf116b07bfe1bd527f8ab61a7f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga6bb03cf116b07bfe1bd527f8ab61a7f9">IS_TIM_REMAP_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga2dd30f46fad69dd73e1d8941a43daffe">TIM14</a>)</td></tr>
<tr class="separator:ga6bb03cf116b07bfe1bd527f8ab61a7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf29af2609f6b7748104a965262e95475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaf29af2609f6b7748104a965262e95475">IS_TSC_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group___peripheral__declaration.html#ga42ba4ed22c45ffcf7f1c3ede1c761894">TSC</a>)</td></tr>
<tr class="separator:gaf29af2609f6b7748104a965262e95475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ae6698dc54d8441fce553a65bf5429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga98ae6698dc54d8441fce553a65bf5429">IS_IRDA_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>)</td></tr>
<tr class="separator:ga98ae6698dc54d8441fce553a65bf5429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2734c105403831749ccb34eeb058988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gab2734c105403831749ccb34eeb058988">IS_SMARTCARD_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>)</td></tr>
<tr class="separator:gab2734c105403831749ccb34eeb058988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbce654f84a7c994817453695ac91cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gafbce654f84a7c994817453695ac91cbe">IS_USART_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gafbce654f84a7c994817453695ac91cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4130cef42f8cada5a91c38b85f76939e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga4130cef42f8cada5a91c38b85f76939e">IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>)</td></tr>
<tr class="separator:ga4130cef42f8cada5a91c38b85f76939e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd2efab4cd39d4867c4dbeacb87e84b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gacbd2efab4cd39d4867c4dbeacb87e84b">IS_UART_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gacbd2efab4cd39d4867c4dbeacb87e84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69c4aa0c561c4c39c621710fbbb0cb7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga69c4aa0c561c4c39c621710fbbb0cb7b">IS_UART_HALFDUPLEX_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga69c4aa0c561c4c39c621710fbbb0cb7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a11d0720f3efa780126414a4ac50ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gaf9a11d0720f3efa780126414a4ac50ad">IS_UART_HWFLOW_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:gaf9a11d0720f3efa780126414a4ac50ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2763df993c77cfa6e249ec7bc80482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga7d2763df993c77cfa6e249ec7bc80482">IS_UART_LIN_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>)</td></tr>
<tr class="separator:ga7d2763df993c77cfa6e249ec7bc80482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b8e94db5589e2958aec4c6cffc9986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga68b8e94db5589e2958aec4c6cffc9986">IS_UART_WAKEUP_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>)</td></tr>
<tr class="separator:ga68b8e94db5589e2958aec4c6cffc9986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35cb5d3f9637438c14c94b1864b5e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gae35cb5d3f9637438c14c94b1864b5e5b">IS_UART_AUTOBAUDRATE_DETECTION_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da">USART1</a>)</td></tr>
<tr class="separator:gae35cb5d3f9637438c14c94b1864b5e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98f122ffe4d77f03a13f682301e2d596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#ga98f122ffe4d77f03a13f682301e2d596">IS_UART_DRIVER_ENABLE_INSTANCE</a>(INSTANCE)</td></tr>
<tr class="separator:ga98f122ffe4d77f03a13f682301e2d596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a8aaec233e19987232455643a04d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___exported__macro.html#gac2a8aaec233e19987232455643a04d6f">IS_WWDG_ALL_INSTANCE</a>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1">WWDG</a>)</td></tr>
<tr class="separator:gac2a8aaec233e19987232455643a04d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ee51c7fd35d5ddeadbff09df510e7fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f051x8.html#ga6ee51c7fd35d5ddeadbff09df510e7fd">PVD_VDDIO2_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a></td></tr>
<tr class="separator:ga6ee51c7fd35d5ddeadbff09df510e7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae18a29b2efaaf8a767a2d11f7bf675f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f051x8.html#gae18a29b2efaaf8a767a2d11f7bf675f1">RCC_CRS_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">RCC_IRQn</a></td></tr>
<tr class="separator:gae18a29b2efaaf8a767a2d11f7bf675f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabba6cf96bd31658213f35354cf700b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f051x8.html#gabba6cf96bd31658213f35354cf700b31">DMA1_Channel4_5_6_7_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac482c79ad1cc214f715cb3fcbf0ba09c">DMA1_Channel4_5_IRQn</a></td></tr>
<tr class="separator:gabba6cf96bd31658213f35354cf700b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d642ec0ffe7089d01841fe5992321c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f051x8.html#gaa7d642ec0ffe7089d01841fe5992321c">ADC1_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f21d9fac09be01d78b835759e21d012">ADC1_COMP_IRQn</a></td></tr>
<tr class="separator:gaa7d642ec0ffe7089d01841fe5992321c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16b30b9f4d374c506d31c9d4c6cce8a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f051x8.html#ga16b30b9f4d374c506d31c9d4c6cce8a1">TIM6_IRQn</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a></td></tr>
<tr class="separator:ga16b30b9f4d374c506d31c9d4c6cce8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2577324b65f147fff0fc4f38dcf5e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f051x8.html#ga9a2577324b65f147fff0fc4f38dcf5e2">PVD_VDDIO2_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="group__stm32f091xc.html#ga045476dfaec8c84f5e16b06b937c0c18">PVD_IRQHandler</a></td></tr>
<tr class="separator:ga9a2577324b65f147fff0fc4f38dcf5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a9eac30db2cc914975bc71ce5fcb92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f051x8.html#ga82a9eac30db2cc914975bc71ce5fcb92">RCC_CRS_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="group__stm32f091xc.html#ga5a6d083fa78461da86a717b28973e009">RCC_IRQHandler</a></td></tr>
<tr class="separator:ga82a9eac30db2cc914975bc71ce5fcb92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3db46ad17e9f800e0f88b489eed522d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f051x8.html#gae3db46ad17e9f800e0f88b489eed522d">DMA1_Channel4_5_6_7_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="group__stm32f091xc.html#gac0e40c40e17f156c06448e594bf54eaf">DMA1_Channel4_5_IRQHandler</a></td></tr>
<tr class="separator:gae3db46ad17e9f800e0f88b489eed522d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfad9f182b248bceb2ebedd9ae366546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f051x8.html#gacfad9f182b248bceb2ebedd9ae366546">ADC1_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="group__stm32f070xb.html#gaeb3545df015f964b68346cda78f7cea5">ADC1_COMP_IRQHandler</a></td></tr>
<tr class="separator:gacfad9f182b248bceb2ebedd9ae366546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae30e35a563a952a284f3f54d7f164ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__stm32f051x8.html#gae30e35a563a952a284f3f54d7f164ccd">TIM6_IRQHandler</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__registers__structures.html#ga7d58a944f63161f2152026eedc430848">TIM6_DAC_IRQHandler</a></td></tr>
<tr class="separator:gae30e35a563a952a284f3f54d7f164ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> { <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dd1c15235830bfbc01981a0250908fc">GPIOPortA_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9c22b8ede15fb2933f1f707caa006f2">GPIOPortB_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac8a8660721359dbd216aa3d8ecc57335">GPIOPortC_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90c8f7d9477ad1e481928bbdccd10341">GPIOPortD_IRQn</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aae73900a7c698147332d1cc7304a42c9">GPIOPortE_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9650ab92e46bc16f333d4c63ad0459b4">UART1_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a000550a0ffe3c6120a93a0746a8f8136">SSI0_IRQn</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aff3056bd4325608a5e192360a2603060">PWMFault_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae5923d9e23d871b1cd2e2bfc0cbf639c">PWM0_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0cd5b403aa037bacf964fd1a60c3f08f">PWM1_IRQn</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaccf0543097cad6141fe057a06eb6485">PWM2_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a627e37b95f8b60465259e21ecfebce3d">Quadrature0_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a> = 15, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90b4d6470f24e46e747fd3b47f39ee41">ADC2_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16">ADC3_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78573b84a4133ef5812b33ce10dcba12">WDT_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f09bc9893dda39096b37d0ae0aa8420">Timer0A_IRQn</a> = 19, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a686e43d87b1d5322b5d28b57dff62515">Timer0B_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afc421c02f1572bbc226c25cfe6fc7788">Timer1A_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a36c084b8319628c342ee55ac9bc39f5e">Timer1B_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5a6d83cf44915da39daf399a1ce6479b">Timer2A_IRQn</a> = 23, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12f22999b1f44c21b22bd3e67a6e0710">Timer2B_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa57fb0882b3e0e5c0fb2b5fa5668bcba">Comp0_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac0caf68ee0119688c35010df1e0aec54">Comp1_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a966d899df330f9ad39030dccd13e31e8">Comp2_IRQn</a> = 27, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adeeaa4cd88280d803e089523f20263c9">SysCtl_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac7e90668bfe2f0a64667a3592311ec4a">FlashCtl_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6965e0ae6e3997f963e0ef3743b234df">GPIOPortF_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad723069fc828a4c4f545a9540eb212ce">GPIOPortG_IRQn</a> = 31, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6ab4add1f5bfce9606d5fa919b5ea42d">GPIOPortH_IRQn</a> = 32, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab051fac6b15b88454713bb36d96e5dd5">UART2_IRQn</a> = 33, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae74ee5cf824df05c2ea89c03bc259a19">SSI1_IRQn</a> = 34, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5b3ab69f826e82ac7d567022d25e9dba">Timer3A_IRQn</a> = 35, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a422aaf240d8e822af001965757e8055a">Timer3B_IRQn</a> = 36, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a> = 37, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a102b1cb824c7167fa9485f9643031ab0">Quadrature1_IRQn</a> = 38, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a22ce45d9b588ffece9df1f750f0faa37">CAN0_IRQn</a> = 39, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a802cacc548e38e940f87f8c3788bd2e0">CAN1_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac942dd92e038783310f28a1012c34b67">CAN2_IRQn</a> = 41, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a58692bf577b8a17ec79fc8472d56ff05">Ethernet_IRQn</a> = 42, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a10fa0f4bec9a090f9451577fd26b20ab">Hibernate_IRQn</a> = 43, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad85ea858fda8e15398b5aa74c019cb7a">USB0_IRQn</a> = 44, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4b368933132a5488a440c4dec255b1d5">PWM3_IRQn</a> = 45, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af751d985763bb190aeee956a10599e83">uDMA_IRQn</a> = 46, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a58f592a402a6633e4c3f184a23027748">uDMA_Error_IRQn</a> = 47, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50ad21f2fd0d54d04b390d5a9145889a">Reset_IRQn</a> = -15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a81b504edd5e165325591b8e5771ec68f">FLEX_INT0_IRQn</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3c10511ad7488781aa988d3f8d2c2dea">FLEX_INT1_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af484f845eec9f52f3856bf2a9df6d3a3">FLEX_INT2_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af3639be4f7869e4d3bda6c1a662d075b">FLEX_INT3_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a461ddd0d2866e7a29b592a765113af4e">FLEX_INT4_IRQn</a> = 4, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af57de54dfa0b0d49fd925ed95ee66579">FLEX_INT5_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9efc9ba64216c543cf6475ab59ddfcc7">FLEX_INT6_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6fa40da49f3026ccc8e20913a2e047a0">FLEX_INT7_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2b933af789374a01f2f5ad41e17d7eb5">GINT0_IRQn</a> = 8, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac19c1ef022589431663d3e53680410d6">GINT1_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2095f58b6c0de45b782b1196a0939e02">Reserved0_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add6253fd238cff7fa4b35e4ef81ffc07">Reserved1_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0fa696d4b9c15fc563c9fa01141e465e">Reserved2_IRQn</a> = 12, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aff930d0f4734a469931373907ae78b34">Reserved3_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0cfa46f0d13c2de0f3e826c10a789">SSP1_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adf8c31fe1c7ade2eb05f1414710dbce7">I2C_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6f5ed57785374cb1ba3a1256e0d991be">TIMER_16_0_IRQn</a> = 16, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9d13f0d0bbeb7bc1c75d512a94d66c9f">TIMER_16_1_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7e40673d4557974606b5d9670c0c50d0">TIMER_32_0_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac178a073454f598a32b7f95bcaba7679">TIMER_32_1_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6c8d6262fd7ecedc57b2fe9209be9765">SSP0_IRQn</a> = 20, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9d9be6e918c912367e393dae3480eabb">UART_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6c024f11db1cfcea781863a310a18a03">USB_FIQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a> = 24, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78573b84a4133ef5812b33ce10dcba12">WDT_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2ee5960aed41ff349aa7a86c37e9ab2">BOD_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b">FMC_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9880320a990d718ad2459749ee144884">Reserved4_IRQn</a> = 28, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8a821fe7adf1f38a119e41910796c56b">Reserved5_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a420097557204968bc0c2134c17f1423c">USBWakeup_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6b7f1d8c68bc7bd0a62f19fd0e708838">Reserved6_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50ad21f2fd0d54d04b390d5a9145889a">Reset_IRQn</a> = -15, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abccf63906c76c53638fd3d9d4bbc6726">POWER_CLOCK_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed5eadadb81115fb957e9e45ca1a8047">RADIO_IRQn</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adb550e6546eabae739b3c4fd75b007fd">SPI0_TWI0_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5d07489f867faac7e29cde036cb0fe">SPI1_TWI1_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac52c30d6e8c0d41e8f0f43329855e67b">GPIOTE_IRQn</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2336220ce1e39507eb592958064a2b87">TIMER0_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0b751a83bbf254701e0d5a1d863010d9">TIMER1_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97a34027a8b1017d42d1d6320381e48">TIMER2_IRQn</a> = 10, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae8f41637c6c07ef7b19337645fcd62de">RTC0_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4345e1c5fe4eb605897ce68a9033ad36">TEMP_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a237dc3e67d77eb34c8eff78e677716a0">ECB_IRQn</a> = 14, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a30b0f664b7d5926236c8bd75c2fb1f04">CCM_AAR_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78573b84a4133ef5812b33ce10dcba12">WDT_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a17a8b6fd704c515e9f5beee6795766f5">RTC1_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59082da14040ed6cf7410cc2d0909c42">QDEC_IRQn</a> = 18, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af7f33fa618072c354353e433d357124e">LPCOMP_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0885682fa5efb7ca655ac0b6ee0d3270">SWI0_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3c692d1e7d777e2b22cc4503bec2f118">SWI1_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac0f9fd91ceb111550590025b69348fe2">SWI2_IRQn</a> = 22, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af3a19daf825b83ebc7adbe4cb4b3d48b">SWI3_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad0060ce5f6a076331b53d60a985730d8">SWI4_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a982d8cc4b58ec339c80f4b0dd2a448e8">SWI5_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50ad21f2fd0d54d04b390d5a9145889a">Reset_IRQn</a> = -15, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abccf63906c76c53638fd3d9d4bbc6726">POWER_CLOCK_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed5eadadb81115fb957e9e45ca1a8047">RADIO_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2c65a979cbda7ae88972f15a85e5751e">UARTE0_UART0_IRQn</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33592ae8d366427d728fb2097fc782a5">SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aac03f0fa3cd56cf8322485216375c2e9">SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a40b09eeef045d77820a6e0a13a89b50f">NFCT_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac52c30d6e8c0d41e8f0f43329855e67b">GPIOTE_IRQn</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8a281121adee523caf301caa7e811ae7">SAADC_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2336220ce1e39507eb592958064a2b87">TIMER0_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0b751a83bbf254701e0d5a1d863010d9">TIMER1_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97a34027a8b1017d42d1d6320381e48">TIMER2_IRQn</a> = 10, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae8f41637c6c07ef7b19337645fcd62de">RTC0_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4345e1c5fe4eb605897ce68a9033ad36">TEMP_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a237dc3e67d77eb34c8eff78e677716a0">ECB_IRQn</a> = 14, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a30b0f664b7d5926236c8bd75c2fb1f04">CCM_AAR_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78573b84a4133ef5812b33ce10dcba12">WDT_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a17a8b6fd704c515e9f5beee6795766f5">RTC1_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59082da14040ed6cf7410cc2d0909c42">QDEC_IRQn</a> = 18, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a63bbb693f605ba944d4c256d87d2fcc6">COMP_LPCOMP_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af39619e539230139c7381a6b9570b56c">SWI0_EGU0_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aefb2f31dbc81713b023114769757050c">SWI1_EGU1_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa1dacd4b792b15150537ed9cbc8810c">SWI2_EGU2_IRQn</a> = 22, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adb0cd51690ed6719cb7119518cbc3db4">SWI3_EGU3_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2b21b3513875a956476acd1845c082a1">SWI4_EGU4_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3dfe73e96b5fc7f7c69a762616982475">SWI5_EGU5_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7d15b5c33e51350d11303db7d4bc3381">TIMER3_IRQn</a> = 26, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab99868447f16ffcee7e1a8ae44b190c5">TIMER4_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae5923d9e23d871b1cd2e2bfc0cbf639c">PWM0_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6090bdf953b8b4895fe0ee01d02e31f1">PDM_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8646afc5a14c34bfadefa70948559808">MWU_IRQn</a> = 32, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0cd5b403aa037bacf964fd1a60c3f08f">PWM1_IRQn</a> = 33, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaccf0543097cad6141fe057a06eb6485">PWM2_IRQn</a> = 34, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a04797a3342f57d1b61996165650d55b6">SPIM2_SPIS2_SPI2_IRQn</a> = 35, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f3f18b2c8919020ac8b81c7ac493f4">RTC2_IRQn</a> = 36, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a133fe4eabad3ed7b1959daddaace94b3">I2S_IRQn</a> = 37, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac482c79ad1cc214f715cb3fcbf0ba09c">DMA1_Channel4_5_IRQn</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5">TIM1_BRK_UP_TRG_COM_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 16, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a26432264ae205fe79a9f9255f961bc84">TIM15_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a> = 21, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 25, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa909ccc6b6fba8e8ef1ff5e8989f5ffe">PVD_VDDIO2_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608">RCC_CRS_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6">TSC_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac482c79ad1cc214f715cb3fcbf0ba09c">DMA1_Channel4_5_IRQn</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5">TIM1_BRK_UP_TRG_COM_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 15, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a> = 22, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 27, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78610c5d7048ef077aaf3341c7106f12">CEC_CAN_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6">TSC_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac482c79ad1cc214f715cb3fcbf0ba09c">DMA1_Channel4_5_IRQn</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f21d9fac09be01d78b835759e21d012">ADC1_COMP_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5">TIM1_BRK_UP_TRG_COM_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 15, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a26432264ae205fe79a9f9255f961bc84">TIM15_IRQn</a> = 20, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a> = 24, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 28, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78610c5d7048ef077aaf3341c7106f12">CEC_CAN_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac482c79ad1cc214f715cb3fcbf0ba09c">DMA1_Channel4_5_IRQn</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5">TIM1_BRK_UP_TRG_COM_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 16, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a26432264ae205fe79a9f9255f961bc84">TIM15_IRQn</a> = 20, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a> = 24, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 28, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add6606f10b425acd45f5b193aaffefdf">USART3_4_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa909ccc6b6fba8e8ef1ff5e8989f5ffe">PVD_VDDIO2_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608">RCC_CRS_IRQn</a> = 4, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6">TSC_IRQn</a> = 8, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12dbc7b3a54d35610a3c7f73edb26aed">DMA1_Channel4_5_6_7_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f21d9fac09be01d78b835759e21d012">ADC1_COMP_IRQn</a> = 12, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5">TIM1_BRK_UP_TRG_COM_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 16, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a26432264ae205fe79a9f9255f961bc84">TIM15_IRQn</a> = 20, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a> = 24, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 28, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add6606f10b425acd45f5b193aaffefdf">USART3_4_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78610c5d7048ef077aaf3341c7106f12">CEC_CAN_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa909ccc6b6fba8e8ef1ff5e8989f5ffe">PVD_VDDIO2_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608">RCC_CRS_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6">TSC_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4f148c67dcf6bd03e830335c97f42b9b">DMA1_Ch1_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae02e0acdda90324039b22c1a5e990990">DMA1_Ch2_3_DMA2_Ch1_2_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb8480db798ed2e4a88687e128eecb88">DMA1_Ch4_7_DMA2_Ch3_5_IRQn</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1f21d9fac09be01d78b835759e21d012">ADC1_COMP_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5">TIM1_BRK_UP_TRG_COM_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 15, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a> = 19, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a26432264ae205fe79a9f9255f961bc84">TIM15_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a> = 23, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 27, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afaca257eedd7b14a7bbc77bc831f0c01">USART3_8_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78610c5d7048ef077aaf3341c7106f12">CEC_CAN_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f">USB_HP_CAN1_TX_IRQn</a> = 19, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86">USB_LP_CAN1_RX0_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f">TIM1_BRK_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9">TIM1_UP_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c">TIM1_TRG_COM_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">USBWakeUp_IRQn</a> = 42, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f">USB_HP_CAN1_TX_IRQn</a> = 19, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86">USB_LP_CAN1_RX0_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f">TIM1_BRK_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9">TIM1_UP_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c">TIM1_TRG_COM_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">USBWakeUp_IRQn</a> = 42, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2465727aec26e840077f8df9b7af33a">TIM8_BRK_IRQn</a> = 43, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af20a30306a1b6d4fc8a2da095a2ca7e9">TIM8_UP_IRQn</a> = 44, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a01458aa0285988970fb26ba382d62bcb">TIM8_TRG_COM_IRQn</a> = 45, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a> = 46, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16">ADC3_IRQn</a> = 47, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a> = 48, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a> = 49, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a> = 54, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a> = 56, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a> = 57, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a> = 58, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5">DMA2_Channel4_5_IRQn</a> = 59, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a> = 15, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a> = 19, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a> = 42, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a> = 43, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a> = 44, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a> = 45, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a> = 46, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a> = 47, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a> = 48, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a> = 49, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 54, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a> = 56, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a> = 57, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a> = 58, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a> = 59, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a> = 60, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a> = 63, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a> = 64, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a> = 65, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a> = 66, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a> = 67, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a> = 68, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a> = 69, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a> = 70, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a> = 71, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a> = 72, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a> = 73, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a> = 74, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a> = 75, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a> = 76, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a> = 77, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a86a161642b54055f9bbea3937e6352de">HASH_RNG_IRQn</a> = 80, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a> = 14, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a> = 18, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a> = 22, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a> = 26, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a> = 42, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a> = 43, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a> = 44, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a> = 45, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a> = 46, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a> = 47, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a> = 48, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a> = 49, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 54, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a> = 56, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a> = 57, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a> = 58, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a> = 59, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a> = 60, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad71328dd95461b7c55b568cf25966f6a">ETH_IRQn</a> = 61, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0485578005e12c2e2c0fb253a844ec6f">ETH_WKUP_IRQn</a> = 62, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a> = 63, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a> = 64, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a> = 65, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a> = 66, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a> = 67, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a> = 68, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a> = 69, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a> = 70, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a> = 71, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a> = 72, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a> = 73, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a> = 74, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a> = 75, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a> = 76, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a> = 77, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace3c0fc2c4d05a7c02e3c987da5bc8e8">DCMI_IRQn</a> = 78, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a86a161642b54055f9bbea3937e6352de">HASH_RNG_IRQn</a> = 80, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a> = 14, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a> = 18, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a> = 22, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a> = 26, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a> = 42, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a> = 43, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a> = 44, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a> = 45, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a> = 46, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a> = 47, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a> = 48, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a> = 49, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 54, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a> = 56, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a> = 57, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a> = 58, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a> = 59, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a> = 60, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a> = 63, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a> = 64, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a> = 65, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a> = 66, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a> = 67, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a> = 68, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a> = 69, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a> = 70, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a> = 71, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a> = 72, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a> = 73, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a> = 74, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a> = 75, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a> = 76, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a> = 77, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70c9645bf48ca539510cc8f7d974f017">CRYP_IRQn</a> = 79, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a86a161642b54055f9bbea3937e6352de">HASH_RNG_IRQn</a> = 80, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a> = 12, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a> = 16, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a> = 20, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a> = 24, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a> = 42, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a> = 43, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a> = 44, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a> = 45, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a> = 46, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a> = 47, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a> = 48, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a> = 49, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 54, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a> = 56, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a> = 57, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a> = 58, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a> = 59, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a> = 60, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad71328dd95461b7c55b568cf25966f6a">ETH_IRQn</a> = 61, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0485578005e12c2e2c0fb253a844ec6f">ETH_WKUP_IRQn</a> = 62, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a> = 63, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a> = 64, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a> = 65, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a> = 66, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a> = 67, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a> = 68, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a> = 69, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a> = 70, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a> = 71, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a> = 72, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a> = 73, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a> = 74, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a> = 75, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a> = 76, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a> = 77, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace3c0fc2c4d05a7c02e3c987da5bc8e8">DCMI_IRQn</a> = 78, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70c9645bf48ca539510cc8f7d974f017">CRYP_IRQn</a> = 79, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a86a161642b54055f9bbea3937e6352de">HASH_RNG_IRQn</a> = 80, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> = 2, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae64d8fb6f0a1b39a3d8ac8febc0d8b22">EXTI2_TSC_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a> = 18, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a83c774bf31025f1d73374029d6eb2176">CAN_TX_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a534671c2e3067c7b3912dbefda3e9e5c">CAN_RX0_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9aef9e4f6f534b79f7d94db2d9eb7554">CAN_RX1_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af8ae58e900d43046a6959e6d5b2f26fb">CAN_SCE_IRQn</a> = 22, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e">TIM1_BRK_TIM15_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646">TIM1_UP_TIM16_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c">TIM1_TRG_COM_TIM17_IRQn</a> = 26, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af22bf2f61dd8abc29340d0824e205f4e">TIM6_DAC1_IRQn</a> = 54, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab411cd655108f79a7648bf5067906ee2">TIM7_DAC2_IRQn</a> = 55, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a40c0519ba4c65202ea0daefff69ddb51">COMP2_IRQn</a> = 64, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3414343307c991802f031db26cc6ced7">COMP4_6_IRQn</a> = 65, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a> = 81, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae64d8fb6f0a1b39a3d8ac8febc0d8b22">EXTI2_TSC_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add384edef6c435256f7e329705db8aec">USB_HP_CAN_TX_IRQn</a> = 19, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3c4614af21cefcc96745c51674708fd6">USB_LP_CAN_RX0_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9aef9e4f6f534b79f7d94db2d9eb7554">CAN_RX1_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af8ae58e900d43046a6959e6d5b2f26fb">CAN_SCE_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e">TIM1_BRK_TIM15_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646">TIM1_UP_TIM16_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c">TIM1_TRG_COM_TIM17_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">USBWakeUp_IRQn</a> = 42, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2465727aec26e840077f8df9b7af33a">TIM8_BRK_IRQn</a> = 43, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af20a30306a1b6d4fc8a2da095a2ca7e9">TIM8_UP_IRQn</a> = 44, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a01458aa0285988970fb26ba382d62bcb">TIM8_TRG_COM_IRQn</a> = 45, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a> = 46, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16">ADC3_IRQn</a> = 47, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 54, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a> = 56, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a> = 57, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a> = 58, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0">DMA2_Channel4_IRQn</a> = 59, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a">DMA2_Channel5_IRQn</a> = 60, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a29a04dd95a3e2171d4617f62c483ac10">ADC4_IRQn</a> = 61, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c2b634ac34db4d43de6f33e35c6ee7">COMP1_2_3_IRQn</a> = 64, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af4526f84656f8c4ed6d47b8dc068a07b">COMP4_5_6_IRQn</a> = 65, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8accfc1158681f63122ae21428eed0b198">COMP7_IRQn</a> = 66, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76">USB_HP_IRQn</a> = 74, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec">USB_LP_IRQn</a> = 75, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0440e06117807856fd605c830cd4b8cf">USBWakeUp_RMP_IRQn</a> = 76, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a> = 81, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae64d8fb6f0a1b39a3d8ac8febc0d8b22">EXTI2_TSC_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add384edef6c435256f7e329705db8aec">USB_HP_CAN_TX_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3c4614af21cefcc96745c51674708fd6">USB_LP_CAN_RX0_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9aef9e4f6f534b79f7d94db2d9eb7554">CAN_RX1_IRQn</a> = 21, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af8ae58e900d43046a6959e6d5b2f26fb">CAN_SCE_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e">TIM1_BRK_TIM15_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646">TIM1_UP_TIM16_IRQn</a> = 25, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c">TIM1_TRG_COM_TIM17_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">USBWakeUp_IRQn</a> = 42, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2465727aec26e840077f8df9b7af33a">TIM8_BRK_IRQn</a> = 43, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af20a30306a1b6d4fc8a2da095a2ca7e9">TIM8_UP_IRQn</a> = 44, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a01458aa0285988970fb26ba382d62bcb">TIM8_TRG_COM_IRQn</a> = 45, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a> = 46, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16">ADC3_IRQn</a> = 47, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b">FMC_IRQn</a> = 48, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 54, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a> = 56, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a> = 57, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a> = 58, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0">DMA2_Channel4_IRQn</a> = 59, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a">DMA2_Channel5_IRQn</a> = 60, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a29a04dd95a3e2171d4617f62c483ac10">ADC4_IRQn</a> = 61, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c2b634ac34db4d43de6f33e35c6ee7">COMP1_2_3_IRQn</a> = 64, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af4526f84656f8c4ed6d47b8dc068a07b">COMP4_5_6_IRQn</a> = 65, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8accfc1158681f63122ae21428eed0b198">COMP7_IRQn</a> = 66, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a> = 72, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a> = 73, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76">USB_HP_IRQn</a> = 74, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec">USB_LP_IRQn</a> = 75, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0440e06117807856fd605c830cd4b8cf">USBWakeUp_RMP_IRQn</a> = 76, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a712f9f070e28fed6edf2960f6a190bc3">TIM20_BRK_IRQn</a> = 77, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee261b0c14a6c9d8a2d4fb18ee36fc46">TIM20_UP_IRQn</a> = 78, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae03fe038909b316f97b5f08b16820a27">TIM20_TRG_COM_IRQn</a> = 79, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa87b34bde53728c6769a4f531a2ff61d">TIM20_CC_IRQn</a> = 80, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a> = 81, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1">SPI4_IRQn</a> = 84, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae64d8fb6f0a1b39a3d8ac8febc0d8b22">EXTI2_TSC_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a83c774bf31025f1d73374029d6eb2176">CAN_TX_IRQn</a> = 19, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a534671c2e3067c7b3912dbefda3e9e5c">CAN_RX0_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9aef9e4f6f534b79f7d94db2d9eb7554">CAN_RX1_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af8ae58e900d43046a6959e6d5b2f26fb">CAN_SCE_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e">TIM1_BRK_TIM15_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646">TIM1_UP_TIM16_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c">TIM1_TRG_COM_TIM17_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af22bf2f61dd8abc29340d0824e205f4e">TIM6_DAC1_IRQn</a> = 54, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab411cd655108f79a7648bf5067906ee2">TIM7_DAC2_IRQn</a> = 55, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a40c0519ba4c65202ea0daefff69ddb51">COMP2_IRQn</a> = 64, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3414343307c991802f031db26cc6ced7">COMP4_6_IRQn</a> = 65, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b978110864579ba10f940b7df51cccc">HRTIM1_Master_IRQn</a> = 67, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a973dd47d56931829ab3a6df0cca6f5fd">HRTIM1_TIMA_IRQn</a> = 68, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12f4da1d5067b86e3133a6cf9d060817">HRTIM1_TIMB_IRQn</a> = 69, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abcbb84b9bea44c27220e07bd6bf77c1f">HRTIM1_TIMC_IRQn</a> = 70, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb075f2d3fd2249f11f598cfb06e34dd">HRTIM1_TIMD_IRQn</a> = 71, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee9cb26353d0038254be1d089df2be0e">HRTIM1_TIME_IRQn</a> = 72, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4aa636e8851d8aff81131064af5c3519">HRTIM1_FLT_IRQn</a> = 73, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a> = 81, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a> = 13, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a> = 17, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a> = 25, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a> = 42, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a> = 47, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a> = 49, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a> = 56, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a> = 57, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a> = 58, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a> = 59, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a> = 60, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a> = 67, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a> = 68, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a> = 69, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a> = 70, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a> = 71, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a> = 72, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a> = 73, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a> = 81, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1">SPI4_IRQn</a> = 84, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a> = 13, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a> = 17, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a> = 21, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a> = 25, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a> = 42, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a> = 43, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a> = 44, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a> = 45, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a> = 46, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a> = 47, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a> = 48, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a> = 49, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 54, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a> = 56, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a> = 57, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a> = 58, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a> = 59, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a> = 60, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad71328dd95461b7c55b568cf25966f6a">ETH_IRQn</a> = 61, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0485578005e12c2e2c0fb253a844ec6f">ETH_WKUP_IRQn</a> = 62, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a> = 63, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a> = 64, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a> = 65, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a> = 66, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a> = 67, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a> = 68, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a> = 69, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a> = 70, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a> = 71, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a> = 72, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a> = 73, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a> = 74, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a> = 75, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a> = 76, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a> = 77, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace3c0fc2c4d05a7c02e3c987da5bc8e8">DCMI_IRQn</a> = 78, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a86a161642b54055f9bbea3937e6352de">HASH_RNG_IRQn</a> = 80, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a> = 81, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a> = 12, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a> = 13, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a> = 16, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a> = 17, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a> = 20, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a> = 21, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a> = 24, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a> = 25, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a> = 42, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a> = 43, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a> = 44, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a> = 45, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a> = 46, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a> = 47, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a> = 48, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a> = 49, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 54, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a> = 56, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a> = 57, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a> = 58, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a> = 59, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a> = 60, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a> = 63, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a> = 64, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a> = 65, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a> = 66, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a> = 67, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a> = 68, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a> = 69, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a> = 70, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a> = 71, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a> = 72, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a> = 73, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a> = 74, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a> = 75, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a> = 76, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a> = 77, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70c9645bf48ca539510cc8f7d974f017">CRYP_IRQn</a> = 79, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a86a161642b54055f9bbea3937e6352de">HASH_RNG_IRQn</a> = 80, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a> = 81, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a> = 2, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a> = 3, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a> = 11, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a> = 12, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a> = 13, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a> = 14, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a> = 15, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a> = 16, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a> = 17, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a> = 18, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a> = 19, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a> = 20, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a> = 21, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a> = 22, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a> = 24, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a> = 25, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a> = 26, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a> = 42, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a> = 43, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a> = 44, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a> = 45, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a> = 46, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a> = 47, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b">FMC_IRQn</a> = 48, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a> = 49, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 54, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a> = 56, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a> = 57, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a> = 58, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a> = 59, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a> = 60, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a> = 63, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a> = 64, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a> = 65, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a> = 66, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a> = 67, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a> = 68, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a> = 69, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a> = 70, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a> = 71, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a> = 72, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a> = 73, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a> = 74, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a> = 75, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a> = 76, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a> = 77, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace3c0fc2c4d05a7c02e3c987da5bc8e8">DCMI_IRQn</a> = 78, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a> = 81, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1">SPI4_IRQn</a> = 84, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da">SAI1_IRQn</a> = 87, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abb6512c897a27e0eb1da361bce1597be">SAI2_IRQn</a> = 91, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a615a2f7413c59e89926c5e165b33262e">QUADSPI_IRQn</a> = 92, 
<br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a89f6adffcb926f8a420923833e3cbc7b">CEC_IRQn</a> = 93, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a196c40800f5aff0af71e5fc9d7ff11b9">SPDIF_RX_IRQn</a> = 94, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9ea903d536521f9b94e5d0d538ca501">FMPI2C1_EV_IRQn</a> = 95, 
<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7864e18739e921e82f8b0e18cdafe2c0">FMPI2C1_ER_IRQn</a> = 96
<br />
 }<tr class="memdesc:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32F051x4/STM32F051x6/STM32F051x8 device Interrupt Number Definition.  <a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CMSIS STM32F051x4/STM32F051x6/STM32F051x8 devices Peripheral Access Layer Header File. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section version"><dt>Version</dt><dd>V2.2.2 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>26-June-2015 This file contains:<ul>
<li>Data structures and the address mapping for all peripherals</li>
<li>Peripheral's registers declarations and bits definition</li>
<li>Macros to access peripherals registers hardware</li>
</ul>
</dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2015 STMicroelectronics</center></h2>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>

<p class="definition">Definition in file <a class="el" href="stm32f051x8_8h_source.html">stm32f051x8.h</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:30 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
