// Seed: 861555403
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    input id_3
);
  type_8(
      1, (id_0)
  );
  logic id_4;
  logic id_5;
  logic id_6 = id_5 == 1;
  assign id_4 = 1;
  assign id_5 = 1'b0;
endmodule
