$version Generated by VerilatedVcd $end
$date Sun Feb 19 15:19:43 2023
 $end
$timescale  10s $end

 $scope module top $end
  $var wire  1 # clk $end
  $var wire  3 % q [2:0] $end
  $var wire  1 $ rst $end
  $scope module counter $end
   $var wire  1 # clk $end
   $var wire  3 % q [2:0] $end
   $var wire  1 $ rst $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
b001 %
#1
b010 %
#2
b011 %
#3
b100 %
#4
b101 %
#5
b110 %
#6
b111 %
#7
b000 %
#8
b001 %
#9
b010 %
#10
b011 %
#11
b100 %
#12
b101 %
#13
b110 %
#14
b111 %
#15
b000 %
#16
b001 %
#17
b010 %
#18
b011 %
#19
1$
b000 %
