// Seed: 3117208495
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  input id_5;
  inout id_4;
  input id_3;
  inout id_2;
  input id_1;
  logic id_6;
  assign id_4 = id_6 == id_1;
  logic id_7;
  assign id_6 = id_3;
  type_2 id_8 (
      {1'b0, id_1, 1, id_4},
      1,
      1
  );
  logic id_9 (
      1,
      1,
      1
  );
  logic id_10;
  logic id_11;
endmodule
