
*** Running vivado
    with args -log design_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Blaz/Desktop/UPLOAD/ip_repo/XOR_IP_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Blaz/ip_repo/for_and_back_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.cache/ip 
Command: synth_design -top design_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1416 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 722.035 ; gain = 177.938
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/synth/design_1.vhd:624]
INFO: [Synth 8-3491] module 'design_1_XOR_IP_0_0' declared at 'c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_XOR_IP_0_0/synth/design_1_XOR_IP_0_0.vhd:56' bound to instance 'XOR_IP_0' of component 'design_1_XOR_IP_0_0' [C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/synth/design_1.vhd:864]
INFO: [Synth 8-638] synthesizing module 'design_1_XOR_IP_0_0' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_XOR_IP_0_0/synth/design_1_XOR_IP_0_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'XOR_IP_v1_0' declared at 'c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/hdl/XOR_IP_v1_0.vhd:5' bound to instance 'U0' of component 'XOR_IP_v1_0' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_XOR_IP_0_0/synth/design_1_XOR_IP_0_0.vhd:156]
INFO: [Synth 8-638] synthesizing module 'XOR_IP_v1_0' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/hdl/XOR_IP_v1_0.vhd:51]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'XOR_IP_v1_0_S00_AXI' declared at 'c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/hdl/XOR_IP_v1_0_S00_AXI.vhd:5' bound to instance 'XOR_IP_v1_0_S00_AXI_inst' of component 'XOR_IP_v1_0_S00_AXI' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/hdl/XOR_IP_v1_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'XOR_IP_v1_0_S00_AXI' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/hdl/XOR_IP_v1_0_S00_AXI.vhd:95]
	Parameter NUM_OF_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OF_EXAMPLES bound to: 4 - type: integer 
	Parameter BIT_WIDTH bound to: 16 - type: integer 
	Parameter MAX_NEURONS bound to: 2 - type: integer 
	Parameter NUM_OF_LAYERS bound to: 2 - type: integer 
	Parameter F bound to: 8 - type: integer 
	Parameter ETA bound to: 16'b0000001000000000 
	Parameter NEURONS_IN_LAYER bound to: 32'b00100010000100000000000000000000 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/hdl/XOR_IP_v1_0_S00_AXI.vhd:344]
INFO: [Synth 8-226] default block is never used [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/hdl/XOR_IP_v1_0_S00_AXI.vhd:726]
	Parameter NUM_OF_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OF_EXAMPLES bound to: 4 - type: integer 
	Parameter BIT_WIDTH bound to: 16 - type: integer 
	Parameter MAX_NEURONS bound to: 2 - type: integer 
	Parameter NUM_OF_LAYERS bound to: 2 - type: integer 
	Parameter F bound to: 8 - type: integer 
	Parameter NEURONS_IN_LAYER bound to: 571473920 - type: integer 
INFO: [Synth 8-3491] module 'neural_network_control' declared at 'c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/neural_network_control.vhd:5' bound to instance 'nn_control' of component 'neural_network_control' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/hdl/XOR_IP_v1_0_S00_AXI.vhd:858]
INFO: [Synth 8-638] synthesizing module 'neural_network_control' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/neural_network_control.vhd:41]
	Parameter NUM_OF_INPUTS bound to: 2 - type: integer 
	Parameter NUM_OF_EXAMPLES bound to: 4 - type: integer 
	Parameter BIT_WIDTH bound to: 16 - type: integer 
	Parameter MAX_NEURONS bound to: 2 - type: integer 
	Parameter NUM_OF_LAYERS bound to: 2 - type: integer 
	Parameter F bound to: 8 - type: integer 
	Parameter NEURONS_IN_LAYER bound to: 571473920 - type: integer 
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/neural_network_control.vhd:149]
WARNING: [Synth 8-614] signal 'State' is read in the process but is not in the sensitivity list [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/neural_network_control.vhd:220]
WARNING: [Synth 8-614] signal 'State' is read in the process but is not in the sensitivity list [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/neural_network_control.vhd:242]
	Parameter NUM_OF_INPUTS bound to: 2 - type: integer 
	Parameter BIT_WIDTH bound to: 16 - type: integer 
	Parameter MAX_NEURONS bound to: 2 - type: integer 
	Parameter NUM_OF_LAYERS bound to: 2 - type: integer 
	Parameter F bound to: 8 - type: integer 
	Parameter NEURONS_IN_LAYER bound to: 571473920 - type: integer 
INFO: [Synth 8-3491] module 'neural_network' declared at 'c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/neural_network.vhd:6' bound to instance 'nn' of component 'neural_network' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/neural_network_control.vhd:309]
INFO: [Synth 8-638] synthesizing module 'neural_network' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/neural_network.vhd:35]
	Parameter NUM_OF_INPUTS bound to: 2 - type: integer 
	Parameter BIT_WIDTH bound to: 16 - type: integer 
	Parameter MAX_NEURONS bound to: 2 - type: integer 
	Parameter NUM_OF_LAYERS bound to: 2 - type: integer 
	Parameter F bound to: 8 - type: integer 
	Parameter NEURONS_IN_LAYER bound to: 571473920 - type: integer 
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/neural_network.vhd:174]
WARNING: [Synth 8-614] signal 'State' is read in the process but is not in the sensitivity list [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/neural_network.vhd:399]
WARNING: [Synth 8-614] signal 'sel_div' is read in the process but is not in the sensitivity list [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/neural_network.vhd:399]
WARNING: [Synth 8-614] signal 'num_of_before' is read in the process but is not in the sensitivity list [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/neural_network.vhd:399]
WARNING: [Synth 8-614] signal 'current_weights' is read in the process but is not in the sensitivity list [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/neural_network.vhd:399]
WARNING: [Synth 8-614] signal 'w_inputs' is read in the process but is not in the sensitivity list [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/neural_network.vhd:399]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter NUM_OF_LAYERS bound to: 2 - type: integer 
	Parameter BIT_WIDTH bound to: 16 - type: integer 
	Parameter F bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'calculate_forward' declared at 'c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_forward.vhd:7' bound to instance 'forward' of component 'calculate_forward' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/neural_network.vhd:479]
INFO: [Synth 8-638] synthesizing module 'calculate_forward' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_forward.vhd:25]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter NUM_OF_LAYERS bound to: 2 - type: integer 
	Parameter BIT_WIDTH bound to: 16 - type: integer 
	Parameter F bound to: 8 - type: integer 
	Parameter BIT_WIDTH bound to: 16 - type: integer 
	Parameter F bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'lut' declared at 'c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/lut.vhd:4' bound to instance 'luts' of component 'lut' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_forward.vhd:80]
INFO: [Synth 8-638] synthesizing module 'lut' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/lut.vhd:17]
	Parameter BIT_WIDTH bound to: 16 - type: integer 
	Parameter F bound to: 8 - type: integer 
WARNING: [Synth 8-5830] Case choice is outside the range of select [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/lut.vhd:107]
WARNING: [Synth 8-6014] Unused sequential element temp_in1_reg was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/lut.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element temp_in2_reg was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/lut.vhd:26]
WARNING: [Synth 8-6014] Unused sequential element temp_in_index_reg was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/lut.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'lut' (1#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/lut.vhd:17]
	Parameter BIT_WIDTH bound to: 16 - type: integer 
	Parameter F bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'lut' declared at 'c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/lut.vhd:4' bound to instance 'luts' of component 'lut' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_forward.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element save_ind_reg was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_forward.vhd:119]
WARNING: [Synth 8-6014] Unused sequential element sum_aux_reg[0] was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_forward.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element sum_aux_reg[1] was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_forward.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'calculate_forward' (2#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_forward.vhd:25]
	Parameter BIT_WIDTH bound to: 16 - type: integer 
	Parameter MAX_NEURONS bound to: 2 - type: integer 
	Parameter NUM_OF_LAYERS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'weight_ram' declared at 'c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/weight_ram.vhd:5' bound to instance 'ram' of component 'weight_ram' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/neural_network.vhd:496]
INFO: [Synth 8-638] synthesizing module 'weight_ram' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/weight_ram.vhd:20]
	Parameter BIT_WIDTH bound to: 16 - type: integer 
	Parameter MAX_NEURONS bound to: 2 - type: integer 
	Parameter NUM_OF_LAYERS bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'ram' is read in the process but is not in the sensitivity list [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/weight_ram.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'weight_ram' (3#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/weight_ram.vhd:20]
	Parameter BIT_WIDTH bound to: 16 - type: integer 
	Parameter MAX_NEURONS bound to: 2 - type: integer 
	Parameter NUM_OF_LAYERS bound to: 2 - type: integer 
	Parameter F bound to: 8 - type: integer 
	Parameter NEURONS_IN_LAYER bound to: 571473920 - type: integer 
INFO: [Synth 8-3491] module 'calculate_backward' declared at 'c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:6' bound to instance 'backward' of component 'calculate_backward' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/neural_network.vhd:512]
INFO: [Synth 8-638] synthesizing module 'calculate_backward' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:31]
	Parameter BIT_WIDTH bound to: 16 - type: integer 
	Parameter MAX_NEURONS bound to: 2 - type: integer 
	Parameter NUM_OF_LAYERS bound to: 2 - type: integer 
	Parameter F bound to: 8 - type: integer 
	Parameter NEURONS_IN_LAYER bound to: 571473920 - type: integer 
WARNING: [Synth 8-614] signal 'weights_update_temp' is read in the process but is not in the sensitivity list [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element NUM_OF_NEURONS_NEXT_VAR_reg was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element NUM_OF_NEURONS_BEFORE_VAR_reg was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element w_vector1_reg[2] was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:117]
WARNING: [Synth 8-6014] Unused sequential element w_vector1_reg[5] was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:117]
WARNING: [Synth 8-6014] Unused sequential element w_vector2_reg[2] was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element w_vector2_reg[5] was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element mula_reg[2] was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:139]
WARNING: [Synth 8-6014] Unused sequential element sum_aux_reg[0] was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:142]
WARNING: [Synth 8-6014] Unused sequential element sum_aux_reg[1] was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:142]
WARNING: [Synth 8-6014] Unused sequential element sum_aux_reg[2] was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:142]
WARNING: [Synth 8-6014] Unused sequential element w_vector_reg[2] was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:144]
WARNING: [Synth 8-6014] Unused sequential element w_vector_reg[5] was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'calculate_backward' (4#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element sum_aux_reg was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/neural_network.vhd:449]
INFO: [Synth 8-256] done synthesizing module 'neural_network' (5#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/neural_network.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'neural_network_control' (6#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/neural_network_control.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element slv_reg9_reg was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/hdl/XOR_IP_v1_0_S00_AXI.vhd:318]
WARNING: [Synth 8-6014] Unused sequential element slv_reg10_reg was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/hdl/XOR_IP_v1_0_S00_AXI.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element slv_reg12_reg was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/hdl/XOR_IP_v1_0_S00_AXI.vhd:321]
WARNING: [Synth 8-6014] Unused sequential element slv_reg23_reg was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/hdl/XOR_IP_v1_0_S00_AXI.vhd:332]
WARNING: [Synth 8-6014] Unused sequential element slv_reg24_reg was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/hdl/XOR_IP_v1_0_S00_AXI.vhd:333]
WARNING: [Synth 8-6014] Unused sequential element slv_reg25_reg was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/hdl/XOR_IP_v1_0_S00_AXI.vhd:334]
WARNING: [Synth 8-6014] Unused sequential element slv_reg26_reg was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/hdl/XOR_IP_v1_0_S00_AXI.vhd:335]
WARNING: [Synth 8-6014] Unused sequential element slv_reg27_reg was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/hdl/XOR_IP_v1_0_S00_AXI.vhd:336]
WARNING: [Synth 8-6014] Unused sequential element slv_reg28_reg was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/hdl/XOR_IP_v1_0_S00_AXI.vhd:337]
WARNING: [Synth 8-6014] Unused sequential element slv_reg29_reg was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/hdl/XOR_IP_v1_0_S00_AXI.vhd:338]
WARNING: [Synth 8-6014] Unused sequential element slv_reg30_reg was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/hdl/XOR_IP_v1_0_S00_AXI.vhd:339]
WARNING: [Synth 8-6014] Unused sequential element slv_reg31_reg was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/hdl/XOR_IP_v1_0_S00_AXI.vhd:340]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/hdl/XOR_IP_v1_0_S00_AXI.vhd:342]
INFO: [Synth 8-256] done synthesizing module 'XOR_IP_v1_0_S00_AXI' (7#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/hdl/XOR_IP_v1_0_S00_AXI.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'XOR_IP_v1_0' (8#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/hdl/XOR_IP_v1_0.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_XOR_IP_0_0' (9#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_XOR_IP_0_0/synth/design_1_XOR_IP_0_0.vhd:85]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at 'c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/synth/design_1.vhd:891]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (10#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (11#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (12#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (13#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:332]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (14#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/synth/design_1.vhd:398]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/synth/design_1.vhd:80]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/synth/design_1.vhd:263]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' (15#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' (16#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' (17#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' (18#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' (19#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' (20#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' (20#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' (21#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' (22#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' (23#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' (23#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' (23#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' (24#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' (25#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' (25#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' (25#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' (25#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (26#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (27#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' (28#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' (28#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' (28#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' (28#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' (28#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (28#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (28#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' (28#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s' (29#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' (30#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (31#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (32#1) [C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/synth/design_1.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (33#1) [C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/synth/design_1.vhd:398]
INFO: [Synth 8-3491] module 'design_1_rst_ps7_0_100M_0' declared at 'c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:59' bound to instance 'rst_ps7_0_100M' of component 'design_1_rst_ps7_0_100M_0' [C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/synth/design_1.vhd:1029]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (34#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (35#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (36#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (37#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (38#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (39#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (40#1) [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'design_1' (41#1) [C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/synth/design_1.vhd:624]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axic_register_slice__parameterized6 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axic_register_slice__parameterized6 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axic_register_slice__parameterized3 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axic_register_slice__parameterized3 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axic_register_slice__parameterized5 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axic_register_slice__parameterized5 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axic_register_slice__parameterized4 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axic_register_slice__parameterized4 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axi_register_slice__parameterized0 has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axic_register_slice__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axic_register_slice__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axi_register_slice has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm has unconnected port s_arlen[7]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm has unconnected port s_arlen[6]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm has unconnected port s_arlen[5]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm has unconnected port s_arlen[4]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm has unconnected port s_arlen[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm has unconnected port s_arlen[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:38 ; elapsed = 00:01:56 . Memory (MB): peak = 920.406 ; gain = 376.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:39 ; elapsed = 00:01:57 . Memory (MB): peak = 920.406 ; gain = 376.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:39 ; elapsed = 00:01:57 . Memory (MB): peak = 920.406 ; gain = 376.309
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/design_1_ooc.xdc]
Finished Parsing XDC File [C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/design_1_ooc.xdc]
Parsing XDC File [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'rst_ps7_0_100M/U0'
Parsing XDC File [C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.runs/design_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.runs/design_1_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.runs/design_1_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 990.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 991.859 ; gain = 1.840
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:53 ; elapsed = 00:02:11 . Memory (MB): peak = 991.859 ; gain = 447.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:53 ; elapsed = 00:02:11 . Memory (MB): peak = 991.859 ; gain = 447.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for processing_system7_0/inst. (constraint file  C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.runs/design_1_synth_1/dont_touch.xdc, line 23).
Applied set_property DONT_TOUCH = true for rst_ps7_0_100M/U0. (constraint file  C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.runs/design_1_synth_1/dont_touch.xdc, line 26).
Applied set_property DONT_TOUCH = true for processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for XOR_IP_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:02:11 . Memory (MB): peak = 991.859 ; gain = 447.762
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "out_vec_rez" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nevron_array[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'total_error_out_reg[15:0]' into 'total_error_reg[15:0]' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/neural_network_control.vhd:272]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-327] inferring latch for variable 'w_inputs_pop_reg' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/neural_network.vhd:406]
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_out_reg' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/hdl/XOR_IP_v1_0_S00_AXI.vhd:728]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:08 ; elapsed = 00:02:26 . Memory (MB): peak = 991.859 ; gain = 447.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |neural_network__GB0         |           1|     22283|
|2     |neural_network__GB1         |           1|     12532|
|3     |neural_network__GB2         |           1|      7538|
|4     |neural_network_control__GC0 |           1|     14901|
|5     |XOR_IP_v1_0_S00_AXI__GC0    |           1|      6535|
|6     |design_1__GC0               |           1|      2802|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 10    
	   2 Input     12 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 19    
	   3 Input      5 Bit       Adders := 1     
	   7 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
	   4 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               96 Bit    Registers := 4     
	               66 Bit    Registers := 4     
	               47 Bit    Registers := 2     
	               32 Bit    Registers := 36    
	               16 Bit    Registers := 55    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 18    
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 56    
+---Muxes : 
	   2 Input     96 Bit        Muxes := 8     
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 57    
	   3 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	  32 Input     32 Bit        Muxes := 22    
	   2 Input     16 Bit        Muxes := 14    
	  73 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 46    
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 20    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 18    
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 72    
	   5 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module calculate_backward 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 5     
	   3 Input      5 Bit       Adders := 1     
	   7 Input      5 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 29    
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 31    
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module weight_ram 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lut__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	  73 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module lut 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	  73 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module calculate_forward 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   4 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 19    
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module neural_network 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 7     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   5 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module neural_network_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 4     
Module XOR_IP_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 25    
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	  32 Input     32 Bit        Muxes := 22    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'inputs_temp_reg[1][15:0]' into 'inputs_temp_reg[1][15:0]' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:92]
INFO: [Synth 8-4471] merging register 'inputs_temp_reg[0][15:0]' into 'inputs_temp_reg[0][15:0]' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:92]
INFO: [Synth 8-4471] merging register 'mu1_reg[1][15:0]' into 'mu1_reg[1][15:0]' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:165]
INFO: [Synth 8-4471] merging register 'mu1_reg[1][15:0]' into 'mu1_reg[1][15:0]' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:165]
INFO: [Synth 8-4471] merging register 'mu1_reg[0][15:0]' into 'mu1_reg[0][15:0]' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:165]
INFO: [Synth 8-4471] merging register 'mu1_reg[0][15:0]' into 'mu1_reg[0][15:0]' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:165]
DSP Report: Generating DSP ARG, operation Mode is: A2*B2.
DSP Report: register w_vector2_reg[1] is absorbed into DSP ARG.
DSP Report: register w_vector1_reg[1] is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A2*B2.
DSP Report: register w_vector2_reg[4] is absorbed into DSP ARG.
DSP Report: register w_vector1_reg[4] is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B2.
DSP Report: register inputs_temp_reg[1] is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A2*B2.
DSP Report: register mulb_reg[1] is absorbed into DSP ARG.
DSP Report: register mula_reg[1] is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A2*B2.
DSP Report: register w_vector2_reg[0] is absorbed into DSP ARG.
DSP Report: register w_vector1_reg[0] is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A2*B2.
DSP Report: register w_vector2_reg[3] is absorbed into DSP ARG.
DSP Report: register w_vector1_reg[3] is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B2.
DSP Report: register inputs_temp_reg[0] is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A2*B2.
DSP Report: register mulb_reg[0] is absorbed into DSP ARG.
DSP Report: register mula_reg[0] is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A2*B.
DSP Report: register delta_reg[1] is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A2*B.
DSP Report: register mu1_reg[1] is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A2*B.
DSP Report: register mu1_reg[1] is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A2*B.
DSP Report: register mu1_reg[1] is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A2*B.
DSP Report: register delta_reg[0] is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A2*B.
DSP Report: register mu1_reg[0] is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A2*B.
DSP Report: register mu1_reg[0] is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A2*B.
DSP Report: register mu1_reg[0] is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
INFO: [Synth 8-5546] ROM "out_vec_rez" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_vec_rez" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'w_s_reg[1][15:0]' into 'w_s_reg[1][15:0]' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_forward.vhd:113]
INFO: [Synth 8-4471] merging register 'w_s_reg[0][15:0]' into 'w_s_reg[0][15:0]' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_forward.vhd:113]
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A2*B.
DSP Report: register w_s_reg[1] is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A2*B.
DSP Report: register w_s_reg[0] is absorbed into DSP ARG.
DSP Report: operator ARG is absorbed into DSP ARG.
INFO: [Synth 8-4471] merging register 'current_addr_reg[4:0]' into 'current_addr_reg[4:0]' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/neural_network_control.vhd:216]
INFO: [Synth 8-4471] merging register 'total_error_temp_reg[15:0]' into 'total_error_temp_reg[15:0]' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/neural_network_control.vhd:258]
INFO: [Synth 8-4471] merging register 'current_example_reg[4:0]' into 'current_example_reg[4:0]' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/neural_network_control.vhd:131]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/backward/NUM_OF_NEURONS_VAR_reg[2]' (FDE) to 'XOR_IP_0/nni_0/backward/NUM_OF_NEURONS_VAR_reg[3]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/backward/NUM_OF_NEURONS_VAR_reg[3]' (FDE) to 'XOR_IP_0/nni_0/backward/NUM_OF_NEURONS_VAR_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XOR_IP_0/nni_0/backward/\NUM_OF_NEURONS_VAR_reg[4] )
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][0]' (FDRE) to 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][1]' (FDRE) to 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][2]' (FDRE) to 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][3]' (FDRE) to 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][4]' (FDRE) to 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][5]' (FDRE) to 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][6]' (FDRE) to 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][7]' (FDRE) to 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][9]' (FDRE) to 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][10]' (FDRE) to 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][11]' (FDRE) to 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][12]' (FDRE) to 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][13]' (FDRE) to 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][14]' (FDRE) to 'XOR_IP_0/nni_0/backward/inputs_before_reg[2][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XOR_IP_0/nni_0/backward/\inputs_before_reg[2][15] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'XOR_IP_0/nni_0/backward/save_ind_2_reg[4]__0/Q' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:86]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:86]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:86]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'XOR_IP_0/nni_0/backward/save_ind_2_reg[3]__0/Q' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:86]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:86]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:86]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'XOR_IP_0/nni_0/backward/save_ind_2_reg[2]__0/Q' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:86]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:86]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:86]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'XOR_IP_0/nni_0/backward/save_ind_2_reg[1]__0/Q' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:86]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:86]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:86]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'XOR_IP_0/nni_0/backward/save_ind_2_reg[0]__0/Q' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:86]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:86]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:86]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'XOR_IP_0/nni_0/backward/save_ind_reg[0]__0/Q' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:85]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.srcs/sources_1/bd/design_1/ipshared/f292/src/calculate_backward.vhd:85]
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/x_s_reg[2][0]' (FDRE) to 'XOR_IP_0/nni_2/forward/x_s_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/x_s_reg[2][1]' (FDRE) to 'XOR_IP_0/nni_2/forward/x_s_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/x_s_reg[2][2]' (FDRE) to 'XOR_IP_0/nni_2/forward/x_s_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/x_s_reg[2][3]' (FDRE) to 'XOR_IP_0/nni_2/forward/x_s_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/x_s_reg[2][4]' (FDRE) to 'XOR_IP_0/nni_2/forward/x_s_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/x_s_reg[2][5]' (FDRE) to 'XOR_IP_0/nni_2/forward/x_s_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/x_s_reg[2][6]' (FDRE) to 'XOR_IP_0/nni_2/forward/x_s_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/x_s_reg[2][7]' (FDRE) to 'XOR_IP_0/nni_2/forward/x_s_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/x_s_reg[2][9]' (FDRE) to 'XOR_IP_0/nni_2/forward/x_s_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/x_s_reg[2][10]' (FDRE) to 'XOR_IP_0/nni_2/forward/x_s_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/x_s_reg[2][11]' (FDRE) to 'XOR_IP_0/nni_2/forward/x_s_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/x_s_reg[2][12]' (FDRE) to 'XOR_IP_0/nni_2/forward/x_s_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/x_s_reg[2][13]' (FDRE) to 'XOR_IP_0/nni_2/forward/x_s_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/x_s_reg[2][14]' (FDRE) to 'XOR_IP_0/nni_2/forward/x_s_reg[2][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XOR_IP_0/nni_2/\forward/x_s_reg[2][15] )
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/NUM_OF_NEURONS_BEFORE_VAR_reg[2]' (FDE) to 'XOR_IP_0/nni_2/forward/NUM_OF_NEURONS_VAR_reg[2]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/NUM_OF_NEURONS_BEFORE_VAR_reg[3]' (FDE) to 'XOR_IP_0/nni_2/forward/NUM_OF_NEURONS_VAR_reg[2]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/NUM_OF_NEURONS_BEFORE_VAR_reg[4]' (FDE) to 'XOR_IP_0/nni_2/forward/NUM_OF_NEURONS_VAR_reg[2]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/NUM_OF_NEURONS_VAR_reg[2]' (FDE) to 'XOR_IP_0/nni_2/forward/NUM_OF_NEURONS_VAR_reg[3]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/NUM_OF_NEURONS_VAR_reg[3]' (FDE) to 'XOR_IP_0/nni_2/forward/NUM_OF_NEURONS_VAR_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XOR_IP_0/nni_2/\forward/NUM_OF_NEURONS_VAR_reg[4] )
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/luts[1].luts/out_vec_rez_reg[9]' (FDR) to 'XOR_IP_0/nni_2/forward/luts[1].luts/out_vec_rez_reg[10]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/luts[1].luts/out_vec_rez_reg[10]' (FDR) to 'XOR_IP_0/nni_2/forward/luts[1].luts/out_vec_rez_reg[11]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/luts[1].luts/out_vec_rez_reg[11]' (FDR) to 'XOR_IP_0/nni_2/forward/luts[1].luts/out_vec_rez_reg[12]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/luts[1].luts/out_vec_rez_reg[12]' (FDR) to 'XOR_IP_0/nni_2/forward/luts[1].luts/out_vec_rez_reg[13]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/luts[1].luts/out_vec_rez_reg[13]' (FDR) to 'XOR_IP_0/nni_2/forward/luts[1].luts/out_vec_rez_reg[14]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/luts[1].luts/out_vec_rez_reg[14]' (FDR) to 'XOR_IP_0/nni_2/forward/luts[1].luts/out_vec_rez_reg[15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/luts[0].luts/out_vec_rez_reg[9]' (FDR) to 'XOR_IP_0/nni_2/forward/luts[0].luts/out_vec_rez_reg[10]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/luts[0].luts/out_vec_rez_reg[10]' (FDR) to 'XOR_IP_0/nni_2/forward/luts[0].luts/out_vec_rez_reg[11]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/luts[0].luts/out_vec_rez_reg[11]' (FDR) to 'XOR_IP_0/nni_2/forward/luts[0].luts/out_vec_rez_reg[12]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/luts[0].luts/out_vec_rez_reg[12]' (FDR) to 'XOR_IP_0/nni_2/forward/luts[0].luts/out_vec_rez_reg[13]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/luts[0].luts/out_vec_rez_reg[13]' (FDR) to 'XOR_IP_0/nni_2/forward/luts[0].luts/out_vec_rez_reg[14]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/forward/luts[0].luts/out_vec_rez_reg[14]' (FDR) to 'XOR_IP_0/nni_2/forward/luts[0].luts/out_vec_rez_reg[15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/x_t_reg[1][9]' (FDE) to 'XOR_IP_0/nni_2/x_t_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/x_t_reg[1][10]' (FDE) to 'XOR_IP_0/nni_2/x_t_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/x_t_reg[1][11]' (FDE) to 'XOR_IP_0/nni_2/x_t_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/x_t_reg[1][12]' (FDE) to 'XOR_IP_0/nni_2/x_t_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/x_t_reg[1][13]' (FDE) to 'XOR_IP_0/nni_2/x_t_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/x_t_reg[1][14]' (FDE) to 'XOR_IP_0/nni_2/x_t_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/x_t_reg[1][25]' (FDE) to 'XOR_IP_0/nni_2/x_t_reg[1][26]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/x_t_reg[1][26]' (FDE) to 'XOR_IP_0/nni_2/x_t_reg[1][27]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/x_t_reg[1][27]' (FDE) to 'XOR_IP_0/nni_2/x_t_reg[1][28]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/x_t_reg[1][28]' (FDE) to 'XOR_IP_0/nni_2/x_t_reg[1][29]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/x_t_reg[1][29]' (FDE) to 'XOR_IP_0/nni_2/x_t_reg[1][30]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/x_t_reg[1][30]' (FDE) to 'XOR_IP_0/nni_2/x_t_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/x_t_reg[2][9]' (FDE) to 'XOR_IP_0/nni_2/x_t_reg[2][10]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/x_t_reg[2][10]' (FDE) to 'XOR_IP_0/nni_2/x_t_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/x_t_reg[2][11]' (FDE) to 'XOR_IP_0/nni_2/x_t_reg[2][12]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/x_t_reg[2][12]' (FDE) to 'XOR_IP_0/nni_2/x_t_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/x_t_reg[2][13]' (FDE) to 'XOR_IP_0/nni_2/x_t_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/x_t_reg[2][14]' (FDE) to 'XOR_IP_0/nni_2/x_t_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/x_t_reg[2][25]' (FDE) to 'XOR_IP_0/nni_2/x_t_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/x_t_reg[2][26]' (FDE) to 'XOR_IP_0/nni_2/x_t_reg[2][27]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/x_t_reg[2][27]' (FDE) to 'XOR_IP_0/nni_2/x_t_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/x_t_reg[2][28]' (FDE) to 'XOR_IP_0/nni_2/x_t_reg[2][29]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/x_t_reg[2][29]' (FDE) to 'XOR_IP_0/nni_2/x_t_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_2/x_t_reg[2][30]' (FDE) to 'XOR_IP_0/nni_2/x_t_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nn_controli_3/total_error_reg[13]' (FDE) to 'XOR_IP_0/nn_controli_3/total_error_reg[14]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nn_controli_3/total_error_reg[14]' (FDE) to 'XOR_IP_0/nn_controli_3/total_error_reg[15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/XOR_IP_v1_0_S00_AXI_insti_4/axi_rresp_reg[0]' (FDRE) to 'XOR_IP_0/XOR_IP_v1_0_S00_AXI_insti_4/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XOR_IP_0/XOR_IP_v1_0_S00_AXI_insti_4/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/XOR_IP_v1_0_S00_AXI_insti_4/axi_bresp_reg[0]' (FDRE) to 'XOR_IP_0/XOR_IP_v1_0_S00_AXI_insti_4/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XOR_IP_0/XOR_IP_v1_0_S00_AXI_insti_4/\axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]' (FDR) to 'i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]' (FDR) to 'i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[1]' (FD) to 'i_0/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'i_0/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/y_out_reg[9]' (FDE) to 'XOR_IP_0/nni_0/y_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/y_out_reg[10]' (FDE) to 'XOR_IP_0/nni_0/y_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/y_out_reg[11]' (FDE) to 'XOR_IP_0/nni_0/y_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/y_out_reg[12]' (FDE) to 'XOR_IP_0/nni_0/y_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/y_out_reg[13]' (FDE) to 'XOR_IP_0/nni_0/y_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/y_out_reg[14]' (FDE) to 'XOR_IP_0/nni_0/y_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/y_out_reg[25]' (FDE) to 'XOR_IP_0/nni_0/y_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/y_out_reg[26]' (FDE) to 'XOR_IP_0/nni_0/y_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/y_out_reg[27]' (FDE) to 'XOR_IP_0/nni_0/y_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/y_out_reg[28]' (FDE) to 'XOR_IP_0/nni_0/y_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/y_out_reg[29]' (FDE) to 'XOR_IP_0/nni_0/y_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/nni_0/y_out_reg[30]' (FDE) to 'XOR_IP_0/nni_0/y_out_reg[31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:03 ; elapsed = 00:03:23 . Memory (MB): peak = 991.859 ; gain = 447.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calculate_backward | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calculate_backward | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calculate_backward | A*B2        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|calculate_backward | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calculate_backward | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calculate_backward | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calculate_backward | A*B2        | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|calculate_backward | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|calculate_backward | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_backward | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_backward | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_backward | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_backward | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_backward | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_backward | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_backward | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|neural_network     | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|neural_network     | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_forward  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_forward  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_forward  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_forward  | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_forward  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_forward  | A2*B        | 16     | 16     | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |neural_network__GB0         |           1|      3754|
|2     |neural_network__GB1         |           1|      1695|
|3     |neural_network__GB2         |           1|      3308|
|4     |neural_network_control__GC0 |           1|       813|
|5     |XOR_IP_v1_0_S00_AXI__GC0    |           1|      2641|
|6     |design_1__GC0               |           1|      2346|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'processing_system7_0/FCLK_CLK0' to pin 'processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:30 ; elapsed = 00:03:52 . Memory (MB): peak = 1152.801 ; gain = 608.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:57 ; elapsed = 00:04:20 . Memory (MB): peak = 1233.172 ; gain = 689.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |neural_network__GB1      |           1|      1695|
|2     |XOR_IP_v1_0_S00_AXI__GC0 |           1|      2641|
|3     |design_1__GC0            |           1|      2346|
|4     |design_1_XOR_IP_0_0_GT0  |           1|      7879|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XOR_IP_0/\U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/luts[1].luts/out_vec_rez_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XOR_IP_0/\U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/luts[0].luts/out_vec_rez_reg[15] )
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][15]' (FDRE) to 'XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/y_out_reg[15]' (FDE) to 'XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/y_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (XOR_IP_0/\U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/y_out_reg[31] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:09 ; elapsed = 00:04:32 . Memory (MB): peak = 1407.102 ; gain = 863.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/is_valid_reg[0] is being inverted and renamed to U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/is_valid_reg[0]_inv.
INFO: [Synth 8-6064] Net n_0_1093 is driving 45 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_843 is driving 45 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:14 ; elapsed = 00:04:37 . Memory (MB): peak = 1407.102 ; gain = 863.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:14 ; elapsed = 00:04:37 . Memory (MB): peak = 1407.102 ; gain = 863.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:16 ; elapsed = 00:04:39 . Memory (MB): peak = 1407.102 ; gain = 863.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:16 ; elapsed = 00:04:39 . Memory (MB): peak = 1407.102 ; gain = 863.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:16 ; elapsed = 00:04:39 . Memory (MB): peak = 1407.102 ; gain = 863.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:16 ; elapsed = 00:04:39 . Memory (MB): peak = 1407.102 ; gain = 863.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BIBUF     |   130|
|2     |BUFG      |     1|
|3     |CARRY4    |   301|
|4     |DSP48E1   |     8|
|5     |DSP48E1_1 |     2|
|6     |DSP48E1_2 |     8|
|7     |DSP48E1_3 |     4|
|8     |DSP48E1_4 |     2|
|9     |LUT1      |   955|
|10    |LUT2      |   335|
|11    |LUT3      |   596|
|12    |LUT4      |   667|
|13    |LUT5      |   485|
|14    |LUT6      |   772|
|15    |MUXF7     |    72|
|16    |MUXF8     |    29|
|17    |PS7       |     1|
|18    |SRL16     |     1|
|19    |SRL16E    |    18|
|20    |SRLC32E   |    47|
|21    |FDCE      |     7|
|22    |FDR       |     8|
|23    |FDRE      |  2823|
|24    |FDSE      |    37|
|25    |LD        |   128|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                         |Module                                                         |Cells |
+------+-------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                              |                                                               |  7437|
|2     |  XOR_IP_0                                       |design_1_XOR_IP_0_0                                            |  5987|
|3     |    U0                                           |XOR_IP_v1_0                                                    |  5987|
|4     |      XOR_IP_v1_0_S00_AXI_inst                   |XOR_IP_v1_0_S00_AXI                                            |  5987|
|5     |        nn_control                               |neural_network_control                                         |  4697|
|6     |          nn                                     |neural_network                                                 |  4271|
|7     |            backward                             |calculate_backward                                             |  1744|
|8     |            forward                              |calculate_forward                                              |   913|
|9     |              \luts[0].luts                      |lut                                                            |    55|
|10    |              \luts[1].luts                      |lut_5                                                          |    56|
|11    |            ram                                  |weight_ram                                                     |   754|
|12    |  processing_system7_0                           |design_1_processing_system7_0_0                                |   244|
|13    |    inst                                         |processing_system7_v5_5_processing_system7                     |   244|
|14    |  ps7_0_axi_periph                               |design_1_ps7_0_axi_periph_0                                    |  1140|
|15    |    s00_couplers                                 |s00_couplers_imp_UYSKKA                                        |  1140|
|16    |      auto_pc                                    |design_1_auto_pc_0                                             |  1140|
|17    |        inst                                     |axi_protocol_converter_v2_1_19_axi_protocol_converter          |  1140|
|18    |          \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_19_b2s                             |  1140|
|19    |            \RD.ar_channel_0                     |axi_protocol_converter_v2_1_19_b2s_ar_channel                  |   177|
|20    |              ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm                  |    32|
|21    |              cmd_translator_0                   |axi_protocol_converter_v2_1_19_b2s_cmd_translator_2            |   133|
|22    |                incr_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_incr_cmd_3                  |    67|
|23    |                wrap_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_4                  |    61|
|24    |            \RD.r_channel_0                      |axi_protocol_converter_v2_1_19_b2s_r_channel                   |    92|
|25    |              rd_data_fifo_0                     |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 |    50|
|26    |              transaction_fifo_0                 |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 |    28|
|27    |            SI_REG                               |axi_register_slice_v2_1_19_axi_register_slice                  |   636|
|28    |              \ar.ar_pipe                        |axi_register_slice_v2_1_19_axic_register_slice                 |   219|
|29    |              \aw.aw_pipe                        |axi_register_slice_v2_1_19_axic_register_slice_1               |   223|
|30    |              \b.b_pipe                          |axi_register_slice_v2_1_19_axic_register_slice__parameterized1 |    48|
|31    |              \r.r_pipe                          |axi_register_slice_v2_1_19_axic_register_slice__parameterized2 |   146|
|32    |            \WR.aw_channel_0                     |axi_protocol_converter_v2_1_19_b2s_aw_channel                  |   173|
|33    |              aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm                  |    16|
|34    |              cmd_translator_0                   |axi_protocol_converter_v2_1_19_b2s_cmd_translator              |   141|
|35    |                incr_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_incr_cmd                    |    64|
|36    |                wrap_cmd_0                       |axi_protocol_converter_v2_1_19_b2s_wrap_cmd                    |    73|
|37    |            \WR.b_channel_0                      |axi_protocol_converter_v2_1_19_b2s_b_channel                   |    60|
|38    |              bid_fifo_0                         |axi_protocol_converter_v2_1_19_b2s_simple_fifo                 |    26|
|39    |              bresp_fifo_0                       |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 |    10|
|40    |  rst_ps7_0_100M                                 |design_1_rst_ps7_0_100M_0                                      |    66|
|41    |    U0                                           |proc_sys_reset                                                 |    66|
|42    |      EXT_LPF                                    |lpf                                                            |    23|
|43    |        \ACTIVE_LOW_AUX.ACT_LO_AUX               |cdc_sync                                                       |     6|
|44    |        \ACTIVE_LOW_EXT.ACT_LO_EXT               |cdc_sync_0                                                     |     6|
|45    |      SEQ                                        |sequence_psr                                                   |    38|
|46    |        SEQ_COUNTER                              |upcnt_n                                                        |    13|
+------+-------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:16 ; elapsed = 00:04:39 . Memory (MB): peak = 1407.102 ; gain = 863.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 18 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:28 ; elapsed = 00:04:31 . Memory (MB): peak = 1407.102 ; gain = 791.551
Synthesis Optimization Complete : Time (s): cpu = 00:04:16 ; elapsed = 00:04:40 . Memory (MB): peak = 1407.102 ; gain = 863.004
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 563 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1407.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 137 instances were transformed.
  FDR => FDRE: 8 instances
  LD => LDCE: 128 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
295 Infos, 156 Warnings, 18 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:30 ; elapsed = 00:04:58 . Memory (MB): peak = 1407.102 ; gain = 1110.691
INFO: [Coretcl 2-1174] Renamed 45 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1407.102 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Blaz/Desktop/UPLOAD/NEURAL_NETWORK_XOR_CPU/NEURAL_NETWORK_XOR_CPU.runs/design_1_synth_1/design_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_utilization_synth.rpt -pb design_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 15 17:46:55 2021...
