Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Tue Mar  5 22:39:06 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.220        0.000                      0                  208        2.850        0.000                       0                   905  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 3.125}        6.250           160.000         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.220        0.000                      0                  208        2.850        0.000                       0                   417  
clk_wrapper                                                                             498.562        0.000                       0                   488  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[198]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[121]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 2.339ns (39.225%)  route 3.624ns (60.775%))
  Logic Levels:           20  (LUT3=1 LUT4=2 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 9.011 - 6.250 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 1.237ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.931ns (routing 1.130ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=416, routed)         2.135     3.276    shift_reg_tap_i/clk_c
    SLICE_X95Y474        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[198]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y474        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.374 r  shift_reg_tap_i/sr_p.sr_1[198]/Q
                         net (fo=27, routed)          0.257     3.631    dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/input_slr_16
    SLICE_X95Y473        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.138     3.769 r  dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/un1_b_i_ac0_5_d_0_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.151     3.920    dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/un1_b_i_ac0_5_d_0_4
    SLICE_X95Y474        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.062     3.982 f  dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=3, routed)           0.253     4.235    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/pt_34_0
    SLICE_X96Y474        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.334 r  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.104     4.438    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_c2_32
    SLICE_X96Y473        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.114     4.552 r  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=29, routed)          0.114     4.666    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0_39
    SLICE_X96Y473        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     4.764 f  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=3, routed)           0.369     5.133    dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/pt_68[1]
    SLICE_X94Y475        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     5.233 r  dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/m151/O
                         net (fo=3, routed)           0.435     5.668    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/N_152_0
    SLICE_X98Y475        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115     5.783 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.057     5.840    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_23
    SLICE_X98Y475        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     5.956 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=3, routed)           0.189     6.145    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/pt_50_0
    SLICE_X100Y475       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.101     6.246 r  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=34, routed)          0.141     6.387    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0_17
    SLICE_X102Y475       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     6.485 f  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/b_o_comb.pt[2]/O
                         net (fo=8, routed)           0.093     6.578    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/pt_8_0
    SLICE_X102Y475       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.179     6.757 r  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0_0/O
                         net (fo=7, routed)           0.132     6.889    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0_0_1z
    SLICE_X101Y475       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     7.038 f  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/b_o_comb.pt[1]/O
                         net (fo=7, routed)           0.286     7.324    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/pt_13_0
    SLICE_X103Y476       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     7.502 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.098     7.600    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_c2_6
    SLICE_X102Y476       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.038     7.638 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=37, routed)          0.190     7.828    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0_9
    SLICE_X102Y476       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     7.926 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=1, routed)           0.213     8.139    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/pt_30_0
    SLICE_X101Y473       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     8.239 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.049     8.288    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_c2_31
    SLICE_X101Y473       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     8.352 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=26, routed)          0.130     8.482    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_37
    SLICE_X101Y473       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.098     8.580 f  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=3, routed)           0.173     8.753    dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/pt_22_0
    SLICE_X103Y474       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     8.901 r  dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=20, routed)          0.131     9.032    dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/un1_b_i_c2_3
    SLICE_X103Y473       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     9.180 r  dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=1, routed)           0.059     9.239    shift_reg_tap_o/idx_lut6_2_o6_0[0]
    SLICE_X103Y473       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=416, routed)         1.931     9.011    shift_reg_tap_o/clk_c
    SLICE_X103Y473       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[121]/C
                         clock pessimism              0.457     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X103Y473       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     9.460    shift_reg_tap_o/sr_p.sr_1[121]
  -------------------------------------------------------------------
                         required time                          9.460    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[198]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[121]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 2.339ns (39.225%)  route 3.624ns (60.775%))
  Logic Levels:           20  (LUT3=1 LUT4=2 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 9.011 - 6.250 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 1.237ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.931ns (routing 1.130ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=416, routed)         2.135     3.276    shift_reg_tap_i/clk_c
    SLICE_X95Y474        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[198]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y474        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.374 r  shift_reg_tap_i/sr_p.sr_1[198]/Q
                         net (fo=27, routed)          0.257     3.631    dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/input_slr_16
    SLICE_X95Y473        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.138     3.769 r  dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/un1_b_i_ac0_5_d_0_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.151     3.920    dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/un1_b_i_ac0_5_d_0_4
    SLICE_X95Y474        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.062     3.982 r  dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=3, routed)           0.253     4.235    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/pt_34_0
    SLICE_X96Y474        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.334 f  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.104     4.438    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_c2_32
    SLICE_X96Y473        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.114     4.552 f  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=29, routed)          0.114     4.666    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0_39
    SLICE_X96Y473        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     4.764 f  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=3, routed)           0.369     5.133    dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/pt_68[1]
    SLICE_X94Y475        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     5.233 r  dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/m151/O
                         net (fo=3, routed)           0.435     5.668    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/N_152_0
    SLICE_X98Y475        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115     5.783 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.057     5.840    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_23
    SLICE_X98Y475        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     5.956 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=3, routed)           0.189     6.145    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/pt_50_0
    SLICE_X100Y475       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.101     6.246 r  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=34, routed)          0.141     6.387    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0_17
    SLICE_X102Y475       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     6.485 f  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/b_o_comb.pt[2]/O
                         net (fo=8, routed)           0.093     6.578    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/pt_8_0
    SLICE_X102Y475       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.179     6.757 r  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0_0/O
                         net (fo=7, routed)           0.132     6.889    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0_0_1z
    SLICE_X101Y475       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     7.038 f  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/b_o_comb.pt[1]/O
                         net (fo=7, routed)           0.286     7.324    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/pt_13_0
    SLICE_X103Y476       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     7.502 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.098     7.600    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_c2_6
    SLICE_X102Y476       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.038     7.638 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=37, routed)          0.190     7.828    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0_9
    SLICE_X102Y476       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     7.926 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=1, routed)           0.213     8.139    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/pt_30_0
    SLICE_X101Y473       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     8.239 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.049     8.288    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_c2_31
    SLICE_X101Y473       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     8.352 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=26, routed)          0.130     8.482    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_37
    SLICE_X101Y473       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.098     8.580 f  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=3, routed)           0.173     8.753    dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/pt_22_0
    SLICE_X103Y474       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     8.901 r  dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=20, routed)          0.131     9.032    dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/un1_b_i_c2_3
    SLICE_X103Y473       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     9.180 r  dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=1, routed)           0.059     9.239    shift_reg_tap_o/idx_lut6_2_o6_0[0]
    SLICE_X103Y473       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=416, routed)         1.931     9.011    shift_reg_tap_o/clk_c
    SLICE_X103Y473       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[121]/C
                         clock pessimism              0.457     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X103Y473       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     9.460    shift_reg_tap_o/sr_p.sr_1[121]
  -------------------------------------------------------------------
                         required time                          9.460    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[198]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[121]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 2.339ns (39.225%)  route 3.624ns (60.775%))
  Logic Levels:           20  (LUT3=1 LUT4=2 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 9.011 - 6.250 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 1.237ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.931ns (routing 1.130ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=416, routed)         2.135     3.276    shift_reg_tap_i/clk_c
    SLICE_X95Y474        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[198]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y474        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.374 r  shift_reg_tap_i/sr_p.sr_1[198]/Q
                         net (fo=27, routed)          0.257     3.631    dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/input_slr_16
    SLICE_X95Y473        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.138     3.769 r  dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/un1_b_i_ac0_5_d_0_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.151     3.920    dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/un1_b_i_ac0_5_d_0_4
    SLICE_X95Y474        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.062     3.982 f  dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=3, routed)           0.253     4.235    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/pt_34_0
    SLICE_X96Y474        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.334 r  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.104     4.438    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_c2_32
    SLICE_X96Y473        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.114     4.552 r  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=29, routed)          0.114     4.666    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0_39
    SLICE_X96Y473        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     4.764 r  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=3, routed)           0.369     5.133    dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/pt_68[1]
    SLICE_X94Y475        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     5.233 f  dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/m151/O
                         net (fo=3, routed)           0.435     5.668    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/N_152_0
    SLICE_X98Y475        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115     5.783 f  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.057     5.840    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_23
    SLICE_X98Y475        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     5.956 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=3, routed)           0.189     6.145    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/pt_50_0
    SLICE_X100Y475       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.101     6.246 r  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=34, routed)          0.141     6.387    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0_17
    SLICE_X102Y475       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     6.485 f  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/b_o_comb.pt[2]/O
                         net (fo=8, routed)           0.093     6.578    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/pt_8_0
    SLICE_X102Y475       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.179     6.757 r  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0_0/O
                         net (fo=7, routed)           0.132     6.889    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0_0_1z
    SLICE_X101Y475       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     7.038 f  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/b_o_comb.pt[1]/O
                         net (fo=7, routed)           0.286     7.324    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/pt_13_0
    SLICE_X103Y476       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     7.502 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.098     7.600    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_c2_6
    SLICE_X102Y476       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.038     7.638 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=37, routed)          0.190     7.828    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0_9
    SLICE_X102Y476       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     7.926 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=1, routed)           0.213     8.139    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/pt_30_0
    SLICE_X101Y473       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     8.239 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.049     8.288    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_c2_31
    SLICE_X101Y473       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     8.352 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=26, routed)          0.130     8.482    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_37
    SLICE_X101Y473       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.098     8.580 f  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=3, routed)           0.173     8.753    dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/pt_22_0
    SLICE_X103Y474       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     8.901 r  dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=20, routed)          0.131     9.032    dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/un1_b_i_c2_3
    SLICE_X103Y473       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     9.180 r  dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=1, routed)           0.059     9.239    shift_reg_tap_o/idx_lut6_2_o6_0[0]
    SLICE_X103Y473       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=416, routed)         1.931     9.011    shift_reg_tap_o/clk_c
    SLICE_X103Y473       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[121]/C
                         clock pessimism              0.457     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X103Y473       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     9.460    shift_reg_tap_o/sr_p.sr_1[121]
  -------------------------------------------------------------------
                         required time                          9.460    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[198]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[121]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 2.339ns (39.225%)  route 3.624ns (60.775%))
  Logic Levels:           20  (LUT3=1 LUT4=2 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 9.011 - 6.250 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 1.237ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.931ns (routing 1.130ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=416, routed)         2.135     3.276    shift_reg_tap_i/clk_c
    SLICE_X95Y474        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[198]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y474        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.374 r  shift_reg_tap_i/sr_p.sr_1[198]/Q
                         net (fo=27, routed)          0.257     3.631    dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/input_slr_16
    SLICE_X95Y473        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.138     3.769 r  dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/un1_b_i_ac0_5_d_0_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.151     3.920    dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/un1_b_i_ac0_5_d_0_4
    SLICE_X95Y474        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.062     3.982 f  dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=3, routed)           0.253     4.235    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/pt_34_0
    SLICE_X96Y474        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.334 r  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.104     4.438    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_c2_32
    SLICE_X96Y473        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.114     4.552 r  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=29, routed)          0.114     4.666    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0_39
    SLICE_X96Y473        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     4.764 f  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=3, routed)           0.369     5.133    dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/pt_68[1]
    SLICE_X94Y475        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     5.233 r  dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/m151/O
                         net (fo=3, routed)           0.435     5.668    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/N_152_0
    SLICE_X98Y475        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115     5.783 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.057     5.840    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_23
    SLICE_X98Y475        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     5.956 f  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=3, routed)           0.189     6.145    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/pt_50_0
    SLICE_X100Y475       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.101     6.246 f  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=34, routed)          0.141     6.387    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0_17
    SLICE_X102Y475       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     6.485 f  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/b_o_comb.pt[2]/O
                         net (fo=8, routed)           0.093     6.578    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/pt_8_0
    SLICE_X102Y475       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.179     6.757 r  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0_0/O
                         net (fo=7, routed)           0.132     6.889    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0_0_1z
    SLICE_X101Y475       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     7.038 f  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/b_o_comb.pt[1]/O
                         net (fo=7, routed)           0.286     7.324    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/pt_13_0
    SLICE_X103Y476       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     7.502 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.098     7.600    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_c2_6
    SLICE_X102Y476       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.038     7.638 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=37, routed)          0.190     7.828    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0_9
    SLICE_X102Y476       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     7.926 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=1, routed)           0.213     8.139    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/pt_30_0
    SLICE_X101Y473       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     8.239 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.049     8.288    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_c2_31
    SLICE_X101Y473       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     8.352 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=26, routed)          0.130     8.482    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_37
    SLICE_X101Y473       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.098     8.580 f  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=3, routed)           0.173     8.753    dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/pt_22_0
    SLICE_X103Y474       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     8.901 r  dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=20, routed)          0.131     9.032    dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/un1_b_i_c2_3
    SLICE_X103Y473       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     9.180 r  dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=1, routed)           0.059     9.239    shift_reg_tap_o/idx_lut6_2_o6_0[0]
    SLICE_X103Y473       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=416, routed)         1.931     9.011    shift_reg_tap_o/clk_c
    SLICE_X103Y473       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[121]/C
                         clock pessimism              0.457     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X103Y473       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     9.460    shift_reg_tap_o/sr_p.sr_1[121]
  -------------------------------------------------------------------
                         required time                          9.460    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[198]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[121]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 2.339ns (39.225%)  route 3.624ns (60.775%))
  Logic Levels:           20  (LUT3=1 LUT4=2 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 9.011 - 6.250 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 1.237ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.931ns (routing 1.130ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=416, routed)         2.135     3.276    shift_reg_tap_i/clk_c
    SLICE_X95Y474        FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[198]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y474        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.374 r  shift_reg_tap_i/sr_p.sr_1[198]/Q
                         net (fo=27, routed)          0.257     3.631    dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/input_slr_16
    SLICE_X95Y473        LUT4 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.138     3.769 r  dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/un1_b_i_ac0_5_d_0_lut6_2_o5_lut6_2_o5/O
                         net (fo=2, routed)           0.151     3.920    dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/un1_b_i_ac0_5_d_0_4
    SLICE_X95Y474        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.062     3.982 r  dut_inst/stage_g.0.pair_g.7.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=3, routed)           0.253     4.235    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/pt_34_0
    SLICE_X96Y474        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     4.334 f  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.104     4.438    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_c2_32
    SLICE_X96Y473        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.114     4.552 f  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=29, routed)          0.114     4.666    dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0_39
    SLICE_X96Y473        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     4.764 f  dut_inst/stage_g.1.pair_g.6.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=3, routed)           0.369     5.133    dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/pt_68[1]
    SLICE_X94Y475        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.100     5.233 r  dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/m151/O
                         net (fo=3, routed)           0.435     5.668    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/N_152_0
    SLICE_X98Y475        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115     5.783 r  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=3, routed)           0.057     5.840    dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/un1_b_i_c2_23
    SLICE_X98Y475        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.116     5.956 f  dut_inst/stage_g.3.pair_g.6.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=3, routed)           0.189     6.145    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/pt_50_0
    SLICE_X100Y475       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.101     6.246 f  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=34, routed)          0.141     6.387    dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/un1_b_i_ac0_5_0_17
    SLICE_X102Y475       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     6.485 f  dut_inst/stage_g.4.pair_g.6.csn_cmp_inst/b_o_comb.pt[2]/O
                         net (fo=8, routed)           0.093     6.578    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/pt_8_0
    SLICE_X102Y475       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.179     6.757 r  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0_0/O
                         net (fo=7, routed)           0.132     6.889    dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0_0_1z
    SLICE_X101Y475       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     7.038 f  dut_inst/stage_g.5.pair_g.3.csn_cmp_inst/b_o_comb.pt[1]/O
                         net (fo=7, routed)           0.286     7.324    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/pt_13_0
    SLICE_X103Y476       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.178     7.502 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.098     7.600    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_c2_6
    SLICE_X102Y476       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.038     7.638 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=37, routed)          0.190     7.828    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/un1_b_i_ac0_5_0_9
    SLICE_X102Y476       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     7.926 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=1, routed)           0.213     8.139    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/pt_30_0
    SLICE_X101Y473       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     8.239 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.049     8.288    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_c2_31
    SLICE_X101Y473       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     8.352 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=26, routed)          0.130     8.482    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/un1_b_i_ac0_5_0_37
    SLICE_X101Y473       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.098     8.580 f  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=3, routed)           0.173     8.753    dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/pt_22_0
    SLICE_X103Y474       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     8.901 r  dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=20, routed)          0.131     9.032    dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/un1_b_i_c2_3
    SLICE_X103Y473       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     9.180 r  dut_inst/stage_g.8.pair_g.3.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=1, routed)           0.059     9.239    shift_reg_tap_o/idx_lut6_2_o6_0[0]
    SLICE_X103Y473       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=416, routed)         1.931     9.011    shift_reg_tap_o/clk_c
    SLICE_X103Y473       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[121]/C
                         clock pessimism              0.457     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X103Y473       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     9.460    shift_reg_tap_o/sr_p.sr_1[121]
  -------------------------------------------------------------------
                         required time                          9.460    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         6.250       4.751      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X96Y478   shift_reg_tap_i/sr_p.sr_1[146]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X95Y469   shift_reg_tap_i/sr_p.sr_1[147]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X95Y469   shift_reg_tap_i/sr_p.sr_1[148]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X95Y469   shift_reg_tap_i/sr_p.sr_1[149]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X103Y475  shift_reg_tap_o/sr_p.sr_1[118]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X103Y475  shift_reg_tap_o/sr_p.sr_1[123]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X103Y475  shift_reg_tap_o/sr_p.sr_1[131]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X103Y475  shift_reg_tap_o/sr_p.sr_1[136]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X95Y469   shift_reg_tap_i/sr_p.sr_1[147]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X97Y468   shift_reg_tap_i/sr_p.sr_1[151]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X96Y474   shift_reg_tap_i/sr_p.sr_1[156]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X96Y474   shift_reg_tap_i/sr_p.sr_1[157]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X96Y474   shift_reg_tap_i/sr_p.sr_1[158]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X96Y474   shift_reg_tap_i/sr_p.sr_1[159]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X99Y468          lsfr_1/shiftreg_vector[177]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X99Y468          lsfr_1/shiftreg_vector[178]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X99Y468          lsfr_1/shiftreg_vector[179]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X98Y468          lsfr_1/shiftreg_vector[180]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X98Y468          lsfr_1/shiftreg_vector[181]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X98Y468          lsfr_1/shiftreg_vector[182]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X95Y468          lsfr_1/shiftreg_vector[183]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X96Y469          lsfr_1/shiftreg_vector[188]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X96Y469          lsfr_1/shiftreg_vector[189]/C



