/**
 * DO NOT EDIT THIS FILE!
 * File automatically generated by
 *   build_tools/sim_object_param_struct_hh.py:233
 */

#ifndef __PARAMS__PciBridge__
#define __PARAMS__PciBridge__

namespace gem5 {
class PciBridge;
} // namespace gem5
#include <cstddef>
#include "params/PciBar.hh"
#include "base/types.hh"

#include "params/PciDevice.hh"

namespace gem5
{
struct PciBridgeParams
    : public PciDeviceParams
{
    gem5::PciBar * BAR0;
    gem5::PciBar * BAR1;
    uint16_t BridgeControl;
    uint32_t ExpansionROM;
    uint8_t IOBase;
    uint16_t IOBaseUpper;
    uint8_t IOLimit;
    uint16_t IOLimitUpper;
    uint16_t MemoryBase;
    uint16_t MemoryLimit;
    uint32_t PrefetchableBaseUpper;
    uint32_t PrefetchableLimitUpper;
    uint16_t PrefetchableMemoryBase;
    uint16_t PrefetchableMemoryLimit;
    uint8_t PrimaryBusNumber;
    uint8_t SecondaryBusNumber;
    uint8_t SecondaryLatencyTimer;
    uint16_t SecondaryStatus;
    uint8_t SubordinateBusNumber;
};

} // namespace gem5

#endif // __PARAMS__PciBridge__
