<!-- PROJECT LOGO -->
<br />

<div align="center">
   <img src='https://user-images.githubusercontent.com/73131499/166115643-d3187f47-d38f-41b2-ae42-5ecbbc60de14.png' />


<h3 align="center">SURE Trust - Skill Upgradation for Rural-youth Empowerment Trust</h3>
  <h2>VLSI Designing - (Front-End)</h2>
</div>

# Course Report

## Name: SHAIK RUHINAAZ


## Qualifications: 3rd year B.Tech pursuing

Welcome to the course report for the VLSI Designing - (Front-End)! This README document provides an overview of the course, its mini projects and final project.

### Mini Projects and Final Project

Below is a table summarizing the mini projects and final project completed during the course:

| Description                                  | Link                                    |
|----------------------------------------------|-----------------------------------------|
| Mini Project:1 [ALU]                    |[click here](https://github.com/sure-trust/G9_VLSI/tree/main/Mini%20Projects/SHAIKRUHINAAZ)              
| Mini Project:2 [Carry Look Ahead Adder] |[Click here](https://github.com/sure-trust/G9_VLSI/tree/main/Mini%20Projects/SHAIKRUHINAAZ)                     
| Mini Project:3 [FIFO]                   |[Click here](https://github.com/sure-trust/G9_VLSI/tree/main/Mini%20Projects/SHAIKRUHINAAZ)
| Mini Project:4 [FSM]                    |[Click here](https://github.com/sure-trust/G9_VLSI/tree/main/Mini%20Projects/SHAIKRUHINAAZ)                   
| Mini Project:5 [RAM]                    |[Click here](https://github.com/sure-trust/G9_VLSI/tree/main/Mini%20Projects/SHAIKRUHINAAZ)                      
| Mini Project:6 [Universal Shift Register]|[Click here](https://github.com/sure-trust/G9_VLSI/tree/main/Mini%20Projects/SHAIKRUHINAAZ)              
| Final Project: [Design of UART Protocol]|[Click here](https://github.com/sure-trust/G9_VLSI/tree/main/Final%20Capstone%20ProjectSHAIKRUHINAAZ)                        |

