#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Dec 30 20:28:19 2019
# Process ID: 10028
# Current directory: C:/repos/Embedded-Operating-System/Assignment_1/FPGA/PongDesign
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8436 C:\repos\Embedded-Operating-System\Assignment_1\FPGA\PongDesign\PongDesign.xpr
# Log file: C:/repos/Embedded-Operating-System/Assignment_1/FPGA/PongDesign/vivado.log
# Journal file: C:/repos/Embedded-Operating-System/Assignment_1/FPGA/PongDesign\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/repos/Embedded-Operating-System/Assignment_1/FPGA/PongDesign/PongDesign.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/repos/Embedded-Operating-System/Assignment_1/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 694.965 ; gain = 86.133
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 30 20:28:59 2019] Launched synth_1...
Run output will be captured here: C:/repos/Embedded-Operating-System/Assignment_1/FPGA/PongDesign/PongDesign.runs/synth_1/runme.log
[Mon Dec 30 20:28:59 2019] Launched impl_1...
Run output will be captured here: C:/repos/Embedded-Operating-System/Assignment_1/FPGA/PongDesign/PongDesign.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-oj1A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1916.879 ; gain = 1114.012
set_property PROGRAM.FILE {C:/repos/Embedded-Operating-System/Assignment_1/FPGA/PongDesign/PongDesign.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 30 20:31:48 2019...
