//*********************************************************************
//	    COMPHY_112G_X4 Firmware Change History			
//
//   Copyright (c) 2019 Marvell Semiconductor, Inc. All rights reserved
//*********************************************************************
//Rule:
// <date> <name> <revision#> <JIRA#> <CETask#> <SOC release info>
// - summary of "what" change for "why" 
//*********************************************************************
04/16/2020 Xunzhi Wang 0.10.10.105
  - Sync gain_train with r1.1
10/11/2019 Mo Yang 0.10.10.104
  - remove PU_SMPLR* and EN_DFE_VREF setting in set_dfe_mod
09/27/2019 Marc Yu 0.10.10.103                                                                                                                                                                                                                          
  - Updated FAST_POWER_ON_EN to combine all the fast simulation option registers to one register
  - https://ceproject.marvell.com/index.html#/task/1848
09/16/2019 Marc Yu 0.10.10.102
  - Added simulation switch to bypass part of the trainging init for speedup purpose. 
08/18/2019 Marc Yu 
  - Repo locked for X7121 release preparation
08/15/2019 Marc Yu 0.10.10.101
  - Bypassed txffe_train during simulation
08/08/2019 Grace Yang 0.10.10.100
  - Enable ctle_bypass for very short channel
  - Set rl1 and current1 to 15 when ctle_bypass is enabled.
08/06/2019 Grace Yang 0.10.10.99
  - Add in saturation/level protection in RX_FFE_Comparision.
08/05/2019 Marc Yu 0.10.10.98
  - Released to IPDOC
08/01/2019 Grace Yang 0.10.10.97
  - Set reg_RESET_DFE_TAP_MODE_LANE = 0 in trx_train_init and set it back to 1 in trx_train_end.
  - Define tag_RX_C_SAT_THRES = 0 to skip saturated R in comparison of R sweep.
08/01/2019 Marc Yu/Xunzhi Wang 0.10.10.96
  - Combined available xdata space for global variables
  - Moved global variable base address from 0x6500 to 0x6CD0 with total size increased to 0x330
  - Moved speedtable base address from 0x6700 to 0x6500
  - Added REG.CFG and xdat_config.pl to svn repo to keep record
  - Updated speedtable binary, midas, and mfl files
  - User need to update all required binaries and mfl files!
07/31/2019 Grace Yang 0.10.10.95
  - CDS_DEFAULT in RlTune adjust whenever Vref/F0 is saturated
07/31/2019 Xinyu Yi 0.10.10.94
  - Added options in CDS reset stage. It is to choose between reset DFE taps to default value or previously saved values.
07/31/2019 Xunzhi Wang 0.10.10.93
  - Keep bit_print_debug working
  - Temporarily reorganize global variables to deal with Status_Train_t expanding
  - Call timeout2_start with explicit type conversion
  - Fixed ctle adaptation to read by grey code
  - Minor const segment optimization
07/30/2019 Marc Yu 0.10.10.92
  - Made room to fit all codes
07/29/2019 Min Wu 0.10.10.91
  - Tx Train (112G) - image exceeds memory so binary does not work
07/22/2019 Xunzhi Wang 0.10.10.90
  - Re-organized global variables for 0.10.10.88; and added one missing BANKING_CTRL
07/22/2019 Grace Yang 0.10.10.89
  - pam2 changes to lower training time down to spec
07/22/2019 Jacky Liu 0.10.10.88
  - added all advanced phase control functionality. Added 2 new files: ph_ctrl_adv.c, ph_ctrl_adv.h
07/22/2019 Paulo Urriza 0.10.10.87
  - reset phase necessary in PAM4 (reset_ph_en_dtl_lane)
07/19/2019 Xunzhi Wang 0.10.10.86
  - Added restoring PRBS pt_cnt_max after PRBS check
  - Fixed merge error of wrong timer2_stop position
07/18/2019 Xunzhi Wang 0.10.10.85
  - Brought up PRBS driver
  - Added CTLE realtime adaptation feature
  - Added cli 0xb0 for FW phy test
  - Upgrade timer2 to a free running clock: currently affecting CLTE, PRBS, training profile, dfe power saving
  - EOM fixes: move up to 2048 pi to find edge
07/18/2019 Xinyu Yi 0.10.10.84
  - Added option to bypass F2 TUNE adaptation.
07/18/2019 Paulo Urriza 0.10.10.83
  - Remove ctle bypass override from firmware (handled by speed table)
07/16/2019 Xunzhi Wang 0.10.10.82
  - Corrected some midas typos (unused regs yet) and made mfl consistent
07/11/2019 Paulo Urriza 0.10.10.81
  - do not reset PH_OS_DAT when calling CDS from within training (speed-up)
07/09/2019 Marc Yu 0.10.10.80
  - Added 4 new speeds in speedtable
  - Increased number of rows of speedtable array from 20 to 24
  - decreased number of columns of speedtable array from 84 to 68
07/01/2019 Paulo Urriza 0.10.10.79
  - move training time measure to right after train done is asserted
07/01/2019 Paulo Urriza 0.10.10.78
  - use sumf_boost_target_c_lane as F1 target for rx train in QR
06/27/2019 Paulo Urriza 0.10.10.77
  - separate oe_saturate from f0a_saturate and dfe_saturate
  - level 3 is now for all "saturated" cases and "overboost" cases
  - phase train will use min(abs(Fn1)) if in "overboost" mode
  - Rl_tune applies similar logic as phase train
  - level 3 no longer includes violation of OE threshold
06/27/2019 Paulo Urriza 0.10.10.76
  - apply abs(fn1) saturated optimization on rl_tune as well
06/25/2019 Paulo Urriza 0.10.10.75
  - No longer use the CTLE bypass
  - Phase train is extended towards positive offset
  - For phase train, when in saturated condition, use abs(fn1)
    as the metric for optimization (f0d is unreliable)
06/25/2019 Paulo Urriza 0.10.10.74
  - CDS_EN_DEFAULT_PM (like CDS Default but with Phase Move), access via cli
    0xFE
06/25/2019 Paulo Urriza 0.10.10.73
  - #ifdef _112G_DEV to use longer CDS timers (for 100G), disabled by default
06/21/2019 Marc Yu 0.10.10.72
  - Modified eom.c and dfe_power_saving.c to eliminate conflicts on DFE.
06/20/2019 Paulo Urriza 0.10.10.71
  - in cli set dfe continuous mode back to 1 on 0xF6
06/18/2019 Paulo Urriza 0.10.10.70
  - phase move with DFE during gain train (due to phase jump from 0 to -80)
06/18/2019 Paulo Urriza 0.10.10.69
  - DFE continuous mode during both tx_reset and single tx coefficient request
06/17/2019 Paulo Urriza 0.10.10.68
  - DFE continuous mode during tx_reset (suggested by Kuang-yu)
06/14/2019 Paulo Urriza 0.10.10.67
  - Move rx init before tx preset request (to start with same condition)
  - change CDS call during tx preset to CDS_EN_FASTACQ
06/12/2019 Xunzhi Wang 0.10.10.66
  - EOM update: ESM_PHASE with 11 bits and other user interfaces; clear RX_EOM_TOP_CONT_START_LANE when eye drawing; enable dfe when eye drawing
  - Add cli_return_lane and 16 train_debug_lane regs
  - Change variable name from f1_fr to f1_qr
06/12/2019 Xinyu Yi 0.10.10.65
  - In CDS function, use register reg_DFE_EN_LANE to replace FW varibale dfe_dis to skip DFE run.
06/10/2019 Paulo Urriza 0.10.10.64
  - R in gain train (100g) can be set via register
06/10/2019 Paulo Urriza 0.10.10.63
  - Include f2 in outer-eye if in QR mode
06/07/2019 Paulo Urriza 0.10.10.62
  - ffe_rl_tune_adjust() based on f0d
06/06/2019 Paulo Urriza 0.10.10.61
  - rl2 and current2 init setting based on tsen
06/05/2019 Xunzhi Wang 0.10.10.60 CEDSP-68
  - Keep _DBG_F0X on as default; correct 112G as QR (follow up 0.10.10.44)
06/05/2019 Paulo Urriza 0.10.10.59
  - revert changes to tx_train_reset (causes freeze of tx train)
06/05/2019 Xunzhi Wang 0.10.10.58
  - Bring up EOM basic flow. Highlights: 
  -- use FW to do UI-PI alignment
  -- adjust sequence for rx_eom_cal_ram, move_eom_phase
  -- update ESM_LPNUM/ESM_DFE_ADAPT_SPLR_EN interface
  -- _DBG_EOM features
06/05/2019 Paulo Urriza 0.10.10.57 (see previous)
  - fix previous commit
  - no need to redo CDS before phase train
06/05/2019 Paulo Urriza	0.10.10.57
  - always run txtrain even if level==4
  - remove extra CDS call before phase train
  - max f0d based rx train for 100G
  - measure FP1 if in QR mode (via F0X), replaces train.f1
  - fine (1 code) phase step size in phase train for 100G
  - gain train R for QR separated (7)
06/03/2019 Paulo Urriza 0.10.10.56
  - default to tx_preset 3 for 56g and 2 for 112g
05/31/2019 Paulo Urriza 0.10.10.55
  - skip ctle bypass en in QR
05/31/2019 Paulo Urriza 0.10.10.54
  - dfe resolution adjustment (QR + HR changes)
05/30/2019 Paulo Urriza 0.10.10.53
  - clean up gain train table for both 56g and 112g
05/23/2019 Paulo Urriza 0.10.10.52
  - added 112g CTLE table (initial)
05/23/2019 Paulo Urriza 0.10.10.51
  - revert to 0.10.10.49 and add back reset (wihtout CTLE setting)
05/23/2019 Paulo Urriza 0.10.10.50
  - Move all of rx_train init to train_status_reset (for full reset of train)
05/23/2019 Marc Yu 0.10.10.49
  - Added BANK3 (ROM) place holding file shared/src/rom_test.c
05/22/2019 Marc Yu 0.10.10.48
  - Modified timerStart and timerStop functions to coordinate with timer2 interrupt.
05/22/2019 Marc Yu 0.10.10.47
  - Moved unused code/files to a separate folder
05/21/2019 Paulo Urriza 0.10.10.46
  - CDS_EN_RECOVER (reset DFE) when doing a a CTLE_BYPASS
05/21/2019 Marc Yu 0.10.10.45
  - Moved functions/files to BANK2 to balance code memory usage
  - BANK usage after moving:
  - BANK0  = 29371,	89.63%
  - BANK1  = 28049,	85.60%
  - BANK2  = 19202,	58.60%
05/21/2019 Xunzhi Wang 0.10.10.44 CEDSP-68
  - Move debug_training() to debug.c (bank2)
  - If enable macro _DBG_F0X: (follow up 0.10.10.37)
  -- Only measure more f0x on cli 0xf8/0xe6, and re-measure f0a after measurement
  -- Put reading interface in cli 0xd0. Only MCU_DEBUG9 is used (free MCU_DEBUG7,MCU_DEBUG8)
05/20/2019 Paulo Urriza 0.10.10.43
  - merged CDS_EN from common.h and cdr_dfe_scheme.h
05/17/2019 Paulo Urriza 0.10.10.42
  - revert outer eye change from 0.10.10.38 (performance is bad)
05/15/2019 Paulo Urriza 0.10.10.41
  - Use rl1/current1 to cover very short channel
  - debugc to control rl1/current1 during bypass
05/15/2019 Paulo Urriza 0.10.10.40
  - bitmask to disable dfe_init1 and dfe_init2 for pam2 mode
05/14/2019 Paulo Urriza/Marc Yu 0.10.10.39
  - general purpose timer from Marc Yu
  - code modified to time TRX_Train
05/13/2019 Paulo Urriza 0.10.10.38
  - added f1 and f2 back to outer eye (debugd should be set to 0x64)
05/13/2019 Xunzhi Wang 0.10.10.37 CEDSP-68
  - If enable macro _DBG_F0X, add following debug features 
  -- In dfe_adaptation, add fn3,fn4,fn5 taps measurement
  -- Change f1 measurement method
  -- Use MCU_DEBUG7,MCU_DEBUG8,MCU_DEBUG9 as interface
05/13/2019 Paulo Urriza 0.10.10.36
  - fix train.boost for PAM2 (use dfe_f0_res_double_lane, don't scale by 3)
05/11/2019 Marc Yu 0.10.10.35
  - Added DFE power saving feature
05/11/2019 Paulo Urriza 0.10.10.34
  - Skip first phase train if in PAM2 (not necessary for good BER)
05/10/2019 Marc Yu 0.10.10.33
  - Compiled 0.10.10.32
05/10/2019 Xinyu Yi 0.10.10.32
  - Change the bit width for reg_RXTRAIN_C_IDX_LANE from 4 to 8.
05/09/2019 Paulo Urriza 0.10.10.31
  - K and C values updated based on LJ's data
05/08/2019 Paulo Urriza 0.10.10.30
  - After CTLE bypass, gain train is repeated and CTLE train is done in full
05/08/2019 Paulo Urriza 0.10.10.29
  - Added C=16 and C=17 settings (more gain for long channel, high temp)
05/08/2019 Grace Yang 0.10.10.28
  - Added in a funtion to turn off floating taps.
  - Updated CDS about floating tap update_en order based on Xinyu Yi's suggestion. 
05/06/2019 Paulo Urriza 0.10.10.27
  - always pick phase if f0p > current best (maxf0p)
05/03/2019 Paulo Urriza	0.10.10.26
  - ctle bypass, reconfigurable outer eye threshold (mcu_debuga)
05/02/2019 Paulo Urriza 0.10.10.25
  - Phase train before Rx train (currently always done)
  - consistency is improved
05/01/2019 Paulo Urriza 0.10.10.24
  - Fixed previous issue from 0.10.10.23 from the true root cause
  - train.level==5 condition was incorrect (missing ! operator)
05/01/2019 Paulo Urriza 0.10.10.23
  - Phase train is skipped if train.level==5
  - Fixed: always do phase train
04/24/2019 Xinyu Yi (from R1P1) 0.10.10.22
  - Updated CDS timer to get faster training time.  These values are based on testing result from previous COMPHY_56G_X4 PHY. 
04/19/2019 Paulo Urriza 0.10.10.21
  - CTLE_BYPASS1_EN for very short channels included in gain train
  - CTLE_BYPASS1_EN is asserted when gain train table end is reached,
    vref_shift>1 and F0A threshold is still exceeded
  - RxTrain (train_r) is limited to 3 instead of 15 when short_flag is asserted
04/04/2019 Marc Yu/Xunzhi Wang 0.10.10.20
  - Marc Yu:
  - Fixed Tsense reset sequence
  - Moved proc_cal() in front of Tsense reset and start
  - Xunzhi Wang:
  - IPCE_COMPHY-1083 M-1640: PLL AMP Cal needs delay before first reading done bit: Update the delay to be 0.5us
03/28/2019 Paulo Urriza 0.10.10.19
  - soft transition to DFE continuous mode via CDS_FINAL
03/27/2019 Paulo Urriza
  - do not allow vref_shift to go down to 0 (identical to 1)
03/27/2019 Paulo Urriza
  - Reverted change in r3280 (03/25/2019 Marc Yu)
03/25/2019 Paulo Urriza
  - Tx train is sometimes skipped due to train.level==5
  - Fixed: always tx train except if train.level==4 (excellent_eo)
03/25/2019 Marc Yu 0.10.10.18
  - added optimization for short trace only in shared/src/trx_train.c 
    For short trace, set reg_CTLE_BYPASS1_EN_LANE = 1, for other cases, reg_CTLE_BYPASS1_EN_LANE = 0
03/22/2018 Xunzhi Wang 0.10.10.17 IPCE_COMPHY-1083 M-1640
  - Add 10us delay between setting PLL_AMP_TOP_START_LANE=1 and reading PLL_AMP_TOP_DONE_LANE because of low refclock frequency used by amp calibration
03/21/2019 Marc Yu 0.10.10.16
  - Added switch in shared/src/printf.c to turn on and off UART print
03/21/2019 Paulo Urriza
  - TRX re-train feature whenever eye check fails (at end of first TRX train)
03/19/2019 Paulo Urriza
  - revert change to CTLE table (add back RL2)
03/18/2019 Paulo Urriza
  - reverted CTLE table to before RL2
  - RL2 is now done at end of Rx Train (based on F0D)
  - force phase train and tx train in all conditions via
    tag_CDR_PHASE_LAST_ALWAYS 
03/18/2019 Xunzhi Wang 0.10.10.15
  - fix signal waiting after trx_training for datacom unplug simulation hanging: already changed in R1P1. Plus images.
03/15/2019 Paulo Urriza
  - add protection on ffe_final_gain_adjust to not exceed f0a > F0A_HIGH
  - removed Rl2_sel=7 (AE observes worse performance on this setting)
03/13/2019 Paulo Urriza
  - added RL2/CURRENT2 tuning to C-table of CTLE table (for short channels)
03/07/2019 Marc Yu 0.10.10.14
  - modified txspeed.txt, DSP made change to swap tx_emph0_default3_lane[4:0] and tx_emph1_default3_lane[4:0] contents
  - no compiling need, only SERDES_REFxxMHz_SPDCHG0_LANE.dat and SERDES_REFxxMHz_SPDCHG0_LANE.mem are committed 
03/05/2019 Marc Yu 0.10.10.13
  - change the hard-coded registers to follow the speed table values
03/04/2019 Xunzhi Wang 0.10.10.12
  - fix second tx training stuck issue: R1P0 and R1P1 mismatch 
03/04/2019 Peter Wang 
  - added back config_sampler_p1to3_ext and config_sampler_p2to4_ext from power up functions  
03/04/2019 Peter Wang 
  - Turned on EOM supporf 
03/01/2019 Paulo Urriza
  - use CDS_DEFAULT at start of RxTrain
02/28/2019 Heejeong Ryu
  - updated for speed change
02/27/2019 Marc Yu 0.10.10.9
  - updated tx_speed_table accroding to the latest excel file
02/27/2019 Heejeong Ryu 0.10.10.8
  - updated uart to use MCUCLK=400MHz
  - added MCU_FREQ control and updated delay_ram function  
  - fixed train_if simulation stuck
02/21/2019 Paulo Urriza
  - update train_done_lane everytime trx_train_control is called
02/21/2019 Peter Wang
  - clear repeater mode clamping flag for rx and tx
02/21/2019 Heejeong Ryu
  - updated spdtbl
02/20/2019 Heejeong Ryu
  - Roll back MCU_FREQ for temp
02/15/2019 Heejeong Ryu
  - fixed delay time for various mcuclk
  - updated tx preset 3 default value (0,f,30,0): TODO: speed table update
02/16/2019 Paulo Urriza
  - increase g0 again if gn1 or gn2 magnitude increase failed (maintain
    p2phold)
  - display remote_status_g after set_remote_tx() is called (not before)
  - increase tx step num from 6 to 10 (just for safety)
  - tx train now functional, and preserves p2p
02/15/2019 Heejeong Ryu
  - added MCU_FREQ and updated delay function
02/14/2019 Paulo Urriza
  - temporarily disable TX_TRAIN_FAILED_LANE condition (trx train is still
    > 3sec which causes timeout)
02/14/2019 Paulo Urriza
  - fix order of tx train remote commands to avoid exceeding P2P
  - move order of debug message in req_local_ctrl
  - do CDS call before first tx train vote
02/14/2019 Paulo Urriza
  - set f0x_select to FN2 during trx_train_init if in HR mode
02/13/2019 Paulo Urriza
  - use CDS_PHASETRAIN2 for tx train
  - reverse gn1_adjust voting polarity
  - change order of tx train and rx train
  - do txtrain twice
  - tx train is functional on relatively short channels
02/12/2019 Paulo Urriza
  - remove extra CDS call before phase train
  - use f0a_max for f0_res adaptation instead of average f0
02/12/2019 Peter Wang
  - remove config_sampler_p1to3_ext and config_sampler_p2to4_ext from power up functions 
02/12/2019 Paulo Urriza
  - re-adapt DFE after phase jump at end of gain train
02/10/2019 Paulo Urriza
  - use single vref_low threshold
02/09/2019 Paulo Urriza
  - start VREF_SHIFT=1 (identical to 0)
  - remove reset from CDS_RECOVER
  - use VREF forcing value (25) when using VREF_SHIFT 
02/07/2019 Paulo Urriza
  - added CDS_RECOVER cds_call (to re-adapt VREF from reset)
  - do vref resolution adapt after Rx-FFE
  - change vref_low_thres to all 25 (avoid toggling of vref_res)
  - cds_call=CDS_RECOVER whenever vref_shift is changed
02/06/2019 Paulo Urriza
  - reset ctrl_cdr_phase_on to 0 after phase train
  - do vref resoultion adapt at trx_train_end
  - reversed changelist again (was reversed on previous commit)
02/06/2019 Peter Wang
  - toggle reg_clear_dtl_clamping_triggered_lane before RX_INIT_DONE, RX_TRAIN_COMPLETE, and TX_TRAIN_COMPLETE
    this is to clear DTL clamping info before normal data transfer 
02/05/2019 Heejeong Ryu
  - added CDR_PHASE_OPT_FIRST_EN_LANE control register
  - reversed train gn1 polarity
  - fixed PT pattern change after txtrain
02/05/2019 Paulo Urriza
  - reorder ChangeList.txt (start from newest)
  - phase train: don't go right anymore (causes phase jump)
  - phase train: changed phase clamps to clamp16
  - enable midpoint on phase train (default k=12/16)
02/05/2019 Minh Tran 0.10.0.4
  - missing BANKING_CTRL in reset_pwr_reg() caused FW keeps restarting
  - reset reg_RX_INIT_DONE_LANE, reg_PIN_PLL_READY_RX_LANE and reg_PIN_PLL_READY_TX_LANE
    early as suggested by designer
02/05/2019 Paulo Urriza
  - replace ++ with >> for excel display
  - added more levels of R (via rs2) to maximize 16 R settings
  - changed gain train R to 3, which matches the old 7
02/02/2019 Paulo Urriza
  - fix long channel training failures after final resolution train
  - change phase train range to [-160,0] (positive ofsts are never optimal)
  - simplified CDS call for restrain (only DFE adapt)
  - bugfix: CDS_RESTRAIN was not properly called
  - [edit] redo dfe_init1/2 in phase train to reduce dependence from step to
    step
01/31/2019 Heejeong Ryu
  - set tag_MAX_BIG_LOOP=0
  - Updated txtrain driver polarity
  - updated trxtrain sequence
01/31/2019 Paulo Urriza
  - adjusted boost targets
  - fixed signs of boost target calculation
  - rx train will now prefer less boosting CTLE setting
  - [edit] slight correction to boost target based on all benchmark data
01/31/2019 Paulo Urriza
  - PAM2 fixes
  - use DFE_F0_RES_DOUBLE in outer eye calculation
  - bring gain train phase back to -80
01/30/2019 Heejeong Ryu
  - added FINAL_GAIN_ADJUST_EN register
01/30/2019 Paulo Urriza
  - added Final Gain Adjust feature (tag_FINAL_GAIN_ADJUST)
  - do not adapt vref during tx_train_init (ony f0)
01/30/2019 Heejeong Ryu
  - txtrain sequnce: do rxtrain first then txtrain
  - added P2P hold
  - forced tx ffe preset 2, 3 default value for test
  - fixed typo
  - c-1, c-2 reverse direction
1/29/2019 Peter Wang 
  - restated startup code that checks and clears reset status. This fixes a soc simulation issue where one lane does not power up after reset 
01/29/2019 Paulo Urriza
  - updated boost target based on 1st benchmark data
01/28/2019 Paulo Urriza
  - added DFE_FX_SEL_FP1 for f0x_select x = +1 (measure f1 in 112g)
  - added CLI command 0xF8 to measure fx via train_fn2_lane[7:0]
  - bug fix: fn2 readback was assigned to fn1
01/28/2019 Heejeong Ryu
  - added train_fn2_lane[7:0], train_f0x_lane[7:0] registers
  - updated txtrain 
  - added pt_out restore after train
  - set tx_preset_index = 3
01/25/2019 Paulo Urriza
  - added f0x measurement to CDS_PHASETRAIN and CDS_PHASETRAIN2 (used for
    benchmarking)
  - fixed missing train.f0x average (used in calculating fn2)
  - add vref resolution adaptation in trx_train_init()  
01/24/2019 Xu Han
  - fixed CDS stuck issue by adding delay before check calibration done in align90ee and ph_ctrl
01/24/2019 Paulo Urriza
  - refactored vrefshift code for improved clarity
  - no functional change from previous training algorithm
01/23/2019 Heejeong Ryu 
  - added missing txtrain rx sel bit control
01/23/2019 Paulo Urriza
  - added vrefshift to gaintrain (for very short channels)
  - added vrefshift to vref resolution train
  - fixed bug in phase train which causes early termination if f0d>f0a.
    This happens in short channel due to custom f0d resolution 
01/23/2019 Heejeong Ryu 0.10.0.1
  - added DFE_F0X_SEL_LANE control for Half rate F0x select to Fn2  
