{
  "Top": "kp_502_7",
  "RtlTop": "kp_502_7",
  "RtlPrefix": "",
  "RtlSubPrefix": "kp_502_7_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a200t",
    "Package": "-sbv484",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "A_address0",
          "name": "A_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_ce0",
          "name": "A_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "A_q0",
          "name": "A_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "B": {
      "index": "1",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "B_address0",
          "name": "B_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "B_ce0",
          "name": "B_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "B_q0",
          "name": "B_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "C": {
      "index": "2",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "C_address0",
          "name": "C_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_ce0",
          "name": "C_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "C_q0",
          "name": "C_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "X1": {
      "index": "3",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "X1_address0",
          "name": "X1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X1_ce0",
          "name": "X1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X1_we0",
          "name": "X1_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X1_d0",
          "name": "X1_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "X2": {
      "index": "4",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "X2_address0",
          "name": "X2_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X2_ce0",
          "name": "X2_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X2_we0",
          "name": "X2_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X2_d0",
          "name": "X2_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "D": {
      "index": "5",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "D_address0",
          "name": "D_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "D_ce0",
          "name": "D_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "D_we0",
          "name": "D_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "D_d0",
          "name": "D_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_pipeline kp_502_7\/Loop -off",
      "set_directive_top kp_502_7 -name kp_502_7",
      "set_directive_unroll kp_502_7\/Loop -factor 2",
      "set_directive_top kp_502_7 -name kp_502_7"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "kp_502_7"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "6",
    "Uncertainty": "1",
    "IsCombinational": "0",
    "II": "54 ~ 446",
    "Latency": "53"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 6.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kp_502_7",
    "Version": "1.0",
    "DisplayName": "Kp_502_7",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_kp_502_7_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/source\/kp_502_7.cpp"],
    "Vhdl": [
      "impl\/vhdl\/kp_502_7_dcmp_64ns_64ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/kp_502_7_ddiv_64ns_64ns_64_21_no_dsp_1.vhd",
      "impl\/vhdl\/kp_502_7_dmul_64ns_64ns_64_4_max_dsp_1.vhd",
      "impl\/vhdl\/kp_502_7_dsqrt_64ns_64ns_64_17_no_dsp_1.vhd",
      "impl\/vhdl\/kp_502_7_dsub_64ns_64ns_64_4_full_dsp_1.vhd",
      "impl\/vhdl\/kp_502_7_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/kp_502_7_mul_32s_32s_32_3_1.vhd",
      "impl\/vhdl\/kp_502_7_sdiv_32ns_32ns_32_36_seq_1.vhd",
      "impl\/vhdl\/kp_502_7_sdiv_32s_32ns_32_36_seq_1.vhd",
      "impl\/vhdl\/kp_502_7_sqrt_fixed_32_32_s.vhd",
      "impl\/vhdl\/kp_502_7.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/kp_502_7_dcmp_64ns_64ns_1_2_no_dsp_1.v",
      "impl\/verilog\/kp_502_7_ddiv_64ns_64ns_64_21_no_dsp_1.v",
      "impl\/verilog\/kp_502_7_dmul_64ns_64ns_64_4_max_dsp_1.v",
      "impl\/verilog\/kp_502_7_dsqrt_64ns_64ns_64_17_no_dsp_1.v",
      "impl\/verilog\/kp_502_7_dsub_64ns_64ns_64_4_full_dsp_1.v",
      "impl\/verilog\/kp_502_7_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/kp_502_7_mul_32s_32s_32_3_1.v",
      "impl\/verilog\/kp_502_7_sdiv_32ns_32ns_32_36_seq_1.v",
      "impl\/verilog\/kp_502_7_sdiv_32s_32ns_32_36_seq_1.v",
      "impl\/verilog\/kp_502_7_sqrt_fixed_32_32_s.v",
      "impl\/verilog\/kp_502_7.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/kp_502_7_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/kp_502_7_ddiv_64ns_64ns_64_21_no_dsp_1_ip.tcl",
      "impl\/misc\/kp_502_7_dmul_64ns_64ns_64_4_max_dsp_1_ip.tcl",
      "impl\/misc\/kp_502_7_dsqrt_64ns_64ns_64_17_no_dsp_1_ip.tcl",
      "impl\/misc\/kp_502_7_dsub_64ns_64ns_64_4_full_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/kp_502_7.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "kp_502_7_dcmp_64ns_64ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name kp_502_7_dcmp_64ns_64ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kp_502_7_ddiv_64ns_64ns_64_21_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 19 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kp_502_7_ddiv_64ns_64ns_64_21_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kp_502_7_dmul_64ns_64ns_64_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kp_502_7_dmul_64ns_64ns_64_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kp_502_7_dsqrt_64ns_64ns_64_17_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 15 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kp_502_7_dsqrt_64ns_64ns_64_17_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kp_502_7_dsub_64ns_64ns_64_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kp_502_7_dsub_64ns_64ns_64_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "A_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"A_address0": "DATA"},
      "ports": ["A_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "A_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"A_q0": "DATA"},
      "ports": ["A_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "B_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"B_address0": "DATA"},
      "ports": ["B_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "B_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"B_q0": "DATA"},
      "ports": ["B_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "C_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"C_address0": "DATA"},
      "ports": ["C_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "C_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"C_q0": "DATA"},
      "ports": ["C_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "X1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"X1_address0": "DATA"},
      "ports": ["X1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X1"
        }]
    },
    "X1_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"X1_d0": "DATA"},
      "ports": ["X1_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X1"
        }]
    },
    "X2_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"X2_address0": "DATA"},
      "ports": ["X2_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X2"
        }]
    },
    "X2_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"X2_d0": "DATA"},
      "ports": ["X2_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X2"
        }]
    },
    "D_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"D_address0": "DATA"},
      "ports": ["D_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "D"
        }]
    },
    "D_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"D_d0": "DATA"},
      "ports": ["D_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "D"
        }]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A_address0": {
      "dir": "out",
      "width": "3"
    },
    "A_ce0": {
      "dir": "out",
      "width": "1"
    },
    "A_q0": {
      "dir": "in",
      "width": "32"
    },
    "B_address0": {
      "dir": "out",
      "width": "3"
    },
    "B_ce0": {
      "dir": "out",
      "width": "1"
    },
    "B_q0": {
      "dir": "in",
      "width": "32"
    },
    "C_address0": {
      "dir": "out",
      "width": "3"
    },
    "C_ce0": {
      "dir": "out",
      "width": "1"
    },
    "C_q0": {
      "dir": "in",
      "width": "32"
    },
    "X1_address0": {
      "dir": "out",
      "width": "3"
    },
    "X1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "X1_we0": {
      "dir": "out",
      "width": "1"
    },
    "X1_d0": {
      "dir": "out",
      "width": "32"
    },
    "X2_address0": {
      "dir": "out",
      "width": "3"
    },
    "X2_ce0": {
      "dir": "out",
      "width": "1"
    },
    "X2_we0": {
      "dir": "out",
      "width": "1"
    },
    "X2_d0": {
      "dir": "out",
      "width": "32"
    },
    "D_address0": {
      "dir": "out",
      "width": "3"
    },
    "D_ce0": {
      "dir": "out",
      "width": "1"
    },
    "D_we0": {
      "dir": "out",
      "width": "1"
    },
    "D_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "kp_502_7",
      "Instances": [{
          "ModuleName": "sqrt_fixed_32_32_s",
          "InstanceName": "grp_sqrt_fixed_32_32_s_fu_254"
        }]
    },
    "Info": {
      "sqrt_fixed_32_32_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kp_502_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "sqrt_fixed_32_32_s": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "1",
          "PipelineDepth": "11",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "1.00",
          "Estimate": "4.938"
        },
        "Area": {
          "FF": "721",
          "AVAIL_FF": "269200",
          "UTIL_FF": "~0",
          "LUT": "1335",
          "AVAIL_LUT": "134600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "730",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "740",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "kp_502_7": {
        "Latency": {
          "LatencyBest": "53",
          "LatencyAvg": "277",
          "LatencyWorst": "445",
          "PipelineIIMin": "54",
          "PipelineIIMax": "446",
          "PipelineII": "54 ~ 446",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "6.00",
          "Uncertainty": "1.00",
          "Estimate": "5.000"
        },
        "Loops": [{
            "Name": "Loop",
            "TripCount": "4",
            "LatencyMin": "52",
            "LatencyMax": "444",
            "Latency": "52 ~ 444",
            "PipelineII": "",
            "PipelineDepthMin": "13",
            "PipelineDepthMax": "111",
            "PipelineDepth": "13 ~ 111"
          }],
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "740",
          "UTIL_DSP": "~0",
          "FF": "4173",
          "AVAIL_FF": "269200",
          "UTIL_FF": "1",
          "LUT": "4477",
          "AVAIL_LUT": "134600",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "730",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-03-24 17:41:44 +0300",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
