===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 19.5074 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.7748 ( 16.4%)    3.7748 ( 19.4%)  FIR Parser
    6.9354 ( 30.1%)    5.0660 ( 26.0%)  'firrtl.circuit' Pipeline
    1.2829 (  5.6%)    0.6418 (  3.3%)    'firrtl.module' Pipeline
    1.1089 (  4.8%)    0.5576 (  2.9%)      CSE
    0.0018 (  0.0%)    0.0014 (  0.0%)        (A) DominanceInfo
    0.1704 (  0.7%)    0.0876 (  0.4%)      LowerCHIRRTLPass
    0.1403 (  0.6%)    0.1403 (  0.7%)    InferWidths
    0.4863 (  2.1%)    0.4863 (  2.5%)    InferResets
    0.0464 (  0.2%)    0.0464 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0461 (  0.2%)    0.0461 (  0.2%)    PrefixModules
    0.3660 (  1.6%)    0.3660 (  1.9%)    LowerFIRRTLTypes
    1.6749 (  7.3%)    0.8461 (  4.3%)    'firrtl.module' Pipeline
    0.5625 (  2.4%)    0.2925 (  1.5%)      ExpandWhens
    0.0160 (  0.1%)    0.0095 (  0.0%)      RemoveResets
    1.0912 (  4.7%)    0.5647 (  2.9%)      Canonicalizer
    0.2179 (  0.9%)    0.2179 (  1.1%)    Inliner
    1.5942 (  6.9%)    1.5942 (  8.2%)    IMConstProp
    0.0445 (  0.2%)    0.0445 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0005 (  0.0%)    0.0005 (  0.0%)    BlackBoxReader
    0.7643 (  3.3%)    0.3823 (  2.0%)    'firrtl.module' Pipeline
    0.7623 (  3.3%)    0.3812 (  2.0%)      Canonicalizer
    0.2099 (  0.9%)    0.2099 (  1.1%)    CreateSiFiveMetadata
    0.1298 (  0.6%)    0.1298 (  0.7%)    EmitOMIR
    0.0438 (  0.2%)    0.0438 (  0.2%)      (A) circt::firrtl::InstanceGraph
    1.4484 (  6.3%)    1.4484 (  7.4%)  LowerFIRRTLToHW
    0.2667 (  1.2%)    0.2667 (  1.4%)  HWMemSimImpl
    3.3616 ( 14.6%)    1.6812 (  8.6%)  'hw.module' Pipeline
    0.3336 (  1.4%)    0.1692 (  0.9%)    HWCleanup
    0.6519 (  2.8%)    0.3301 (  1.7%)    CSE
    0.0011 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    1.9915 (  8.6%)    1.0061 (  5.2%)    Canonicalizer
    0.0110 (  0.0%)    0.0057 (  0.0%)    HWLegalizeModules
    0.3639 (  1.6%)    0.1925 (  1.0%)    PrettifyVerilog
    7.2625 ( 31.5%)    7.2625 ( 37.2%)  ExportVerilog
    0.0052 (  0.0%)    0.0052 (  0.0%)  Rest
   23.0581 (100.0%)   19.5074 (100.0%)  Total

{
  totalTime: 19.55,
  maxMemory: 828764160
}
