********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

[INFO :CM0023] Creating log file ./slpp_unit/surelog.log.

[INFO :CM0020] Separate compilation-unit mode is on.

[ERROR:PP0116] top.v:13 Illegal unterminated string: >>");
<<.

[ERROR:PA0207] dv_macros.vh:32 Syntax error: mismatched input 'if' expecting {';', 'interface', 'program', 'virtual', 'class', 'endpackage', 'timeunit', 'timeprecision', 'checker', 'type', 'bind', 'const', 'function', 'new', 'static', 'constraint', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', 'export', 'context', DOLLAR_UNIT, '(*', 'property', 'expect', 'sequence', 'covergroup', 'soft', 'global', 'do', 'let', 'this', 'randomize', 'final', 'task', 'sample', 'nettype', Escaped_identifier, Simple_identifier},
    if (!(mcause[ibex_mem_intf_agent_pkg::DATA_WIDTH-2:0] == 
    ^-- ./slpp_unit/work/top.v:20 col:4.

[WARNI:PA0205] top.v:3 No timescale set for "dv_utils_pkg".

[INFO :CP0300] Compilation...

[INFO :CP0301] top.v:3 Compile package "dv_utils_pkg".

[INFO :EL0526] Design Elaboration...

[NOTE :EL0508] Nb Top level modules: 0.

[NOTE :EL0509] Max instance depth: 0.

[NOTE :EL0510] Nb instances: 0.

[NOTE :EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[  ERROR] : 2
[WARNING] : 1
[   NOTE] : 4

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

0.37user 0.01system 0:00.41elapsed 95%CPU (0avgtext+0avgdata 45524maxresident)k
16inputs+16outputs (0major+11205minor)pagefaults 0swaps
