<html>
<title>Vita</title>
<body bgcolor="white" text="black" link="blue" vlink="purple">

<table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>PRES: Pseudo-Random Encoding Scheme to Increase the Bit Flip Reduction in the Memory</u></font><br/><b>Proc. of The Design Automation Conference (DAC), San Francisco, CA (June 2015).</b><br/><i>S. Seyedzadeh, R. Maddah, A. Jones and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=PRES: Pseudo-Random Encoding Scheme to Increase the Bit Flip Reduction in the Memory melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Domain-wall Memory Buffer for Low-Energy NoCs</u></font><br/><b>Proc. of The Design Automation Conference (DAC), San Francisco, CA (June 2015).</b><br/><i>D. Kline, R. Melhem and A. Jones</i></td><td align="right"><a href="http://www.google.com/search?as_q=Domain-wall Memory Buffer for Low-Energy NoCs melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Space Oblivious Compression: Power Reduction for Non-Volatile Main Memories</u></font><br/><b>Proc. of The Great Lake Symp. On VLSI (GLSVLSI), Pittsburgh, PA (May 2015).</b><br/><i>Y. Li, H. Xu, R. Melhem and A. Jones</i></td><td align="right"><a href="http://www.google.com/search?as_q=Space Oblivious Compression: Power Reduction for Non-Volatile Main Memories melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>MSCS: Multi-hop Segmented Circuit Switching</u></font><br/><b>Proc. of The Great Lake Symp. On VLSI (GLSVLSI), Pittsburgh, PA (May 2015).</b><br/><i>D. Kline, K. Wang, R. Melhem and A. Jones</i></td><td align="right"><a href="http://www.google.com/search?as_q=MSCS: Multi-hop Segmented Circuit Switching melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>GASOLIN: Global Arbitration for Streams of data in Optical Links</u></font><br/><b>Proc. of the IEEE International Parallel and Distributed Processing Symposium (IPDPS), Hyderabad, India (May 2015).</b><br/><i>J. Liu, J. Yang and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=GASOLIN: Global Arbitration for Streams of data in Optical Links melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Reciprocal Abstraction for Computer Architecture Co-Simulation</u></font><br/><b>Proc. of the IEEE Int. Symposium on Performance Analysis of Systems and Software (ISPASS 2011), Philadelphia, PA (March 2015).</b><br/><i>M. Moeng, A. Jones and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Reciprocal Abstraction for Computer Architecture Co-Simulation melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Supporting Superpages in Non-Contiguous Physical Memory</u></font><br/><b>Proc. of the IEEE International Symposium on High Performance Computer Architecture (HPCA), Bay Area, CA (February 2015).</b><br/><i>Y. Du, M. Zhou, B. Childers, D. Mosse and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Supporting Superpages in Non-Contiguous Physical Memory melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>CAFO: Cost Aware Flip Optimization for Asymmetric Memories</u></font><br/><b>Proc. of the IEEE International Symposium on High Performance Computer Architecture (HPCA), Bay Area, CA (February 2015).</b><br/><i>R. Maddah, S. Seyedzadeh and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=CAFO: Cost Aware Flip Optimization for Asymmetric Memories melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Multilane Racetrack Caches: Improving Efficiency Through Compression and Independent Shifting</u></font><br/><b>Proc. of the Asia and South Pacific Design Automation Conference (ASP-DAC), Tokyo, Japan (January 2015).</b><br/><i>H. Xu, Y. Li, R. Melhem and A. Jones</i></td><td align="right"><a href="http://www.google.com/search?as_q=Multilane Racetrack Caches: Improving Efficiency Through Compression and Independent Shifting melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Shadow Computing: An Energy-Aware Fault Tolerant Computing Model</u></font><br/><b>Proc. of the International Conference on Computing, Networking and Communications (ICNC), Honolulu, HI (February 2014).</b><br/><i>B. Mills, T. Znati and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Shadow Computing: An Energy-Aware Fault Tolerant Computing Model melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Energy Consumption of Resilience Mechanisms in Large Scale Systems</u></font><br/><b>Proc. of the 22nd Euromicro Int. Conference on Parallel, Distributed, and Network-Based Processing (PDP), Turin, Italy (February 2014).</b><br/><i>B. Mills, T. Znati, R. Melhem, K.  Ferreira and R. Grant</i></td><td align="right"><a href="http://www.google.com/search?as_q=Energy Consumption of Resilience Mechanisms in Large Scale Systems melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Profit Maximization for Resilient Cloud Computing</u></font><br/><b>Proc. of the International Conference on Cloud Computing and Services Science (CLOSER ), Barcelona, Spain  (April 2014).</b><br/><i>X. Cui, B. Mills, T. Znati and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Profit Maximization for Resilient Cloud Computing melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Weighted-Tuple Synchronization for Parallel Architecture Simulators</u></font><br/><b>Proc. of the IEEE Int. Symp. On Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS), Paris, France (September 2014).</b><br/><i>M. Moeng, R. Melhem and A. Jones</i></td><td align="right"><a href="http://www.google.com/search?as_q=Weighted-Tuple Synchronization for Parallel Architecture Simulators melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Concurrent Page Migration for Mobile Systems with OS-Managed Hybrid Memory</u></font><br/><b>Proc. of the ACM International Conference on Computing Frontiers, Cagliari, Italy (May 2014).</b><br/><i>S. Bock, B. Childers, R. Melhem and D. Mosse</i></td><td align="right"><a href="http://www.google.com/search?as_q=Concurrent Page Migration for Mobile Systems with OS-Managed Hybrid Memory melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Proactive Circuit Allocation in Multiplane NoCs</u></font><br/><b>Proc. of the Design Automation Conference (DAC), Austin, TX (June 2013).</b><br/><i>A. Abousamra, A.K. Jones and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Proactive Circuit Allocation in Multiplane NoCs melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Bit Mapping for Balanced PCM programming</u></font><br/><b>Proc. of the International Symposium on Computer Architecture (ISCA), Tel Aviv, Israel (June 2013).</b><br/><i>Y. Du, M. Zhou, B. Childers, D. Mosse and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Bit Mapping for Balanced PCM programming melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Energy-aware Checkpointing of Divisible Tasks with Soft and Hard Deadlines</u></font><br/><b>Proc. of the fourth International Green Computing Conference (IGCC), Arlington, VA (June 2013).</b><br/><i>G. Aupy, A. Benoit, R. Melhem, P. Renaud-Goud and Y. Robert</i></td><td align="right"><a href="http://www.google.com/search?as_q=Energy-aware Checkpointing of Divisible Tasks with Soft and Hard Deadlines melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Deterministic Multiplexing of NoC on Grid CMPs</u></font><br/><b>Proc. of the 21st Annual Symposium on High-Performance Interconnects (Hoti), San Jose, CA (August 2013).</b><br/><i>J. Carpenter and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Deterministic Multiplexing of NoC on Grid CMPs melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Writeback-Aware Bandwidth Partitioning for Multi-core Systems with PCM</u></font><br/><b>Proc. of the International Conference on Parallel Architectures and Compilation Techniques (PACT), Edinburgh, Scotland ,  (September 2013).</b><br/><i>M. Zhou, Y. Du, B. Childers, R. Melhem, D. Mosse</i></td><td align="right"><a href="http://www.google.com/search?as_q=Writeback-Aware Bandwidth Partitioning for Multi-core Systems with PCM melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Power-aware Manhattan routing on chip multiprocessors</u></font><br/><b>Proc. of the IEEE International Parallel & Distributed Processing Symposium (IPDPS). Shanghai, China (May 2012).</b><br/><i>A. Benoit, R. Melhem, P. Renaud-Goud and Y. Robert</i></td><td align="right"><a href="http://www.google.com/search?as_q=Power-aware Manhattan routing on chip multiprocessors melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Thread assignment optimization with real-time performance and memory bandwidth constraints for energy-efficient heterogeneous multi-core systems</u></font><br/><b>Proc. of IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), Beijing, China (April 2012).</b><br/><i>V. Petrucci, O. Loques, D. Mosse, R. Melhem, N. Abou Gazala and  S. Gobriel</i></td><td align="right"><a href="http://www.google.com/search?as_q=Thread assignment optimization with real-time performance and memory bandwidth constraints for energy-efficient heterogeneous multi-core systems melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Deja Vu Switching for Multiplane NoCs</u></font><br/><b>Proc of The 6th ACM/IEEE Int. Symposium on Networks on Chip (NOCS), Lyngby, Denmark (May 2012).</b><br/><i>A. Abousamra, R. Melhem and A. Jones</i></td><td align="right"><a href="http://www.google.com/search?as_q=Deja Vu Switching for Multiplane NoCs melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Process Variation Tolerant Design for Nanophotonic Networks</u></font><br/><b>Proc. of The International Symposium on Computer Architecture (ISCA), Portland, OR (June 2012).</b><br/><i>Y. Xu, J. Yang and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Process Variation Tolerant Design for Nanophotonic Networks melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>RDIS: A Recursively Defined Invertible Set Scheme to Tolerate Multiple Stuck-At Faults in Resistive Memory</u></font><br/><b>Proc. of the 42nd IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), Boston, MA (June 2012).</b><br/><i>R. Melhem, R. Maddah and S. Cho</i></td><td align="right"><a href="http://www.google.com/search?as_q=RDIS: A Recursively Defined Invertible Set Scheme to Tolerate Multiple Stuck-At Faults in Resistive Memory melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Channel Borrowing: An Energy-Efficient Nanophotonic Crossbar Architecture with Light-Weight Arbitration</u></font><br/><b>Proc. of the International Conference on Supercomputing (ICS), Venice, Italy (June 2012)</b><br/><i>Y. Xu, J. Yang and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Channel Borrowing: An Energy-Efficient Nanophotonic Crossbar Architecture with Light-Weight Arbitration melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Practically Private: Enabling High Performance CMPs Through Compiler-assisted Data Classification</u></font><br/><b>Proc. of the International Conference on Parallel Architectures and Compilation Techniques (PACT), Minneapolis, MN (September 2012).</b><br/><i>Y. Li, R. Melhem and A. Jones</i></td><td align="right"><a href="http://www.google.com/search?as_q=Practically Private: Enabling High Performance CMPs Through Compiler-assisted Data Classification melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Impact of Process Variation on Endurance Algorithms for Wear-Prone Memories</u></font><br/><b>Proc. of the conference on Design, Automation & test in Europe (DATE), Grenoble, France (March 2011)</b><br/><i>A. Ferreira, S. Bock, B. Childers, R. Melhem, D. Mosse</i></td><td align="right"><a href="http://www.google.com/search?as_q=Impact of Process Variation on Endurance Algorithms for Wear-Prone Memories melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Cache Equalizer: A Placement Mechanism for Chip Multiprocessor Distributed Shared Caches</u></font><br/><b>Proc of the International Conference on High Performance Embedded Architectures & Compilers (HiPEAC), Crete, Greece (January 2011)</b><br/><i>M. Hammoud, S. Cho and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Cache Equalizer: A Placement Mechanism for Chip Multiprocessor Distributed Shared Caches melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>NoC-Aware Cache Design for Multithreaded Execution on Tiled Chip Multiprocessors</u></font><br/><b>Proc of the International Conference on High Performance Embedded Architectures & Compilers (HiPEAC), Crete, Greece (January 2011)</b><br/><i>A. Abousamra, A. Jones  and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=NoC-Aware Cache Design for Multithreaded Execution on Tiled Chip Multiprocessors melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Two-Hop Free-Space Based Optical Interconnects for Chip Multiprocessors</u></font><br/><b>Proc. of The 5th ACM/IEEE International Symposium on Networks on Chip (NOCS), Pittsburgh, PA (May 2011)</b><br/><i>A. Abousamra, A. Jones and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Two-Hop Free-Space Based Optical Interconnects for Chip Multiprocessors melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Energy-aware mappings of series-parallel workflows onto chip multiprocessors</u></font><br/><b>Proc. of the International conference on Parallel Processing (ICPP), Taipei, Taiwan (September 2011)</b><br/><i>A. Benoit, P. Renaud-Goud, Y. Robert and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Energy-aware mappings of series-parallel workflows onto chip multiprocessors melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Scalable Multi-Cache Simulation Using GPUs</u></font><br/><b>Proc. of the IEEE Int. Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS), Singapore (July 2011)</b><br/><i>M. Moeng, S. Cho and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Scalable Multi-Cache Simulation Using GPUs melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Compiler-assisted Data Distribution for Chip Multiprocessors</u></font><br/><b>Proc of the Int. Conf. on Parallel Architectures and Compilation Techniques (PACT), Vienna, Austria (September 2010)</b><br/><i>Y. Li, A. Abousamra, R. Melhem and A. Jones</i></td><td align="right"><a href="http://www.google.com/search?as_q=Compiler-assisted Data Distribution for Chip Multiprocessors melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Compiler-based Data Classification for Hybrid Caching</u></font><br/><b>Proc. of the 14th Workshop on Interaction between Compilers and Computer Architectures (INTERACT), Pittsburgh, PA (March 2010)</b><br/><i>Y. Li, R. Melhem and A Jones</i></td><td align="right"><a href="http://www.google.com/search?as_q=Compiler-based Data Classification for Hybrid Caching melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Increasing PCM Main Memory lifetime</u></font><br/><b>Proc. of the conference on Design, Automation & test in Europe, Dresden, Germany (March 2010)</b><br/><i>A. Ferreira, M. Zhou, S. Bock, B. Childers, R. Melhem and D. Mosse</i></td><td align="right"><a href="http://www.google.com/search?as_q=Increasing PCM Main Memory lifetime melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Applying Statistical Machine Learning to Multicore Voltage & Frequency Scaling</u></font><br/><b>Proc. of the ACM International Conference on Computing Frontiers, Bertinoro, Italy (May 2010)</b><br/><i>M. Moeng and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Applying Statistical Machine Learning to Multicore Voltage & Frequency Scaling melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Automated Modeling and Emulation of Interconnect Designs for Many-Core Chip Multiprocessors</u></font><br/><b>Proc. of the Design Automation Conference (DAC), Anaheim, CA (June 2010)</b><br/><i>C. Ihrig, R. Melhem and A. Jones</i></td><td align="right"><a href="http://www.google.com/search?as_q=Automated Modeling and Emulation of Interconnect Designs for Many-Core Chip Multiprocessors melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Dynamic Cache Clustering for Chip Multiprocessors</u></font><br/><b>Proc. of the ACM International Conference on Supercomputing (ICS), White Plain, NY (June 2009)</b><br/><i>M. Hammoud, S. Cho and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Dynamic Cache Clustering for Chip Multiprocessors melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>An Efficient Approach for Managing Shared Caches in Chip Multiprocessors</u></font><br/><b>Proc of the International Conference on High Performance Embedded Architectures & Compilers (HiPEAC), Paphos, Cyprus (January 2009)</b><br/><i>M. Hammoud, S. Cho and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=An Efficient Approach for Managing Shared Caches in Chip Multiprocessors melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Winning with Pinning in NOC</u></font><br/><b>Proc. of the 17th Symposium on High-Performance Interconnects (HOTi), New York, NY (August 2009)</b><br/><i>A. Abousamra, R. Melhem and A. Jones</i></td><td align="right"><a href="http://www.google.com/search?as_q=Winning with Pinning in NOC melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>An Efficient Hardware-based Multi-hash Scheme for High Speed IP Lookup</u></font><br/><b>Proc of IEEE Symposium on High Performance Interconnects (HOTi), Stanford, CA (August 2008).</b><br/><i>S. Demetriades, M. Hanna, S. Cho and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=An Efficient Hardware-based Multi-hash Scheme for High Speed IP Lookup melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>On the emulation of finite-buffered OQ switches using Combined Input-Output Queuing</u></font><br/><b>Proc. of the International  Symposium on Distributed Systems (DISC), Arcachon, France (September 2008)</b><br/><i>M. Elhaddad and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=On the emulation of finite-buffered OQ switches using Combined Input-Output Queuing melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Oblivious Routing for Fat-tree Based System Area Networks with Uncertain Traffic Demands</u></font><br/><b>Proc. of the Int. Conference on Measurement and Modeling of Computer Systems (SIGMETRICS), San Diego, CA (June 2007)</b><br/><i>X. Yuan, W. Nienaber,  Z. Duan and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Oblivious Routing for Fat-tree Based System Area Networks with Uncertain Traffic Demands melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>CA-RAM, A High-Performance Memory Substrate for Search Intensive Applications</u></font><br/><b>Proc. of the IEEE Int. Symposium on Performance Analysis of Systems and Software  (ISPASS), San Jose, CA (April 2007)</b><br/><i>S. Cho, J. Martin, R. Xu, M. Hammoud and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=CA-RAM, A High-Performance Memory Substrate for Search Intensive Applications melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>A Compiler-based Communication Analysis Approach for Multiprocessor Systems</u></font><br/><b>Proc. of the IEEE International Parallel & Distributed Processing Symposium (IPDPS), Rhodes Island, Greece (April 2006).</b><br/><i>S. Shao, A. Jones and R. Melhem</i></td><td align="right"><a href="doc/01639322.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Level-Wise Scheduling Algorithm for Fat Tree Interconnection Networks</u></font><br/><b>Proc. of Supercomputing’06 (SC06),  Tampa, FL (Nov. 2006)</b><br/><i>Z. Ding, R. Hoare, A. Jones and R. Melhem</i></td><td align="right"><a href="doc/04090183.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Switch Design to Enable Predictive Multiplexed Switching in Multiprocessor Networks</u></font><br/><b>Proc. of the International Parallel and Distributed Processing Symposium (IPDPS ?05), Denver, CO (April 2005)</b><br/><i>Z. Ding, R. Hoare, A. Jones, D. Li, S. Shao, S. Tung, J. Zheng and R. Melhem</i></td><td align="right"><a href="doc/01419926.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Energy Efficient Configuration for QoS in Reliable Parallel Servers</u></font><br/><b>Proc. of the fifth European Dependable Computing Conference (EDCC-5), Budapest, Hungary (April 2005)</b><br/><i>D. Zhu, R. Melhem and D. Mosse</i></td><td align="right"><a href="doc/EDCC05-zhu.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Energy-efficient Policies for Embedded Clusters</u></font><br/><b>Proc. of the 2005 ACM Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES 2005), Chicago, IL (June 2005)</b><br/><i>R. Xu, D. Zhu, C. Rusu, R. Melhem and D. Mosse</i></td><td align="right"><a href="doc/lctes05-xu.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>On the Feasibility of Circuit Switching for High Performance Computing Systems</u></font><br/><b>Proc. of Supercomputing '05 (SC05), Seatle, WA (Nov. 2005)</b><br/><i>K. Baker, A. Benner, R. Hoare, A. Hoisie, A. Jones, D. Kerbyson, D. Li, R. Melhem, R. Rajamony, E. Schenfeld, S. Shao, C. Stunkel, and P. Walker</i></td><td align="right"><a href="doc/01559968.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Analysis of an Energy Efficient Optimistic TMR Scheme</u></font><br/><b>Proc. of the 10th Int. Conf. on Parallel and Distributed Systems (ICPADS), Newport Beach, CA (July 2004)</b><br/><i>D. Zhu, R. Melhem, D. Mosse and M. Elnozahy</i></td><td align="right"><a href="doc/01316138.pdf ">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Energy Aware Scheduling for Distributed Real-Time Systems</u></font><br/><b>Proc. of the International Parallel and Distributed Processing Symposium (IPDPS 03), Nice, France (April 2003)</b><br/><i>R. Mishra, N. Rastogi, D. Zhu, D. Mosse, R. Melhem</i></td><td align="right"><a href="doc/IPDPS03.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Scheduling with Dynamic Voltage/Speed Adjustment Using Slack Reclamation in Multi-Processor Real-Time Systems</u></font><br/><b>Proc. of the Real-time System Symposium RTSS, London, UK (Dec. 2001)</b><br/><i>D. Zhu, R. Melhem and B. Childers</i></td><td align="right"><a href="doc/01214320.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Global Fault Tolerant Real-Time Scheduling on Multiprocessors</u></font><br/><b>Proc. of The 10th IEEE Euromicro Real-Time Workshop, York, UK (June 1999)</b><br/><i>F. Liberato, S. Lauzac, R. Melhem and D. Mosse</i></td><td align="right"><a href="doc/euro99.ps">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Compiler Analysis to Support Compiled Communication for HPF--like Programs</u></font><br/><b>Proc. of the Int. Parallel Processing Sym. (IPPS ?99), San Juan, Puerto Rico (April 1999)</b><br/><i>X. Yuan, R. Gupta and R. Melhem</i></td><td align="right"><a href="doc/ipps99.ps">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>A High Speed Scheduler/Controller for Unbuffered Banyan Networks</u></font><br/><b>The IEEE International Conference on Communications - ICC, Atlanta, GA (June 1998)</b><br/><i>C. Salisbury and R. Melhem</i></td><td align="right"><a href="doc/icc98.ps">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Comparison of Global and Partitioning Schemes for Scheduling Rate Monotonic Tasks on a Multiprocessor</u></font><br/><b>The 10th IEEE Euromicro Real-Time Workshop, Berlin, Germany (June 1998)</b><br/><i>S. Lauzac, R. Melhem and D. Mosse</i></td><td align="right"><a href="http://www.google.com/search?as_q=Comparison of Global and Partitioning Schemes for Scheduling Rate Monotonic Tasks on a Multiprocessor melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Distributed Dynamic Control of Circuit-Switched Banyan Networks</u></font><br/><b>The International Parallel Processing Symposium - Orlando, FL (March 1998)</b><br/><i>C. Salisbury and R. Melhem</i></td><td align="right"><a href="doc/ipps.chuck98.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>An Efficient RMS Admission Control and its Application to Multiprocessor Scheduling</u></font><br/><b>The International Parallel Processing Symposium - IPPS, Orlando, FL (March 1998)</b><br/><i>S. Lauzac, R. Melhem and D. Mosse</i></td><td align="right"><a href="doc/00669964.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>An Array Data Flow Analysis based Communication Optimizer</u></font><br/><b>Proc. of the 10th International Workshop on Languages and Compilers for Parallel Computing, Minneapolis, MN (August, 1997)</b><br/><i>X. Yuan, R. Gupta and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=An Array Data Flow Analysis based Communication Optimizer melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Modeling Communication Costs in Multiplexed Optical Switching Networks</u></font><br/><b>The International Parallel Processing Symposium - IPPS, Geneva - Switzerland (April 1997)</b><br/><i>C. Salisbury and R. Melhem</i></td><td align="right"><a href="doc/00580850.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>A Load Balancing Package for Domain Decomposition on Distributed Memory Systems</u></font><br/><b>Proc. of the Int. Conf. on High-Performance Computing and Networking (HPCN), Brussels, Belgium, (April 1996)</b><br/><i>X. Yuan, B. He, D. Balsara and R. Melhem</i></td><td align="right"><a href="doc/hpcn.ps">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Demand Driven Data Flow Analysis for Communication Optimization</u></font><br/><b>Workshop on Challenges in Compiling for Scalable Parallel Systems, (Held Jointly with the Eighth Symposium on Parallel and Distributed Processing), New Orleans, LA (Oct. 1996)</b><br/><i>X. Yuan, R. Gupta and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Demand Driven Data Flow Analysis for Communication Optimization melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Compiled Communication for All-optical TDM Networks</u></font><br/><b>Supercomputing ?96, Pittsburgh, PA (Nov. 1996)</b><br/><i>X. Yuan, R. Melhem and R. Gupta</i></td><td align="right"><a href="doc/sc96.ps">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>A Timestamp-based Selective Invalidation Scheme for Multiprocessor Cache Coherence</u></font><br/><b>International Conference on Parallel Processing, Bloomingdale, IL (Aug. 1996)</b><br/><i>X. Yuan, R. Melhem and R. Gupta</i></td><td align="right"><a href="doc/00538566.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Multiprocessor Architectures Using Partitioned Optical Passive Star Interconnection Networks</u></font><br/><b>Proc. of the Optical Society of America Topical Meeting on Optical Computing, Salt Lake City, UT (1995)</b><br/><i>J. Teza, D. Chiarullli, S. Levita, R. Melhem and G. Gravenstreter</i></td><td align="right"><a href="http://www.google.com/search?as_q=Multiprocessor Architectures Using Partitioned Optical Passive Star Interconnection Networks melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Compiler Assisted Fault Detection for Distributed Memory Systems</u></font><br/><b>Proc. of the 1994 Scalable High Performance Computing Conference, Knoxville, TN (1994)</b><br/><i>C. Gong, R. Melhem and R. Gupta</i></td><td align="right"><a href="doc/gong_hpcc.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Multiprocessor Interconnection Networks Using Partitioned Passive Star Topologies and Distributed Control</u></font><br/><b>Proc. of the First International Workshop on Massively Parallel Processing Using Optical Interconnections, Cancun, Mexico (1994)</b><br/><i>D. Chiarulli, S. Levitan, R. Melhem, J. Taza and G. Gravenstreter</i></td><td align="right"><a href="doc/00336637.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Fault-Tolerant Scheduling on Hard Real-Time Multiprocessor Systems</u></font><br/><b>Proc. of the 8th Int. Parallel Processing Symposium, Cancun, Mexico (1994)</b><br/><i>S. Ghosh, R. Melhem and D. Mosse</i></td><td align="right"><a href="doc/ft-sch-ipps94.ps.gz">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Analysis of a Fault-Tolerant Multiprocessor Scheduling Algorithm</u></font><br/><b>Proc. of the 24th Fault-Tolerant Computing Symposium, Austin, TX (1994)</b><br/><i>D. Mosse, R. Melhem and S. Ghosh</i></td><td align="right"><a href="doc/00315661.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Replicating Statement Execution for Fault Detection on Distributed Memory Multiprocessors</u></font><br/><b>Proc. of the 1994 IEEE Workshop on Fault-Tolerant Parallel and Distributed System, College Station, TX (1994)</b><br/><i>C. Gong, R. Melhem and R. Gupta</i></td><td align="right"><a href="doc/gong_workshop.ps">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Compilation Techniques for Optimizing Communications in Distributed Memory Systems</u></font><br/><b>Proc. of the International Conference on Parallel Processing, St. Charles, IL. (1993)</b><br/><i>C. Gong, R. Gupta and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Compilation Techniques for Optimizing Communications in Distributed Memory Systems melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Routing in Modular Fault Tolerant Multiprocessor Systems</u></font><br/><b>Proc. of the 22nd International IEEE Symposium on Fault Tolerant Computing, Boston, MA (1992)</b><br/><i>M. Alam and R. Melhem</i></td><td align="right"><a href="doc/00243601.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Dilation Based Bidding Schemes for Dynamic Load Balancing on Distributed Processing Systems</u></font><br/><b>Proc. of the Sixth Distributed Memory Computing Conference, Portland, Oregon (1991)</b><br/><i>T. Znati, K. Pruhs and R. Melhem</i></td><td align="right"><a href="doc/00633104.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Mapping FIR Filtering on Systolic Rings</u></font><br/><b>Proc. of the International Conf. on Application Specific Array Processors, Barcelona, Spain (1991)</b><br/><i>Varvitsiotis, S. Theodoridis, and R. Melhem</i></td><td align="right"><a href="doc/00238891.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Reconfiguration of Computational Arrays with Multiple Redundancy</u></font><br/><b>Proc. of the International Conference on Parallel Processing, St. Charles, Illinois (1991)</b><br/><i>R. Melhem and John Ramirez</i></td><td align="right"><a href="doc/00278480.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Using Spanning Trees for Balancing Dynamic Load on Multiprocessors</u></font><br/><b>Proc. of the Sixth Distributed Memory Computing Conference, Portland, Oregon (1991)</b><br/><i>R. Melhem, K. Pruhs and T. Znati</i></td><td align="right"><a href="doc/00633134.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Time-division Optical Communications in Multiprocessor Arrays</u></font><br/><b>Proc. of the Supercomputing 91 Conference, Albuquerque, NM (1991)</b><br/><i>C. Qiao, R. Melhem</i></td><td align="right"><a href="doc/ieeetc_93.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Channel Multiplexing in Modular Fault Tolerant Multiprocessors</u></font><br/><b>Proc. of the International Conference on Parallel Processing, St. Charles, Illinois (1991)</b><br/><i>M. Alam and R. Melhem</i></td><td align="right"><a href="doc/jpdc_95.ps">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Embedding Pyramids in Array Processors with Pipelined Busses</u></font><br/><b>Proc. of the International Conf. on Application Specific Array Processors, Princeton, NJ (1990)</b><br/><i>Z. Guo and R. Melhem</i></td><td align="right"><a href="doc/00145501.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Personalized Distributed Systems</u></font><br/><b>Proc. of the ISMM International Conference on Parallel and Distributed Computing and Systems, New York, New York (1990)</b><br/><i>T. Znati and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Personalized Distributed Systems melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Comparisons of Different Multistage Interconnection Networks under Hot Spot Traffic Conditions</u></font><br/><b>Proc. of the Twentieth Annual Pittsburgh Conference on Modeling and Simulation, (1989)</b><br/><i>N. Srivastava and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Comparisons of Different Multistage Interconnection Networks under Hot Spot Traffic Conditions melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>A Software Tool for the Automatic Generation of Memory Traces for Shared Memory Multiprocessor Systems</u></font><br/><b>Proc. of the 22nd Annual Simulation Symposium, Tampa, FL (1989)</b><br/><i>S. Gupta and R. Melhem</i></td><td align="right"><a href="doc/00748304.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Embedding Rectangular Grids into Square Grids with Dilation Two</u></font><br/><b>Proc. of the 26rd Allerton Conf. on Computer, Control and Communication, Urbana, IL (1988)</b><br/><i>R. Melhem and G. Hwang</i></td><td align="right"><a href="doc/00061064.pdf">[ps/pdf]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Mapping Algorithms into Architectures</u></font><br/><b>Proc. of the Twenty-First Annual Hawaii International Conference on System Sciences, Kona, HI (1988)</b><br/><i>R. G. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Mapping Algorithms into Architectures melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>An Efficient Implementation of the SSOR/PCCG Method on Vector Computers</u></font><br/><b>Proc. of the Second Int. Conf. on Supercomputers, (1987)</b><br/><i>R. G. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=An Efficient Implementation of the SSOR/PCCG Method on Vector Computers melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Irregular Wavefronts in Data-driven, Data-dependent Computations</u></font><br/><b>Proc. of the Second Workshop on Systolic Arrays, Oxford, U.K. (1986) and in 'Systolic Arrays' W. Moore, A. McCabe and R. Urquhart editors, Adam-Hilger, 1987</b><br/><i>R. G. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Irregular Wavefronts in Data-driven, Data-dependent Computations melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Iterative Solution of Sparse Linear Systems on Systolic Arrays</u></font><br/><b>Proc. of the International Conf. on 
87,Varvitsiotis</b><br/><i>R. G. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Iterative Solution of Sparse Linear Systems on Systolic Arrays melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Synthesizing Non-uniform Systolic Designs</u></font><br/><b>Proc. of the International Conf. on Parallel Processing, St. Charles, Illinois (1986)</b><br/><i>C. Guerra and R. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Synthesizing Non-uniform Systolic Designs melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>Application of Data-driven Networks to Sparse Matrix Multiplication</u></font><br/><b>Proc. of the International Conf. on Parallel Processing, St. Charles, Illinois (1986)</b><br/><i>R. G. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=Application of Data-driven Networks to Sparse Matrix Multiplication melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>An Event Algebra for the study of Deadlock in Self-timed Computational Networks</u></font><br/><b>Proc. of the 23rd Allerton Conf. on Computer, Control and Communication, Urbana, IL (1985)</b><br/><i>R. G. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=An Event Algebra for the study of Deadlock in Self-timed Computational Networks melhem">[google]</a></td></tr></table><br/><br/><table border="0" width="90%"><tr><td colspan="3"><font size="+2"><u>A Language for the Simulation of Systolic Architectures</u></font><br/><b>Proc. of the 12th International Symposium on Computer Architecture, Boston, Mass. (1985)</b><br/><i>R. G. Melhem</i></td><td align="right"><a href="http://www.google.com/search?as_q=A Language for the Simulation of Systolic Architectures melhem">[google]</a></td></tr></table><br/><br/>
</body>
</html>
