# Reading D:/QUARTUS/modelsim_ase/tcl/vsim/pref.tcl
# do full_adder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/QUARTUS/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/full_adder {C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/full_adder/full_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:15 on Dec 20,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/full_adder" C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/full_adder/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 01:37:15 on Dec 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/full_adder {C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/full_adder/full_adder_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:37:15 on Dec 20,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/full_adder" C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/full_adder/full_adder_tb.v 
# -- Compiling module full_adder_tb
# 
# Top level modules:
# 	full_adder_tb
# End time: 01:37:15 on Dec 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  full_adder_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" full_adder_tb 
# Start time: 01:37:15 on Dec 20,2023
# Loading work.full_adder_tb
# Loading work.full_adder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# a=0 b=0 cin=0 cout=0 sum=0
# a=0 b=0 cin=1 cout=0 sum=1
# a=0 b=1 cin=0 cout=0 sum=1
# a=0 b=1 cin=1 cout=1 sum=0
# a=1 b=0 cin=0 cout=0 sum=1
# a=1 b=0 cin=1 cout=1 sum=0
# a=1 b=1 cin=0 cout=1 sum=0
# a=1 b=1 cin=1 cout=1 sum=1
# End time: 01:38:38 on Dec 20,2023, Elapsed time: 0:01:23
# Errors: 0, Warnings: 0
