xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../../../../tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../../../tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd,
blockRamTest0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../guia09.srcs/sources_1/ip/blockRamTest0/blockRamTest0_sim_netlist.vhdl,
glbl.v,Verilog,xil_defaultlib,glbl.v
