/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire celloutsig_0_0z;
  reg [4:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [18:0] celloutsig_1_15z;
  wire [6:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_3z | celloutsig_0_2z);
  assign celloutsig_1_11z = celloutsig_1_7z[3] ^ celloutsig_1_8z;
  assign celloutsig_1_15z = { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_9z[5:4], celloutsig_1_9z[5:4], celloutsig_1_9z[1:0], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_10z } + { in_data[133:118], celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_13z };
  assign celloutsig_1_18z = { celloutsig_1_17z[1:0], celloutsig_1_16z, celloutsig_1_11z } + in_data[154:145];
  always_ff @(negedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 3'h0;
    else _00_ <= in_data[160:158];
  assign celloutsig_1_4z = { in_data[181:180], celloutsig_1_0z } & { in_data[169], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_3z = { in_data[182:165], celloutsig_1_2z } >= in_data[121:103];
  assign celloutsig_1_13z = { celloutsig_1_9z[5:4], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_2z } >= { celloutsig_1_4z[2:1], celloutsig_1_6z, _00_, celloutsig_1_9z[5:4], celloutsig_1_9z[5:4], celloutsig_1_9z[1:0], celloutsig_1_5z };
  assign celloutsig_1_19z = ! { celloutsig_1_18z[6:3], celloutsig_1_3z, _00_ };
  assign celloutsig_1_0z = in_data[160:154] < in_data[152:146];
  assign celloutsig_1_7z = - { in_data[173:170], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[20:5] !== in_data[49:34];
  assign celloutsig_1_5z = | { celloutsig_1_4z[2:1], celloutsig_1_0z };
  assign celloutsig_1_6z = | in_data[118:112];
  assign celloutsig_0_5z = | in_data[73:62];
  assign celloutsig_0_2z = | in_data[51:42];
  assign celloutsig_1_10z = { celloutsig_1_9z[5:4], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_5z } >> { celloutsig_1_9z[5:4], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_1_16z = { celloutsig_1_10z[2], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z } << { in_data[153:149], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_17z = celloutsig_1_10z[3:1] << { celloutsig_1_15z[15], celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_1_2z = ~((_00_[2] & in_data[178]) | celloutsig_1_0z);
  assign celloutsig_1_8z = ~((celloutsig_1_3z & celloutsig_1_6z) | celloutsig_1_3z);
  assign celloutsig_1_12z = ~((celloutsig_1_0z & celloutsig_1_2z) | celloutsig_1_8z);
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_1z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_1z = in_data[54:50];
  assign celloutsig_0_3z = ~((celloutsig_0_0z & in_data[28]) | (celloutsig_0_0z & celloutsig_0_1z[2]));
  assign { celloutsig_1_9z[0], celloutsig_1_9z[5:4], celloutsig_1_9z[1] } = ~ { celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_1_9z[3:2] = celloutsig_1_9z[5:4];
  assign { out_data[137:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z, celloutsig_0_6z };
endmodule
