%table generated from Verilog-A input
\index{MOSFET level 70!device output variables}
\begin{DeviceParamTableGenerated}{MOSFET level 70 Output Variables}{M_70_OutputVars}
VDSAT &  &   V & none \\ \hline
VTH & Threshold Voltage &   V & none \\ \hline
IDS & Drain-Source current &   A & none \\ \hline
GM &  &   mho & none \\ \hline
GDS &  &   mho & none \\ \hline
GMBS &  &   mho & none \\ \hline
IC &   Collector Current &   A & none \\ \hline
IBD &  &   A & none \\ \hline
IBS &  &   A & none \\ \hline
IGIDL &  &   A & none \\ \hline
IGISL &  &   A & none \\ \hline
IGS &  &   A & none \\ \hline
IGD &  &   A & none \\ \hline
IGB &  &   A & none \\ \hline
IGCS &  &   A & none \\ \hline
IGCD &  &   A & none \\ \hline
CGG &   g-g MOSFET capacitance &   F & none \\ \hline
CGS &   g-s MOSFET capacitance &   F & none \\ \hline
CGD &   g-d MOSFET capacitance &   F & none \\ \hline
CBG &   b-g MOSFET capacitance &   F & none \\ \hline
CBS &   b-s MOSFET capacitance &   F & none \\ \hline
CBD &   b-d MOSFET capacitance &   F & none \\ \hline
CDG &   d-g MOSFET capacitance &   F & none \\ \hline
CDD &   d-d MOSFET capacitance &   F & none \\ \hline
CDS &   d-s MOSFET capacitance &   F & none \\ \hline
CAPBD &   MOSFET capacitance &   F & none \\ \hline
CAPBS &   MOSFET capacitance &   F & none \\ \hline
QG &  Gate Charge &   C & none \\ \hline
QB &  Body Charge &   C & none \\ \hline
QD &  Drain Charge &   C & none \\ \hline
QS &  Source Charge &   C & none \\ \hline
QJD &  Drain Junction Charge &   C & none \\ \hline
QJS &  Source Junction Charge &   C & none \\ \hline
T\_TOTAL\_K &  &   K & none \\ \hline
T\_TOTAL\_C &  &   K & none \\ \hline
T\_DELTA\_SH &  &   K & none \\ \hline
\end{DeviceParamTableGenerated}
