<sld_project_info>
  <project>
    <hash md5_digest_80b="69b5931cf6bfa5198f2c"/>
  </project>
  <file_info>
    <file device="5CSEMA5F31C6" path="dds_and_nios_lab_time_limited.sof" usercode="0xFFFFFFFF"/>
  </file_info>
  <hub_info hub_ir_width="10" ir_width="10" node_addr_width="2" node_count="3"/>
  <node_info>
    <node hpath="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="0" mfg_id="70" node_id="34" sld_node_info="0x19104600" version="3">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="70"/>
        <parameter name="sld_type_id" type="dec" value="34"/>
        <parameter name="sld_version" type="dec" value="3"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="2"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="420496896"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy|tdo"/>
        <port name="usr_ir_out[0]" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy|ir_out[1]"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_raw_tck" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_raw_tms" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_tdi" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_rti" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_udr" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_cir" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sir" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_pir" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_uir" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_usr1" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_clr" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ena" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_in_0_" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_in_1_" source="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_in_1_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.U0_cpu_the_DE1_SoC_QSYS_cpu_nios2_oci_the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper_DE1_SoC_QSYS_cpu_jtag_debug_module_phy_sld_virtual_jtag_impl_inst_ir_out_1_"/>
      </outputs>
    </node>
    <node hpath="pzdyqx:nabboc" instance_id="0" mfg_id="110" node_id="1" sld_node_info="0x86E00" version="0"/>
    <node hpath="sld_signaltap:auto_signaltap_0" instance_id="0" mfg_id="110" node_id="0" sld_node_info="0x30006E00" version="6">
      <parameters>
        <parameter name="lpm_type" type="string" value="sld_signaltap"/>
        <parameter name="sld_node_info" type="unknown" value="805334528"/>
        <parameter name="SLD_SECTION_ID" type="string" value="hdl_signaltap_0"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="6"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="0"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="sld_data_bits" type="unknown" value="93"/>
        <parameter name="sld_trigger_bits" type="unknown" value="93"/>
        <parameter name="SLD_NODE_CRC_BITS" type="dec" value="32"/>
        <parameter name="SLD_NODE_CRC_HIWORD" type="dec" value="41394"/>
        <parameter name="SLD_NODE_CRC_LOWORD" type="dec" value="50132"/>
        <parameter name="sld_incremental_routing" type="unknown" value="1"/>
        <parameter name="sld_sample_depth" type="unknown" value="256"/>
        <parameter name="sld_segment_size" type="unknown" value="256"/>
        <parameter name="sld_ram_block_type" type="unknown" value="AUTO"/>
        <parameter name="sld_state_bits" type="unknown" value="2"/>
        <parameter name="sld_buffer_full_stop" type="unknown" value="0"/>
        <parameter name="SLD_MEM_ADDRESS_BITS" type="dec" value="7"/>
        <parameter name="SLD_DATA_BIT_CNTR_BITS" type="dec" value="4"/>
        <parameter name="sld_trigger_level" type="unknown" value="2"/>
        <parameter name="sld_trigger_in_enabled" type="unknown" value="0"/>
        <parameter name="SLD_HPS_TRIGGER_IN_ENABLED" type="dec" value="0"/>
        <parameter name="SLD_HPS_TRIGGER_OUT_ENABLED" type="dec" value="0"/>
        <parameter name="SLD_HPS_EVENT_ENABLED" type="dec" value="0"/>
        <parameter name="SLD_HPS_EVENT_ID" type="dec" value="0"/>
        <parameter name="sld_advanced_trigger_entity" type="unknown" value="basic,1,basic,1,"/>
        <parameter name="sld_trigger_level_pipeline" type="unknown" value="1"/>
        <parameter name="sld_trigger_pipeline" type="unknown" value="0"/>
        <parameter name="sld_ram_pipeline" type="unknown" value="0"/>
        <parameter name="sld_counter_pipeline" type="unknown" value="0"/>
        <parameter name="sld_enable_advanced_trigger" type="unknown" value="0"/>
        <parameter name="SLD_ADVANCED_TRIGGER_1" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_2" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_3" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_4" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_5" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_6" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_7" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_8" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_9" type="string" value="NONE"/>
        <parameter name="SLD_ADVANCED_TRIGGER_10" type="string" value="NONE"/>
        <parameter name="sld_inversion_mask_length" type="unknown" value="570"/>
        <parameter name="sld_inversion_mask" type="unknown" value="000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"/>
        <parameter name="sld_power_up_trigger" type="unknown" value="0"/>
        <parameter name="sld_state_flow_mgr_entity" type="unknown" value="sld_reserved_dds_and_nios_lab_auto_signaltap_0_flow_mgr_e982"/>
        <parameter name="sld_state_flow_use_generated" type="unknown" value="1"/>
        <parameter name="sld_current_resource_width" type="unknown" value="0"/>
        <parameter name="sld_attribute_mem_mode" type="unknown" value="OFF"/>
        <parameter name="sld_storage_qualifier_bits" type="unknown" value="93"/>
        <parameter name="SLD_STORAGE_QUALIFIER_GAP_RECORD" type="dec" value="0"/>
        <parameter name="SLD_STORAGE_QUALIFIER_MODE" type="string" value="OFF"/>
        <parameter name="SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION" type="dec" value="0"/>
        <parameter name="sld_storage_qualifier_inversion_mask_length" type="unknown" value="0"/>
        <parameter name="SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY" type="string" value="basic"/>
        <parameter name="SLD_STORAGE_QUALIFIER_PIPELINE" type="dec" value="0"/>
        <parameter name="SLD_CREATE_MONITOR_INTERFACE" type="dec" value="0"/>
        <parameter name="SLD_USE_JTAG_SIGNAL_ADAPTER" type="dec" value="1"/>
      </parameters>
      <inputs/>
      <outputs/>
    </node>
  </node_info>
  <sld_infos>
    <sld_info hpath="DE1_SoC_QSYS:U0|DE1_SoC_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" library="work" name="ep">
      <assignment_values/>
      <parameters>
        <assignment name="SLD_NODE_INFO" type="dec" value="0"/>
        <assignment name="sld_endpoint_type" type="dec" value="0"/>
        <assignment name="send_width" type="dec" value="3"/>
        <assignment name="receive_width" type="dec" value="24"/>
        <assignment name="num_clocks" type="dec" value="0"/>
        <assignment name="settings" type="string" value="{fabric sld dir agent mfr_code 110 type_code 128 version 1 instance -1 ir_width 1 bridge_agent 0 prefer_host { } psig 9b67919e}"/>
        <assignment name=" constraint(settings)" type="string" value="1 to 127"/>
        <assignment name=" constraint(send)" type="string" value="2 downto 0"/>
        <assignment name=" constraint(receive)" type="string" value="23 downto 0"/>
      </parameters>
    </sld_info>
    <sld_info hpath="DE1_SoC_QSYS:U0" name="U0">
      <assignment_values>
        <assignment_value text="QSYS_NAME DE1_SoC_QSYS HAS_SOPCINFO 1 GENERATION_ID 1719265054"/>
      </assignment_values>
      <parameters/>
    </sld_info>
    <sld_info hpath="sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:instrumentation_fabric" library="alt_sld_fab" name="instrumentation_fabric">
      <assignment_values>
        <assignment_value text="QSYS_NAME alt_sld_fab HAS_SOPCINFO 1"/>
      </assignment_values>
      <parameters/>
    </sld_info>
  </sld_infos>
</sld_project_info>
