# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../ethane.srcs/sources_1/bd/design_1/ipshared/4868" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../ethane.srcs/sources_1/new/core.sv" \
"../../../../ethane.srcs/sources_1/new/fadd.sv" \
"../../../../ethane.srcs/sources_1/imports/new/fcomp.sv" \
"../../../../ethane.srcs/sources_1/new/fdiv.sv" \
"../../../../ethane.srcs/sources_1/new/fmul.sv" \
"../../../../ethane.srcs/sources_1/imports/new/fneg.sv" \
"../../../../ethane.srcs/sources_1/new/fsqrt.sv" \
"../../../../ethane.srcs/sources_1/new/fsub.sv" \
"../../../../ethane.srcs/sources_1/new/register.sv" \

verilog xil_defaultlib  --include "../../../../ethane.srcs/sources_1/bd/design_1/ipshared/4868" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../ethane.srcs/sources_1/new/core_wrapper.v" \

sv xil_defaultlib  --include "../../../../ethane.srcs/sources_1/bd/design_1/ipshared/4868" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../ethane.srcs/sources_1/imports/new/map.sv" \

verilog xil_defaultlib  --include "../../../../ethane.srcs/sources_1/bd/design_1/ipshared/4868" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../ethane.srcs/sources_1/imports/new/map.v" \

sv xil_defaultlib  --include "../../../../ethane.srcs/sources_1/bd/design_1/ipshared/4868" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../ethane.srcs/sources_1/imports/new/uart.sv" \

verilog xil_defaultlib  --include "../../../../ethane.srcs/sources_1/bd/design_1/ipshared/4868" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../ethane.srcs/sources_1/imports/new/uart.v" \
"../../../../ethane.srcs/sources_1/bd/ethane/ip/ethane_core_wrapper_0_0/sim/ethane_core_wrapper_0_0.v" \
"../../../../ethane.srcs/sources_1/bd/ethane/ipshared/68f7/hdl/sim_clk_gen.v" \
"../../../../ethane.srcs/sources_1/bd/ethane/ip/ethane_sim_clk_gen_0_0/sim/ethane_sim_clk_gen_0_0.v" \
"../../../../ethane.srcs/sources_1/bd/ethane/ip/ethane_blk_mem_gen_0_0/sim/ethane_blk_mem_gen_0_0.v" \
"../../../../ethane.srcs/sources_1/bd/ethane/ip/ethane_map_wrapper_0_0/sim/ethane_map_wrapper_0_0.v" \
"../../../../ethane.srcs/sources_1/bd/ethane/ip/ethane_uart_wrapper_0_0/sim/ethane_uart_wrapper_0_0.v" \
"../../../../ethane.srcs/sources_1/bd/ethane/sim/ethane.v" \
"../../../../ethane.srcs/sources_1/bd/ethane/ip/ethane_blk_mem_gen_1_0/sim/ethane_blk_mem_gen_1_0.v" \
"../../../../ethane.srcs/sources_1/bd/ethane/hdl/ethane_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
