-- Praktikum EL3111 Arsitektur Sistem Komputer
-- Modul : 4
-- Percobaan : 1
-- Tanggal : 28 Oktober 2022
-- Kelompok : 10
-- Rombongan : B
-- Nama (NIM) 1 : Gilbert Ng (13220032)
-- Nama (NIM) 2 : Ahmad Aziz (13220034)
-- Nama File : instruction_memory.vhd

LIBRARY ieee;
USE ieee.std_logic_1164.all;
LIBRARY altera_mf;
USE altera_mf.all;

ENTITY data_memory IS
	PORT (
			ADDR : IN STD_LOGIC_VECTOR (7 DOWNTO 0); -- alamat 
			WR_EN : IN STD_LOGIC; --Indikator Penulisan
			RD_EN : IN STD_LOGIC; --Indikator Pembacaan
			clock : IN STD_LOGIC := '1'; -- clock
			RD_Data : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
			WR_Data : IN STD_LOGIC_VECTOR (7 DOWNTO 0)
		);
END ENTITY;

ARCHITECTURE structural of data_memory IS
SIGNAL sub_wire0 : std_logic_vector (31 DOWNTO 0);

COMPONENT altsyncram 
-- komponen memori
GENERIC
	(
		init_file : STRING; -- name of the .mif file
		operation_mode : STRING; -- the operation mode
		widthad_a : NATURAL; -- width of address_a[]
		width_a : NATURAL -- width of data_a[] 
	);
	
PORT
	(
		wren_a : IN STD_LOGIC; -- Write Enable Activation
		rden_a : IN STD_LOGIC; -- Read Enable Activation
		clock0 : IN STD_LOGIC; -- Clock
		address_a : IN STD_LOGIC_VECTOR (7 DOWNTO 0); -- Address Input 
		q_a : OUT STD_LOGIC_VECTOR (7 DOWNTO 0); -- Data Output 
		data_a : IN STD_LOGIC_VECTOR (7 DOWNTO 0) -- Data Input
	);
END COMPONENT;

BEGIN
altsyncram_component : altsyncram
	GENERIC MAP
	(
		init_file => "dmemory.mif",
		operation_mode => "SINGLE_PORT",
		widthad_a => 8,
		width_a => 8
	)
	PORT MAP
	(
		wren_a => WR_EN,
		rden_a => RD_EN,
		clock0 => clock,
		address_a => ADDR,
		q_a => RD_Data,
		data_a => WR_Data
	);
END structural;