tests:
- name: ldrsb_1
  bytes: [0x21, 0xc4, 0xc0, 0x38]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x1"
      nextln:   v1 = i64.wrapping_add v0, 0xc
      nextln:   v2 = i8.load v1
      nextln:   v3 = i32.sext.i8 v2
      nextln:   write_reg.i32 v3, "x1"
- name: ldrsb_2
  bytes: [0x21, 0xc4, 0x80, 0x38]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x1"
      nextln:   v1 = i64.wrapping_add v0, 0xc
      nextln:   v2 = i8.load v1
      nextln:   v3 = i64.sext.i8 v2
      nextln:   write_reg.i64 v3, "x1"
