

Implementation tool: Xilinx Vivado v.2024.2
Project:             sobel_opt
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Sat Oct 11 17:29:03 CST 2025

#=== Post-Implementation Resource usage ===
SLICE:          204
LUT:            527
FF:             645
DSP:              0
BRAM:             3
URAM:             0
LATCH:            0
SRL:              2
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      5.882
CP achieved post-implementation: 6.031
Timing met
