{//HMC.Edu/HMCDFS/HMC_2017/swang/My Documents/GitHub/ukucorn/SystemVerilog/testbench.sv} {1 {vlog -work work -sv {//HMC.Edu/HMCDFS/HMC_2017/swang/My Documents/GitHub/ukucorn/SystemVerilog/testbench.sv}
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module testbench

Top level modules:
	testbench

} {} {}}
