Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Nov 20 10:33:01 2025
| Host         : Datdatnguyen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.875        0.000                      0                  512        0.133        0.000                      0                  512        4.500        0.000                       0                   200  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.875        0.000                      0                  512        0.133        0.000                      0                  512        4.500        0.000                       0                   200  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 hold_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_axis_sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.149ns  (logic 1.450ns (28.159%)  route 3.699ns (71.841%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.691     5.293    top_i_clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  hold_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.419     5.712 f  hold_cnt_reg[8]/Q
                         net (fo=2, routed)           1.127     6.840    hold_cnt_reg_n_0_[8]
    SLICE_X4Y128         LUT6 (Prop_lut6_I1_O)        0.299     7.139 r  hold_cnt[25]_i_7/O
                         net (fo=1, routed)           0.796     7.935    hold_cnt[25]_i_7_n_0
    SLICE_X6Y128         LUT6 (Prop_lut6_I0_O)        0.124     8.059 r  hold_cnt[25]_i_4/O
                         net (fo=26, routed)          0.663     8.721    hold_cnt[25]_i_4_n_0
    SLICE_X6Y127         LUT3 (Prop_lut3_I0_O)        0.153     8.874 r  FSM_sequential_r_state[2]_i_2/O
                         net (fo=4, routed)           0.506     9.381    u_spi/FSM_sequential_r_state_reg[0]_4
    SLICE_X6Y129         LUT6 (Prop_lut6_I5_O)        0.331     9.712 r  u_spi/r_axis_sel[1]_i_2/O
                         net (fo=2, routed)           0.607    10.319    u_spi/r_axis_sel[1]_i_2_n_0
    SLICE_X6Y130         LUT3 (Prop_lut3_I1_O)        0.124    10.443 r  u_spi/r_axis_sel[0]_i_1/O
                         net (fo=1, routed)           0.000    10.443    u_spi_n_5
    SLICE_X6Y130         FDRE                                         r  r_axis_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.576    14.998    top_i_clk_IBUF_BUFG
    SLICE_X6Y130         FDRE                                         r  r_axis_sel_reg[0]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X6Y130         FDRE (Setup_fdre_C_D)        0.079    15.318    r_axis_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -10.443    
  -------------------------------------------------------------------
                         slack                                  4.875    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 hold_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_axis_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 1.475ns (28.506%)  route 3.699ns (71.494%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.691     5.293    top_i_clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  hold_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.419     5.712 f  hold_cnt_reg[8]/Q
                         net (fo=2, routed)           1.127     6.840    hold_cnt_reg_n_0_[8]
    SLICE_X4Y128         LUT6 (Prop_lut6_I1_O)        0.299     7.139 r  hold_cnt[25]_i_7/O
                         net (fo=1, routed)           0.796     7.935    hold_cnt[25]_i_7_n_0
    SLICE_X6Y128         LUT6 (Prop_lut6_I0_O)        0.124     8.059 r  hold_cnt[25]_i_4/O
                         net (fo=26, routed)          0.663     8.721    hold_cnt[25]_i_4_n_0
    SLICE_X6Y127         LUT3 (Prop_lut3_I0_O)        0.153     8.874 r  FSM_sequential_r_state[2]_i_2/O
                         net (fo=4, routed)           0.506     9.381    u_spi/FSM_sequential_r_state_reg[0]_4
    SLICE_X6Y129         LUT6 (Prop_lut6_I5_O)        0.331     9.712 r  u_spi/r_axis_sel[1]_i_2/O
                         net (fo=2, routed)           0.607    10.319    u_spi/r_axis_sel[1]_i_2_n_0
    SLICE_X6Y130         LUT4 (Prop_lut4_I2_O)        0.149    10.468 r  u_spi/r_axis_sel[1]_i_1/O
                         net (fo=1, routed)           0.000    10.468    u_spi_n_4
    SLICE_X6Y130         FDRE                                         r  r_axis_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.576    14.998    top_i_clk_IBUF_BUFG
    SLICE_X6Y130         FDRE                                         r  r_axis_sel_reg[1]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X6Y130         FDRE (Setup_fdre_C_D)        0.118    15.357    r_axis_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 u_db_rst/R_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_rst/R_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 0.952ns (22.212%)  route 3.334ns (77.788%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.695     5.297    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  u_db_rst/R_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  u_db_rst/R_counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.610    u_db_rst/R_counter_reg[2]
    SLICE_X0Y121         LUT3 (Prop_lut3_I0_O)        0.124     6.734 f  u_db_rst/R_counter[0]_i_8/O
                         net (fo=1, routed)           0.647     7.382    u_db_rst/R_counter[0]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I1_O)        0.124     7.506 f  u_db_rst/R_counter[0]_i_6/O
                         net (fo=1, routed)           0.699     8.205    u_db_rst/R_counter[0]_i_6_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I3_O)        0.124     8.329 r  u_db_rst/R_counter[0]_i_3/O
                         net (fo=3, routed)           0.429     8.757    u_db_rst/R_counter[0]_i_3_n_0
    SLICE_X0Y126         LUT3 (Prop_lut3_I0_O)        0.124     8.881 r  u_db_rst/R_counter[0]_i_1/O
                         net (fo=22, routed)          0.702     9.583    u_db_rst/R_counter[0]_i_1_n_0
    SLICE_X1Y126         FDRE                                         r  u_db_rst/R_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.574    14.996    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  u_db_rst/R_counter_reg[20]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X1Y126         FDRE (Setup_fdre_C_R)       -0.429    14.791    u_db_rst/R_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 u_db_rst/R_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_rst/R_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 0.952ns (22.212%)  route 3.334ns (77.788%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.695     5.297    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  u_db_rst/R_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  u_db_rst/R_counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.610    u_db_rst/R_counter_reg[2]
    SLICE_X0Y121         LUT3 (Prop_lut3_I0_O)        0.124     6.734 f  u_db_rst/R_counter[0]_i_8/O
                         net (fo=1, routed)           0.647     7.382    u_db_rst/R_counter[0]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I1_O)        0.124     7.506 f  u_db_rst/R_counter[0]_i_6/O
                         net (fo=1, routed)           0.699     8.205    u_db_rst/R_counter[0]_i_6_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I3_O)        0.124     8.329 r  u_db_rst/R_counter[0]_i_3/O
                         net (fo=3, routed)           0.429     8.757    u_db_rst/R_counter[0]_i_3_n_0
    SLICE_X0Y126         LUT3 (Prop_lut3_I0_O)        0.124     8.881 r  u_db_rst/R_counter[0]_i_1/O
                         net (fo=22, routed)          0.702     9.583    u_db_rst/R_counter[0]_i_1_n_0
    SLICE_X1Y126         FDRE                                         r  u_db_rst/R_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.574    14.996    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  u_db_rst/R_counter_reg[21]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X1Y126         FDRE (Setup_fdre_C_R)       -0.429    14.791    u_db_rst/R_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 u_db_rst/R_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_rst/R_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 0.952ns (22.169%)  route 3.342ns (77.831%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.695     5.297    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  u_db_rst/R_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  u_db_rst/R_counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.610    u_db_rst/R_counter_reg[2]
    SLICE_X0Y121         LUT3 (Prop_lut3_I0_O)        0.124     6.734 f  u_db_rst/R_counter[0]_i_8/O
                         net (fo=1, routed)           0.647     7.382    u_db_rst/R_counter[0]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I1_O)        0.124     7.506 f  u_db_rst/R_counter[0]_i_6/O
                         net (fo=1, routed)           0.699     8.205    u_db_rst/R_counter[0]_i_6_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I3_O)        0.124     8.329 r  u_db_rst/R_counter[0]_i_3/O
                         net (fo=3, routed)           0.429     8.757    u_db_rst/R_counter[0]_i_3_n_0
    SLICE_X0Y126         LUT3 (Prop_lut3_I0_O)        0.124     8.881 r  u_db_rst/R_counter[0]_i_1/O
                         net (fo=22, routed)          0.710     9.592    u_db_rst/R_counter[0]_i_1_n_0
    SLICE_X1Y122         FDRE                                         r  u_db_rst/R_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.575    14.997    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  u_db_rst/R_counter_reg[4]/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y122         FDRE (Setup_fdre_C_R)       -0.429    14.808    u_db_rst/R_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 u_db_rst/R_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_rst/R_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 0.952ns (22.169%)  route 3.342ns (77.831%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.695     5.297    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  u_db_rst/R_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  u_db_rst/R_counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.610    u_db_rst/R_counter_reg[2]
    SLICE_X0Y121         LUT3 (Prop_lut3_I0_O)        0.124     6.734 f  u_db_rst/R_counter[0]_i_8/O
                         net (fo=1, routed)           0.647     7.382    u_db_rst/R_counter[0]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I1_O)        0.124     7.506 f  u_db_rst/R_counter[0]_i_6/O
                         net (fo=1, routed)           0.699     8.205    u_db_rst/R_counter[0]_i_6_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I3_O)        0.124     8.329 r  u_db_rst/R_counter[0]_i_3/O
                         net (fo=3, routed)           0.429     8.757    u_db_rst/R_counter[0]_i_3_n_0
    SLICE_X0Y126         LUT3 (Prop_lut3_I0_O)        0.124     8.881 r  u_db_rst/R_counter[0]_i_1/O
                         net (fo=22, routed)          0.710     9.592    u_db_rst/R_counter[0]_i_1_n_0
    SLICE_X1Y122         FDRE                                         r  u_db_rst/R_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.575    14.997    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  u_db_rst/R_counter_reg[5]/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y122         FDRE (Setup_fdre_C_R)       -0.429    14.808    u_db_rst/R_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 u_db_rst/R_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_rst/R_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 0.952ns (22.169%)  route 3.342ns (77.831%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.695     5.297    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  u_db_rst/R_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  u_db_rst/R_counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.610    u_db_rst/R_counter_reg[2]
    SLICE_X0Y121         LUT3 (Prop_lut3_I0_O)        0.124     6.734 f  u_db_rst/R_counter[0]_i_8/O
                         net (fo=1, routed)           0.647     7.382    u_db_rst/R_counter[0]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I1_O)        0.124     7.506 f  u_db_rst/R_counter[0]_i_6/O
                         net (fo=1, routed)           0.699     8.205    u_db_rst/R_counter[0]_i_6_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I3_O)        0.124     8.329 r  u_db_rst/R_counter[0]_i_3/O
                         net (fo=3, routed)           0.429     8.757    u_db_rst/R_counter[0]_i_3_n_0
    SLICE_X0Y126         LUT3 (Prop_lut3_I0_O)        0.124     8.881 r  u_db_rst/R_counter[0]_i_1/O
                         net (fo=22, routed)          0.710     9.592    u_db_rst/R_counter[0]_i_1_n_0
    SLICE_X1Y122         FDRE                                         r  u_db_rst/R_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.575    14.997    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  u_db_rst/R_counter_reg[6]/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y122         FDRE (Setup_fdre_C_R)       -0.429    14.808    u_db_rst/R_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 u_db_rst/R_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_rst/R_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 0.952ns (22.169%)  route 3.342ns (77.831%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.695     5.297    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  u_db_rst/R_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  u_db_rst/R_counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.610    u_db_rst/R_counter_reg[2]
    SLICE_X0Y121         LUT3 (Prop_lut3_I0_O)        0.124     6.734 f  u_db_rst/R_counter[0]_i_8/O
                         net (fo=1, routed)           0.647     7.382    u_db_rst/R_counter[0]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I1_O)        0.124     7.506 f  u_db_rst/R_counter[0]_i_6/O
                         net (fo=1, routed)           0.699     8.205    u_db_rst/R_counter[0]_i_6_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I3_O)        0.124     8.329 r  u_db_rst/R_counter[0]_i_3/O
                         net (fo=3, routed)           0.429     8.757    u_db_rst/R_counter[0]_i_3_n_0
    SLICE_X0Y126         LUT3 (Prop_lut3_I0_O)        0.124     8.881 r  u_db_rst/R_counter[0]_i_1/O
                         net (fo=22, routed)          0.710     9.592    u_db_rst/R_counter[0]_i_1_n_0
    SLICE_X1Y122         FDRE                                         r  u_db_rst/R_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.575    14.997    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  u_db_rst/R_counter_reg[7]/C
                         clock pessimism              0.275    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y122         FDRE (Setup_fdre_C_R)       -0.429    14.808    u_db_rst/R_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 u_db_rst/R_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_rst/R_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 0.952ns (22.147%)  route 3.347ns (77.853%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.695     5.297    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  u_db_rst/R_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  u_db_rst/R_counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.610    u_db_rst/R_counter_reg[2]
    SLICE_X0Y121         LUT3 (Prop_lut3_I0_O)        0.124     6.734 f  u_db_rst/R_counter[0]_i_8/O
                         net (fo=1, routed)           0.647     7.382    u_db_rst/R_counter[0]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I1_O)        0.124     7.506 f  u_db_rst/R_counter[0]_i_6/O
                         net (fo=1, routed)           0.699     8.205    u_db_rst/R_counter[0]_i_6_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I3_O)        0.124     8.329 r  u_db_rst/R_counter[0]_i_3/O
                         net (fo=3, routed)           0.429     8.757    u_db_rst/R_counter[0]_i_3_n_0
    SLICE_X0Y126         LUT3 (Prop_lut3_I0_O)        0.124     8.881 r  u_db_rst/R_counter[0]_i_1/O
                         net (fo=22, routed)          0.715     9.596    u_db_rst/R_counter[0]_i_1_n_0
    SLICE_X1Y121         FDRE                                         r  u_db_rst/R_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.577    14.999    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  u_db_rst/R_counter_reg[0]/C
                         clock pessimism              0.298    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y121         FDRE (Setup_fdre_C_R)       -0.429    14.833    u_db_rst/R_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                  5.237    

Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 u_db_rst/R_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_rst/R_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 0.952ns (22.147%)  route 3.347ns (77.853%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.695     5.297    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  u_db_rst/R_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  u_db_rst/R_counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.610    u_db_rst/R_counter_reg[2]
    SLICE_X0Y121         LUT3 (Prop_lut3_I0_O)        0.124     6.734 f  u_db_rst/R_counter[0]_i_8/O
                         net (fo=1, routed)           0.647     7.382    u_db_rst/R_counter[0]_i_8_n_0
    SLICE_X0Y123         LUT6 (Prop_lut6_I1_O)        0.124     7.506 f  u_db_rst/R_counter[0]_i_6/O
                         net (fo=1, routed)           0.699     8.205    u_db_rst/R_counter[0]_i_6_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I3_O)        0.124     8.329 r  u_db_rst/R_counter[0]_i_3/O
                         net (fo=3, routed)           0.429     8.757    u_db_rst/R_counter[0]_i_3_n_0
    SLICE_X0Y126         LUT3 (Prop_lut3_I0_O)        0.124     8.881 r  u_db_rst/R_counter[0]_i_1/O
                         net (fo=22, routed)          0.715     9.596    u_db_rst/R_counter[0]_i_1_n_0
    SLICE_X1Y121         FDRE                                         r  u_db_rst/R_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000    10.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.577    14.999    u_db_rst/top_i_clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  u_db_rst/R_counter_reg[1]/C
                         clock pessimism              0.298    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y121         FDRE (Setup_fdre_C_R)       -0.429    14.833    u_db_rst/R_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                  5.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_spi/FSM_sequential_r_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/FSM_sequential_r_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.589     1.508    u_spi/top_i_clk_IBUF_BUFG
    SLICE_X3Y129         FDRE                                         r  u_spi/FSM_sequential_r_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  u_spi/FSM_sequential_r_next_state_reg[1]/Q
                         net (fo=2, routed)           0.067     1.716    u_spi/r_next_state__0[1]
    SLICE_X3Y129         FDRE                                         r  u_spi/FSM_sequential_r_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.860     2.025    u_spi/top_i_clk_IBUF_BUFG
    SLICE_X3Y129         FDRE                                         r  u_spi/FSM_sequential_r_state_reg[1]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X3Y129         FDRE (Hold_fdre_C_D)         0.075     1.583    u_spi/FSM_sequential_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_spi/FSM_sequential_r_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/FSM_sequential_r_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.589     1.508    u_spi/top_i_clk_IBUF_BUFG
    SLICE_X3Y129         FDRE                                         r  u_spi/FSM_sequential_r_next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  u_spi/FSM_sequential_r_next_state_reg[2]/Q
                         net (fo=2, routed)           0.067     1.716    u_spi/r_next_state__0[2]
    SLICE_X3Y129         FDRE                                         r  u_spi/FSM_sequential_r_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.860     2.025    u_spi/top_i_clk_IBUF_BUFG
    SLICE_X3Y129         FDRE                                         r  u_spi/FSM_sequential_r_state_reg[2]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X3Y129         FDRE (Hold_fdre_C_D)         0.071     1.579    u_spi/FSM_sequential_r_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_spi/r_mosi_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/r_mosi_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.591     1.510    u_spi/top_i_clk_IBUF_BUFG
    SLICE_X3Y131         FDRE                                         r  u_spi/r_mosi_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  u_spi/r_mosi_buf_reg[2]/Q
                         net (fo=1, routed)           0.087     1.739    u_spi/p_2_in[3]
    SLICE_X2Y131         LUT6 (Prop_lut6_I5_O)        0.045     1.784 r  u_spi/r_mosi_buf[3]_i_1/O
                         net (fo=1, routed)           0.000     1.784    u_spi/r_mosi_buf[3]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  u_spi/r_mosi_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.862     2.027    u_spi/top_i_clk_IBUF_BUFG
    SLICE_X2Y131         FDRE                                         r  u_spi/r_mosi_buf_reg[3]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.120     1.643    u_spi/r_mosi_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_spi/r_miso_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/o_din_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.791%)  route 0.061ns (27.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.590     1.509    u_spi/top_i_clk_IBUF_BUFG
    SLICE_X2Y130         FDRE                                         r  u_spi/r_miso_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  u_spi/r_miso_buf_reg[1]/Q
                         net (fo=2, routed)           0.061     1.735    u_spi/p_0_in_0[2]
    SLICE_X3Y130         FDRE                                         r  u_spi/o_din_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.860     2.026    u_spi/top_i_clk_IBUF_BUFG
    SLICE_X3Y130         FDRE                                         r  u_spi/o_din_reg[2]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X3Y130         FDRE (Hold_fdre_C_D)         0.047     1.569    u_spi/o_din_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 r_axis_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.319%)  route 0.139ns (49.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.592     1.511    top_i_clk_IBUF_BUFG
    SLICE_X5Y133         FDRE                                         r  r_axis_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  r_axis_data_reg[5]/Q
                         net (fo=4, routed)           0.139     1.792    r_axis_data_reg_n_0_[5]
    SLICE_X1Y134         FDRE                                         r  r_data_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.865     2.030    top_i_clk_IBUF_BUFG
    SLICE_X1Y134         FDRE                                         r  r_data_y_reg[5]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X1Y134         FDRE (Hold_fdre_C_D)         0.070     1.620    r_data_y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 r_axis_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data_t_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.463%)  route 0.138ns (49.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.591     1.510    top_i_clk_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  r_axis_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  r_axis_data_reg[11]/Q
                         net (fo=4, routed)           0.138     1.790    r_axis_data_reg_n_0_[11]
    SLICE_X3Y132         FDRE                                         r  r_data_t_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.863     2.028    top_i_clk_IBUF_BUFG
    SLICE_X3Y132         FDRE                                         r  r_data_t_reg[11]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X3Y132         FDRE (Hold_fdre_C_D)         0.070     1.618    r_data_t_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_spi/r_sclk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/r_kick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.114%)  route 0.123ns (39.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.589     1.508    u_spi/top_i_clk_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  u_spi/r_sclk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  u_spi/r_sclk_en_reg/Q
                         net (fo=7, routed)           0.123     1.773    u_spi/r_sclk_en_reg_0
    SLICE_X2Y129         LUT6 (Prop_lut6_I0_O)        0.045     1.818 r  u_spi/r_kick_i_1/O
                         net (fo=1, routed)           0.000     1.818    u_spi/r_kick_i_1_n_0
    SLICE_X2Y129         FDRE                                         r  u_spi/r_kick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.860     2.025    u_spi/top_i_clk_IBUF_BUFG
    SLICE_X2Y129         FDRE                                         r  u_spi/r_kick_reg/C
                         clock pessimism             -0.502     1.522    
    SLICE_X2Y129         FDRE (Hold_fdre_C_D)         0.121     1.643    u_spi/r_kick_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 r_csn_q_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_r_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.589     1.508    top_i_clk_IBUF_BUFG
    SLICE_X7Y130         FDSE                                         r  r_csn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDSE (Prop_fdse_C_Q)         0.141     1.649 r  r_csn_q_reg/Q
                         net (fo=6, routed)           0.121     1.771    u_spi/r_csn_q
    SLICE_X6Y130         LUT6 (Prop_lut6_I1_O)        0.045     1.816 r  u_spi/FSM_sequential_r_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    u_spi_n_15
    SLICE_X6Y130         FDRE                                         r  FSM_sequential_r_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.857     2.023    top_i_clk_IBUF_BUFG
    SLICE_X6Y130         FDRE                                         r  FSM_sequential_r_state_reg[0]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X6Y130         FDRE (Hold_fdre_C_D)         0.120     1.641    FSM_sequential_r_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 r_csn_q_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_r_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.589     1.508    top_i_clk_IBUF_BUFG
    SLICE_X7Y130         FDSE                                         r  r_csn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDSE (Prop_fdse_C_Q)         0.141     1.649 r  r_csn_q_reg/Q
                         net (fo=6, routed)           0.125     1.775    u_spi/r_csn_q
    SLICE_X6Y130         LUT6 (Prop_lut6_I1_O)        0.045     1.820 r  u_spi/FSM_sequential_r_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.820    u_spi_n_16
    SLICE_X6Y130         FDRE                                         r  FSM_sequential_r_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.857     2.023    top_i_clk_IBUF_BUFG
    SLICE_X6Y130         FDRE                                         r  FSM_sequential_r_state_reg[1]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X6Y130         FDRE (Hold_fdre_C_D)         0.121     1.642    FSM_sequential_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_spi/r_mosi_delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/r_mosi_delay_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.588     1.507    u_spi/top_i_clk_IBUF_BUFG
    SLICE_X3Y127         FDRE                                         r  u_spi/r_mosi_delay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  u_spi/r_mosi_delay_cnt_reg[1]/Q
                         net (fo=8, routed)           0.133     1.781    u_spi/r_mosi_delay_cnt_reg[1]
    SLICE_X2Y127         LUT5 (Prop_lut5_I2_O)        0.048     1.829 r  u_spi/r_mosi_delay_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.829    u_spi/p_0_in__0[4]
    SLICE_X2Y127         FDRE                                         r  u_spi/r_mosi_delay_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_i_clk (IN)
                         net (fo=0)                   0.000     0.000    top_i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_i_clk_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.858     2.023    u_spi/top_i_clk_IBUF_BUFG
    SLICE_X2Y127         FDRE                                         r  u_spi/r_mosi_delay_cnt_reg[4]/C
                         clock pessimism             -0.502     1.520    
    SLICE_X2Y127         FDRE (Hold_fdre_C_D)         0.131     1.651    u_spi/r_mosi_delay_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  top_i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y130    FSM_sequential_r_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y130    FSM_sequential_r_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y130    FSM_sequential_r_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y128    hold_cnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y129    hold_cnt_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y129    hold_cnt_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y127    hold_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y129    hold_cnt_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y129    hold_cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y133    r_data_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y133    r_data_x_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y133    r_data_x_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y133    r_data_x_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y138    scan_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y138    scan_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y138    scan_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y138    scan_cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y133    r_data_t_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y133    r_data_t_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y128    hold_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y137    scan_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y137    scan_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y137    scan_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y137    scan_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    u_db_rst/R_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    u_db_rst/R_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    u_db_rst/R_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y128    u_spi/r_mosi_strobe_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y128    u_spi/r_mosi_wait_reg/C



