Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Jan 18 22:14:51 2022
| Host         : michal-Lenovo-ideapad-700-17ISK running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_utilization -file LittleNetAccAxi_utilization_placed.rpt -pb LittleNetAccAxi_utilization_placed.pb
| Design       : LittleNetAccAxi
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 2113 |     0 |     70560 |  2.99 |
|   LUT as Logic             | 1577 |     0 |     70560 |  2.23 |
|   LUT as Memory            |  536 |     0 |     28800 |  1.86 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |  536 |     0 |           |       |
| CLB Registers              | 6274 |     0 |    141120 |  4.45 |
|   Register as Flip Flop    | 6274 |     0 |    141120 |  4.45 |
|   Register as Latch        |    0 |     0 |    141120 |  0.00 |
| CARRY8                     |  131 |     0 |      8820 |  1.49 |
| F7 Muxes                   |   95 |     0 |     35280 |  0.27 |
| F8 Muxes                   |   45 |     0 |     17640 |  0.26 |
| F9 Muxes                   |    0 |     0 |      8820 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 373   |          Yes |         Set |            - |
| 5901  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  814 |     0 |      8820 |  9.23 |
|   CLBL                                     |  449 |     0 |           |       |
|   CLBM                                     |  365 |     0 |           |       |
| LUT as Logic                               | 1577 |     0 |     70560 |  2.23 |
|   using O5 output only                     |   54 |       |           |       |
|   using O6 output only                     |  741 |       |           |       |
|   using O5 and O6                          |  782 |       |           |       |
| LUT as Memory                              |  536 |     0 |     28800 |  1.86 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |  536 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  136 |       |           |       |
|     using O5 and O6                        |  400 |       |           |       |
| CLB Registers                              | 6274 |     0 |    141120 |  4.45 |
|   Register driven from within the CLB      | 2187 |       |           |       |
|   Register driven from outside the CLB     | 4087 |       |           |       |
|     LUT in front of the register is unused | 3848 |       |           |       |
|     LUT in front of the register is used   |  239 |       |           |       |
| Unique Control Sets                        |  147 |       |     17640 |  0.83 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   36 |     0 |       216 | 16.67 |
|   RAMB36/FIFO*    |   35 |     0 |       216 | 16.20 |
|     RAMB36E2 only |   35 |       |           |       |
|   RAMB18          |    2 |     0 |       432 |  0.46 |
|     RAMB18E2 only |    2 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   34 |     0 |       360 |  9.44 |
|   DSP48E2 only |   34 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   45 |     0 |        82 | 54.88 |
| HPIOB_M          |   22 |     0 |        26 | 84.62 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |   19 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |   21 |     0 |        26 | 80.77 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |   20 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |        12 |  0.00 |
| HPIOB_SNGL       |    2 |     0 |         6 | 33.33 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       196 |  1.53 |
|   BUFGCE             |    3 |     0 |        88 |  3.41 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| PS8       |    0 |     0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 5901 |            Register |
| LUT2     | 1188 |                 CLB |
| SRL16E   |  893 |                 CLB |
| FDSE     |  373 |            Register |
| LUT6     |  367 |                 CLB |
| LUT4     |  271 |                 CLB |
| LUT3     |  218 |                 CLB |
| LUT5     |  210 |                 CLB |
| CARRY8   |  131 |                 CLB |
| LUT1     |  105 |                 CLB |
| MUXF7    |   95 |                 CLB |
| MUXF8    |   45 |                 CLB |
| SRLC32E  |   43 |                 CLB |
| OBUF     |   39 |                 I/O |
| RAMB36E2 |   35 |            BLOCKRAM |
| DSP48E2  |   34 |          Arithmetic |
| INBUF    |    6 |                 I/O |
| IBUFCTRL |    6 |              Others |
| BUFGCE   |    3 |               Clock |
| RAMB18E2 |    2 |            BLOCKRAM |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------+------+
|          Ref Name          | Used |
+----------------------------+------+
| DSP_A_mul_B_add_C          |   19 |
| DSP_A_mul_B_add_PCIN_PCOUT |    7 |
| DSP_A_mul_B_ACC            |    5 |
| DSP_STREAMER               |    1 |
| DSP_A_mul_B_add_PCIN       |    1 |
| DSP_A_mul_B_PCOUT          |    1 |
+----------------------------+------+


