
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035075                       # Number of seconds simulated
sim_ticks                                 35074721097                       # Number of ticks simulated
final_tick                               561378771105                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 246251                       # Simulator instruction rate (inst/s)
host_op_rate                                   318680                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2695997                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913824                       # Number of bytes of host memory used
host_seconds                                 13009.93                       # Real time elapsed on the host
sim_insts                                  3203706722                       # Number of instructions simulated
sim_ops                                    4146001778                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       511488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2266496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1774336                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4558080                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1052544                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1052544                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3996                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        17707                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13862                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35610                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8223                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8223                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58390                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14582810                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     64619074                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        54740                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     50587316                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               129953421                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58390                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51091                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        54740                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             164221                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          30008621                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               30008621                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          30008621                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58390                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14582810                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     64619074                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        54740                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     50587316                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              159962042                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84112042                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31516507                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25712711                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2102055                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13452212                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12438877                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3260515                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92714                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32661884                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171232489                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31516507                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15699392                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37130657                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10966054                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5192369                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15900373                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807125                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83831548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.525979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.334614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46700891     55.71%     55.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3028972      3.61%     59.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4573319      5.46%     64.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3166286      3.78%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2219630      2.65%     71.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2172930      2.59%     73.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1310535      1.56%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2795969      3.34%     78.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17863016     21.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83831548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.374697                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.035767                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33594914                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5420770                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35451700                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       517779                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8846377                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5309506                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          249                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205064475                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1227                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8846377                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35460228                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         489213                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2226737                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34066184                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2742803                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198989709                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1152190                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       929280                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279055310                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926298841                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926298841                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107064878                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35877                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17151                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8144973                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18245736                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9342513                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       112930                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2866304                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185515909                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34238                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148238410                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294555                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61785740                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189067172                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83831548                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.768289                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.916419                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30163740     35.98%     35.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16684389     19.90%     55.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12124614     14.46%     70.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8014239      9.56%     79.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8066379      9.62%     89.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3897031      4.65%     94.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3444113      4.11%     98.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       649617      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       787426      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83831548                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         808393     71.13%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160089     14.09%     85.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168019     14.78%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    123997578     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872432      1.26%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14565486      9.83%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7785827      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148238410                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.762392                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1136501                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007667                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381739416                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247336276                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144145023                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149374911                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       466863                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7069926                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6258                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          392                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2235490                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8846377                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         252651                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        48399                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185550153                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       638606                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18245736                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9342513                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17150                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41069                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          392                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1282060                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1142791                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2424851                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145518598                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13616191                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2719804                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21212113                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20689894                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7595922                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.730057                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144207063                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144145023                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93401180                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265348952                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.713726                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351994                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62286179                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2118991                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74985171                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.643847                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173487                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28856018     38.48%     38.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21391903     28.53%     67.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8083679     10.78%     77.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4529152      6.04%     83.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3835133      5.11%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1712985      2.28%     91.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1639139      2.19%     93.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1120152      1.49%     94.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3817010      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74985171                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3817010                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256718492                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          379952773                       # The number of ROB writes
system.switch_cpus0.timesIdled                  16916                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 280494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.841120                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.841120                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.188890                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.188890                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653560067                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200483442                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188515032                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84112042                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29527002                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23999228                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2011996                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12193062                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11509677                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3110708                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85014                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     29597860                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             163734452                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29527002                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14620385                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36003359                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10818775                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6833257                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         14495026                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       863903                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     81196388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.491310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45193029     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3166346      3.90%     59.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2548476      3.14%     62.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6218411      7.66%     70.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1677912      2.07%     72.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2157080      2.66%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1567101      1.93%     77.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          877094      1.08%     78.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17790939     21.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     81196388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.351044                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.946623                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30968474                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6650848                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34619414                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       235967                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8721682                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5041202                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        40507                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     195752243                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        78094                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8721682                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        33237429                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1407408                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1889704                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32532197                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3407965                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188858653                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        32021                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1411212                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1057754                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1824                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    264401313                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    881628539                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    881628539                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162028772                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       102372510                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38995                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22073                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9348549                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17610994                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8977395                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       141033                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2591455                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178590210                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37595                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141846243                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       278482                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     61730300                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    188494763                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6207                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     81196388                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.746953                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.887521                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28654713     35.29%     35.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17415774     21.45%     56.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11200149     13.79%     70.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8407344     10.35%     80.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7269538      8.95%     89.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3737201      4.60%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3224303      3.97%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       600764      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       686602      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     81196388                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         829161     70.94%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        170303     14.57%     85.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       169315     14.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118176321     83.31%     83.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2018862      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15695      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14066879      9.92%     94.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7568486      5.34%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141846243                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.686396                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1168786                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008240                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    366336136                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    240358694                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138233278                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143015029                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       531669                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6947110                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2632                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          589                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2308040                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8721682                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         590678                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        77660                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178627805                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       379545                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17610994                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8977395                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21901                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         69615                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          589                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1198265                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1136429                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2334694                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139588399                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13204184                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2257838                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20566627                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19691130                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7362443                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.659553                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138323552                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138233278                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90077671                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        254352758                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.643442                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354145                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94923655                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    116575723                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     62052950                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31388                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2016253                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     72474706                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.608502                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.136699                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28602393     39.47%     39.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19894423     27.45%     66.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8096237     11.17%     78.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4554375      6.28%     84.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3710872      5.12%     89.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1496211      2.06%     91.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1779962      2.46%     94.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       900478      1.24%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3439755      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     72474706                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94923655                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     116575723                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17333239                       # Number of memory references committed
system.switch_cpus1.commit.loads             10663884                       # Number of loads committed
system.switch_cpus1.commit.membars              15694                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16749926                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105038787                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2373359                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3439755                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           247663624                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          365984601                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43037                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2915654                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94923655                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            116575723                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94923655                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.886102                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.886102                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.128538                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.128538                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       627941270                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191026169                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      180639518                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31388                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84111970                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29966470                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26201516                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1897748                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15051563                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14418760                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2155024                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        60013                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     35348752                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             166757176                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29966470                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16573784                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             34330816                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9313352                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4200572                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17424917                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       752570                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     81284950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.361264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.169702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46954134     57.76%     57.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1700668      2.09%     59.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3112440      3.83%     63.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2921961      3.59%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4810348      5.92%     73.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5007836      6.16%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1183203      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          890893      1.10%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14703467     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     81284950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356269                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.982562                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        36461345                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4066173                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33225546                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       132530                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7399351                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3256158                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5460                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     186547834                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1354                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7399351                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37987786                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1513074                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       453106                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31816942                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2114687                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     181662173                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        724826                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       852021                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    241151636                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    826862445                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    826862445                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    157030009                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        84121527                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        21392                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10461                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5661975                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     27985899                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6072630                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       101677                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2058708                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         171929007                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        20907                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145164130                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       193666                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     51492287                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    141416660                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     81284950                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.785867                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.840249                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28190562     34.68%     34.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15133062     18.62%     53.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13236935     16.28%     69.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8087423      9.95%     79.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8464022     10.41%     89.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4988763      6.14%     96.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2197190      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       584058      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       402935      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     81284950                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         570426     66.27%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        184187     21.40%     87.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       106210     12.34%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    113834395     78.42%     78.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1142433      0.79%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10446      0.01%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     25019679     17.24%     96.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5157177      3.55%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145164130                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.725844                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             860823                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005930                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    372667699                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    223442651                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140438893                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146024953                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       355375                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7981450                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          936                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          450                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1484793                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7399351                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         897851                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        60731                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    171949915                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       201130                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     27985899                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6072630                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10461                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         31789                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          219                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          450                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1012613                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1115131                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2127744                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142460380                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     24048445                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2703750                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            29080067                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21536474                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5031622                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.693699                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140596231                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140438893                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86286935                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        210490278                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.669666                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409933                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105519777                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    119850664                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     52099810                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        20892                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1902771                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     73885599                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.622111                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.319666                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     34022571     46.05%     46.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     15642907     21.17%     67.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8757671     11.85%     79.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2963114      4.01%     83.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2840770      3.84%     86.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1186022      1.61%     88.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3174133      4.30%     92.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       922203      1.25%     94.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4376208      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     73885599                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105519777                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     119850664                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              24592234                       # Number of memory references committed
system.switch_cpus2.commit.loads             20004417                       # Number of loads committed
system.switch_cpus2.commit.membars              10446                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18769736                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        104618193                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1618749                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4376208                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           241459865                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          351306648                       # The number of ROB writes
system.switch_cpus2.timesIdled                  30786                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2827020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105519777                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119850664                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105519777                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.797120                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.797120                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.254516                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.254516                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       659062827                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      184041176                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      192346338                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         20892                       # number of misc regfile writes
system.l20.replacements                          4012                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          315526                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14252                       # Sample count of references to valid blocks.
system.l20.avg_refs                         22.139068                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          480.917317                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.789730                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1858.724698                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             2.903250                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7881.665004                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.046965                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001542                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.181516                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000284                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.769694                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        29066                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  29066                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9463                       # number of Writeback hits
system.l20.Writeback_hits::total                 9463                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        29066                       # number of demand (read+write) hits
system.l20.demand_hits::total                   29066                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        29066                       # number of overall hits
system.l20.overall_hits::total                  29066                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3996                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4012                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3996                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4012                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3996                       # number of overall misses
system.l20.overall_misses::total                 4012                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2746253                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    509297957                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      512044210                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2746253                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    509297957                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       512044210                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2746253                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    509297957                       # number of overall miss cycles
system.l20.overall_miss_latency::total      512044210                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        33062                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              33078                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9463                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9463                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        33062                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               33078                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        33062                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              33078                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.120864                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.121289                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.120864                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.121289                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.120864                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.121289                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 171640.812500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 127451.941191                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 127628.167996                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 171640.812500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 127451.941191                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 127628.167996                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 171640.812500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 127451.941191                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 127628.167996                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2593                       # number of writebacks
system.l20.writebacks::total                     2593                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3996                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4012                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3996                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4012                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3996                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4012                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2596010                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    471640822                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    474236832                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2596010                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    471640822                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    474236832                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2596010                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    471640822                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    474236832                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.120864                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.121289                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.120864                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.121289                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.120864                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.121289                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162250.625000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 118028.233734                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 118204.594217                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 162250.625000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 118028.233734                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 118204.594217                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 162250.625000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 118028.233734                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 118204.594217                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         17722                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          723154                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27962                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.862027                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          247.229317                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     9.548726                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3571.599718                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6411.622239                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024143                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000932                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.348789                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.626135                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        51181                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  51181                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           18896                       # number of Writeback hits
system.l21.Writeback_hits::total                18896                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        51181                       # number of demand (read+write) hits
system.l21.demand_hits::total                   51181                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        51181                       # number of overall hits
system.l21.overall_hits::total                  51181                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        17707                       # number of ReadReq misses
system.l21.ReadReq_misses::total                17721                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        17707                       # number of demand (read+write) misses
system.l21.demand_misses::total                 17721                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        17707                       # number of overall misses
system.l21.overall_misses::total                17721                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2031156                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2345204294                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2347235450                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2031156                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2345204294                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2347235450                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2031156                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2345204294                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2347235450                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        68888                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              68902                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        18896                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            18896                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        68888                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               68902                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        68888                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              68902                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.257040                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.257191                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.257040                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.257191                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.257040                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.257191                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 145082.571429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 132445.038346                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 132455.022290                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 145082.571429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 132445.038346                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 132455.022290                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 145082.571429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 132445.038346                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 132455.022290                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3384                       # number of writebacks
system.l21.writebacks::total                     3384                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        17707                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           17721                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        17707                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            17721                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        17707                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           17721                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1898388                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2178459636                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2180358024                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1898388                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2178459636                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2180358024                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1898388                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2178459636                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2180358024                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.257040                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.257191                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.257040                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.257191                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.257040                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.257191                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 135599.142857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 123028.160389                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 123038.091756                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 135599.142857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 123028.160389                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 123038.091756                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 135599.142857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 123028.160389                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 123038.091756                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         13877                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          202124                       # Total number of references to valid blocks.
system.l22.sampled_refs                         26165                       # Sample count of references to valid blocks.
system.l22.avg_refs                          7.724976                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          419.286079                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.797110                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5932.903785                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5927.013026                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.034122                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000716                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.482821                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.482342                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        38258                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  38258                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10759                       # number of Writeback hits
system.l22.Writeback_hits::total                10759                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        38258                       # number of demand (read+write) hits
system.l22.demand_hits::total                   38258                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        38258                       # number of overall hits
system.l22.overall_hits::total                  38258                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        13864                       # number of ReadReq misses
system.l22.ReadReq_misses::total                13879                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        13864                       # number of demand (read+write) misses
system.l22.demand_misses::total                 13879                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        13864                       # number of overall misses
system.l22.overall_misses::total                13879                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2365776                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1657972873                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1660338649                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2365776                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1657972873                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1660338649                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2365776                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1657972873                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1660338649                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        52122                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              52137                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10759                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10759                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        52122                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               52137                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        52122                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              52137                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.265991                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.266203                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.265991                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.266203                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.265991                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.266203                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 157718.400000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 119588.349178                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 119629.558974                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 157718.400000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 119588.349178                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 119629.558974                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 157718.400000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 119588.349178                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 119629.558974                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2246                       # number of writebacks
system.l22.writebacks::total                     2246                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        13864                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           13879                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        13864                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            13879                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        13864                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           13879                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2224095                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1527320645                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1529544740                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2224095                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1527320645                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1529544740                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2224095                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1527320645                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1529544740                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.265991                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.266203                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.265991                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.266203                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.265991                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.266203                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       148273                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 110164.501226                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 110205.687730                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       148273                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 110164.501226                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 110205.687730                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       148273                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 110164.501226                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 110205.687730                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996110                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015908003                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198935.071429                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996110                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15900351                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15900351                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15900351                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15900351                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15900351                       # number of overall hits
system.cpu0.icache.overall_hits::total       15900351                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           22                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           22                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           22                       # number of overall misses
system.cpu0.icache.overall_misses::total           22                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3448735                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3448735                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3448735                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3448735                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3448735                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3448735                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15900373                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15900373                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15900373                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15900373                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15900373                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15900373                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 156760.681818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 156760.681818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 156760.681818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 156760.681818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 156760.681818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 156760.681818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2762790                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2762790                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2762790                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2762790                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2762790                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2762790                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 172674.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 172674.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 172674.375000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 172674.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 172674.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 172674.375000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33062                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163642781                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33318                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4911.542740                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.415231                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.584769                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903966                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096034                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10362169                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10362169                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17123                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17123                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17435018                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17435018                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17435018                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17435018                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        66552                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        66552                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        66552                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         66552                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        66552                       # number of overall misses
system.cpu0.dcache.overall_misses::total        66552                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2253510651                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2253510651                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2253510651                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2253510651                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2253510651                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2253510651                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10428721                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10428721                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17501570                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17501570                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17501570                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17501570                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006382                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006382                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003803                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003803                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003803                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003803                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 33860.900514                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33860.900514                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 33860.900514                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33860.900514                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 33860.900514                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33860.900514                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9463                       # number of writebacks
system.cpu0.dcache.writebacks::total             9463                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        33490                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        33490                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        33490                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        33490                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        33490                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        33490                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33062                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33062                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33062                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33062                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33062                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33062                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    737489033                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    737489033                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    737489033                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    737489033                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    737489033                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    737489033                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001889                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001889                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22306.243815                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22306.243815                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22306.243815                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22306.243815                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22306.243815                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22306.243815                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.996255                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013209446                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2038650.796781                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996255                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022430                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14495010                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14495010                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14495010                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14495010                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14495010                       # number of overall hits
system.cpu1.icache.overall_hits::total       14495010                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2258795                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2258795                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2258795                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2258795                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2258795                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2258795                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14495026                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14495026                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14495026                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14495026                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14495026                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14495026                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 141174.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 141174.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 141174.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 141174.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 141174.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 141174.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2054826                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2054826                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2054826                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2054826                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2054826                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2054826                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 146773.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 146773.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 146773.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 146773.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 146773.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 146773.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 68888                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               179466661                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 69144                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2595.549303                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.344945                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.655055                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899785                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100215                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10028501                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10028501                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6637966                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6637966                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21517                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21517                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15694                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15694                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16666467                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16666467                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16666467                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16666467                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       147793                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       147793                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       147793                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        147793                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       147793                       # number of overall misses
system.cpu1.dcache.overall_misses::total       147793                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8194257155                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8194257155                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8194257155                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8194257155                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8194257155                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8194257155                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10176294                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10176294                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6637966                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6637966                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15694                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15694                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16814260                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16814260                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16814260                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16814260                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014523                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014523                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008790                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008790                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008790                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008790                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 55444.149283                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55444.149283                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 55444.149283                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 55444.149283                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 55444.149283                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 55444.149283                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        18896                       # number of writebacks
system.cpu1.dcache.writebacks::total            18896                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        78905                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        78905                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        78905                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        78905                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        78905                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        78905                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        68888                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        68888                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        68888                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        68888                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        68888                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        68888                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2755409737                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2755409737                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2755409737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2755409737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2755409737                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2755409737                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006769                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006769                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004097                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004097                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004097                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004097                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39998.399387                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39998.399387                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 39998.399387                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39998.399387                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39998.399387                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39998.399387                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.996643                       # Cycle average of tags in use
system.cpu2.icache.total_refs               922013480                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1701131.881919                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.996643                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024033                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868584                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17424898                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17424898                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17424898                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17424898                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17424898                       # number of overall hits
system.cpu2.icache.overall_hits::total       17424898                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3187702                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3187702                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3187702                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3187702                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3187702                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3187702                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17424917                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17424917                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17424917                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17424917                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17424917                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17424917                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 167773.789474                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 167773.789474                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 167773.789474                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 167773.789474                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 167773.789474                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 167773.789474                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2388446                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2388446                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2388446                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2388446                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2388446                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2388446                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 159229.733333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 159229.733333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 159229.733333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 159229.733333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 159229.733333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 159229.733333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 52120                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               230094542                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 52376                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4393.129334                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   215.658372                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    40.341628                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.842416                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.157584                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     21840807                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       21840807                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4566907                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4566907                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10460                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10460                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10446                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10446                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     26407714                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        26407714                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     26407714                       # number of overall hits
system.cpu2.dcache.overall_hits::total       26407714                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       162840                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       162840                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       162840                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        162840                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       162840                       # number of overall misses
system.cpu2.dcache.overall_misses::total       162840                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  11780570818                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  11780570818                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  11780570818                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  11780570818                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  11780570818                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  11780570818                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     22003647                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22003647                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4566907                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4566907                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10446                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10446                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     26570554                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     26570554                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     26570554                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     26570554                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007401                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007401                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006129                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006129                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006129                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006129                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 72344.453562                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 72344.453562                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 72344.453562                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 72344.453562                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 72344.453562                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 72344.453562                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10759                       # number of writebacks
system.cpu2.dcache.writebacks::total            10759                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       110718                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       110718                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       110718                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       110718                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       110718                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       110718                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        52122                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        52122                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        52122                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        52122                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        52122                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        52122                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1934533018                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1934533018                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1934533018                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1934533018                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1934533018                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1934533018                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002369                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002369                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001962                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001962                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001962                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001962                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37115.479414                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37115.479414                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37115.479414                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37115.479414                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37115.479414                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37115.479414                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
