INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/HexDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDriver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/Reg_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/lab4/lab4.srcs/sources_1/new/multiplier_toplevel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_toplevel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/negedge_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module negedge_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/lab4/lab4.srcs/sources_1/new/reg_x.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module ADDER4
INFO: [VRFC 10-311] analyzing module ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/sync_debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_debounce
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'q' is not allowed [C:/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/sync_debounce.sv:20]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Vivado/lab4/lab4.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
