--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Shift_Register.twx Shift_Register.ncd -o Shift_Register.twr
Shift_Register.pcf -ucf Shift_Register.ucf

Design file:              Shift_Register.ncd
Physical constraint file: Shift_Register.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
A           |    0.940(R)|      FAST  |   -0.342(R)|      SLOW  |Clk_BUFGP         |   0.000|
B           |    0.777(R)|      FAST  |   -0.164(R)|      SLOW  |Clk_BUFGP         |   0.000|
Clr         |    2.559(R)|      SLOW  |   -0.030(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Q<0>        |         6.868(R)|      SLOW  |         3.568(R)|      FAST  |Clk_BUFGP         |   0.000|
Q<1>        |         6.706(R)|      SLOW  |         3.444(R)|      FAST  |Clk_BUFGP         |   0.000|
Q<2>        |         6.685(R)|      SLOW  |         3.411(R)|      FAST  |Clk_BUFGP         |   0.000|
Q<3>        |         6.852(R)|      SLOW  |         3.540(R)|      FAST  |Clk_BUFGP         |   0.000|
Q<4>        |         7.108(R)|      SLOW  |         3.762(R)|      FAST  |Clk_BUFGP         |   0.000|
Q<5>        |         7.075(R)|      SLOW  |         3.737(R)|      FAST  |Clk_BUFGP         |   0.000|
Q<6>        |         7.479(R)|      SLOW  |         3.990(R)|      FAST  |Clk_BUFGP         |   0.000|
Q<7>        |         7.214(R)|      SLOW  |         3.788(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.368|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Oct 14 10:50:31 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 161 MB



