 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : UART_TX
Version: K-2015.06
Date   : Tue Oct  1 03:36:57 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: PAR_TYP (input port clocked by TX_CLK)
  Endpoint: TX_OUT (output port clocked by TX_CLK)
  Path Group: INOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 f
  PAR_TYP (in)                                            0.11    2604.28 f
  U0_parity_Calc/PAR_TYP (UART_TX_parity_Calc)            0.00    2604.28 f
  U0_parity_Calc/U2/Y (XOR3XLM)                           0.59    2604.87 f
  U0_parity_Calc/par_bit (UART_TX_parity_Calc)            0.00    2604.87 f
  U0_MUX/par_bit (UART_TX_MUX)                            0.00    2604.87 f
  U0_MUX/U5/Y (NOR2BX2M)                                  0.53    2605.40 r
  U0_MUX/U6/Y (OAI21X2M)                                  0.34    2605.74 f
  U0_MUX/U4/Y (CLKBUFX8M)                                 0.93    2606.67 f
  U0_MUX/TX_OUT (UART_TX_MUX)                             0.00    2606.67 f
  TX_OUT (out)                                            0.00    2606.67 f
  data arrival time                                               2606.67

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                               -2604.17   -2604.12
  data required time                                             -2604.12
  --------------------------------------------------------------------------
  data required time                                             -2604.12
  data arrival time                                              -2606.67
  --------------------------------------------------------------------------
  slack (MET)                                                     5210.79


  Startpoint: PAR_EN (input port clocked by TX_CLK)
  Endpoint: U0_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 r
  PAR_EN (in)                                             0.18    2604.34 r
  U0_FSM/PAR_EN (UART_TX_FSM)                             0.00    2604.34 r
  U0_FSM/U12/Y (OAI31X2M)                                 0.26    2604.61 f
  U0_FSM/current_state_reg[2]/D (DFFRQX4M)                0.00    2604.61 f
  data arrival time                                               2604.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_FSM/current_state_reg[2]/CK (DFFRQX4M)               0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                              -2604.61
  --------------------------------------------------------------------------
  slack (MET)                                                     2604.60


  Startpoint: P_DATA[7] (input port clocked by TX_CLK)
  Endpoint: U0_serializer/parallel_data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 f
  P_DATA[7] (in)                                          0.19    2604.36 f
  U0_serializer/P_DATA[7] (UART_TX_serializer)            0.00    2604.36 f
  U0_serializer/U38/Y (AO22X1M)                           0.56    2604.92 f
  U0_serializer/parallel_data_reg[7]/D (DFFRQX1M)         0.00    2604.92 f
  data arrival time                                               2604.92

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/parallel_data_reg[7]/CK (DFFRQX1M)        0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                              -2604.92
  --------------------------------------------------------------------------
  slack (MET)                                                     2604.91


  Startpoint: P_DATA[7] (input port clocked by TX_CLK)
  Endpoint: U0_parity_Calc/parallel_data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 f
  P_DATA[7] (in)                                          0.19    2604.36 f
  U0_parity_Calc/P_DATA[7] (UART_TX_parity_Calc)          0.00    2604.36 f
  U0_parity_Calc/U14/Y (AO2B2X1M)                         0.57    2604.93 f
  U0_parity_Calc/parallel_data_reg[7]/D (DFFRQX1M)        0.00    2604.93 f
  data arrival time                                               2604.93

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_parity_Calc/parallel_data_reg[7]/CK (DFFRQX1M)       0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                              -2604.93
  --------------------------------------------------------------------------
  slack (MET)                                                     2604.92


  Startpoint: P_DATA[6] (input port clocked by TX_CLK)
  Endpoint: U0_parity_Calc/parallel_data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 f
  P_DATA[6] (in)                                          0.19    2604.36 f
  U0_parity_Calc/P_DATA[6] (UART_TX_parity_Calc)          0.00    2604.36 f
  U0_parity_Calc/U13/Y (AO2B2X1M)                         0.57    2604.93 f
  U0_parity_Calc/parallel_data_reg[6]/D (DFFRQX1M)        0.00    2604.93 f
  data arrival time                                               2604.93

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_parity_Calc/parallel_data_reg[6]/CK (DFFRQX1M)       0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                              -2604.93
  --------------------------------------------------------------------------
  slack (MET)                                                     2604.92


  Startpoint: P_DATA[5] (input port clocked by TX_CLK)
  Endpoint: U0_parity_Calc/parallel_data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 f
  P_DATA[5] (in)                                          0.19    2604.36 f
  U0_parity_Calc/P_DATA[5] (UART_TX_parity_Calc)          0.00    2604.36 f
  U0_parity_Calc/U12/Y (AO2B2X1M)                         0.57    2604.93 f
  U0_parity_Calc/parallel_data_reg[5]/D (DFFRQX1M)        0.00    2604.93 f
  data arrival time                                               2604.93

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_parity_Calc/parallel_data_reg[5]/CK (DFFRQX1M)       0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                              -2604.93
  --------------------------------------------------------------------------
  slack (MET)                                                     2604.92


  Startpoint: P_DATA[4] (input port clocked by TX_CLK)
  Endpoint: U0_parity_Calc/parallel_data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 f
  P_DATA[4] (in)                                          0.19    2604.36 f
  U0_parity_Calc/P_DATA[4] (UART_TX_parity_Calc)          0.00    2604.36 f
  U0_parity_Calc/U11/Y (AO2B2X1M)                         0.57    2604.93 f
  U0_parity_Calc/parallel_data_reg[4]/D (DFFRQX1M)        0.00    2604.93 f
  data arrival time                                               2604.93

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_parity_Calc/parallel_data_reg[4]/CK (DFFRQX1M)       0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                              -2604.93
  --------------------------------------------------------------------------
  slack (MET)                                                     2604.92


  Startpoint: P_DATA[3] (input port clocked by TX_CLK)
  Endpoint: U0_parity_Calc/parallel_data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 f
  P_DATA[3] (in)                                          0.19    2604.36 f
  U0_parity_Calc/P_DATA[3] (UART_TX_parity_Calc)          0.00    2604.36 f
  U0_parity_Calc/U10/Y (AO2B2X1M)                         0.57    2604.93 f
  U0_parity_Calc/parallel_data_reg[3]/D (DFFRQX1M)        0.00    2604.93 f
  data arrival time                                               2604.93

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_parity_Calc/parallel_data_reg[3]/CK (DFFRQX1M)       0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                              -2604.93
  --------------------------------------------------------------------------
  slack (MET)                                                     2604.92


  Startpoint: P_DATA[2] (input port clocked by TX_CLK)
  Endpoint: U0_parity_Calc/parallel_data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 f
  P_DATA[2] (in)                                          0.19    2604.36 f
  U0_parity_Calc/P_DATA[2] (UART_TX_parity_Calc)          0.00    2604.36 f
  U0_parity_Calc/U9/Y (AO2B2X1M)                          0.57    2604.93 f
  U0_parity_Calc/parallel_data_reg[2]/D (DFFRQX1M)        0.00    2604.93 f
  data arrival time                                               2604.93

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_parity_Calc/parallel_data_reg[2]/CK (DFFRQX1M)       0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                              -2604.93
  --------------------------------------------------------------------------
  slack (MET)                                                     2604.92


  Startpoint: P_DATA[1] (input port clocked by TX_CLK)
  Endpoint: U0_parity_Calc/parallel_data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 f
  P_DATA[1] (in)                                          0.19    2604.36 f
  U0_parity_Calc/P_DATA[1] (UART_TX_parity_Calc)          0.00    2604.36 f
  U0_parity_Calc/U8/Y (AO2B2X1M)                          0.57    2604.93 f
  U0_parity_Calc/parallel_data_reg[1]/D (DFFRQX1M)        0.00    2604.93 f
  data arrival time                                               2604.93

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_parity_Calc/parallel_data_reg[1]/CK (DFFRQX1M)       0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                              -2604.93
  --------------------------------------------------------------------------
  slack (MET)                                                     2604.92


  Startpoint: P_DATA[0] (input port clocked by TX_CLK)
  Endpoint: U0_parity_Calc/parallel_data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 f
  P_DATA[0] (in)                                          0.19    2604.36 f
  U0_parity_Calc/P_DATA[0] (UART_TX_parity_Calc)          0.00    2604.36 f
  U0_parity_Calc/U7/Y (AO2B2X1M)                          0.57    2604.93 f
  U0_parity_Calc/parallel_data_reg[0]/D (DFFRQX1M)        0.00    2604.93 f
  data arrival time                                               2604.93

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_parity_Calc/parallel_data_reg[0]/CK (DFFRQX1M)       0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                              -2604.93
  --------------------------------------------------------------------------
  slack (MET)                                                     2604.92


  Startpoint: Data_Valid (input port clocked by TX_CLK)
  Endpoint: U0_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 f
  Data_Valid (in)                                         0.28    2604.45 f
  U0_FSM/Data_Valid (UART_TX_FSM)                         0.00    2604.45 f
  U0_FSM/U14/Y (NAND3X2M)                                 0.35    2604.79 r
  U0_FSM/U5/Y (OAI211X2M)                                 0.30    2605.09 f
  U0_FSM/current_state_reg[0]/D (DFFRX2M)                 0.00    2605.09 f
  data arrival time                                               2605.09

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_FSM/current_state_reg[0]/CK (DFFRX2M)                0.00       0.05 r
  library hold time                                      -0.06      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                              -2605.09
  --------------------------------------------------------------------------
  slack (MET)                                                     2605.10


  Startpoint: P_DATA[6] (input port clocked by TX_CLK)
  Endpoint: U0_serializer/parallel_data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 f
  P_DATA[6] (in)                                          0.19    2604.36 f
  U0_serializer/P_DATA[6] (UART_TX_serializer)            0.00    2604.36 f
  U0_serializer/U31/Y (AOI22X1M)                          0.58    2604.94 r
  U0_serializer/U30/Y (OAI2B1X2M)                         0.31    2605.25 f
  U0_serializer/parallel_data_reg[6]/D (DFFRQX1M)         0.00    2605.25 f
  data arrival time                                               2605.25

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/parallel_data_reg[6]/CK (DFFRQX1M)        0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                              -2605.25
  --------------------------------------------------------------------------
  slack (MET)                                                     2605.24


  Startpoint: P_DATA[5] (input port clocked by TX_CLK)
  Endpoint: U0_serializer/parallel_data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 f
  P_DATA[5] (in)                                          0.19    2604.36 f
  U0_serializer/P_DATA[5] (UART_TX_serializer)            0.00    2604.36 f
  U0_serializer/U29/Y (AOI22X1M)                          0.58    2604.94 r
  U0_serializer/U28/Y (OAI2B1X2M)                         0.31    2605.25 f
  U0_serializer/parallel_data_reg[5]/D (DFFRQX1M)         0.00    2605.25 f
  data arrival time                                               2605.25

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/parallel_data_reg[5]/CK (DFFRQX1M)        0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                              -2605.25
  --------------------------------------------------------------------------
  slack (MET)                                                     2605.24


  Startpoint: P_DATA[4] (input port clocked by TX_CLK)
  Endpoint: U0_serializer/parallel_data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 f
  P_DATA[4] (in)                                          0.19    2604.36 f
  U0_serializer/P_DATA[4] (UART_TX_serializer)            0.00    2604.36 f
  U0_serializer/U27/Y (AOI22X1M)                          0.58    2604.94 r
  U0_serializer/U26/Y (OAI2B1X2M)                         0.31    2605.25 f
  U0_serializer/parallel_data_reg[4]/D (DFFRQX1M)         0.00    2605.25 f
  data arrival time                                               2605.25

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/parallel_data_reg[4]/CK (DFFRQX1M)        0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                              -2605.25
  --------------------------------------------------------------------------
  slack (MET)                                                     2605.24


  Startpoint: P_DATA[3] (input port clocked by TX_CLK)
  Endpoint: U0_serializer/parallel_data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 f
  P_DATA[3] (in)                                          0.19    2604.36 f
  U0_serializer/P_DATA[3] (UART_TX_serializer)            0.00    2604.36 f
  U0_serializer/U25/Y (AOI22X1M)                          0.58    2604.94 r
  U0_serializer/U24/Y (OAI2B1X2M)                         0.31    2605.25 f
  U0_serializer/parallel_data_reg[3]/D (DFFRQX1M)         0.00    2605.25 f
  data arrival time                                               2605.25

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/parallel_data_reg[3]/CK (DFFRQX1M)        0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                              -2605.25
  --------------------------------------------------------------------------
  slack (MET)                                                     2605.24


  Startpoint: P_DATA[2] (input port clocked by TX_CLK)
  Endpoint: U0_serializer/parallel_data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 f
  P_DATA[2] (in)                                          0.19    2604.36 f
  U0_serializer/P_DATA[2] (UART_TX_serializer)            0.00    2604.36 f
  U0_serializer/U23/Y (AOI22X1M)                          0.58    2604.94 r
  U0_serializer/U22/Y (OAI2B1X2M)                         0.31    2605.25 f
  U0_serializer/parallel_data_reg[2]/D (DFFRQX1M)         0.00    2605.25 f
  data arrival time                                               2605.25

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/parallel_data_reg[2]/CK (DFFRQX1M)        0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                              -2605.25
  --------------------------------------------------------------------------
  slack (MET)                                                     2605.24


  Startpoint: P_DATA[1] (input port clocked by TX_CLK)
  Endpoint: U0_serializer/parallel_data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 f
  P_DATA[1] (in)                                          0.19    2604.36 f
  U0_serializer/P_DATA[1] (UART_TX_serializer)            0.00    2604.36 f
  U0_serializer/U21/Y (AOI22X1M)                          0.58    2604.94 r
  U0_serializer/U20/Y (OAI2B1X2M)                         0.31    2605.25 f
  U0_serializer/parallel_data_reg[1]/D (DFFRQX1M)         0.00    2605.25 f
  data arrival time                                               2605.25

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/parallel_data_reg[1]/CK (DFFRQX1M)        0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                              -2605.25
  --------------------------------------------------------------------------
  slack (MET)                                                     2605.24


  Startpoint: P_DATA[0] (input port clocked by TX_CLK)
  Endpoint: U0_serializer/parallel_data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 f
  P_DATA[0] (in)                                          0.19    2604.36 f
  U0_serializer/P_DATA[0] (UART_TX_serializer)            0.00    2604.36 f
  U0_serializer/U35/Y (AOI22X1M)                          0.58    2604.94 r
  U0_serializer/U34/Y (OAI21X2M)                          0.31    2605.25 f
  U0_serializer/parallel_data_reg[0]/D (DFFRX1M)          0.00    2605.25 f
  data arrival time                                               2605.25

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/parallel_data_reg[0]/CK (DFFRX1M)         0.00       0.05 r
  library hold time                                      -0.05       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                              -2605.25
  --------------------------------------------------------------------------
  slack (MET)                                                     2605.25


  Startpoint: Data_Valid (input port clocked by TX_CLK)
  Endpoint: U0_serializer/counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 f
  Data_Valid (in)                                         0.28    2604.45 f
  U0_serializer/Data_Valid (UART_TX_serializer)           0.00    2604.45 f
  U0_serializer/U15/Y (NOR2BX1M)                          0.44    2604.89 f
  U0_serializer/U14/Y (CLKBUFX6M)                         0.80    2605.69 f
  U0_serializer/U6/Y (OAI21X2M)                           1.09    2606.78 r
  U0_serializer/U33/Y (OAI22X1M)                          0.41    2607.20 f
  U0_serializer/counter_reg[0]/D (DFFRX2M)                0.00    2607.20 f
  data arrival time                                               2607.20

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/counter_reg[0]/CK (DFFRX2M)               0.00       0.05 r
  library hold time                                      -0.06      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                              -2607.20
  --------------------------------------------------------------------------
  slack (MET)                                                     2607.21


  Startpoint: Data_Valid (input port clocked by TX_CLK)
  Endpoint: U0_serializer/ser_done_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 f
  Data_Valid (in)                                         0.28    2604.45 f
  U0_serializer/Data_Valid (UART_TX_serializer)           0.00    2604.45 f
  U0_serializer/U15/Y (NOR2BX1M)                          0.44    2604.89 f
  U0_serializer/U14/Y (CLKBUFX6M)                         0.80    2605.69 f
  U0_serializer/U6/Y (OAI21X2M)                           1.09    2606.78 r
  U0_serializer/U9/Y (INVX2M)                             0.50    2607.28 f
  U0_serializer/U36/Y (OAI2BB1X2M)                        0.41    2607.69 f
  U0_serializer/ser_done_reg/D (DFFRQX2M)                 0.00    2607.69 f
  data arrival time                                               2607.69

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/ser_done_reg/CK (DFFRQX2M)                0.00       0.05 r
  library hold time                                      -0.05       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                              -2607.69
  --------------------------------------------------------------------------
  slack (MET)                                                     2607.70


  Startpoint: Data_Valid (input port clocked by TX_CLK)
  Endpoint: U0_serializer/S_DATA_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 r
  Data_Valid (in)                                         0.50    2604.67 r
  U0_serializer/Data_Valid (UART_TX_serializer)           0.00    2604.67 r
  U0_serializer/U15/Y (NOR2BX1M)                          0.70    2605.37 r
  U0_serializer/U14/Y (CLKBUFX6M)                         0.92    2606.29 r
  U0_serializer/U10/Y (INVX2M)                            0.62    2606.91 f
  U0_serializer/U5/Y (NAND3X4M)                           0.88    2607.79 r
  U0_serializer/U37/Y (OAI2BB2X1M)                        0.48    2608.27 r
  U0_serializer/S_DATA_reg/D (DFFSQX2M)                   0.00    2608.27 r
  data arrival time                                               2608.27

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/S_DATA_reg/CK (DFFSQX2M)                  0.00       0.05 r
  library hold time                                      -0.08      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                              -2608.27
  --------------------------------------------------------------------------
  slack (MET)                                                     2608.31


  Startpoint: Data_Valid (input port clocked by TX_CLK)
  Endpoint: U0_serializer/counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 r
  Data_Valid (in)                                         0.50    2604.67 r
  U0_serializer/Data_Valid (UART_TX_serializer)           0.00    2604.67 r
  U0_serializer/U15/Y (NOR2BX1M)                          0.70    2605.37 r
  U0_serializer/U14/Y (CLKBUFX6M)                         0.92    2606.29 r
  U0_serializer/U6/Y (OAI21X2M)                           0.56    2606.85 f
  U0_serializer/U9/Y (INVX2M)                             0.70    2607.55 r
  U0_serializer/U13/Y (NOR2X4M)                           0.39    2607.94 f
  U0_serializer/U18/Y (OAI2BB2X1M)                        0.50    2608.44 f
  U0_serializer/counter_reg[1]/D (DFFRX2M)                0.00    2608.44 f
  data arrival time                                               2608.44

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/counter_reg[1]/CK (DFFRX2M)               0.00       0.05 r
  library hold time                                      -0.06      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                              -2608.44
  --------------------------------------------------------------------------
  slack (MET)                                                     2608.45


  Startpoint: Data_Valid (input port clocked by TX_CLK)
  Endpoint: U0_serializer/counter_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 r
  Data_Valid (in)                                         0.50    2604.67 r
  U0_serializer/Data_Valid (UART_TX_serializer)           0.00    2604.67 r
  U0_serializer/U15/Y (NOR2BX1M)                          0.70    2605.37 r
  U0_serializer/U14/Y (CLKBUFX6M)                         0.92    2606.29 r
  U0_serializer/U6/Y (OAI21X2M)                           0.56    2606.85 f
  U0_serializer/U9/Y (INVX2M)                             0.70    2607.55 r
  U0_serializer/U13/Y (NOR2X4M)                           0.39    2607.94 f
  U0_serializer/U32/Y (NAND4X2M)                          0.54    2608.48 r
  U0_serializer/U16/Y (OAI21X2M)                          0.29    2608.77 f
  U0_serializer/counter_reg[3]/D (DFFRX1M)                0.00    2608.77 f
  data arrival time                                               2608.77

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/counter_reg[3]/CK (DFFRX1M)               0.00       0.05 r
  library hold time                                      -0.05       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                              -2608.77
  --------------------------------------------------------------------------
  slack (MET)                                                     2608.77


  Startpoint: Data_Valid (input port clocked by TX_CLK)
  Endpoint: U0_serializer/counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 r
  Data_Valid (in)                                         0.50    2604.67 r
  U0_serializer/Data_Valid (UART_TX_serializer)           0.00    2604.67 r
  U0_serializer/U15/Y (NOR2BX1M)                          0.70    2605.37 r
  U0_serializer/U14/Y (CLKBUFX6M)                         0.92    2606.29 r
  U0_serializer/U6/Y (OAI21X2M)                           0.56    2606.85 f
  U0_serializer/U9/Y (INVX2M)                             0.70    2607.55 r
  U0_serializer/U13/Y (NOR2X4M)                           0.39    2607.94 f
  U0_serializer/U3/Y (AOI32X1M)                           0.62    2608.56 r
  U0_serializer/U19/Y (INVX2M)                            0.26    2608.82 f
  U0_serializer/counter_reg[2]/D (DFFRX2M)                0.00    2608.82 f
  data arrival time                                               2608.82

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/counter_reg[2]/CK (DFFRX2M)               0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                              -2608.82
  --------------------------------------------------------------------------
  slack (MET)                                                     2608.81


  Startpoint: U0_serializer/S_DATA_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX_OUT (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_serializer/S_DATA_reg/CK (DFFSQX2M)                  0.00       0.00 r
  U0_serializer/S_DATA_reg/Q (DFFSQX2M)                   0.67       0.67 f
  U0_serializer/S_DATA (UART_TX_serializer)               0.00       0.67 f
  U0_MUX/S_DATA (UART_TX_MUX)                             0.00       0.67 f
  U0_MUX/U3/Y (NAND3X2M)                                  0.33       1.00 r
  U0_MUX/U6/Y (OAI21X2M)                                  0.24       1.24 f
  U0_MUX/U4/Y (CLKBUFX8M)                                 0.93       2.17 f
  U0_MUX/TX_OUT (UART_TX_MUX)                             0.00       2.17 f
  TX_OUT (out)                                            0.00       2.17 f
  data arrival time                                                  2.17

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                               -2604.17   -2604.12
  data required time                                             -2604.12
  --------------------------------------------------------------------------
  data required time                                             -2604.12
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                     2606.29


  Startpoint: U0_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: busy (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FSM/current_state_reg[0]/CK (DFFRX2M)                0.00       0.00 r
  U0_FSM/current_state_reg[0]/QN (DFFRX2M)                0.77       0.77 f
  U0_FSM/U9/Y (NAND2X2M)                                  0.83       1.60 r
  U0_FSM/U6/Y (NAND2BX12M)                                0.69       2.29 f
  U0_FSM/busy (UART_TX_FSM)                               0.00       2.29 f
  busy (out)                                              0.00       2.29 f
  data arrival time                                                  2.29

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  output external delay                               -2604.17   -2604.12
  data required time                                             -2604.12
  --------------------------------------------------------------------------
  data required time                                             -2604.12
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                     2606.40


  Startpoint: U0_serializer/counter_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_serializer/counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_serializer/counter_reg[0]/CK (DFFRX2M)               0.00       0.00 r
  U0_serializer/counter_reg[0]/Q (DFFRX2M)                0.66       0.66 r
  U0_serializer/U33/Y (OAI22X1M)                          0.33       0.99 f
  U0_serializer/counter_reg[0]/D (DFFRX2M)                0.00       0.99 f
  data arrival time                                                  0.99

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/counter_reg[0]/CK (DFFRX2M)               0.00       0.05 r
  library hold time                                      -0.06      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: U0_FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FSM/current_state_reg[2]/CK (DFFRQX4M)               0.00       0.00 r
  U0_FSM/current_state_reg[2]/Q (DFFRQX4M)                0.82       0.82 r
  U0_FSM/U16/Y (AOI21X2M)                                 0.27       1.09 f
  U0_FSM/current_state_reg[1]/D (DFFRQX2M)                0.00       1.09 f
  data arrival time                                                  1.09

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_FSM/current_state_reg[1]/CK (DFFRQX2M)               0.00       0.05 r
  library hold time                                      -0.05       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: U0_serializer/parallel_data_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_serializer/parallel_data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_serializer/parallel_data_reg[0]/CK (DFFRX1M)         0.00       0.00 r
  U0_serializer/parallel_data_reg[0]/QN (DFFRX1M)         0.85       0.85 r
  U0_serializer/U34/Y (OAI21X2M)                          0.34       1.19 f
  U0_serializer/parallel_data_reg[0]/D (DFFRX1M)          0.00       1.19 f
  data arrival time                                                  1.19

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/parallel_data_reg[0]/CK (DFFRX1M)         0.00       0.05 r
  library hold time                                      -0.05       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U0_serializer/ser_done_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_serializer/ser_done_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_serializer/ser_done_reg/CK (DFFRQX2M)                0.00       0.00 r
  U0_serializer/ser_done_reg/Q (DFFRQX2M)                 0.77       0.77 f
  U0_serializer/U36/Y (OAI2BB1X2M)                        0.43       1.20 f
  U0_serializer/ser_done_reg/D (DFFRQX2M)                 0.00       1.20 f
  data arrival time                                                  1.20

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/ser_done_reg/CK (DFFRQX2M)                0.00       0.05 r
  library hold time                                      -0.05       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: U0_serializer/S_DATA_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_serializer/S_DATA_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_serializer/S_DATA_reg/CK (DFFSQX2M)                  0.00       0.00 r
  U0_serializer/S_DATA_reg/Q (DFFSQX2M)                   0.74       0.74 r
  U0_serializer/U37/Y (OAI2BB2X1M)                        0.44       1.18 r
  U0_serializer/S_DATA_reg/D (DFFSQX2M)                   0.00       1.18 r
  data arrival time                                                  1.18

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/S_DATA_reg/CK (DFFSQX2M)                  0.00       0.05 r
  library hold time                                      -0.08      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: U0_serializer/counter_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_serializer/counter_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_serializer/counter_reg[3]/CK (DFFRX1M)               0.00       0.00 r
  U0_serializer/counter_reg[3]/QN (DFFRX1M)               0.85       0.85 r
  U0_serializer/U16/Y (OAI21X2M)                          0.36       1.21 f
  U0_serializer/counter_reg[3]/D (DFFRX1M)                0.00       1.21 f
  data arrival time                                                  1.21

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/counter_reg[3]/CK (DFFRX1M)               0.00       0.05 r
  library hold time                                      -0.05       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: U0_serializer/counter_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_serializer/counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_serializer/counter_reg[1]/CK (DFFRX2M)               0.00       0.00 r
  U0_serializer/counter_reg[1]/QN (DFFRX2M)               0.68       0.68 f
  U0_serializer/U18/Y (OAI2BB2X1M)                        0.55       1.22 f
  U0_serializer/counter_reg[1]/D (DFFRX2M)                0.00       1.22 f
  data arrival time                                                  1.22

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/counter_reg[1]/CK (DFFRX2M)               0.00       0.05 r
  library hold time                                      -0.06      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: U0_serializer/parallel_data_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_serializer/parallel_data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_serializer/parallel_data_reg[6]/CK (DFFRQX1M)        0.00       0.00 r
  U0_serializer/parallel_data_reg[6]/Q (DFFRQX1M)         0.84       0.84 f
  U0_serializer/U30/Y (OAI2B1X2M)                         0.44       1.28 f
  U0_serializer/parallel_data_reg[6]/D (DFFRQX1M)         0.00       1.28 f
  data arrival time                                                  1.28

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/parallel_data_reg[6]/CK (DFFRQX1M)        0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: U0_serializer/parallel_data_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_serializer/parallel_data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_serializer/parallel_data_reg[5]/CK (DFFRQX1M)        0.00       0.00 r
  U0_serializer/parallel_data_reg[5]/Q (DFFRQX1M)         0.84       0.84 f
  U0_serializer/U28/Y (OAI2B1X2M)                         0.44       1.28 f
  U0_serializer/parallel_data_reg[5]/D (DFFRQX1M)         0.00       1.28 f
  data arrival time                                                  1.28

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/parallel_data_reg[5]/CK (DFFRQX1M)        0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: U0_serializer/parallel_data_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_serializer/parallel_data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_serializer/parallel_data_reg[4]/CK (DFFRQX1M)        0.00       0.00 r
  U0_serializer/parallel_data_reg[4]/Q (DFFRQX1M)         0.84       0.84 f
  U0_serializer/U26/Y (OAI2B1X2M)                         0.44       1.28 f
  U0_serializer/parallel_data_reg[4]/D (DFFRQX1M)         0.00       1.28 f
  data arrival time                                                  1.28

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/parallel_data_reg[4]/CK (DFFRQX1M)        0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: U0_serializer/parallel_data_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_serializer/parallel_data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_serializer/parallel_data_reg[3]/CK (DFFRQX1M)        0.00       0.00 r
  U0_serializer/parallel_data_reg[3]/Q (DFFRQX1M)         0.84       0.84 f
  U0_serializer/U24/Y (OAI2B1X2M)                         0.44       1.28 f
  U0_serializer/parallel_data_reg[3]/D (DFFRQX1M)         0.00       1.28 f
  data arrival time                                                  1.28

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/parallel_data_reg[3]/CK (DFFRQX1M)        0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: U0_serializer/parallel_data_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_serializer/parallel_data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_serializer/parallel_data_reg[2]/CK (DFFRQX1M)        0.00       0.00 r
  U0_serializer/parallel_data_reg[2]/Q (DFFRQX1M)         0.84       0.84 f
  U0_serializer/U22/Y (OAI2B1X2M)                         0.44       1.28 f
  U0_serializer/parallel_data_reg[2]/D (DFFRQX1M)         0.00       1.28 f
  data arrival time                                                  1.28

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/parallel_data_reg[2]/CK (DFFRQX1M)        0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: U0_serializer/parallel_data_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_serializer/parallel_data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_serializer/parallel_data_reg[1]/CK (DFFRQX1M)        0.00       0.00 r
  U0_serializer/parallel_data_reg[1]/Q (DFFRQX1M)         0.84       0.84 f
  U0_serializer/U20/Y (OAI2B1X2M)                         0.44       1.28 f
  U0_serializer/parallel_data_reg[1]/D (DFFRQX1M)         0.00       1.28 f
  data arrival time                                                  1.28

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/parallel_data_reg[1]/CK (DFFRQX1M)        0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: U0_serializer/ser_done_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_serializer/ser_done_reg/CK (DFFRQX2M)                0.00       0.00 r
  U0_serializer/ser_done_reg/Q (DFFRQX2M)                 0.89       0.89 r
  U0_serializer/ser_done (UART_TX_serializer)             0.00       0.89 r
  U0_FSM/ser_done (UART_TX_FSM)                           0.00       0.89 r
  U0_FSM/U5/Y (OAI211X2M)                                 0.41       1.30 f
  U0_FSM/current_state_reg[0]/D (DFFRX2M)                 0.00       1.30 f
  data arrival time                                                  1.30

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_FSM/current_state_reg[0]/CK (DFFRX2M)                0.00       0.05 r
  library hold time                                      -0.06      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: U0_serializer/ser_done_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_serializer/ser_done_reg/CK (DFFRQX2M)                0.00       0.00 r
  U0_serializer/ser_done_reg/Q (DFFRQX2M)                 0.77       0.77 f
  U0_serializer/ser_done (UART_TX_serializer)             0.00       0.77 f
  U0_FSM/ser_done (UART_TX_FSM)                           0.00       0.77 f
  U0_FSM/U13/Y (INVX2M)                                   0.33       1.09 r
  U0_FSM/U12/Y (OAI31X2M)                                 0.25       1.35 f
  U0_FSM/current_state_reg[2]/D (DFFRQX4M)                0.00       1.35 f
  data arrival time                                                  1.35

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_FSM/current_state_reg[2]/CK (DFFRQX4M)               0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U0_parity_Calc/parallel_data_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_parity_Calc/parallel_data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_parity_Calc/parallel_data_reg[6]/CK (DFFRQX1M)       0.00       0.00 r
  U0_parity_Calc/parallel_data_reg[6]/Q (DFFRQX1M)        0.83       0.83 f
  U0_parity_Calc/U13/Y (AO2B2X1M)                         0.58       1.41 f
  U0_parity_Calc/parallel_data_reg[6]/D (DFFRQX1M)        0.00       1.41 f
  data arrival time                                                  1.41

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_parity_Calc/parallel_data_reg[6]/CK (DFFRQX1M)       0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: U0_parity_Calc/parallel_data_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_parity_Calc/parallel_data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_parity_Calc/parallel_data_reg[2]/CK (DFFRQX1M)       0.00       0.00 r
  U0_parity_Calc/parallel_data_reg[2]/Q (DFFRQX1M)        0.83       0.83 f
  U0_parity_Calc/U9/Y (AO2B2X1M)                          0.58       1.41 f
  U0_parity_Calc/parallel_data_reg[2]/D (DFFRQX1M)        0.00       1.41 f
  data arrival time                                                  1.41

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_parity_Calc/parallel_data_reg[2]/CK (DFFRQX1M)       0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: U0_parity_Calc/parallel_data_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_parity_Calc/parallel_data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_parity_Calc/parallel_data_reg[5]/CK (DFFRQX1M)       0.00       0.00 r
  U0_parity_Calc/parallel_data_reg[5]/Q (DFFRQX1M)        0.83       0.83 f
  U0_parity_Calc/U12/Y (AO2B2X1M)                         0.58       1.41 f
  U0_parity_Calc/parallel_data_reg[5]/D (DFFRQX1M)        0.00       1.41 f
  data arrival time                                                  1.41

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_parity_Calc/parallel_data_reg[5]/CK (DFFRQX1M)       0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: U0_parity_Calc/parallel_data_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_parity_Calc/parallel_data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_parity_Calc/parallel_data_reg[1]/CK (DFFRQX1M)       0.00       0.00 r
  U0_parity_Calc/parallel_data_reg[1]/Q (DFFRQX1M)        0.83       0.83 f
  U0_parity_Calc/U8/Y (AO2B2X1M)                          0.58       1.41 f
  U0_parity_Calc/parallel_data_reg[1]/D (DFFRQX1M)        0.00       1.41 f
  data arrival time                                                  1.41

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_parity_Calc/parallel_data_reg[1]/CK (DFFRQX1M)       0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: U0_parity_Calc/parallel_data_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_parity_Calc/parallel_data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_parity_Calc/parallel_data_reg[4]/CK (DFFRQX1M)       0.00       0.00 r
  U0_parity_Calc/parallel_data_reg[4]/Q (DFFRQX1M)        0.84       0.84 f
  U0_parity_Calc/U11/Y (AO2B2X1M)                         0.58       1.41 f
  U0_parity_Calc/parallel_data_reg[4]/D (DFFRQX1M)        0.00       1.41 f
  data arrival time                                                  1.41

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_parity_Calc/parallel_data_reg[4]/CK (DFFRQX1M)       0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: U0_parity_Calc/parallel_data_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_parity_Calc/parallel_data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_parity_Calc/parallel_data_reg[0]/CK (DFFRQX1M)       0.00       0.00 r
  U0_parity_Calc/parallel_data_reg[0]/Q (DFFRQX1M)        0.84       0.84 f
  U0_parity_Calc/U7/Y (AO2B2X1M)                          0.58       1.41 f
  U0_parity_Calc/parallel_data_reg[0]/D (DFFRQX1M)        0.00       1.41 f
  data arrival time                                                  1.41

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_parity_Calc/parallel_data_reg[0]/CK (DFFRQX1M)       0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: U0_parity_Calc/parallel_data_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_parity_Calc/parallel_data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_parity_Calc/parallel_data_reg[7]/CK (DFFRQX1M)       0.00       0.00 r
  U0_parity_Calc/parallel_data_reg[7]/Q (DFFRQX1M)        0.84       0.84 f
  U0_parity_Calc/U14/Y (AO2B2X1M)                         0.58       1.42 f
  U0_parity_Calc/parallel_data_reg[7]/D (DFFRQX1M)        0.00       1.42 f
  data arrival time                                                  1.42

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_parity_Calc/parallel_data_reg[7]/CK (DFFRQX1M)       0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: U0_parity_Calc/parallel_data_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_parity_Calc/parallel_data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_parity_Calc/parallel_data_reg[3]/CK (DFFRQX1M)       0.00       0.00 r
  U0_parity_Calc/parallel_data_reg[3]/Q (DFFRQX1M)        0.84       0.84 f
  U0_parity_Calc/U10/Y (AO2B2X1M)                         0.58       1.42 f
  U0_parity_Calc/parallel_data_reg[3]/D (DFFRQX1M)        0.00       1.42 f
  data arrival time                                                  1.42

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_parity_Calc/parallel_data_reg[3]/CK (DFFRQX1M)       0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: U0_serializer/parallel_data_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_serializer/parallel_data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_serializer/parallel_data_reg[7]/CK (DFFRQX1M)        0.00       0.00 r
  U0_serializer/parallel_data_reg[7]/Q (DFFRQX1M)         0.84       0.84 f
  U0_serializer/U38/Y (AO22X1M)                           0.59       1.42 f
  U0_serializer/parallel_data_reg[7]/D (DFFRQX1M)         0.00       1.42 f
  data arrival time                                                  1.42

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/parallel_data_reg[7]/CK (DFFRQX1M)        0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.42
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: U0_serializer/counter_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_serializer/counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_serializer/counter_reg[2]/CK (DFFRX2M)               0.00       0.00 r
  U0_serializer/counter_reg[2]/Q (DFFRX2M)                0.73       0.73 f
  U0_serializer/U3/Y (AOI32X1M)                           0.50       1.23 r
  U0_serializer/U19/Y (INVX2M)                            0.26       1.49 f
  U0_serializer/counter_reg[2]/D (DFFRX2M)                0.00       1.49 f
  data arrival time                                                  1.49

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U0_serializer/counter_reg[2]/CK (DFFRX2M)               0.00       0.05 r
  library hold time                                      -0.04       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (MET)                                                        1.49


1
