use super::{Cartridge, Mapper, Mirror};

use std::fs::File;
use std::io::{Read, Write};
use std::path::Path;

pub struct Mmc1 {
    cart: Cartridge,
    step: u8,
    shift_register: u8,
    mirroring: Mirror,
    control: u8,

    prg_ram_bank: Vec<u8>, // CPU $6000-$7FFF
    prg_ram_enabled: bool,

    prg_bank_mode: u8,
    prg_bank_select: usize, // selects among the PRG-RAM chunks in the cartridge

    chr_ram_bank: Vec<u8>, // used if cartridge doesn't have any CHR-ROM, 8KB, $0000-$1FFF
    chr_low_bank: usize,   // PPU $0000-$0FFF
    chr_high_bank: usize,  // PPU $1000-$1FFF
    chr_bank_mode: bool,   // false: switch 8 KB at a time; true: switch two separate 4 KB banks
}

impl Mmc1 {
    pub fn new(cart: Cartridge) -> Self {
        let m = cart.mirroring;
        let mut mmc1 = Mmc1 {
            cart: cart,
            step: 0,
            shift_register: 0,
            mirroring: m,
            control: 0,
            prg_ram_bank: vec![0; 0x2000],
            prg_ram_enabled: false,
            prg_bank_mode: 3,
            prg_bank_select: 0,
            chr_ram_bank: vec![0; 0x2000],
            chr_low_bank: 0,
            chr_high_bank: 0,
            chr_bank_mode: false,
        };
        mmc1.load_battery_backed_ram();
        mmc1
    }

    fn write_serial_port(&mut self, address: usize, value: u8) {
        // if reset flag is on, reset
        if value & 0b1000_0000 != 0 {
            self.step = 0;
            self.shift_register = 0;
            // locking PRG ROM at $C000-$FFFF to the last bank
            // self.prg_high_bank = self.cart.prg_rom_size - 1;
            self.write_control(self.control | 0xC)
        } else {
            // otherwise perform normal write
            self.shift_register >>= 1;
            self.shift_register |= (value & 1) << 7;
            if self.step == 4 {
                // shift register values will be in top 5 bits, so cut it down to size before moving on to where it's used
                self.shift_register >>= 3;
                match address {
                    0x8000..=0x9FFF => self.write_control(self.shift_register),
                    0xA000..=0xBFFF => self.write_chr_bank_low(self.shift_register),
                    0xC000..=0xDFFF => self.write_chr_bank_high(self.shift_register),
                    0xE000..=0xFFFF => self.write_prg_bank(self.shift_register),
                    _ => panic!("bad address write to MMC1: 0x{:X}", address),
                }
                self.step = 0;
                self.shift_register = 0;
            } else {
                self.step += 1;
            }
        }
    }

    fn write_control(&mut self, value: u8) {
        self.control = value;
        self.mirroring = match value & 0b11 {
            0 => Mirror::LowBank,
            1 => Mirror::HighBank,
            2 => Mirror::Vertical,
            3 => Mirror::Horizontal,
            _ => panic!("invalid mirroring value"),
        };
        self.prg_bank_mode = (value >> 2) & 0b11;
        self.chr_bank_mode = if value & (1<<4) == 0 {false} else {true};
    }

    fn write_chr_bank_low(&mut self, value: u8) {
        if self.chr_bank_mode { // 4 KB mode
            self.chr_low_bank = value as usize;
        } else { // 8 KB mode
            let v = value & (0xFF - 1); // turn off low bit
            self.chr_low_bank = v as usize;
            self.chr_high_bank = (v + 1) as usize;
        }
    }

    fn write_chr_bank_high(&mut self, value: u8) {
        if self.chr_bank_mode { // 4 KB mode only, ignored in 8 KB mode
            self.chr_high_bank = value as usize;
        }
    }

    fn write_prg_bank(&mut self, value: u8) {
        self.prg_bank_select = (value & 0b1111) as usize;
        self.prg_ram_enabled = value & 0b10000 != 0;
    }
}

impl Mapper for Mmc1 {
    fn read(&self, address: usize) -> u8 {
        match address {
            0x0000..=0x1FFF => {
                if self.cart.chr_rom_size == 0 {
                    self.chr_ram_bank[address]
                } else {
                    let offset = address % 0x1000;
                    if self.chr_bank_mode {
                        // if 4K bank mode, $0000-$0FFF will be a 4K-indexed section of some CHR-ROM chunk referred to by chr_low_bank
                        // and $1000-$1FFF will be the one referred to by chr_high_bank
                        let bank = match address {
                            0x0000..=0x0FFF => self.chr_low_bank,
                            0x1000..=0x1FFF => self.chr_high_bank,
                            _ => panic!("bad address read from MMC1: 0x{:X}", address),
                        };
                        let chunk_num = bank / 2;
                        let chunk_half = if bank % 2 == 0 {0x0} else {0x1000};
                        self.cart.chr_rom[chunk_num][chunk_half + offset]
                    } else {
                        // if we're in 8K bank mode, the whole $0000-$1FFF region will be the 8K range referred to by chr_low_bank
                        self.cart.chr_rom[self.chr_low_bank][address]
                    }
                }
            },
            0x6000..=0x7FFF => self.prg_ram_bank[address % 0x2000],
            0x8000..=0xBFFF => {
                match self.prg_bank_mode {
                    0 | 1 => { // switch 32 KB at $8000, ignoring low bit of bank number
                        let low_bank = self.prg_bank_select & (0xFF - 1);
                        self.cart.prg_rom[low_bank][address % 0x4000]
                    },
                    2 => self.cart.prg_rom[0][address % 0x4000],
                    3 => self.cart.prg_rom[self.prg_bank_select][address % 0x4000],
                    _ => panic!("invalid PRG bank mode"),
                }
            },
            0xC000..=0xFFFF => {
                match self.prg_bank_mode {
                    0 | 1 => { // switch 32 KB at $8000, ignoring low bit of bank number
                        let high_bank = (self.prg_bank_select & (0xFF - 1)) + 1;
                        self.cart.prg_rom[high_bank][address % 0x4000]
                    },
                    2 => self.cart.prg_rom[self.prg_bank_select][address % 0x4000],
                    3 => self.cart.prg_rom[self.cart.prg_rom_size - 1][address % 0x4000],
                    _ => panic!("invalid PRG bank mode"),
                }
            },
            _ => panic!("invalid address passed to MMC1: 0x{:X}", address),
        }
    }

    fn write(&mut self, address: usize, value: u8) {
        match address {
            0x0000..=0x1FFF => { // if we don't have CHR-ROM, write to CHR-RAM
                if self.cart.chr_rom_size == 0 {
                    self.chr_ram_bank[address] = value;
                }
            },
            0x6000..=0x7FFF => self.prg_ram_bank[address % 0x2000] = value,
            0x8000..=0xFFFF => self.write_serial_port(address, value),
            _ => panic!("bad address write to MMC1: 0x{:X}", address),
        }
    }

    fn get_mirroring(&mut self) -> Mirror {
        self.mirroring
    }

    fn load_battery_backed_ram(&mut self) {
        if self.cart.battery_backed_ram {
            let p = Path::new(&self.cart.filename).parent().unwrap();
            let stem = Path::new(&self.cart.filename).file_stem().unwrap();
            let mut save_file = p.join(stem);
            save_file.set_extension("sav");
            if Path::new(&save_file).exists() {
                let mut f = File::open(save_file.clone()).expect("save file exists but could not open it");
                let mut battery_backed_ram_data = vec![];
                f.read_to_end(&mut battery_backed_ram_data).expect("error reading save file");
                println!("loading battery-backed RAM from file: {:?}", save_file);
                self.prg_ram_bank = battery_backed_ram_data;
            }
        }
    }

    fn save_battery_backed_ram(&self) {
        if self.cart.battery_backed_ram {
            let p = Path::new(&self.cart.filename).parent().unwrap();
            let stem = Path::new(&self.cart.filename).file_stem().unwrap();
            let mut save_file = p.join(stem);
            save_file.set_extension("sav");
            println!("saving battery-backed RAM to file: {:?}", save_file);
            let mut f = File::create(&save_file)
                .expect("could not create output file for battery-backed RAM");
            f.write_all(&self.prg_ram_bank).expect("could not write battery-backed RAM to file");
        }
    }

    fn clock(&mut self) {}
    fn check_irq(&mut self) -> bool {false}
}
