Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Apr  8 16:11:25 2024
| Host         : DESKTOP-H8QA712 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file _7_seg_timing_summary_routed.rpt -pb _7_seg_timing_summary_routed.pb -rpx _7_seg_timing_summary_routed.rpx -warn_on_violation
| Design       : _7_seg
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cntr/db/d0/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cntr/db/d1/Q_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cntr/db/d2/Q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   58          inf        0.000                      0                   58           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pos[0]
                            (input port)
  Destination:            disp[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.712ns  (logic 5.367ns (55.259%)  route 4.345ns (44.741%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  pos[0] (IN)
                         net (fo=0)                   0.000     0.000    pos[0]
    P2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  pos_IBUF[0]_inst/O
                         net (fo=8, routed)           2.537     4.006    pos_IBUF[0]
    SLICE_X65Y63         LUT3 (Prop_lut3_I1_O)        0.150     4.156 r  disp_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     5.964    disp_OBUF[3]
    G1                   OBUF (Prop_obuf_I_O)         3.748     9.712 r  disp_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.712    disp[3]
    G1                                                                r  disp[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos[2]
                            (input port)
  Destination:            disp[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.667ns  (logic 5.389ns (55.740%)  route 4.279ns (44.260%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  pos[2] (IN)
                         net (fo=0)                   0.000     0.000    pos[2]
    P4                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  pos_IBUF[2]_inst/O
                         net (fo=8, routed)           2.414     3.881    pos_IBUF[2]
    SLICE_X65Y63         LUT3 (Prop_lut3_I0_O)        0.154     4.035 r  disp_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.864     5.899    disp_OBUF[5]
    C1                   OBUF (Prop_obuf_I_O)         3.768     9.667 r  disp_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.667    disp[5]
    C1                                                                r  disp[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos[0]
                            (input port)
  Destination:            disp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.576ns  (logic 5.360ns (55.967%)  route 4.217ns (44.033%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 f  pos[0] (IN)
                         net (fo=0)                   0.000     0.000    pos[0]
    P2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 f  pos_IBUF[0]_inst/O
                         net (fo=8, routed)           2.539     4.008    pos_IBUF[0]
    SLICE_X65Y63         LUT3 (Prop_lut3_I1_O)        0.150     4.158 r  disp_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.678     5.836    disp_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.741     9.576 r  disp_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.576    disp[0]
    G6                                                                r  disp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos[2]
                            (input port)
  Destination:            disp[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.519ns  (logic 5.377ns (56.491%)  route 4.142ns (43.509%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  pos[2] (IN)
                         net (fo=0)                   0.000     0.000    pos[2]
    P4                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  pos_IBUF[2]_inst/O
                         net (fo=8, routed)           2.416     3.883    pos_IBUF[2]
    SLICE_X65Y63         LUT3 (Prop_lut3_I1_O)        0.150     4.033 r  disp_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.725     5.758    disp_OBUF[7]
    G2                   OBUF (Prop_obuf_I_O)         3.761     9.519 r  disp_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.519    disp[7]
    G2                                                                r  disp[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos[2]
                            (input port)
  Destination:            disp[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.428ns  (logic 5.159ns (54.719%)  route 4.269ns (45.281%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  pos[2] (IN)
                         net (fo=0)                   0.000     0.000    pos[2]
    P4                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  pos_IBUF[2]_inst/O
                         net (fo=8, routed)           2.416     3.883    pos_IBUF[2]
    SLICE_X65Y63         LUT3 (Prop_lut3_I1_O)        0.124     4.007 r  disp_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.853     5.860    disp_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.568     9.428 r  disp_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.428    disp[6]
    C2                                                                r  disp[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos[2]
                            (input port)
  Destination:            disp[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.352ns  (logic 5.134ns (54.893%)  route 4.218ns (45.107%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P4                                                0.000     0.000 r  pos[2] (IN)
                         net (fo=0)                   0.000     0.000    pos[2]
    P4                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  pos_IBUF[2]_inst/O
                         net (fo=8, routed)           2.414     3.881    pos_IBUF[2]
    SLICE_X65Y63         LUT3 (Prop_lut3_I1_O)        0.124     4.005 r  disp_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.804     5.809    disp_OBUF[4]
    H1                   OBUF (Prop_obuf_I_O)         3.543     9.352 r  disp_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.352    disp[4]
    H1                                                                r  disp[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos[0]
                            (input port)
  Destination:            disp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.341ns  (logic 5.138ns (55.002%)  route 4.203ns (44.998%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  pos[0] (IN)
                         net (fo=0)                   0.000     0.000    pos[0]
    P2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  pos_IBUF[0]_inst/O
                         net (fo=8, routed)           2.539     4.008    pos_IBUF[0]
    SLICE_X65Y63         LUT3 (Prop_lut3_I1_O)        0.124     4.132 r  disp_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664     5.796    disp_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         3.545     9.341 r  disp_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.341    disp[1]
    E1                                                                r  disp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pos[0]
                            (input port)
  Destination:            disp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.339ns  (logic 5.135ns (54.982%)  route 4.204ns (45.018%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 f  pos[0] (IN)
                         net (fo=0)                   0.000     0.000    pos[0]
    P2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 f  pos_IBUF[0]_inst/O
                         net (fo=8, routed)           2.537     4.006    pos_IBUF[0]
    SLICE_X65Y63         LUT3 (Prop_lut3_I0_O)        0.124     4.130 r  disp_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     5.797    disp_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.542     9.339 r  disp_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.339    disp[2]
    F1                                                                r  disp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr/FSM_onehot_bcd_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segL[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.700ns  (logic 4.653ns (53.483%)  route 4.047ns (46.517%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDCE                         0.000     0.000 r  cntr/FSM_onehot_bcd_reg[7]/C
    SLICE_X65Y74         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cntr/FSM_onehot_bcd_reg[7]/Q
                         net (fo=5, routed)           1.185     1.604    cntr/FSM_onehot_bcd_reg_n_0_[7]
    SLICE_X64Y74         LUT4 (Prop_lut4_I0_O)        0.299     1.903 r  cntr/segR_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           0.842     2.745    cntr/n[1]
    SLICE_X64Y75         LUT5 (Prop_lut5_I4_O)        0.152     2.897 r  cntr/segR_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           2.020     4.917    segL_OBUF[4]
    B1                   OBUF (Prop_obuf_I_O)         3.783     8.700 r  segL_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.700    segL[4]
    B1                                                                r  segL[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr/FSM_onehot_bcd_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segL[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.684ns  (logic 4.629ns (53.302%)  route 4.055ns (46.698%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDCE                         0.000     0.000 r  cntr/FSM_onehot_bcd_reg[7]/C
    SLICE_X65Y74         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  cntr/FSM_onehot_bcd_reg[7]/Q
                         net (fo=5, routed)           1.185     1.604    cntr/FSM_onehot_bcd_reg_n_0_[7]
    SLICE_X64Y74         LUT4 (Prop_lut4_I0_O)        0.299     1.903 r  cntr/segR_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           0.850     2.753    cntr/n[1]
    SLICE_X64Y75         LUT5 (Prop_lut5_I2_O)        0.146     2.899 r  cntr/segR_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.020     4.919    segL_OBUF[6]
    A4                   OBUF (Prop_obuf_I_O)         3.765     8.684 r  segL_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.684    segL[6]
    A4                                                                r  segL[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cntr/FSM_onehot_bcd_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cntr/FSM_onehot_bcd_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.164ns (72.171%)  route 0.063ns (27.829%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE                         0.000     0.000 r  cntr/FSM_onehot_bcd_reg[2]/C
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cntr/FSM_onehot_bcd_reg[2]/Q
                         net (fo=3, routed)           0.063     0.227    cntr/FSM_onehot_bcd_reg_n_0_[2]
    SLICE_X65Y74         FDCE                                         r  cntr/FSM_onehot_bcd_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr/FSM_onehot_bcd_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cntr/FSM_onehot_bcd_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.164ns (54.042%)  route 0.139ns (45.958%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE                         0.000     0.000 r  cntr/FSM_onehot_bcd_reg[8]/C
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cntr/FSM_onehot_bcd_reg[8]/Q
                         net (fo=9, routed)           0.139     0.303    cntr/FSM_onehot_bcd_reg_n_0_[8]
    SLICE_X64Y74         FDCE                                         r  cntr/FSM_onehot_bcd_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr/FSM_onehot_bcd_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cntr/FSM_onehot_bcd_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.349%)  route 0.163ns (53.651%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDCE                         0.000     0.000 r  cntr/FSM_onehot_bcd_reg[6]/C
    SLICE_X65Y74         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cntr/FSM_onehot_bcd_reg[6]/Q
                         net (fo=4, routed)           0.163     0.304    cntr/FSM_onehot_bcd_reg_n_0_[6]
    SLICE_X65Y74         FDCE                                         r  cntr/FSM_onehot_bcd_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr/FSM_onehot_bcd_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cntr/FSM_onehot_bcd_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.148ns (47.792%)  route 0.162ns (52.208%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE                         0.000     0.000 r  cntr/FSM_onehot_bcd_reg[9]/C
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cntr/FSM_onehot_bcd_reg[9]/Q
                         net (fo=10, routed)          0.162     0.310    cntr/FSM_onehot_bcd_reg_n_0_[9]
    SLICE_X64Y74         FDPE                                         r  cntr/FSM_onehot_bcd_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr/FSM_onehot_bcd_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            cntr/FSM_onehot_bcd_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.164ns (48.335%)  route 0.175ns (51.665%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDPE                         0.000     0.000 r  cntr/FSM_onehot_bcd_reg[0]/C
    SLICE_X64Y74         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  cntr/FSM_onehot_bcd_reg[0]/Q
                         net (fo=2, routed)           0.175     0.339    cntr/FSM_onehot_bcd_reg_n_0_[0]
    SLICE_X64Y74         FDCE                                         r  cntr/FSM_onehot_bcd_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr/FSM_onehot_bcd_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cntr/FSM_onehot_bcd_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.141ns (40.785%)  route 0.205ns (59.215%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDCE                         0.000     0.000 r  cntr/FSM_onehot_bcd_reg[3]/C
    SLICE_X65Y74         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cntr/FSM_onehot_bcd_reg[3]/Q
                         net (fo=4, routed)           0.205     0.346    cntr/FSM_onehot_bcd_reg_n_0_[3]
    SLICE_X65Y74         FDCE                                         r  cntr/FSM_onehot_bcd_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr/FSM_onehot_bcd_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cntr/FSM_onehot_bcd_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.141ns (38.933%)  route 0.221ns (61.067%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDCE                         0.000     0.000 r  cntr/FSM_onehot_bcd_reg[5]/C
    SLICE_X65Y74         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cntr/FSM_onehot_bcd_reg[5]/Q
                         net (fo=4, routed)           0.221     0.362    cntr/FSM_onehot_bcd_reg_n_0_[5]
    SLICE_X65Y74         FDCE                                         r  cntr/FSM_onehot_bcd_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr/FSM_onehot_bcd_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cntr/FSM_onehot_bcd_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.164ns (40.728%)  route 0.239ns (59.272%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE                         0.000     0.000 r  cntr/FSM_onehot_bcd_reg[1]/C
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cntr/FSM_onehot_bcd_reg[1]/Q
                         net (fo=3, routed)           0.239     0.403    cntr/FSM_onehot_bcd_reg_n_0_[1]
    SLICE_X64Y74         FDCE                                         r  cntr/FSM_onehot_bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr/FSM_onehot_bcd_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cntr/FSM_onehot_bcd_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.247ns (55.820%)  route 0.195ns (44.180%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE                         0.000     0.000 r  cntr/FSM_onehot_bcd_reg[9]/C
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cntr/FSM_onehot_bcd_reg[9]/Q
                         net (fo=10, routed)          0.140     0.288    cntr/FSM_onehot_bcd_reg_n_0_[9]
    SLICE_X64Y74         LUT6 (Prop_lut6_I2_O)        0.099     0.387 r  cntr/FSM_onehot_bcd[9]_i_1/O
                         net (fo=10, routed)          0.056     0.442    cntr/FSM_onehot_bcd[9]_i_1_n_0
    SLICE_X64Y74         FDPE                                         r  cntr/FSM_onehot_bcd_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cntr/FSM_onehot_bcd_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cntr/FSM_onehot_bcd_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.247ns (55.820%)  route 0.195ns (44.180%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDCE                         0.000     0.000 r  cntr/FSM_onehot_bcd_reg[9]/C
    SLICE_X64Y74         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  cntr/FSM_onehot_bcd_reg[9]/Q
                         net (fo=10, routed)          0.140     0.288    cntr/FSM_onehot_bcd_reg_n_0_[9]
    SLICE_X64Y74         LUT6 (Prop_lut6_I2_O)        0.099     0.387 r  cntr/FSM_onehot_bcd[9]_i_1/O
                         net (fo=10, routed)          0.056     0.442    cntr/FSM_onehot_bcd[9]_i_1_n_0
    SLICE_X64Y74         FDCE                                         r  cntr/FSM_onehot_bcd_reg[1]/CE
  -------------------------------------------------------------------    -------------------





