<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="T:/Lab2_Feb_28th - Phase 2/testBench_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_signed" />
            <top_module name="std_logic_unsigned" />
            <top_module name="testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="6" />
   <wvobject fp_name="/testbench/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/mclk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mclk</obj_property>
      <obj_property name="ObjectShortName">mclk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/segment" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">segment[3:0]</obj_property>
      <obj_property name="ObjectShortName">segment[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/leds" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">leds[7:0]</obj_property>
      <obj_property name="ObjectShortName">leds[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/mclk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">mclk_period</obj_property>
      <obj_property name="ObjectShortName">mclk_period</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/registers/memory" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">memory[0:7]</obj_property>
      <obj_property name="ObjectShortName">memory[0:7]</obj_property>
   </wvobject>
</wave_config>
